Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Aug 22 15:37:17 2025
| Host         : DESKTOP-M3R0RID running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nvdla_bd_wrapper_control_sets_placed.rpt
| Design       : nvdla_bd_wrapper
| Device       : xczu9eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  4759 |
|    Minimum number of control sets                        |  4759 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3912 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  4759 |
| >= 0 to < 4        |   289 |
| >= 4 to < 6        |   247 |
| >= 6 to < 8        |   509 |
| >= 8 to < 10       |  1530 |
| >= 10 to < 12      |   126 |
| >= 12 to < 14      |   177 |
| >= 14 to < 16      |   426 |
| >= 16              |  1455 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           10541 |         1892 |
| No           | No                    | Yes                    |            3935 |         1527 |
| No           | Yes                   | No                     |             199 |          118 |
| Yes          | No                    | No                     |           42474 |         6674 |
| Yes          | No                    | Yes                    |           30836 |         6488 |
| Yes          | Yes                   | No                     |            3043 |          833 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                   Enable Signal                                                                                                   |                                                                        Set/Reset Signal                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                |                1 |              1 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                            | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              1 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                     |                1 |              1 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                               |                1 |              1 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_dla_rstn/NV_GENERIC_CELL/reset_                                 |                1 |              1 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[4]_i_1_n_0                                          |                                                                                                                                                                |                1 |              1 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_pop                                                               | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              1 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                     |                1 |              1 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                     |                1 |              1 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                               |                1 |              1 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              1 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                     |                1 |              1 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                |                1 |              1 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                |                1 |              1 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_img_planar_cnt_reg_0[0]                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/nvdla_cacc_d_dataout_map_0_wren                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                        |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/nvdla_cacc_d_dataout_map_0_wren_0                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/rq_rd_adr[1]_i_1__1_n_0                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/cmd2dat_spt_count_reg[2]_0[0]                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                        |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/rd_popping                                                                                          |                                                                                                                                                                |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_en                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff0[1]_i_1__2_n_0                                                                               |                                                                                                                                                                |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/cmd2dat_dma_count_reg[2]                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_perf_enable_0_wren_3                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p3/axi_dat_rdy_reg_0[0]                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/E[0]                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[3]_2[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                   |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/rd_popping                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/rq_rd_adr[1]_i_1__0_n_0                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/load                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg_n_0_[0] |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                        |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[3][0]                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                        |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                              |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_pushing_gray/rd_req_p                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/rd_popping_0                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_popping_gray/E[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[4]_3[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/y_extension_reg[0]_4[0]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_7[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_popping_gray/wr_popping                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_8[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_pushing_gray/E[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                                   |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_0[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_1[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_pushing_gray/rd_pushing                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                                   |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/rq_rd_adr[1]_i_1__2_n_0                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_pvld_int_reg_1[0]                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/pipe_p3/dat_en                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/rd_popping                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d0                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/rd_pushing                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rresp_i[1]_i_1_n_0                                                                               | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/dma_fifo_busy_int_reg                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                                                                | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/nvdla_cdma_d_dain_map_0_wren                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_2_n_0                                                                               | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_1_n_0                            |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/ram_we_0                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_start_addr_align[1]_i_1_n_0                                                                         | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/ram_we_4                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/ram_we_2                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/ram_we_3                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/ram_we_5                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/ram_we_1                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/ram_we                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo6/rq_rd_adr[1]_i_1__5_n_0                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo5/rq_rd_adr[1]_i_1__4_n_0                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo4/rq_rd_adr[1]_i_1__3_n_0                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/E[0]                                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[7].srl_nx1/shift                              |                                                                                                                                                                |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                |                                                                                                                                                                |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg                                                   |                                                                                                                                                                |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___333_n_0                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d1                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[21].srl_nx1/shift                                     |                                                                                                                                                                |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/ram/rd_popping                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                        |                                                                                                                                                                |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_bundle_done                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/M_reg_128_191_0_2_i_1_n_0                                                                                             |                                                                                                                                                                |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/NV_NVDLA_CDP_WDMA_wr/dat_en                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_d_func_bypass_0_wren                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_4[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___492_n_0                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/rd_popping                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[7]_i_1_n_0                                                                            | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_d_perf_enable_0_wren                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff3[1]_i_1__2_n_0                                                                               |                                                                                                                                                                |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                                                                  | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_d_func_bypass_0_wren_1                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/rd_pushing                                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/p_0_in                                                                                              |                                                                                                                                                                |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/reg2dp_lut_addr_trigger                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_4[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/rd_pushing                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/rd_pushing_2                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_enable                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/M_reg_64_127_0_2_i_1_n_0                                                                                              |                                                                                                                                                                |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff2[1]_i_1__2_n_0                                                                               |                                                                                                                                                                |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/rd_popping                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/rd_popping                                                                                          |                                                                                                                                                                |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff3[1]_i_1__0_n_0                                                                               |                                                                                                                                                                |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_1[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/p_0_in                                                                                              |                                                                                                                                                                |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/ram/ram_ff0[1]_i_1__5_n_0                                                                               |                                                                                                                                                                |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_d_perf_enable_0_wren_0                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/hold_4ele_cnt[1]_i_1_n_0                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff2[1]_i_1__1_n_0                                                                               |                                                                                                                                                                |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[4]_1[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff3[1]_i_1__1_n_0                                                                               |                                                                                                                                                                |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/rd_popping                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff0[1]_i_1__3_n_0                                                                               |                                                                                                                                                                |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/rd_popping                                                                                          |                                                                                                                                                                |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_img_planar_cnt_reg_1[0]                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/ram_ff0[1]_i_1__4_n_0                                                                               |                                                                                                                                                                |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/ram/p_0_in                                                                                              |                                                                                                                                                                |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/mc_sel_dc1                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/p_207_in                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_11[0]                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff2[1]_i_1__0_n_0                                                                               |                                                                                                                                                                |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/load_din_all                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/rd_popping                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/rd_popping                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                                                                  | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/rd_popping                                                                                          |                                                                                                                                                                |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/M_reg_0_63_0_2_i_2_n_0                                                                                                |                                                                                                                                                                |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_10[0]                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/M_reg_192_255_0_2_i_1_n_0                                                                                             |                                                                                                                                                                |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___165_n_0                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_eg/u_pipe/pipe_skid_noc2mcif_axi_b_bid0                                                                                      |                                                                                                                                                                |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_eg/u_pipe/skid_flop_noc2mcif_axi_b_bid0                                                                                      |                                                                                                                                                                |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_0/dat_en                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_1/dat_en_2                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/rd_pushing                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_ew_alu_cfg_0_wren                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___258_n_0                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___417_n_0                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_9[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/rd_pushing_2                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/dat_en                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_ew_mul_cfg_0_wren_2                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_ew_alu_cfg_0_wren_1                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/rd_popping                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___164_n_0                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_ew_mul_cfg_0_wren                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_vld_d3                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_pburst_en                                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/rd_pushing                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_pvld_int_reg_1[0]                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_perf_enable_0_wren                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              2 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pnum_flush1                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___693_n_0                                                                   |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff3[1]_i_1_n_0                                                                                  |                                                                                                                                                                |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff2[1]_i_1_n_0                                                                                  |                                                                                                                                                                |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/nvdla_cdma_d_dain_map_0_wren_0                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/p_0_in                                                                                              |                                                                                                                                                                |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/rd_popping                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              2 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn                                                                     |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[1]_2[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[1]_3[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                3 |              3 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_exec_valid_d2                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_exec_pvld_d1                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_exec_pvld_d2                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_exec_pvld_d3                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_exec_pvld_d4                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                3 |              3 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_exec_pvld_d5                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/E[0]                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/E[0]                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pooling_size0                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_pvld_d2_reg_0                                                                                                |                                                                                                                                                                |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/in_dat_pvld_d1                                                                                                                 |                                                                                                                                                                |                3 |              3 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/in_dat_pvld_d2                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/is_last_c                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_pvld_d1                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_reg/u_single_reg/E[0]                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_reg/u_single_reg/req_pd_reg[54][0]                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_pvld_d2_reg_0[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/wr_pushing                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/rd_enable                                                                                                        |                                                                                                                                                                |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr[2]_i_1_n_0                                                                                     | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_reg/u_single_reg/req_pd_reg[54][0]                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0                      | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                        |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/surface_cnt_rd_reg[9][0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_en_reg[4][0]                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_en_reg[3][0]                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_en_reg[6]_0[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_en_reg[1]_0[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_en_reg[0]_0[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_en_reg[5][0]                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/unit2d_en_reg[2][0]                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                         | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                        |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_reg/u_single_reg/E[0]                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/FSM_onehot_apb_wr_rd_cs[2]_i_1_n_0                                                                                                                            | nvdla_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                           |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_wr_count[2]_i_1__1_n_0                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/ram/rd_enable                                                                                                    |                                                                                                                                                                |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/E[0]                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                 | nvdla_bd_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                              | nvdla_bd_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.write_cs                                                                                          | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/NV_NVDLA_CDP_WDMA_wr/cmd_en_reg[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/FSM_sequential_axi_wr_rd_cs[2]_i_1_n_0                                                                                                                     | nvdla_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                           |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/NV_NVDLA_CDP_WDMA_wr/mc_dma_wr_req_rdy_f_reg_1[0]                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/unit2d_cnt_pooling_last_2d0                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_NV_NVDLA_PDP_cal1d_info_fifo/rd_pushing                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/pnum_flush0                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/SR[0]                                                            |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___712_n_0                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___651_n_0                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___658_n_0                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___612_n_0                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___656_n_0                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___14_n_0                                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___13_n_0                                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___10_n_0                                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___113_n_0                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_vsize_cnt_7[2]_i_1_n_0                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/unit2d_cnt_pooling_last[2]_i_1_n_0                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___167_n_0                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/rq_wr_count[2]_i_1_n_0                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_popping_gray/wr_popping                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                                   |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo6/rq_wr_count[2]_i_1__5_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_popping_gray/wr_count                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                                   |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo5/rq_wr_count[2]_i_1__4_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/ar_reg_slice/state                                                                           | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_pushing_gray/E[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo4/rq_wr_count[2]_i_1__3_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_pushing_gray/rd_pushing                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/rq_wr_count[2]_i_1__1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state[2]_i_1__0_n_0                   | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/one_width_bubble_cnt[2]_i_1_n_0                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/last_out_cnt[2]_i_1__0_n_0                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.write_cs                                                                                          | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state[2]_i_1__1_n_0                              | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_pushing_gray/rd_req_p                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                                   |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/pooling_size0                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/rd_comb_lbuf_cnt[2]_i_1_n_0                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state[2]_i_1__2_n_0                                      | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/rd_enable                                                                                                    |                                                                                                                                                                |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/rq_wr_count[2]_i_1__2_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_wr_count[2]_i_1__0_n_0                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/pipe_skid_pdp_datin_pd_f0_reg[25][0]                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/cube_end_c_cnt[2]_i_1_n_0                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/E[0]                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              3 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state[2]_i_1__3_n_0                                                 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/w_accum_continue1                                                                 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/SR[0]                          |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/pooling_size0                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/wr_req_in_reg[0]                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state                                                                                                | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_count[2]_i_1_n_0                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/rd_count                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/pooling_size0                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/pooling_size0                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/wr_count[2]_i_1__5_n_0                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bubble_cnt[2]_i_1_n_0                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___154_n_0                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/E[0]                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/wr_busy_int_reg_0[0]                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/strip_xcnt_psize_reg[2]_0[0]                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/aw_reg_slice/state                                                                           | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_op_pending_reg_0[0]                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/rq_wr_count[2]_i_1__0_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/rd_enable                                                                                      |                                                                                                                                                                |                1 |              3 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/mcif_rd_rsp_ready_reg_1[0]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/mcif_rd_rsp_ready_reg[0]                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/mcif_rd_rsp_ready_reg_3[0]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                             |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___161_n_0                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/ram/rd_enable                                                                                                 |                                                                                                                                                                |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                 |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                             |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                  | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                3 |              4 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/cmd_fifo_rd_count_p                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/E[0]                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |              4 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/lat_wr_count                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[3]_i_1_n_0                                                                                 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                3 |              4 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                              |                4 |              4 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_surface_dat_cnt_reg[10]                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/pdp_op_pending_reg_2[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_pointer[3]_i_1_n_0                                                                                   | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[3]_i_1_n_0                                                                                 |                                                                                                                                                                |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/p_0_in                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn_alu_pack/p_2_in                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn_mul_pack/p_2_in                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_alu_pack/p_2_in                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_mul_pack/p_2_in                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/ram/rd_enable                                                                                                 |                                                                                                                                                                |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ram/rd_enable                                                                                                       |                                                                                                                                                                |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/rd_enable                                                                                                       |                                                                                                                                                                |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/dfifo_rd_pvld_i_1__1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_pvld_i_1_n_0                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/update_head0                                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |              4 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/update_rd_take_n_dly                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/E[0]                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ram/rd_enable                                                                                                       |                                                                                                                                                                |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_pvld                                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_count                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/p_14_in                                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_wr_count                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dlv_end_tag0_en                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_rd_en_new                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_rd_en_new                                                                                                         |                                                                                                                                                                |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_valid_reg_0[0]                                                                                                    |                                                                                                                                                                |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_mask0                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/w_payld_push_d0                                                                 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdrsp/E[0]                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0            | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/pk_rsp_vld_d1_w                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/ram/rd_popping                                                                         |                                                                                                                                                                |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/rd_popping                                                                                                             |                                                                                                                                                                |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/width_pre[3]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/width_pre_cnt[3]_i_1_n_0                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/width_cur_2[3]_i_1_n_0                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/E[0]                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/wr_req_in0                                                                                                                 |                                                                                                                                                                |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/dfifo_rd_pvld_i_1__0_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/is_pos_w_dly[3]_i_1_n_0                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/last_width[3]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/cube_end_width_cnt[3]_i_1_n_0                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                   |                                                                                                                                                                |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/lat_wr_count                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt1                                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                         | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_burst_cnt_en                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              4 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_burst_size_en                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              4 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/incr_wt_updt                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              4 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/incr_wt_updt_d2                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/incr_wt_updt_d1                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              4 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/status_done_cnt[3]_i_1_n_0                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                |                                                                                                                                                                |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                              | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/sel                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/E[0]                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/mcif_rd_rsp_ready_reg_0[0]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/pipe_skid_dma_rd_rsp_vld_reg                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_cfg_0_wren                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[7].srl_nx1/shift                              |                                                                                                                                                                |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                        |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                |                                                                                                                                                                |                3 |              4 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                    | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                        |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_valid_d1                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_valid                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                     |                                                                                                                                                                |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                            | nvdla_bd_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                        |                                                                                                                                                                |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/mcif_rd_rsp_ready_reg_2[0]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_glb/u_csb/rsp_vld                                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd[9]_i_1_n_0                                                     |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | nvdla_bd_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[7]_i_1_n_0                                                                             | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                  | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/flush_read_en_d1                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[4]_0                                                                                                    |                                                                                                                                                                |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[4]_2                                                                                                    |                                                                                                                                                                |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_p0_addr_d1_reg[4]_1                                                                                                    |                                                                                                                                                                |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_loop_en                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/img2sbuf_p0_rd_sel_14                                                                                                     |                                                                                                                                                                |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/img2sbuf_p0_rd_sel_11                                                                                                     |                                                                                                                                                                |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/img2sbuf_p0_rd_sel_15                                                                                                     |                                                                                                                                                                |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/img2sbuf_p0_rd_sel_04                                                                                                     |                                                                                                                                                                |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/img2sbuf_p0_rd_sel_10                                                                                                     |                                                                                                                                                                |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/img2sbuf_p0_rd_sel_08                                                                                                     |                                                                                                                                                                |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/img2sbuf_p0_rd_sel_12                                                                                                     |                                                                                                                                                                |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/img2sbuf_p0_rd_sel_06                                                                                                     |                                                                                                                                                                |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/img2sbuf_p0_rd_sel_07                                                                                                     |                                                                                                                                                                |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/dc2sbuf_p0_rd_addr_reg[4]_1[0]                                                                                                    |                                                                                                                                                                |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/dc2sbuf_p0_rd_addr_reg[5]_0[0]                                                                                                    |                                                                                                                                                                |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_7[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |              4 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/dc2sbuf_p0_rd_addr_reg[4]_0[0]                                                                                                    |                                                                                                                                                                |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/dc2sbuf_p0_rd_addr_reg[5]_1[0]                                                                                                    |                                                                                                                                                                |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                            | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/pipe_skid_pdp_datin_pvld_f_reg[0]                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/E[0]                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_8[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |              4 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_out_count_p                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[2]_0[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[2]_3[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_perf_enable_0_wren                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              4 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_perf_enable_0_wren_5                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/ar_reg_slice/E[0]                                                                            | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_cfg_0_wren                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              4 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/inp_acc                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_rdma_unpack/pack_mask0                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_rdma_unpack/pack_mask0_18                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___48_n_0                                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              4 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___163_n_0                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___13_n_0                                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___142_n_0                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              4 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ro_rd_count_p_reg[3]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/pipe_skid_pdp_dp2wdma_valid_reg                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/reg2dp_op_en_reg_reg[2]_2[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_7[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |              5 |         1.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_0[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |              5 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_6[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_3[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_5[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ro_rd_count_p_reg[3]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/E[0]                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_8[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              5 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/E[0]                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/E[0]                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/pooling_cnt0                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/pooling_cnt0                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pooling_cnt0                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_11[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |              5 |         1.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_4[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |              5 |         1.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p1/rd_popping                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/rd_popping                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/lat_rd_pvld_int_reg                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.ar_enable_reg[0]                                                                                                         | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                      | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                        |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                      | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                        |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/reg2dp_op_en_reg_reg[2][0]                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/pipe_skid_pdp_dp2wdma_valid_reg                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ro_rd_count_p_reg[3]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_count_p0                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ro_rd_count_p_reg[3]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/p_9_in                                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/p_6_in                                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___0_n_0                                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/channel_cnt[4]_i_1__0_n_0                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_pd[7]_i_1__13_n_0                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_vld_d2                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              5 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_3[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_batch_cnt[4]_i_1_n_0                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              5 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                           |                                                                                                                                                                |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/gen_srls[17].srl_nx1/shift                                                        |                                                                                                                                                                |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/sel                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/pooling_cnt0                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/pooling_cnt0                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_pd[7]_i_1__12_n_0                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_credit0                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |              5 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/is_running_d1_reg_0[0]                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_wr_count                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/lat_rd_pvld_int_reg_1                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/lat_rd_pvld_int_reg_6                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_vld_d1_reg_0[0]                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |              5 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/pipe_skid_pdp_dp2wdma_valid_reg                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/lat_rd_pvld_int_reg_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/lat_rd_pvld_int_reg_5                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync2/ram_we                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                                   |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/pipe_skid_pdp_dp2wdma_valid_reg                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_pd[7]_i_1__14_n_0                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/rd_popping                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/rd_popping                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/rd_popping                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/pooling_cnt0                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/pipe_skid_pdp_dp2wdma_valid_reg                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |              5 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/pipe_skid_pdp_dp2wdma_valid_reg                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/pooling_cnt0                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/ram/E[0]                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_pd[7]_i_1__8_n_0                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/rd_popping                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ro_rd_count_p_reg[3]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_pd[7]_i_1__10_n_0                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/ram/rd_popping                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/E[0]                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_pd[7]_i_1__7_n_0                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/pipe_skid_pdp_dp2wdma_valid_reg                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/rd_popping                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_count                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/pooling_cnt0                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/E[0]                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/E[0]                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/E[0]                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_pd[7]_i_1__11_n_0                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/lat_rd_pvld_int_reg_2                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_pd[7]_i_1__9_n_0                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/lat_rd_pvld_int_reg_4                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ro_rd_count_p_reg[3]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1_n_0                                          | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/E[0]                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/ch0_cnt_reg[0][0]                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ro_rd_count_p_reg[3]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/lat_rd_pvld_int_reg_3                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/rd_popping                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/rd_popping_12                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/delay_cnt[4]_i_1__0_n_0                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ro_rd_count_p_reg[3]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/pipe_skid_cdp_dp2wdma_pd_reg[16]_1                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/pipe_skid_cdp_dp2wdma_pd_reg[17]                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/pipe_skid_cdp_dp2wdma_pd_reg[16]                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/pipe_skid_cdp_dp2wdma_pd_reg[17]_0                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/E[0]                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/pipe_skid_cdp_dp2wdma_pd_reg[17]_1                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/ro_wr_busy_int_reg_11[0]                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/ro_wr_busy_int_reg_5[0]                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                          | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/ro_wr_busy_int_reg_7[0]                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/ro_wr_busy_int_reg_13[0]                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/ro_wr_busy_int_reg_9[0]                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/ro_wr_busy_int_reg_1[0]                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/pipe_skid_cdp_dp2wdma_pd_reg[16]_0                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/pipe_skid_cdp_dp2wdma_pd_reg[18]                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/ro_wr_busy_int_reg_3[0]                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/ro_wr_busy_int_reg[0]                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/rd_pushing_reg[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/pipe_skid_cdp_dp2wdma_pd_reg[21]                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_13[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/E[0]                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/rd_pushing                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/E[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/sumpd_rd_pvld_int_reg[0]                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_intpinfo_sync_fifo/ram/re0                                                                                |                                                                                                                                                                |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/E[0]                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift     |                                                                                                                                                                |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg        |                                                                                                                                                                |                2 |              5 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/E[0]                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              5 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff222[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff229[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff228[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff227[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff164[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff16[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff169[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff140[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff167[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff160[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff137[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff166[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff150[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff146[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff163[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff162[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/real_bank_reg_en                                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff153[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff18[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff189[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff188[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff187[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff186[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff141[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff185[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff170[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff184[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff183[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff182[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff136[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff159[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff157[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff13[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff206[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff139[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff233[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff179[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff155[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |              6 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff14[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff149[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff143[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff161[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff158[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff145[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff181[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff180[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff17[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff174[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff148[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff144[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff178[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff171[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff168[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff165[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff15[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff232[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff156[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff142[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff154[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff151[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff1[6]_i_1_n_0                                                                                                      |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff147[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff177[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff176[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff152[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff175[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff20[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff231[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff230[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_dual_reg_d1/dst_ram_type_reg_2                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff218[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff100[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/spt_fifo_count                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/dat_fifo_wr_count                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/dp_rdy_f_reg[0]                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_14[0]                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |              6 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/rd_popping                                                                                                                  |                                                                                                                                                                |                6 |              6 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[3]_1[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff91[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff80[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff96[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff87[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff82[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff74[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff86[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[0][0]                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |              6 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_reg/cmac_a2csb_resp_pd[17]_i_1_n_0                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_reg/cmac_a2csb_resp_valid_reg_0[0]                                                                                                  |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff78[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff98[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[0]_2[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff76[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff90[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[3]_4[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff81[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff72[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff88[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff9[6]_i_1_n_0                                                                                                      |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff95[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff8[6]_i_1_n_0                                                                                                      |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff83[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                6 |              6 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_brdma_cfg_0_wren_1                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_erdma_cfg_0_wren_0                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff85[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff94[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff97[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff73[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff89[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff79[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                6 |              6 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff84[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff92[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff7[6]_i_1_n_0                                                                                                      |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff70[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff6[6]_i_1_n_0                                                                                                      |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff77[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff99[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff93[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff71[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff75[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff3[6]_i_1_n_0                                                                                                      |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff35[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff30[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff250[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_wr_count                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff41[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff31[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff247[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff38[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff251[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff45[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff255[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff51[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff65[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff64[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff59[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff248[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff63[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff48[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff5[6]_i_1_n_0                                                                                                      |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff55[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff44[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff52[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff4[6]_i_1_n_0                                                                                                      |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff49[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff46[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff43[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff28[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff25[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff246[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff33[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff40[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff2[6]_i_1_n_0                                                                                                      |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff29[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff61[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff62[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff69[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff68[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff53[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff37[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff253[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff34[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_brdma_cfg_0_wren                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff39[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff36[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff67[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff254[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff249[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff66[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff47[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff60[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_nrdma_cfg_0_wren                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff57[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff56[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff50[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff32[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff26[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_nrdma_cfg_0_wren_2                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff252[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff27[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff58[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff42[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff24[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff124[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff129[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff126[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/ram/rd_pushing                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff134[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff128[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/ram/re0                                                                               |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff132[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff130[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |              6 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[1]_4[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/nvdla_sdp_rdma_d_erdma_cfg_0_wren                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff200[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/sumpd_rd_count_p0                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff135[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff12[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff133[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |              6 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff125[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff131[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff127[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff101[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |              6 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/dat_fifo_wr_count[5]_i_1__2_n_0                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/dat_fifo_wr_count[5]_i_1__1_n_0                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p0                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/dat_fifo_wr_count[5]_i_1__0_n_0                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/ram/E[0]                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ram/E[0]                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_wr_count                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_wr_count                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/is_cube_end_reg[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/is_cube_end_reg_1[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                 | nvdla_bd_i/smartconnect_1/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                 |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_reg/cmac_a2csb_resp_valid_reg_0[0]                                                                                                  |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_reg/cmac_a2csb_resp_pd[17]_i_1__0_n_0                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/FSM_sequential_cur_state_reg[0]_2[0]                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/FSM_sequential_cur_state_reg[0]_1[0]                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/lat_rd_count_p0                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff172[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |              6 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff138[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |              6 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_5[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/spt_fifo_busy_int_reg_0[0]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_11[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff173[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[5]_2[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p0                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/E[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/E[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/dat_fifo_wr_count[5]_i_1__3_n_0                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/pipe_skid_cdp_dp2wdma_pd_reg[21]_0[0]                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/pipe_skid_cdp_dp2wdma_pd_reg[18]_0[0]                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/dat_fifo_wr_count[5]_i_1__6_n_0                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/pipe_skid_cdp_dp2wdma_pd_reg[17]_3[0]                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/pipe_skid_cdp_dp2wdma_pd_reg[17]_2[0]                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/pipe_skid_cdp_dp2wdma_pd_reg[16]_4[0]                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/pipe_skid_cdp_dp2wdma_pd_reg[16]_3[0]                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/pipe_skid_cdp_dp2wdma_pd_reg[16]_2[0]                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/E[0]                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[5][0]                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_roc/roc_wr_count                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[1]_1[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_le_end_high_0_wren                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_lo_start_high_0_wren                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_lo_end_high_0_wren                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_roc/roc_wr_count                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                 | nvdla_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                 |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                     | nvdla_bd_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                     |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_le_start_high_0_wren                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/dat_fifo_wr_count[5]_i_1__5_n_0                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff54[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff103[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff116[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff106[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff115[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff110[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff10[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff104[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff0[6]_i_1_n_0                                                                                                      |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff123[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff122[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff121[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff120[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff11[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff119[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff118[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff117[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff113[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff114[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff112[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff102[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff108[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff111[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_6[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff109[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff107[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff105[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |              6 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff217[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff203[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff224[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff191[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff196[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff212[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff210[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff208[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff202[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff19[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff221[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |              6 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff209[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff226[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff21[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff205[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/dat_fifo_wr_count[5]_i_1__4_n_0                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff219[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff213[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/E[0]                                                                                                      |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff204[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff223[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/dout_r_reg[5]_0[0]                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/dout_r_reg[5]_1[0]                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/rd_popping                                                                                                             |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff220[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff199[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff193[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff244[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff243[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff242[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff241[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff23[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff22[6]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff214[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff216[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |              6 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff225[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |              6 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff198[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff192[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff201[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff194[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff211[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff190[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff245[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff240[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff197[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff239[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff238[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff237[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |              6 |         1.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff236[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |              6 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff235[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff215[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                1 |              6 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff195[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff207[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |              6 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/ram/ram_ff234[6]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |              6 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/rd_enable                                                                                                              |                                                                                                                                                                |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/wr_pushing                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_enable                                                                                      |                                                                                                                                                                |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_pushing                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              7 |         7.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff109[10]_i_1_n_0                                                                  |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff10[10]_i_1_n_0                                                                   |                                                                                                                                                                |                1 |              7 |         7.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff112[10]_i_1_n_0                                                                  |                                                                                                                                                                |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff103[10]_i_1_n_0                                                                  |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff106[10]_i_1_n_0                                                                  |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank5_uram_0/re010_out                                                                                                   |                                                                                                                                                                |                1 |              7 |         7.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff5[10]_i_1_n_0                                                                    |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff56[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff67[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff84[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank6_uram_0/re07_out                                                                                                    |                                                                                                                                                                |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff75[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank7_uram_0/re0                                                                                                         |                                                                                                                                                                |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff125[10]_i_1_n_0                                                                  |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/mem_raddr_d0                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff48[10]_i_1_n_0                                                                   |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff92[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff15[10]_i_1_n_0                                                                   |                                                                                                                                                                |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff35[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff88[10]_i_1_n_0                                                                   |                                                                                                                                                                |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff87[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff55[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff120[10]_i_1_n_0                                                                  |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff54[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff46[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff93[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff126[10]_i_1_n_0                                                                  |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff23[10]_i_1_n_0                                                                   |                                                                                                                                                                |                1 |              7 |         7.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff53[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff72[10]_i_1_n_0                                                                   |                                                                                                                                                                |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff51[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff80[10]_i_1_n_0                                                                   |                                                                                                                                                                |                6 |              7 |         1.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff50[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff4[10]_i_1_n_0                                                                    |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff47[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff45[10]_i_1_n_0                                                                   |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_valid                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff44[10]_i_1_n_0                                                                   |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff43[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff119[10]_i_1_n_0                                                                  |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff1[10]_i_1_n_0                                                                    |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff115[10]_i_1_n_0                                                                  |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_bn_cfg_0_wren                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff36[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_rd_count_p[6]_i_1_n_0                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff83[10]_i_1_n_0                                                                   |                                                                                                                                                                |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff100[10]_i_1_n_0                                                                  |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff118[10]_i_1_n_0                                                                  |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/ram/re0                                                                                |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff117[10]_i_1_n_0                                                                  |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff32[10]_i_1_n_0                                                                   |                                                                                                                                                                |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_byte_remain_last_en                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff16[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/reg2dp_op_en_reg_reg[2]_1[0]                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff63[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff38[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_planar0_en                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff27[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff26[10]_i_1_n_0                                                                   |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_wr_count                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/data_rd_count_p0                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_bs_cfg_0_wren                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_planar1_en                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff18[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/rd_pushing                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/ram/rd_pushing_0                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff40[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_0[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff28[10]_i_1_n_0                                                                   |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_4[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff31[10]_i_1_n_0                                                                   |                                                                                                                                                                |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[0][0]                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank4_uram_0/re013_out                                                                                                   |                                                                                                                                                                |                1 |              7 |         7.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/last_dc_i_1_n_0                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff111[10]_i_1_n_0                                                                  |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff68[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/info_wr_count[6]_i_1_n_0                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff94[10]_i_1_n_0                                                                   |                                                                                                                                                                |                6 |              7 |         1.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff30[10]_i_1_n_0                                                                   |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff110[10]_i_1_n_0                                                                  |                                                                                                                                                                |                6 |              7 |         1.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_ew_cfg_0_wren                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff20[10]_i_1_n_0                                                                   |                                                                                                                                                                |                6 |              7 |         1.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff124[10]_i_1_n_0                                                                  |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff19[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/stripe_cnt                                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/reg2dp_op_en_reg_reg[2]_1[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/rd_popping                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/rd_popping                                                                             |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff121[10]_i_1_n_0                                                                  |                                                                                                                                                                |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/rd_pushing                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff62[10]_i_1_n_0                                                                   |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff61[10]_i_1_n_0                                                                   |                                                                                                                                                                |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff34[10]_i_1_n_0                                                                   |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff98[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff108[10]_i_1_n_0                                                                  |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff101[10]_i_1_n_0                                                                  |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff0[10]_i_1__1_n_0                                                                 |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[0]_2[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff91[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff73[10]_i_1_n_0                                                                   |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff13[10]_i_1_n_0                                                                   |                                                                                                                                                                |                1 |              7 |         7.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff71[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff60[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff105[10]_i_1_n_0                                                                  |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff33[10]_i_1_n_0                                                                   |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff22[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff7[10]_i_1_n_0                                                                    |                                                                                                                                                                |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff104[10]_i_1_n_0                                                                  |                                                                                                                                                                |                6 |              7 |         1.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/skid_flop_eg_out_pipe0_di0                                                                                       |                                                                                                                                                                |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff14[10]_i_1_n_0                                                                   |                                                                                                                                                                |                6 |              7 |         1.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff42[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff102[10]_i_1_n_0                                                                  |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/di_d[10]_i_1__0_n_0                                                                    |                                                                                                                                                                |                1 |              7 |         7.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff122[10]_i_1_n_0                                                                  |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/rd_enable                                                                                                              |                                                                                                                                                                |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff29[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff64[10]_i_1__0_n_0                                                                |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff8[10]_i_1_n_0                                                                    |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/wr_pushing                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              7 |         7.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff41[10]_i_1_n_0                                                                   |                                                                                                                                                                |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff86[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff96[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff116[10]_i_1_n_0                                                                  |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff123[10]_i_1_n_0                                                                  |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff6[10]_i_1_n_0                                                                    |                                                                                                                                                                |                7 |              7 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff74[10]_i_1_n_0                                                                   |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_bn_cfg_0_wren_4                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff52[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_ew_cfg_0_wren_0                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |              7 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_11[0]                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff95[10]_i_1_n_0                                                                   |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff77[10]_i_1_n_0                                                                   |                                                                                                                                                                |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff3[10]_i_1_n_0                                                                    |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff25[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_ctrl_valid_reg_0[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff2[10]_i_1_n_0                                                                    |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff49[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/re0                                                                                |                                                                                                                                                                |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff24[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff21[10]_i_1_n_0                                                                   |                                                                                                                                                                |                6 |              7 |         1.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff37[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff99[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff39[10]_i_1_n_0                                                                   |                                                                                                                                                                |                6 |              7 |         1.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff12[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank0_uram_0/re025_out                                                                                                   |                                                                                                                                                                |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/last_img1                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank1_uram_0/re022_out                                                                                                   |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff11[10]_i_1_n_0                                                                   |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff59[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff58[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff57[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank2_uram_0/re019_out                                                                                                   |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff90[10]_i_1_n_0                                                                   |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff89[10]_i_1_n_0                                                                   |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff17[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank3_uram_0/re016_out                                                                                                   |                                                                                                                                                                |                1 |              7 |         7.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_3[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff82[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff9[10]_i_1_n_0                                                                    |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_d_dp_bs_cfg_0_wren_3                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff66[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff79[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff76[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff81[10]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |              7 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff69[10]_i_1_n_0                                                                   |                                                                                                                                                                |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff65[10]_i_1_n_0                                                                   |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff97[10]_i_1_n_0                                                                   |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff85[10]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |              7 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff107[10]_i_1_n_0                                                                  |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff78[10]_i_1_n_0                                                                   |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff70[10]_i_1_n_0                                                                   |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff114[10]_i_1_n_0                                                                  |                                                                                                                                                                |                2 |              7 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff113[10]_i_1_n_0                                                                  |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/ram/ram_ff127[10]_i_1_n_0                                                                  |                                                                                                                                                                |                3 |              7 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff14[7]_i_1__15_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/dec_input_pipe_valid                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_byte_last_reg_en                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_mask_en_d1                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_pipe_valid                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d6                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d5                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d1                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d3                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d2                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_mask_en_d4                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[3]                                                                                                                |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[5]                                                                                                                |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[1]                                                                                                                |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[2]                                                                                                                |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[7]                                                                                                                |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[6]                                                                                                                |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[4]                                                                                                                |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_mask[0]                                                                                                                |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[5]                                                                                                                |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[3]                                                                                                                |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[6]                                                                                                                |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[0]                                                                                                                |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[4]                                                                                                                |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[1]                                                                                                                |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[2]                                                                                                                |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_mask[7]                                                                                                                |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head3[7]_i_1_n_0                                                                                                          |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head0[7]_i_1_n_0                                                                                                          |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head1[7]_i_1_n_0                                                                                                          |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/head2[7]_i_1_n_0                                                                                                          |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/rd_count_reg[2][0]                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/E[0]                                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/rd_popping                                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff17[7]_i_1__6_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff0[7]_i_1__6_n_0                                                                                        |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/M_reg_0_63_0_5_i_1_n_0                                                                                                 |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/M_reg_64_127_0_5_i_1_n_0                                                                                               |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff10[7]_i_1__6_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff13[7]_i_1__6_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/wr_count                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff1[7]_i_1__6_n_0                                                                                        |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff20[7]_i_1__6_n_0                                                                                       |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff21[7]_i_1__6_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff22[7]_i_1__6_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff23[7]_i_1__6_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff24[7]_i_1__6_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff18[7]_i_1__6_n_0                                                                                       |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff25[7]_i_1__6_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff26[7]_i_1__6_n_0                                                                                       |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff27[7]_i_1__6_n_0                                                                                       |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff28[7]_i_1__6_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff14[7]_i_1__6_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff19[7]_i_1__6_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff11[7]_i_1__6_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff15[7]_i_1__6_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff12[7]_i_1__6_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff16[7]_i_1__6_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff7[7]_i_1__6_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff31[7]_i_1__6_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff29[7]_i_1__6_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff8[7]_i_1__6_n_0                                                                                        |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff3[7]_i_1__6_n_0                                                                                        |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff4[7]_i_1__6_n_0                                                                                        |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff2[7]_i_1__6_n_0                                                                                        |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff5[7]_i_1__6_n_0                                                                                        |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff30[7]_i_1__6_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff6[7]_i_1__6_n_0                                                                                        |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff9[7]_i_1__6_n_0                                                                                        |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro7_fifo/rd_popping                                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff10[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff0[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff3[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff12[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff28[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff9[7]_i_1__13_n_0                                                                                          |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff25[7]_i_1__13_n_0                                                                                         |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff1[7]_i_1__13_n_0                                                                                          |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff26[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff29[7]_i_1__13_n_0                                                                                         |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff24[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff31[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff8[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff21[7]_i_1__13_n_0                                                                                         |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff13[7]_i_1__13_n_0                                                                                         |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff20[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff19[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff17[7]_i_1__13_n_0                                                                                         |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff6[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff2[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff30[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff11[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff21[7]_i_1__8_n_0                                                                                          |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff12[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff13[7]_i_1__8_n_0                                                                                          |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff17[7]_i_1__8_n_0                                                                                          |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff19[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff20[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff11[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff10[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff14[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff26[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff27[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff28[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff0[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff15[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff22[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff23[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff2[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff30[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff3[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff1[7]_i_1__8_n_0                                                                                           |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff4[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff5[7]_i_1__8_n_0                                                                                           |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff6[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff25[7]_i_1__8_n_0                                                                                          |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff18[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff29[7]_i_1__8_n_0                                                                                          |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff24[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff31[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff7[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff8[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff9[7]_i_1__8_n_0                                                                                           |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/ram_ff16[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff7[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff11[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff4[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff25[7]_i_1__7_n_0                                                                                          |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff26[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff22[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff18[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff5[7]_i_1__7_n_0                                                                                           |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff15[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff8[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff24[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff0[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff27[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff30[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff2[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff6[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff29[7]_i_1__7_n_0                                                                                          |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/E[0]                                                                                                            |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff16[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff19[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff9[7]_i_1__7_n_0                                                                                           |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff3[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff28[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff1[7]_i_1__7_n_0                                                                                           |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff20[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff31[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff13[7]_i_1__7_n_0                                                                                          |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff21[7]_i_1__7_n_0                                                                                          |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff12[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff10[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff17[7]_i_1__7_n_0                                                                                          |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff14[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo0/ram/ram_ff23[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff13[7]_i_1__10_n_0                                                                                         |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff17[7]_i_1__10_n_0                                                                                         |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff19[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff28[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff2[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff30[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff31[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff3[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff12[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff16[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff20[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff10[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff24[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff4[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff5[7]_i_1__10_n_0                                                                                          |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff6[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff7[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff29[7]_i_1__10_n_0                                                                                         |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff21[7]_i_1__10_n_0                                                                                         |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff0[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff14[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff11[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff15[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff18[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff22[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff23[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff25[7]_i_1__10_n_0                                                                                         |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff26[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff1[7]_i_1__10_n_0                                                                                          |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff27[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff9[7]_i_1__10_n_0                                                                                          |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/ram_ff8[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo3/ram/E[0]                                                                                                            |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff16[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff1[7]_i_1__11_n_0                                                                                          |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff20[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff22[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff23[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff24[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff25[7]_i_1__11_n_0                                                                                         |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff26[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff27[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff28[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff29[7]_i_1__11_n_0                                                                                         |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff17[7]_i_1__11_n_0                                                                                         |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff21[7]_i_1__11_n_0                                                                                         |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff11[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff2[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff30[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff31[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff3[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff4[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff5[7]_i_1__11_n_0                                                                                          |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff6[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff12[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff14[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff10[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff18[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff19[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff0[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff13[7]_i_1__11_n_0                                                                                         |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff15[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff9[7]_i_1__11_n_0                                                                                          |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/E[0]                                                                                                            |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff8[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo4/ram/ram_ff7[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff11[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff17[7]_i_1__12_n_0                                                                                         |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff23[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff4[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff1[7]_i_1__12_n_0                                                                                          |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/E[0]                                                                                                            |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff9[7]_i_1__12_n_0                                                                                          |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff18[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff5[7]_i_1__12_n_0                                                                                          |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff6[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff13[7]_i_1__12_n_0                                                                                         |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff21[7]_i_1__12_n_0                                                                                         |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff30[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff10[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff14[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff15[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff16[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff27[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff12[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff2[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff3[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff0[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff19[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff25[7]_i_1__12_n_0                                                                                         |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff31[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff7[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff24[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff26[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff20[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff8[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff29[7]_i_1__12_n_0                                                                                         |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff22[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo5/ram/ram_ff28[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff4[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff5[7]_i_1__13_n_0                                                                                          |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff7[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff18[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff14[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff23[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff16[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff27[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff15[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/E[0]                                                                                                            |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo6/ram/ram_ff22[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff1[7]_i_1__14_n_0                                                                                          |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff22[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff23[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff15[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff24[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff21[7]_i_1__14_n_0                                                                                         |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff25[7]_i_1__14_n_0                                                                                         |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff26[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff28[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff27[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff2[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff31[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff3[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff12[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff29[7]_i_1__14_n_0                                                                                         |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff0[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff13[7]_i_1__14_n_0                                                                                         |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff20[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff30[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff14[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff16[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff10[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff18[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff19[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff11[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff17[7]_i_1__14_n_0                                                                                         |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff8[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff5[7]_i_1__14_n_0                                                                                          |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff4[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/E[0]                                                                                                            |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff9[7]_i_1__14_n_0                                                                                          |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff6[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo7/ram/ram_ff7[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                              | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c0_en                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_out_vld_reg_0                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c1_en                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pout_data_stage3_vld_reg_1[0]                                                                                            |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/mem_re_last_2d0                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/rd_pout_data_stage2                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/sub_lbuf_dout_done0                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_preproc/sdp2pdp_ready_f_reg_0[0]                                                                                               |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff12[7]_i_1__9_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff13[7]_i_1__17_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff15[7]_i_1__9_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff19[7]_i_1__9_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff21[7]_i_1__17_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff22[7]_i_1__9_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff23[7]_i_1__9_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff12[7]_i_1__20_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff0[7]_i_1__22_n_0                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff10[7]_i_1__20_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff11[7]_i_1__20_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff24[7]_i_1__20_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff1[7]_i_1__28_n_0                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff17[7]_i_1__28_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff23[7]_i_1__20_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff2[7]_i_1__20_n_0                                                                                    |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff30[7]_i_1__20_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff3[7]_i_1__20_n_0                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff8[7]_i_1__20_n_0                                                                                    |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff28[7]_i_1__20_n_0                                                                                   |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff14[7]_i_1__20_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff15[7]_i_1__20_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff21[7]_i_1__28_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff26[7]_i_1__20_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff5[7]_i_1__28_n_0                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff9[7]_i_1__28_n_0                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff29[7]_i_1__28_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff31[7]_i_1__20_n_0                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff6[7]_i_1__20_n_0                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff7[7]_i_1__20_n_0                                                                                    |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff18[7]_i_1__20_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff19[7]_i_1__20_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff20[7]_i_1__20_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff13[7]_i_1__28_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff4[7]_i_1__20_n_0                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff27[7]_i_1__20_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff22[7]_i_1__20_n_0                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff25[7]_i_1__28_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/ram/ram_ff16[7]_i_1__20_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff25[7]_i_1__17_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_rd_pd[7]_i_1__12_n_0                                                                                 |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff20[7]_i_1__9_n_0                                                                                       |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff26[7]_i_1__9_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff1[7]_i_1__24_n_0                                                                                    |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff0[7]_i_1__18_n_0                                                                                    |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff13[7]_i_1__24_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff15[7]_i_1__16_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff17[7]_i_1__24_n_0                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff2[7]_i_1__16_n_0                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff6[7]_i_1__16_n_0                                                                                    |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff14[7]_i_1__16_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff16[7]_i_1__16_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff5[7]_i_1__24_n_0                                                                                    |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff11[7]_i_1__16_n_0                                                                                   |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff18[7]_i_1__16_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff21[7]_i_1__24_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff25[7]_i_1__24_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff30[7]_i_1__16_n_0                                                                                   |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff3[7]_i_1__16_n_0                                                                                    |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff26[7]_i_1__16_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff20[7]_i_1__16_n_0                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff23[7]_i_1__16_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff7[7]_i_1__16_n_0                                                                                    |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff9[7]_i_1__24_n_0                                                                                    |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff4[7]_i_1__16_n_0                                                                                    |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff28[7]_i_1__16_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff8[7]_i_1__16_n_0                                                                                    |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff10[7]_i_1__16_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff12[7]_i_1__16_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff24[7]_i_1__16_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff29[7]_i_1__24_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff31[7]_i_1__16_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff19[7]_i_1__16_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff27[7]_i_1__16_n_0                                                                                   |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/ram/ram_ff22[7]_i_1__16_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_rd_pd[7]_i_1__7_n_0                                                                                  |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff14[7]_i_1__9_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff24[7]_i_1__9_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff10[7]_i_1__22_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff1[7]_i_1__30_n_0                                                                                    |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff20[7]_i_1__22_n_0                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff22[7]_i_1__22_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff23[7]_i_1__22_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff19[7]_i_1__22_n_0                                                                                   |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff0[7]_i_1__24_n_0                                                                                    |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff12[7]_i_1__22_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff21[7]_i_1__30_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff25[7]_i_1__30_n_0                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff26[7]_i_1__22_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff17[7]_i_1__30_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff24[7]_i_1__22_n_0                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff27[7]_i_1__22_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff11[7]_i_1__22_n_0                                                                                   |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff13[7]_i_1__30_n_0                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff14[7]_i_1__22_n_0                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff15[7]_i_1__22_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff18[7]_i_1__22_n_0                                                                                   |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff16[7]_i_1__22_n_0                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff4[7]_i_1__22_n_0                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff3[7]_i_1__22_n_0                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff8[7]_i_1__22_n_0                                                                                    |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff2[7]_i_1__22_n_0                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff7[7]_i_1__22_n_0                                                                                    |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff29[7]_i_1__30_n_0                                                                                   |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff5[7]_i_1__30_n_0                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff9[7]_i_1__30_n_0                                                                                    |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff30[7]_i_1__22_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff28[7]_i_1__22_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff31[7]_i_1__22_n_0                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/ram/ram_ff6[7]_i_1__22_n_0                                                                                    |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff27[7]_i_1__9_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_rd_pd[7]_i_1__14_n_0                                                                                 |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff11[7]_i_1__21_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff26[7]_i_1__21_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff29[7]_i_1__29_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff14[7]_i_1__21_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff10[7]_i_1__21_n_0                                                                                   |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff15[7]_i_1__21_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff21[7]_i_1__29_n_0                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff22[7]_i_1__21_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff24[7]_i_1__21_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff27[7]_i_1__21_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff31[7]_i_1__21_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff2[7]_i_1__21_n_0                                                                                    |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff0[7]_i_1__23_n_0                                                                                    |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff4[7]_i_1__21_n_0                                                                                    |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff6[7]_i_1__21_n_0                                                                                    |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff12[7]_i_1__21_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff20[7]_i_1__21_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff7[7]_i_1__21_n_0                                                                                    |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff13[7]_i_1__29_n_0                                                                                   |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff1[7]_i_1__29_n_0                                                                                    |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff28[7]_i_1__21_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff23[7]_i_1__21_n_0                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff30[7]_i_1__21_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff3[7]_i_1__21_n_0                                                                                    |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff5[7]_i_1__29_n_0                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff8[7]_i_1__21_n_0                                                                                    |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff9[7]_i_1__29_n_0                                                                                    |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff25[7]_i_1__29_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff17[7]_i_1__29_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff19[7]_i_1__21_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff16[7]_i_1__21_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/ram/ram_ff18[7]_i_1__21_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff28[7]_i_1__9_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_rd_pd[7]_i_1__13_n_0                                                                                 |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff17[7]_i_1__25_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff16[7]_i_1__17_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff14[7]_i_1__17_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff18[7]_i_1__17_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff1[7]_i_1__25_n_0                                                                                    |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff12[7]_i_1__17_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff22[7]_i_1__17_n_0                                                                                   |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff24[7]_i_1__17_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff19[7]_i_1__17_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff2[7]_i_1__17_n_0                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff30[7]_i_1__17_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff6[7]_i_1__17_n_0                                                                                    |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff7[7]_i_1__17_n_0                                                                                    |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff27[7]_i_1__17_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff26[7]_i_1__17_n_0                                                                                   |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff28[7]_i_1__17_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff20[7]_i_1__17_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff25[7]_i_1__25_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff4[7]_i_1__17_n_0                                                                                    |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff8[7]_i_1__17_n_0                                                                                    |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff10[7]_i_1__17_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff31[7]_i_1__17_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff5[7]_i_1__25_n_0                                                                                    |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff0[7]_i_1__19_n_0                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff3[7]_i_1__17_n_0                                                                                    |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff11[7]_i_1__17_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff15[7]_i_1__17_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff21[7]_i_1__25_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff23[7]_i_1__17_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff29[7]_i_1__25_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff9[7]_i_1__25_n_0                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/ram/ram_ff13[7]_i_1__25_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_rd_pd[7]_i_1__9_n_0                                                                                  |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff16[7]_i_1__9_n_0                                                                                       |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff8[7]_i_1__15_n_0                                                                                    |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff25[7]_i_1__23_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff26[7]_i_1__15_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff9[7]_i_1__23_n_0                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff31[7]_i_1__15_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff17[7]_i_1__23_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff27[7]_i_1__15_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff10[7]_i_1__15_n_0                                                                                   |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff13[7]_i_1__23_n_0                                                                                   |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff18[7]_i_1__15_n_0                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff1[7]_i_1__23_n_0                                                                                    |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff3[7]_i_1__15_n_0                                                                                    |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff6[7]_i_1__15_n_0                                                                                    |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff19[7]_i_1__15_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank10_ram1_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff21[7]_i_1__23_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff23[7]_i_1__15_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff11[7]_i_1__15_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff16[7]_i_1__15_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff24[7]_i_1__15_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff0[7]_i_1__17_n_0                                                                                    |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff20[7]_i_1__15_n_0                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff15[7]_i_1__15_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff28[7]_i_1__15_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff12[7]_i_1__15_n_0                                                                                   |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff29[7]_i_1__23_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff2[7]_i_1__15_n_0                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff30[7]_i_1__15_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff4[7]_i_1__15_n_0                                                                                    |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff5[7]_i_1__23_n_0                                                                                    |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff22[7]_i_1__15_n_0                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/ram/ram_ff7[7]_i_1__15_n_0                                                                                    |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_rd_pd[7]_i_1__8_n_0                                                                                  |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff29[7]_i_1__17_n_0                                                                                      |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff4[7]_i_1__18_n_0                                                                                    |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff21[7]_i_1__26_n_0                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff31[7]_i_1__18_n_0                                                                                   |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff18[7]_i_1__18_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff1[7]_i_1__26_n_0                                                                                    |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff14[7]_i_1__18_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff24[7]_i_1__18_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff10[7]_i_1__18_n_0                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff26[7]_i_1__18_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff3[7]_i_1__18_n_0                                                                                    |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff7[7]_i_1__18_n_0                                                                                    |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff9[7]_i_1__26_n_0                                                                                    |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff19[7]_i_1__18_n_0                                                                                   |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff15[7]_i_1__18_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff23[7]_i_1__18_n_0                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff11[7]_i_1__18_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff28[7]_i_1__18_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff17[7]_i_1__26_n_0                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff29[7]_i_1__26_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff6[7]_i_1__18_n_0                                                                                    |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff8[7]_i_1__18_n_0                                                                                    |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff13[7]_i_1__26_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff27[7]_i_1__18_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff2[7]_i_1__18_n_0                                                                                    |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff30[7]_i_1__18_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff25[7]_i_1__26_n_0                                                                                   |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff5[7]_i_1__26_n_0                                                                                    |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff20[7]_i_1__18_n_0                                                                                   |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff0[7]_i_1__20_n_0                                                                                    |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff12[7]_i_1__18_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff22[7]_i_1__18_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/ram/ram_ff16[7]_i_1__18_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff10[7]_i_1__9_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_rd_pd[7]_i_1__10_n_0                                                                                 |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff16[7]_i_1__19_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff26[7]_i_1__19_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff24[7]_i_1__19_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff29[7]_i_1__27_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff9[7]_i_1__27_n_0                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff8[7]_i_1__19_n_0                                                                                    |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff22[7]_i_1__19_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff10[7]_i_1__19_n_0                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff11[7]_i_1__19_n_0                                                                                   |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff5[7]_i_1__27_n_0                                                                                    |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff25[7]_i_1__27_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff6[7]_i_1__19_n_0                                                                                    |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff19[7]_i_1__19_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff0[7]_i_1__21_n_0                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff2[7]_i_1__19_n_0                                                                                    |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff12[7]_i_1__19_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff4[7]_i_1__19_n_0                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff18[7]_i_1__19_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff17[7]_i_1__27_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff13[7]_i_1__27_n_0                                                                                   |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff15[7]_i_1__19_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff20[7]_i_1__19_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff23[7]_i_1__19_n_0                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff27[7]_i_1__19_n_0                                                                                   |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff21[7]_i_1__27_n_0                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff1[7]_i_1__27_n_0                                                                                    |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff28[7]_i_1__19_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff31[7]_i_1__19_n_0                                                                                   |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff30[7]_i_1__19_n_0                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff3[7]_i_1__19_n_0                                                                                    |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff7[7]_i_1__19_n_0                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/ram/ram_ff14[7]_i_1__19_n_0                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff17[7]_i_1__17_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_rd_pd[7]_i_1__11_n_0                                                                                 |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff18[7]_i_1__9_n_0                                                                                       |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff0[7]_i_1__9_n_0                                                                                        |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff11[7]_i_1__9_n_0                                                                                       |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/p_0_in_0                                                                                                     |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/E[0]                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff2[7]_i_1__9_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ro_rd_count_p_reg[3]                                                                                         |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff3[7]_i_1__9_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff5[7]_i_1__17_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff7[7]_i_1__9_n_0                                                                                        |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff31[7]_i_1__9_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff8[7]_i_1__9_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff4[7]_i_1__9_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff9[7]_i_1__17_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff30[7]_i_1__9_n_0                                                                                       |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff6[7]_i_1__9_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/p_0_in                                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff0[7]_i_1__10_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff25[7]_i_1__18_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff27[7]_i_1__10_n_0                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff28[7]_i_1__10_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff10[7]_i_1__10_n_0                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff2[7]_i_1__10_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff13[7]_i_1__18_n_0                                                                                      |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff20[7]_i_1__10_n_0                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff22[7]_i_1__10_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff3[7]_i_1__10_n_0                                                                                       |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff12[7]_i_1__10_n_0                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff30[7]_i_1__10_n_0                                                                                      |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff18[7]_i_1__10_n_0                                                                                      |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff7[7]_i_1__10_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff11[7]_i_1__10_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff5[7]_i_1__18_n_0                                                                                       |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff9[7]_i_1__18_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff15[7]_i_1__10_n_0                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff14[7]_i_1__10_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff24[7]_i_1__10_n_0                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff29[7]_i_1__18_n_0                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff6[7]_i_1__10_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff26[7]_i_1__10_n_0                                                                                      |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff31[7]_i_1__10_n_0                                                                                      |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff4[7]_i_1__10_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff16[7]_i_1__10_n_0                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff8[7]_i_1__10_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_cnt_reg[1]_1                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/output_dst_reg_3                                                 |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_cnt_reg[1]_2                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/output_dst_reg_5                                                 |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_cnt_reg[2]_1                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/output_dst_reg_8                                                 |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_cnt_reg[0]_0                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/output_dst_reg_4                                                 |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_cnt_reg[1]_0                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/output_dst_reg_2                                                 |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_cnt_reg[2]_0                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/output_dst_reg_7                                                 |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_cnt_reg[1]_4                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/output_dst_reg_9                                                 |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_dpout_unpack/pack_cnt_reg[1]_3                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/output_dst_reg_6                                                 |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ro_rd_count_p_reg[3]                                                                                         |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff17[7]_i_1__18_n_0                                                                                      |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff19[7]_i_1__10_n_0                                                                                      |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff21[7]_i_1__18_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff23[7]_i_1__10_n_0                                                                                      |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff15[7]_i_1_n_0                                                                                          |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff20[7]_i_1_n_0                                                                                          |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff13[7]_i_1_n_0                                                                                          |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff10[7]_i_1_n_0                                                                                          |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff16[7]_i_1_n_0                                                                                          |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff21[7]_i_1_n_0                                                                                          |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff22[7]_i_1_n_0                                                                                          |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff1[7]_i_1_n_0                                                                                           |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff0[7]_i_1_n_0                                                                                           |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff11[7]_i_1_n_0                                                                                          |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff14[7]_i_1_n_0                                                                                          |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff17[7]_i_1_n_0                                                                                          |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff23[7]_i_1_n_0                                                                                          |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff18[7]_i_1_n_0                                                                                          |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff25[7]_i_1_n_0                                                                                          |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff26[7]_i_1_n_0                                                                                          |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff27[7]_i_1_n_0                                                                                          |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff28[7]_i_1_n_0                                                                                          |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff29[7]_i_1_n_0                                                                                          |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff2[7]_i_1_n_0                                                                                           |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff30[7]_i_1_n_0                                                                                          |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff31[7]_i_1_n_0                                                                                          |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff3[7]_i_1_n_0                                                                                           |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff4[7]_i_1_n_0                                                                                           |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff24[7]_i_1_n_0                                                                                          |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff12[7]_i_1_n_0                                                                                          |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff19[7]_i_1_n_0                                                                                          |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff6[7]_i_1_n_0                                                                                           |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff8[7]_i_1_n_0                                                                                           |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff9[7]_i_1_n_0                                                                                           |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff5[7]_i_1_n_0                                                                                           |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff7[7]_i_1_n_0                                                                                           |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro0_fifo/rd_popping                                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/rd_popping                                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/rd_popping                                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff12[7]_i_1__2_n_0                                                                                       |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff20[7]_i_1__2_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff27[7]_i_1__2_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff28[7]_i_1__2_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff29[7]_i_1__2_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff4[7]_i_1__2_n_0                                                                                        |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff14[7]_i_1__2_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff6[7]_i_1__2_n_0                                                                                        |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff22[7]_i_1__2_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff7[7]_i_1__2_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff8[7]_i_1__2_n_0                                                                                        |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff9[7]_i_1__2_n_0                                                                                        |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff25[7]_i_1__2_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff26[7]_i_1__2_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff24[7]_i_1__2_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff13[7]_i_1__2_n_0                                                                                       |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff30[7]_i_1__2_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff3[7]_i_1__2_n_0                                                                                        |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff16[7]_i_1__2_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff21[7]_i_1__2_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff23[7]_i_1__2_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff17[7]_i_1__2_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff15[7]_i_1__2_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff2[7]_i_1__2_n_0                                                                                        |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff31[7]_i_1__2_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff5[7]_i_1__2_n_0                                                                                        |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff1[7]_i_1__2_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff10[7]_i_1__2_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff18[7]_i_1__2_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff19[7]_i_1__2_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff0[7]_i_1__2_n_0                                                                                        |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/ram/ram_ff11[7]_i_1__2_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff3[7]_i_1__4_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff4[7]_i_1__4_n_0                                                                                        |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff5[7]_i_1__4_n_0                                                                                        |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff17[7]_i_1__4_n_0                                                                                       |                                                                                                                                                                |                8 |              8 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff18[7]_i_1__4_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff14[7]_i_1__4_n_0                                                                                       |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff19[7]_i_1__4_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff22[7]_i_1__4_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff0[7]_i_1__4_n_0                                                                                        |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff13[7]_i_1__4_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff11[7]_i_1__4_n_0                                                                                       |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff15[7]_i_1__4_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff16[7]_i_1__4_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff23[7]_i_1__4_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff24[7]_i_1__4_n_0                                                                                       |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff26[7]_i_1__4_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff25[7]_i_1__4_n_0                                                                                       |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff27[7]_i_1__4_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff28[7]_i_1__4_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff29[7]_i_1__4_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff12[7]_i_1__4_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff1[7]_i_1__4_n_0                                                                                        |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff20[7]_i_1__4_n_0                                                                                       |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff2[7]_i_1__4_n_0                                                                                        |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff21[7]_i_1__4_n_0                                                                                       |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff30[7]_i_1__4_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff11[7]_i_1__7_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff4[7]_i_1__7_n_0                                                                                        |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff14[7]_i_1__7_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff19[7]_i_1__7_n_0                                                                                       |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff21[7]_i_1__15_n_0                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff2[7]_i_1__7_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff27[7]_i_1__7_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff7[7]_i_1__7_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff0[7]_i_1__7_n_0                                                                                        |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff16[7]_i_1__7_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ro_rd_count_p_reg[3]                                                                                         |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff25[7]_i_1__15_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff12[7]_i_1__7_n_0                                                                                       |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff3[7]_i_1__7_n_0                                                                                        |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff20[7]_i_1__7_n_0                                                                                       |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff24[7]_i_1__7_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff23[7]_i_1__7_n_0                                                                                       |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff26[7]_i_1__7_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff28[7]_i_1__7_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff29[7]_i_1__15_n_0                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff31[7]_i_1__7_n_0                                                                                       |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff5[7]_i_1__15_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/p_0_in                                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff6[7]_i_1__7_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff8[7]_i_1__7_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff18[7]_i_1__7_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff9[7]_i_1__15_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff13[7]_i_1__15_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff10[7]_i_1__7_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff15[7]_i_1__7_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff30[7]_i_1__7_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff17[7]_i_1__15_n_0                                                                                      |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro0_fifo/ram/ram_ff22[7]_i_1__7_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff28[7]_i_1__8_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff29[7]_i_1__16_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff30[7]_i_1__8_n_0                                                                                       |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff26[7]_i_1__8_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff3[7]_i_1__8_n_0                                                                                        |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff4[7]_i_1__8_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff6[7]_i_1__8_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff5[7]_i_1__16_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff7[7]_i_1__8_n_0                                                                                        |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff24[7]_i_1__8_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff2[7]_i_1__8_n_0                                                                                        |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff16[7]_i_1__8_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff13[7]_i_1__16_n_0                                                                                      |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff15[7]_i_1__8_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff31[7]_i_1__8_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff12[7]_i_1__8_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff21[7]_i_1__16_n_0                                                                                      |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff19[7]_i_1__8_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/p_0_in                                                                                                       |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff18[7]_i_1__8_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff23[7]_i_1__8_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff11[7]_i_1__8_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff22[7]_i_1__8_n_0                                                                                       |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff14[7]_i_1__8_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff10[7]_i_1__8_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff0[7]_i_1__8_n_0                                                                                        |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff17[7]_i_1__16_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff20[7]_i_1__8_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff25[7]_i_1__16_n_0                                                                                      |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff27[7]_i_1__8_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ro_rd_count_p_reg[3]                                                                                         |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff8[7]_i_1__8_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff9[7]_i_1__16_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff10[7]_i_1__4_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff31[7]_i_1__4_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/skid_flop_eg_out_pipe0_di0                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/fifo_sel_cnt_reg[4]                                           |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff3[7]_i_1__11_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff9[7]_i_1__19_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff24[7]_i_1__11_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff4[7]_i_1__11_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff13[7]_i_1__19_n_0                                                                                      |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff29[7]_i_1__19_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff25[7]_i_1__19_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff6[7]_i_1__11_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff8[7]_i_1__11_n_0                                                                                       |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff30[7]_i_1__11_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff0[7]_i_1__11_n_0                                                                                       |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ro_rd_count_p_reg[3]                                                                                         |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff5[7]_i_1__19_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff27[7]_i_1__11_n_0                                                                                      |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff23[7]_i_1__11_n_0                                                                                      |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff21[7]_i_1__19_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff28[7]_i_1__11_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff15[7]_i_1__11_n_0                                                                                      |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff26[7]_i_1__11_n_0                                                                                      |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff17[7]_i_1__19_n_0                                                                                      |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff11[7]_i_1__11_n_0                                                                                      |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff14[7]_i_1__11_n_0                                                                                      |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff16[7]_i_1__11_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff12[7]_i_1__11_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/p_0_in                                                                                                       |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff18[7]_i_1__11_n_0                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff22[7]_i_1__11_n_0                                                                                      |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff20[7]_i_1__11_n_0                                                                                      |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff2[7]_i_1__11_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff31[7]_i_1__11_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff10[7]_i_1__11_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff7[7]_i_1__11_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff19[7]_i_1__11_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff21[7]_i_1__21_n_0                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff19[7]_i_1__13_n_0                                                                                      |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff10[7]_i_1__13_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff14[7]_i_1__13_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/p_0_in                                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff11[7]_i_1__13_n_0                                                                                      |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff12[7]_i_1__13_n_0                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff22[7]_i_1__13_n_0                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff27[7]_i_1__13_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff6[7]_i_1__13_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff0[7]_i_1__13_n_0                                                                                       |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff16[7]_i_1__13_n_0                                                                                      |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff17[7]_i_1__21_n_0                                                                                      |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff23[7]_i_1__13_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff24[7]_i_1__13_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff25[7]_i_1__21_n_0                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff28[7]_i_1__13_n_0                                                                                      |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff20[7]_i_1__13_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff30[7]_i_1__13_n_0                                                                                      |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff2[7]_i_1__13_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff29[7]_i_1__21_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff3[7]_i_1__13_n_0                                                                                       |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff9[7]_i_1__21_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff26[7]_i_1__13_n_0                                                                                      |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff15[7]_i_1__13_n_0                                                                                      |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff31[7]_i_1__13_n_0                                                                                      |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff13[7]_i_1__21_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff5[7]_i_1__21_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff7[7]_i_1__13_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff4[7]_i_1__13_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff18[7]_i_1__13_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff8[7]_i_1__13_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro6_fifo/ram/ro_rd_count_p_reg[3]                                                                                         |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff25[7]_i_1__20_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff13[7]_i_1__20_n_0                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff15[7]_i_1__12_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff16[7]_i_1__12_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff18[7]_i_1__12_n_0                                                                                      |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff29[7]_i_1__20_n_0                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff3[7]_i_1__12_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff23[7]_i_1__12_n_0                                                                                      |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff30[7]_i_1__12_n_0                                                                                      |                                                                                                                                                                |                8 |              8 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ro_rd_count_p_reg[3]                                                                                         |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff0[7]_i_1__12_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff21[7]_i_1__20_n_0                                                                                      |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff27[7]_i_1__12_n_0                                                                                      |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff6[7]_i_1__12_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff14[7]_i_1__12_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff31[7]_i_1__12_n_0                                                                                      |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff17[7]_i_1__20_n_0                                                                                      |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff7[7]_i_1__12_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff28[7]_i_1__12_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff10[7]_i_1__12_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff19[7]_i_1__12_n_0                                                                                      |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff4[7]_i_1__12_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff9[7]_i_1__20_n_0                                                                                       |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff26[7]_i_1__12_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/p_0_in                                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff12[7]_i_1__12_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff20[7]_i_1__12_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff22[7]_i_1__12_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff24[7]_i_1__12_n_0                                                                                      |                                                                                                                                                                |                8 |              8 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff11[7]_i_1__12_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff2[7]_i_1__12_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff5[7]_i_1__20_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff8[7]_i_1__12_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff0[7]_i_1__14_n_0                                                                                       |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/p_0_in                                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff10[7]_i_1__14_n_0                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff16[7]_i_1__14_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff12[7]_i_1__14_n_0                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff13[7]_i_1__22_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff11[7]_i_1__14_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff14[7]_i_1__14_n_0                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff15[7]_i_1__14_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff4[7]_i_1__14_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff29[7]_i_1__22_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff18[7]_i_1__14_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff30[7]_i_1__14_n_0                                                                                      |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff28[7]_i_1__14_n_0                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff17[7]_i_1__22_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff26[7]_i_1__14_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff23[7]_i_1__14_n_0                                                                                      |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff5[7]_i_1__22_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff3[7]_i_1__14_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff9[7]_i_1__22_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff8[7]_i_1__14_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff2[7]_i_1__14_n_0                                                                                       |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff19[7]_i_1__14_n_0                                                                                      |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff24[7]_i_1__14_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff21[7]_i_1__22_n_0                                                                                      |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff6[7]_i_1__14_n_0                                                                                       |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff27[7]_i_1__14_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff20[7]_i_1__14_n_0                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff25[7]_i_1__22_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff31[7]_i_1__14_n_0                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff7[7]_i_1__14_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ram_ff22[7]_i_1__14_n_0                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro7_fifo/ram/ro_rd_count_p_reg[3]                                                                                         |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff11[7]_i_1__3_n_0                                                                                       |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff10[7]_i_1__3_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff12[7]_i_1__3_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff15[7]_i_1__3_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff0[7]_i_1__3_n_0                                                                                        |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff13[7]_i_1__3_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff14[7]_i_1__3_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff16[7]_i_1__3_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_1[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff17[7]_i_1__3_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff18[7]_i_1__3_n_0                                                                                       |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff21[7]_i_1__3_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff29[7]_i_1__3_n_0                                                                                       |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff5[7]_i_1__3_n_0                                                                                        |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_1[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff6[7]_i_1__3_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff7[7]_i_1__3_n_0                                                                                        |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff22[7]_i_1__3_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_2[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff28[7]_i_1__3_n_0                                                                                       |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff20[7]_i_1__3_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff4[7]_i_1__3_n_0                                                                                        |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_2[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff9[7]_i_1__3_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff8[7]_i_1__3_n_0                                                                                        |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff3[7]_i_1__3_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff23[7]_i_1__3_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff30[7]_i_1__3_n_0                                                                                       |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff19[7]_i_1__3_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff1[7]_i_1__3_n_0                                                                                        |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff2[7]_i_1__3_n_0                                                                                        |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff26[7]_i_1__3_n_0                                                                                       |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff27[7]_i_1__3_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff24[7]_i_1__3_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff31[7]_i_1__3_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/ram/ram_ff25[7]_i_1__3_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro4_fifo/rd_popping                                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff7[7]_i_1__4_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff9[7]_i_1__4_n_0                                                                                        |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff8[7]_i_1__4_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ram/ram_ff6[7]_i_1__4_n_0                                                                                        |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/rd_popping_12                                                                                                    |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff2[7]_i_1__5_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff8[7]_i_1__5_n_0                                                                                        |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff6[7]_i_1__5_n_0                                                                                        |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff0[7]_i_1__5_n_0                                                                                        |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/surface_cnt_rd_reg[9]_1                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff14[7]_i_1__5_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff28[7]_i_1__5_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff18[7]_i_1__5_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff24[7]_i_1__5_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___695_i_1_0[0]                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank4_ram1_rd_en_d1_reg_0                                                                                                              |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank5_ram0_rd_en_d1_reg_0                                                                                                              |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank4_ram0_rd_en_d1_reg_0                                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram1_rd_en_d1_reg_0                                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank5_ram1_rd_en_d1_reg_0                                                                                                              |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank6_ram0_rd_en_d1_reg_0                                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank7_ram0_rd_en_d1_reg_0                                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank6_ram1_rd_en_d1_reg_0                                                                                                              |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram0_rd_en_d1_reg_0                                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank11_ram0_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank0_ram1_rd_en_d1_reg_0                                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank10_ram0_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff25[7]_i_1__5_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank11_ram1_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank12_ram0_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank12_ram1_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank13_ram0_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank15_ram0_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank14_ram0_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank13_ram1_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank14_ram1_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank16_ram0_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank15_ram1_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram0_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank16_ram1_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank18_ram1_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram0_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank17_ram1_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank18_ram0_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank1_ram0_rd_en_d1_reg_0                                                                                                              |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank19_ram1_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank1_ram1_rd_en_d1_reg_0                                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram0_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank20_ram1_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram0_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram1_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram1_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank24_ram0_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank22_ram1_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank25_ram0_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank24_ram1_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank25_ram1_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank26_ram0_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank27_ram0_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank27_ram1_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram0_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank26_ram1_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank2_ram0_rd_en_d1_reg_0                                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank28_ram1_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank29_ram1_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank29_ram0_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank2_ram1_rd_en_d1_reg_0                                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank30_ram1_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank30_ram0_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank31_ram0_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank3_ram0_rd_en_d1_reg_0                                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank31_ram1_rd_en_d1_reg_0                                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff13[7]_i_1__5_n_0                                                                                       |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff16[7]_i_1__5_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff9[7]_i_1__5_n_0                                                                                        |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff20[7]_i_1__5_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff1[7]_i_1__5_n_0                                                                                        |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff22[7]_i_1__5_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff26[7]_i_1__5_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff15[7]_i_1__5_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff29[7]_i_1__5_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff27[7]_i_1__5_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff17[7]_i_1__5_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff21[7]_i_1__5_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff5[7]_i_1__5_n_0                                                                                        |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff7[7]_i_1__5_n_0                                                                                        |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff30[7]_i_1__5_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff3[7]_i_1__5_n_0                                                                                        |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff10[7]_i_1__5_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff12[7]_i_1__5_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff19[7]_i_1__5_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff23[7]_i_1__5_n_0                                                                                       |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff4[7]_i_1__5_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff31[7]_i_1__5_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro6_fifo/ram/ram_ff11[7]_i_1__5_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/skid_flop_core2pdp_pd0                                                                                              |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/D[0]                                                                                                        |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/D[1]                                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/D[2]                                                                                                        |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/D[3]                                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pipe_skid_pdp_datin_pd_f0_reg[23][0]                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data_reg063_out                                                                                                |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data_reg064_out                                                                                                |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data_reg062_out                                                                                                |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data_reg0                                                                                                      |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data_reg060_out                                                                                                |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1_1                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[15]_i_1__0_n_0                                       |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1_1                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[39]_i_1__0_n_0                                       |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1_1                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[23]_i_1__0_n_0                                       |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1_1                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_1__0_n_0                                        |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1_1                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[47]_i_1__0_n_0                                       |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1_1                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[55]_i_1__0_n_0                                       |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1_1                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[31]_i_1__0_n_0                                       |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1_1                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[63]_i_1__0_n_0                                       |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1_1                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data_reg066_out                                                                                                |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[7]_i_1_n_0                                           |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[31]_i_1_n_0                                          |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[39]_i_1_n_0                                          |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[63]_i_1_n_0                                          |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[47]_i_1_n_0                                          |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[55]_i_1_n_0                                          |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[15]_i_1_n_0                                          |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_actv_data[23]_i_1_n_0                                          |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data_reg065_out                                                                                                |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data_reg061_out                                                                                                |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data_reg046_out                                                                                                |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data_reg055_out                                                                                                |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data_reg058_out                                                                                                |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1_2                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[31]_i_1__0_n_0                                       |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1_2                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[39]_i_1__0_n_0                                       |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1_2                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[47]_i_1__0_n_0                                       |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1_2                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[55]_i_1__0_n_0                                       |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1_2                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[63]_i_1__0_n_0                                       |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1_2                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[15]_i_1__0_n_0                                       |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1_2                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[23]_i_1__0_n_0                                       |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1_2                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_1__0_n_0                                        |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1_2                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data_reg059_out                                                                                                |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data_reg050_out                                                                                                |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1_3                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[23]_i_1__0_n_0                                       |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1_3                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[47]_i_1__0_n_0                                       |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1_3                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[55]_i_1__0_n_0                                       |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1_3                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[15]_i_1__0_n_0                                       |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1_3                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_1__0_n_0                                        |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1_3                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[31]_i_1__0_n_0                                       |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1_3                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[39]_i_1__0_n_0                                       |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1_3                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[63]_i_1__0_n_0                                       |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1_3                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data_reg047_out                                                                                                |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data_reg051_out                                                                                                |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data_reg053_out                                                                                                |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data_reg045_out                                                                                                |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data_reg056_out                                                                                                |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data_reg054_out                                                                                                |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data_reg057_out                                                                                                |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data_reg048_out                                                                                                |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data_reg0                                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[15]_i_1_n_0                                          |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[23]_i_1_n_0                                          |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[47]_i_1_n_0                                          |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[63]_i_1_n_0                                          |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[31]_i_1_n_0                                          |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[39]_i_1_n_0                                          |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[55]_i_1_n_0                                          |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_actv_data[7]_i_1_n_0                                           |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data_reg0                                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[7]_i_1_n_0                                           |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[15]_i_1_n_0                                          |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[31]_i_1_n_0                                          |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[47]_i_1_n_0                                          |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[23]_i_1_n_0                                          |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[55]_i_1_n_0                                          |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[63]_i_1_n_0                                          |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_actv_data[39]_i_1_n_0                                          |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data_reg049_out                                                                                                |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data_reg043_out                                                                                                |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data_reg036_out                                                                                                |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data_reg038_out                                                                                                |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data_reg042_out                                                                                                |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[23]_i_1__0_n_0                                       |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[63]_i_1__0_n_0                                       |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_1__0_n_0                                        |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[39]_i_1__0_n_0                                       |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[47]_i_1__0_n_0                                       |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[15]_i_1__0_n_0                                       |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[55]_i_1__0_n_0                                       |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[31]_i_1__0_n_0                                       |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1_0                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[55]_i_1_n_0                                          |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1_0                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[63]_i_1_n_0                                          |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1_0                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[7]_i_1_n_0                                           |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1_0                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[47]_i_1_n_0                                          |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1_0                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[39]_i_1_n_0                                          |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1_0                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[23]_i_1_n_0                                          |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1_0                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[15]_i_1_n_0                                          |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1_0                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_data[31]_i_1_n_0                                          |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_actv_nz1_0                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data_reg0                                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data_reg034_out                                                                                                |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data_reg040_out                                                                                                |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data_reg032_out                                                                                                |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_sel_reg_n_0_[3]                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                8 |              8 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[6]                                                                                          |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[2]                                                                                          |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/p_0_in                                                                                                                 |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[5]                                                                                          |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[4]                                                                                          |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[0]                                                                                          |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[3]                                                                                          |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_mask_d1_reg_n_0_[7]                                                                                          |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_wt_pvld                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/E[0]                                                                                                                   |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1[3]                                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1[4]                                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1[7]                                                                                                    |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_0[0]                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_1[0]                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_2[0]                                                                                              |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_3[0]                                                                                              |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_4[0]                                                                                              |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1[0]                                                                                                    |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1[5]                                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1[1]                                                                                                    |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1[2]                                                                                                    |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1[6]                                                                                                    |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_6[0]                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_5[0]                                                                                              |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/nvdla_cdma_s_arbiter_0_wren                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_0[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_10[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_9[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3][0]                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/narrow_beats                                                                                           | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                     | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff0[7]_i_1__0_n_0                                                                                        |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff10[7]_i_1__0_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff11[7]_i_1__0_n_0                                                                                       |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff12[7]_i_1__0_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff14[7]_i_1__0_n_0                                                                                       |                                                                                                                                                                |                8 |              8 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff19[7]_i_1__0_n_0                                                                                       |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff26[7]_i_1__0_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff15[7]_i_1__0_n_0                                                                                       |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff2[7]_i_1__0_n_0                                                                                        |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff5[7]_i_1__0_n_0                                                                                        |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff23[7]_i_1__0_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff30[7]_i_1__0_n_0                                                                                       |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff6[7]_i_1__0_n_0                                                                                        |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff13[7]_i_1__0_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff21[7]_i_1__0_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff4[7]_i_1__0_n_0                                                                                        |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff8[7]_i_1__0_n_0                                                                                        |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff31[7]_i_1__0_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff28[7]_i_1__0_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff1[7]_i_1__0_n_0                                                                                        |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff29[7]_i_1__0_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff3[7]_i_1__0_n_0                                                                                        |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff9[7]_i_1__0_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff18[7]_i_1__0_n_0                                                                                       |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff25[7]_i_1__0_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff22[7]_i_1__0_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff17[7]_i_1__0_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff20[7]_i_1__0_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff27[7]_i_1__0_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff16[7]_i_1__0_n_0                                                                                       |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff24[7]_i_1__0_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/ram/ram_ff7[7]_i_1__0_n_0                                                                                        |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro1_fifo/rd_popping                                                                                                       |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff0[7]_i_1__1_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff14[7]_i_1__1_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff15[7]_i_1__1_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff12[7]_i_1__1_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff13[7]_i_1__1_n_0                                                                                       |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff19[7]_i_1__1_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff10[7]_i_1__1_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff16[7]_i_1__1_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff18[7]_i_1__1_n_0                                                                                       |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff1[7]_i_1__1_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff20[7]_i_1__1_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff21[7]_i_1__1_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff22[7]_i_1__1_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff23[7]_i_1__1_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff25[7]_i_1__1_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff26[7]_i_1__1_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff24[7]_i_1__1_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff17[7]_i_1__1_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff11[7]_i_1__1_n_0                                                                                       |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff4[7]_i_1__1_n_0                                                                                        |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff7[7]_i_1__1_n_0                                                                                        |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff3[7]_i_1__1_n_0                                                                                        |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff31[7]_i_1__1_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff28[7]_i_1__1_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff8[7]_i_1__1_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff27[7]_i_1__1_n_0                                                                                       |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff9[7]_i_1__1_n_0                                                                                        |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff29[7]_i_1__1_n_0                                                                                       |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff30[7]_i_1__1_n_0                                                                                       |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff6[7]_i_1__1_n_0                                                                                        |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff2[7]_i_1__1_n_0                                                                                        |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro2_fifo/ram/ram_ff5[7]_i_1__1_n_0                                                                                        |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo1/ram/E[0]                                                                                                            |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff26[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff27[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff21[7]_i_1__9_n_0                                                                                          |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff25[7]_i_1__9_n_0                                                                                          |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff28[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff16[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff14[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff12[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff13[7]_i_1__9_n_0                                                                                          |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff17[7]_i_1__9_n_0                                                                                          |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff18[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff20[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                8 |              8 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff22[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff0[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff23[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff15[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff10[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff11[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff19[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff1[7]_i_1__9_n_0                                                                                           |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff24[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff30[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff2[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff3[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff29[7]_i_1__9_n_0                                                                                          |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff7[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff9[7]_i_1__9_n_0                                                                                           |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff8[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/E[0]                                                                                                            |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff6[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff5[7]_i_1__9_n_0                                                                                           |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff31[7]_i_1_n_0                                                                                             |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_vld_d1_w                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_pad_vld_d2                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_pad_vld_d4                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_pad_vld_d3                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_pad_vld_d1                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/oprand_1_7_d0                                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/oprand_0_0_d0[8]_i_1_n_0                                                      |                8 |              8 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_0_63_0_5_i_1__0_n_0                                                                                              |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/M_reg_64_127_0_5_i_1__0_n_0                                                                                            |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/wr_count                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/adr_ram_rd_enable                                                                                                 |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_count                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/data_left_mask[7]_i_1_n_0                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/p_1_in                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/p_1_in52_in                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_active/p_1_in44_in                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_dat0_fifo2/ram/ram_ff4[7]_i_1_n_0                                                                                              |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                           | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p4/p4_skid_catch                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p4/p4_skid_data[7]_i_1_n_0       |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p4/p4_pipe_data0                                                                    |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/we0                                                                                             |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data_reg020_out                                                                                                     |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data_reg026_out                                                                                                     |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data_reg0                                                                                                           |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data_reg038_out                                                                                                     |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data_reg035_out                                                                                                     |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data_reg029_out                                                                                                     |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data_reg032_out                                                                                                     |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_bypass_data_reg023_out                                                                                                     |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask0                                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l1_en                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l0_en                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l0_ori_en                                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l1_ori_en                                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l3_en                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l2_ori_en                                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l2_en                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rsp_sft_cnt_l3_ori_en                                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[1]                                                                                                                    |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[2]                                                                                                                    |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[4]                                                                                                                    |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[5]                                                                                                                    |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[0]                                                                                                                    |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[6]                                                                                                                    |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[7]                                                                                                                    |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_out_mask[3]                                                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[1]                                                                                                                  |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[7]                                                                                                                  |                                                                                                                                                                |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask[0]                                                                                                                     |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[4]                                                                                                                  |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[2]                                                                                                                  |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[6]                                                                                                                  |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[3]                                                                                                                  |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_out_mask__0[5]                                                                                                                  |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask_reg[7]_0[0]                                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask_reg[7]_0[2]                                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask_reg[7]_0[5]                                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask_reg[7]_0[6]                                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask_reg[7]_0[1]                                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask_reg[7]_0[3]                                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask_reg[7]_0[7]                                                                                                      |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_mask_reg[7]_0[4]                                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg015_out                                                                                              |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg017_out                                                                                              |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg019_out                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0114_out                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg013_out                                                                                              |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg01                                                                                                   |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0113_out                                                                                             |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_data_reg0111_out                                                                                             |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/p_1_in                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/p_1_in52_in                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/p_1_in44_in                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt_pre_sel_reg_n_0_[3]                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data_reg0                                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data_reg060_out                                                                                                |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data_reg061_out                                                                                                |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data_reg063_out                                                                                                |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data_reg066_out                                                                                                |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data_reg065_out                                                                                                |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data_reg062_out                                                                                                |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt0_sd_data_reg064_out                                                                                                |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data_reg055_out                                                                                                |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data_reg053_out                                                                                                |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data_reg059_out                                                                                                |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data_reg0                                                                                                      |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data_reg057_out                                                                                                |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data_reg056_out                                                                                                |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data_reg054_out                                                                                                |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt1_sd_data_reg058_out                                                                                                |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data_reg049_out                                                                                                |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data_reg048_out                                                                                                |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data_reg047_out                                                                                                |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data_reg0                                                                                                      |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data_reg050_out                                                                                                |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data_reg045_out                                                                                                |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data_reg051_out                                                                                                |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt2_sd_data_reg046_out                                                                                                |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data_reg032_out                                                                                                |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data_reg036_out                                                                                                |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data_reg034_out                                                                                                |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data_reg038_out                                                                                                |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data_reg042_out                                                                                                |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data_reg043_out                                                                                                |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data_reg0                                                                                                      |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/wt3_sd_data_reg040_out                                                                                                |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg0                                                                                                      |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg021_out                                                                                                |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg027_out                                                                                                |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg017_out                                                                                                |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_wt_pvld                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg023_out                                                                                                |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_pvld_d2_reg_0                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg025_out                                                                                                |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg029_out                                                                                                |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/dat_pre_data_reg019_out                                                                                                |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1[0]                                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1[1]                                                                                                    |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1[7]                                                                                                    |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_3[0]                                                                                              |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_4[0]                                                                                              |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_7[0]                                                                                              |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_1[0]                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1[6]                                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1[5]                                                                                                    |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_5[0]                                                                                              |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1[3]                                                                                                    |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_6[0]                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1[2]                                                                                                    |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_2[0]                                                                                              |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d1[4]                                                                                                    |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_pvld_d2_reg_0[0]                                                                                              |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_05_d2[7]_i_1_n_0                                                 |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_07_d2[7]_i_1_n_0                                                 |                7 |              8 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_04_d2[7]_i_1_n_0                                                 |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_data_06_d2[7]_i_1_n_0                                                 |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d2                                                                                                                     |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[2]                                                                                                         |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[1]                                                                                                         |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[5]                                                                                                         |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[3]                                                                                                         |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[4]                                                                                                         |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[6]                                                                                                         |                                                                                                                                                                |                6 |              8 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[5]                                                                                                         |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[6]                                                                                                         |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[0]                                                                                                         |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[1]                                                                                                         |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[7]                                                                                                         |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[7]                                                                                                         |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[3]                                                                                                         |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_a_mask[4]                                                                                                         |                                                                                                                                                                |                5 |              8 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[0]                                                                                                         |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sc2mac_out_b_mask[2]                                                                                                         |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank8_ram1_rd_en_d1_reg_0                                                                                                              |                                                                                                                                                                |                2 |              8 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank8_ram0_rd_en_d1_reg_0                                                                                                              |                                                                                                                                                                |                1 |              8 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank9_ram0_rd_en_d1_reg_0                                                                                                              |                                                                                                                                                                |                3 |              8 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank7_ram1_rd_en_d1_reg_0                                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank9_ram1_rd_en_d1_reg_0                                                                                                              |                                                                                                                                                                |                4 |              8 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/pipe_skid_pipe0_i0                                                                                                               |                                                                                                                                                                |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1][0]                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                8 |              9 |         1.12 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/E[0]                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/pipe_skid_data_info_in_pd_d2_reg[17]_0                  |                3 |              9 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_3[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |              9 |         1.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/nvdla_csc_d_misc_cfg_0_wren                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |              9 |         1.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/pipe_p2/p3_skid_catch                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/pipe_p3/p3_skid_data[8]_i_1_n_0        |                4 |              9 |         2.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/E[0]                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              9 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/pipe_spt2cvt_cmd_valid_reg_8[0]                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/pipe_spt2cvt_cmd_valid_reg_2[0]                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/ram/E[0]                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |              9 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][0]                                                          |                                                                                                                                                                |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/mem_re4_sel_reg_0                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/p_5_in                                                                                                                           |                                                                                                                                                                |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt6/pipe_p2/E[0]                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/pipe_spt2cvt_cmd_valid_reg_4[0]                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/credit_vld_reg[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/E[0]                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_pre_pvld_reg_0                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                8 |              9 |         1.12 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt5/pipe_p2/E[0]                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/cq_wr_count                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |              9 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/nvdla_cdma_d_misc_cfg_0_wren                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                8 |              9 |         1.12 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/ram/E[0]                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |              9 |         2.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/nvdla_cdma_d_misc_cfg_0_wren_1                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |              9 |         1.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/ltc_1_cnt_cur[8]_i_1_n_0                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ig2cq_count                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |              9 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/pipe_p1/p1_skid_catch                                                                     |                                                                                                                                                                |                4 |              9 |         2.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/ltc_1_cnt_cur[8]_i_1__0_n_0                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/E[0]                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/pipe_p3/p3_pipe_data0                                                                     |                                                                                                                                                                |                4 |              9 |         2.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_wr_count                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |              9 |         2.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_7[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |              9 |         1.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_cvt/pipe_p1/E[0]                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_16[0]                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |              9 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_5[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                8 |              9 |         1.12 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_14[0]                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |              9 |         1.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/E[0]                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |              9 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_skid_catch                                                                                                |                                                                                                                                                                |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p2/E[0]                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p4/p4_pipe_data0                                                                                                |                                                                                                                                                                |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][6]                                                          |                                                                                                                                                                |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][2]                                                          |                                                                                                                                                                |                3 |              9 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_0[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                8 |              9 |         1.12 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___657_n_0                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |              9 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][1]                                                          |                                                                                                                                                                |                3 |              9 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/E[0]                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][4]                                                          |                                                                                                                                                                |                3 |              9 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][5]                                                          |                                                                                                                                                                |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][3]                                                          |                                                                                                                                                                |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg       |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_5[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |              9 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/E[0]                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                      | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              9 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                   | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                3 |              9 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd2_credits0                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             10 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_12[0]                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             10 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                7 |             10 |         1.43 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_1[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             10 |         1.43 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_3[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             10 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd1_credits0                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             10 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1]_6[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             10 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd3_credits0                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             10 |         3.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg_64_127_0_6_i_1__1_n_0                                                                                       |                                                                                                                                                                |                2 |             10 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_3[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             10 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_12[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             10 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg_0_63_0_6_i_7__0_n_0                                                                                         |                                                                                                                                                                |                2 |             10 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg_128_191_0_6_i_1_n_0                                                                                         |                                                                                                                                                                |                2 |             10 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_lo_slope_shift_0_wren                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                9 |             10 |         1.11 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[9]_i_1_n_0                                                                                      | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                3 |             10 |         3.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg_192_255_0_6_i_1_n_0                                                                                         |                                                                                                                                                                |                2 |             10 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d1/ig2cq_busy_int_reg[0]                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             10 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits0                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             10 |         3.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_le_slope_shift_0_wren                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                7 |             10 |         1.43 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_line_dat_cnt_reg[8]_1                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             10 |         3.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_0[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             10 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d0/wr_busy_in_reg[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             10 |         3.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/pre2cal1d_pd[19]                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             10 |         3.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/reg2dp_op_en_reg_reg[2]_1[0]                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                7 |             10 |         1.43 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/count_wg0                                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             10 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_le_slope_shift_0_wren                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             10 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/FSM_sequential_stat_cur_reg[2]_i_1_n_0                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             10 |         3.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_lo_slope_shift_0_wren                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             10 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d1/cq_wr_busy_int_reg_2[0]                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             10 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                7 |             10 |         1.43 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_11[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             10 |         3.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_7[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             10 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_6[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             10 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1]_2[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             10 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___73_n_0                                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             10 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_5[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             10 |         3.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                         | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                3 |             10 |         3.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/sdp2pdp_surf_end                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             10 |         3.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/latch_result3_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             11 |         1.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/latch_result0_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             11 |         1.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/latch_result1_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             11 |         1.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/latch_result2_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                8 |             11 |         1.38 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                9 |             11 |         1.22 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/latch_result6_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             11 |         2.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/latch_result5_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             11 |         2.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/latch_result7_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             11 |         3.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/latch_result2_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             11 |         2.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/latch_result1_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             11 |         2.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/latch_result3_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             11 |         1.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/latch_result7_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             11 |         1.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d0/E[0]                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             11 |         3.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/latch_result4_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             11 |         2.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/latch_result0_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             11 |         2.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/latch_result6_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             11 |         3.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/latch_result5_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                7 |             11 |         1.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/latch_result4_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             11 |         3.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_popping                                                                                     |                                                                                                                                                                |                2 |             11 |         5.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_data_in[10]_i_1_n_0                                                                             |                                                                                                                                                                |                4 |             11 |         2.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/latch_result2_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             11 |         3.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/latch_result7_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             11 |         2.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/latch_result6_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             11 |         1.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/latch_result5_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             11 |         2.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/latch_result4_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             11 |         3.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/latch_result2_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             11 |         1.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/latch_result0_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |             11 |         5.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/latch_result1_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             11 |         1.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/latch_result3_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             11 |         2.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/latch_result3_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             11 |         2.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/latch_result0_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             11 |         2.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/latch_result1_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |             11 |         5.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_out_pd_reg[9]_0[0]                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |             11 |         5.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/rd_pout_data_stage1                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             11 |         2.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/E[0]                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             11 |         2.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/E[0]                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             11 |         1.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/cfgrom_req_pvld                                                                                                                  |                                                                                                                                                                |                3 |             11 |         3.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_rep_10[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             11 |         2.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/latch_result6_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                7 |             11 |         1.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_buser                                                                                                | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[10]_i_1_n_0                                   |                3 |             11 |         3.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[10]_i_1_n_0                                                                                      | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                3 |             11 |         3.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_mul/count_c                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |             11 |         5.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_mul/count_c_10                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |             11 |         5.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_alu/count_c                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             11 |         3.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_alu/count_c_3                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             11 |         3.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/latch_result7_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             11 |         3.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/latch_result4_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             11 |         2.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ig2cq_busy_int_reg_1[0]                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             11 |         2.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ig2cq_busy_int_reg_0[0]                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             11 |         2.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/ig2cq_busy_int_reg[0]                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |             11 |         5.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/latch_result6_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             11 |         2.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/latch_result5_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             11 |         2.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/latch_result3_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             11 |         2.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/latch_result0_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |             11 |         5.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/latch_result2_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                7 |             11 |         1.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/latch_result1_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |             11 |         5.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/latch_result6_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             11 |         2.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/latch_result7_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             11 |         2.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/latch_result0_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                8 |             11 |         1.38 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/latch_result4_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             11 |         2.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/latch_result4_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             11 |         2.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/latch_result3_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             11 |         2.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/latch_result6_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             11 |         2.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/latch_result2_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             11 |         3.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/latch_result1_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             11 |         1.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/latch_result5_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             11 |         2.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/latch_result5_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             11 |         2.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/latch_result7_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             11 |         2.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/E[0]                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             11 |         2.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                           |                6 |             11 |         1.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/latch_result3_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |             11 |         5.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/latch_result1_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             11 |         2.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/latch_result0_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             11 |         2.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/latch_result6_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                8 |             11 |         1.38 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/latch_result7_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             11 |         2.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/latch_result2_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             11 |         2.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/latch_result5_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                8 |             11 |         1.38 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/latch_result1_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             11 |         3.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/latch_result7_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             11 |         1.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2cfgrom_req_pvld_reg_0[0]                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             11 |         3.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/latch_result2_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                8 |             11 |         1.38 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/latch_result3_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             11 |         1.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/reg2dp_op_en_reg_reg[2]_3[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             11 |         2.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/latch_result4_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             11 |         1.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/latch_result0_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             11 |         2.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/status2dma_fsm_switch                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             11 |         2.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/latch_result4_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             11 |         2.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/latch_result5_d3                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             11 |         2.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pvld_d1                                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             12 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/p_12_in                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                1 |             12 |        12.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/in_rt_dat_mask_d11                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             12 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_0_63_0_6_i_1__0_n_0                                                          |                                                                                                                                                                |                2 |             12 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[0]_1[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             12 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[0]_4[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             12 |         1.71 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/ro_wr_busy_int_reg_12[0]                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             12 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/ro_wr_busy_int_reg_8[0]                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             12 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                2 |             12 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/ro_wr_busy_int_reg_6[0]                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             12 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                                                  | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                7 |             12 |         1.71 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                3 |             12 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                              |                3 |             12 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/ro_wr_busy_int_reg_10[0]                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             12 |         2.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                              |                3 |             12 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/ro_wr_busy_int_reg_0[0]                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             12 |         2.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/ro_wr_busy_int_reg_2[0]                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             12 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pvld_d2                                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             12 |         2.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pvld_d3                                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             12 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/rd_popping                                                                                                            |                                                                                                                                                                |                5 |             12 |         2.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/ram_ff2[16]_i_1_n_0                                                                                               |                                                                                                                                                                |                6 |             12 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_data_sync_fifo/ram/M_reg_64_127_0_6_i_1_n_0                                                           |                                                                                                                                                                |                2 |             12 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/E[0]                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             12 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/ram_ff0[16]_i_1_n_0                                                                                               |                                                                                                                                                                |                7 |             12 |         1.71 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[4]_2[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                9 |             12 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_req_int_reg_0[0]                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             12 |         1.71 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr[9]_i_1_n_0                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             12 |         1.71 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/ram_ff3[16]_i_1_n_0                                                                                               |                                                                                                                                                                |                7 |             12 |         1.71 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/p_50_in                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             12 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_ch[0]_i_1_n_0                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             12 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1]_5[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             12 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/p_0_in                                                                                |                                                                                                                                                                |                4 |             12 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                9 |             12 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/dat_fifo_wr_count                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             12 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d6                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             12 |         1.71 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_a_pvld_reg_0[0]                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             12 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/ram_ff0[11]_i_1__0_n_0                                                                |                                                                                                                                                                |                4 |             12 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/ram/p_0_in                                                                                                            |                                                                                                                                                                |                6 |             12 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dat_fifo_wr_count[5]_i_1__7_n_0                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             12 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo2/dat_fifo_wr_count[5]_i_1__13_n_0                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             12 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/E[0]                                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             12 |         1.71 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo3/dat_fifo_wr_count[5]_i_1__12_n_0                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             12 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo4/dat_fifo_wr_count[5]_i_1__8_n_0                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             12 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo5/dat_fifo_wr_count[5]_i_1__14_n_0                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             12 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo6/dat_fifo_wr_count[5]_i_1__9_n_0                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             12 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/lat_rd_pvld_int_reg_8[0]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             12 |         2.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/ro_wr_busy_int_reg_4[0]                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             12 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo7/dat_fifo_wr_count[5]_i_1__10_n_0                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             12 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/lat_rd_pvld_int_reg_7[0]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             12 |         2.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/lat_rd_pvld_int_reg_6[0]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             12 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/lat_rd_pvld_int_reg_10[0]                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             12 |         2.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/lat_rd_pvld_int_reg_9[0]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             12 |         2.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/lat_rd_pvld_int_reg_11[0]                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             12 |         2.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/E[0]                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             12 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro5_fifo/ro_wr_count                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             12 |         2.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/ram_ff7[11]_i_1_n_0                                                                   |                                                                                                                                                                |                6 |             12 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1]_1[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             12 |         2.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[4]_5[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                7 |             12 |         1.71 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2mac_wt_b_pvld_reg_0[0]                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             12 |         2.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pvld                                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             12 |         1.71 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                                                    | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                7 |             12 |         1.71 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d5                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             12 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/sel_d3_reg[6]_0[0]                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             12 |         2.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d4                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             12 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2mac_dat_a_pd1                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             12 |         2.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_pvld_d1_reg_0                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             12 |         2.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/ram_ff3[11]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |             12 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d3                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             12 |         2.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d21                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                8 |             12 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/ram_ff4[11]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |             12 |         2.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/ram_ff5[11]_i_1_n_0                                                                   |                                                                                                                                                                |                6 |             12 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d2                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             12 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_pipe_pvld_d1                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             12 |         2.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_pipe_valid_d2                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             12 |         1.71 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/ram_ff6[11]_i_1_n_0                                                                   |                                                                                                                                                                |                5 |             12 |         2.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/ram_ff2[11]_i_1_n_0                                                                   |                                                                                                                                                                |                4 |             12 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/ram/E[0]                                                                                  |                                                                                                                                                                |                4 |             12 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_wt_mask_d21                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             12 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                              |                2 |             12 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/E[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             13 |         3.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_11[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             13 |         3.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_cq/E[0]                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             13 |         4.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/E[0]                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             13 |         4.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/E[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             13 |         3.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/E[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             13 |         2.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff3[12]_i_1__0_n_0                                                                                         |                                                                                                                                                                |                7 |             13 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0[12]_i_1__1_n_0                                                                                         |                                                                                                                                                                |                6 |             13 |         2.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff1[12]_i_1_n_0                                                                                            |                                                                                                                                                                |                5 |             13 |         2.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff2[12]_i_1__0_n_0                                                                                         |                                                                                                                                                                |                5 |             13 |         2.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/E[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             13 |         2.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/E[0]                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             13 |         2.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0[12]_i_1__0_n_0                                                                            |                                                                                                                                                                |                8 |             13 |         1.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff2[12]_i_1_n_0                                                                               |                                                                                                                                                                |                7 |             13 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff3[12]_i_1_n_0                                                                               |                                                                                                                                                                |                7 |             13 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_1[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             13 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[4]_rep_0[0]                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             13 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[4]_rep__0_1[0]                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             13 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_2[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                9 |             13 |         1.44 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_9[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                9 |             13 |         1.44 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p1/pipe_skid_data_info_in_vld_d0_reg[0]                                             |                                                                                                                                                                |                2 |             13 |         6.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d1/ig2cq_busy_int_reg_0                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             13 |         4.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p1/data_info_in_rdy_d0_reg_0[0]                                                     |                                                                                                                                                                |                2 |             13 |         6.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d1/cq_wr_busy_int_reg[0]                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             13 |         3.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_1[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                7 |             13 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_4[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             13 |         2.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_2[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                7 |             13 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_0[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                7 |             13 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_4[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                8 |             13 |         1.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_1[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             13 |         2.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_3[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             13 |         3.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_0[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                7 |             13 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_2[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                7 |             13 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_5[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                8 |             13 |         1.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_7[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               10 |             13 |         1.30 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_6[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             13 |         1.18 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p1/rd_popping                                                                       |                                                                                                                                                                |                6 |             13 |         2.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_glb/u_csb/rsp_vld                                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd[21]_i_1_n_0                                                    |                6 |             13 |         2.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/E[0]                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             13 |         3.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/E[0]                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             13 |         4.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/wr_line_dat_cnt_reg[8]_0                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             13 |         2.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___658_i_2_0[0]                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             13 |         2.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/i___651_i_1_0[0]                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             13 |         3.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_info_out_pd_reg[8]_0[0]                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             13 |         3.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[3]_8[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             13 |         2.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p4/pipe_skid_data_info_in_vld_d3_reg[0]                                             |                                                                                                                                                                |                2 |             13 |         6.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/pipe_skid_data_info_in_pd_d20                                                                             |                                                                                                                                                                |                3 |             13 |         4.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/pipe_skid_data_info_in_pd_d10                                                                             |                                                                                                                                                                |                3 |             13 |         4.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/skid_flop_data_info_in_pd_d10                                                                             |                                                                                                                                                                |                3 |             13 |         4.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[0]_1[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                7 |             13 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[0]_4[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                8 |             13 |         1.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/skid_flop_data_info_in_pd_d30                                                                             |                                                                                                                                                                |                2 |             13 |         6.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/skid_flop_data_info_in_pd_d20                                                                             |                                                                                                                                                                |                3 |             13 |         4.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_rep_11[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                7 |             13 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_12[0]                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                7 |             13 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_rep_4[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                8 |             13 |         1.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[3]_1[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                8 |             13 |         1.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[2]_1[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             13 |         2.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[3]_3[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             13 |         3.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[0]_4[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                8 |             13 |         1.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[2]_4[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             13 |         2.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[0]_1[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             13 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_9[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             13 |         3.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[3]_6[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                7 |             13 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_rep_5[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                8 |             13 |         1.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/p_10_in                                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             13 |         2.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_1[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             13 |         3.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/pout_width_cur_latch0                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |             13 |         6.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_rep[0]                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             13 |         2.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/sdp2pdp_c_end                                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             13 |         3.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_5[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             13 |         2.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/wr_line_dat_cnt[12]_i_1__0_n_0                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             13 |         2.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/wt_pop_ready                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             13 |         2.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_mul/count_h                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             13 |         3.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/is_img_d1_reg[0]                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             13 |         2.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_mul/count_h_11                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             13 |         4.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dataout_w_cnt_reg_en                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             13 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_alu/count_h_4                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             13 |         3.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/sdp2pdp_line_end                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             13 |         3.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_alu/count_h                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             13 |         2.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_1[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             13 |         2.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_2[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             13 |         2.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___157_n_0                                                                                                                      |                                                                                                                                                                |                7 |             13 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[1]_2[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             13 |         2.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/channel_op_cnt[12]_i_1_n_0                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             13 |         3.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[5]_1[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             13 |         3.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_5[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                9 |             13 |         1.44 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[5][0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               10 |             13 |         1.30 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_1[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                9 |             13 |         1.44 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/E[0]                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             13 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_5[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             13 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_3[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                9 |             13 |         1.44 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_height_en                                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             13 |         3.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/surf_cnt_reg[9][13]                                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             13 |         2.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_0[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               10 |             13 |         1.30 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[1][0]                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             13 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/line_cnt[12]_i_1_n_0                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             13 |         4.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/pipe_skid_dfifo_wr_pvld_reg_2                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             13 |         3.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/flush_out6                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               10 |             14 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d2                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             14 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d3                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             14 |         2.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d5                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             14 |         2.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d7                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             14 |         2.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d1                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             14 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d6                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             14 |         2.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d8                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             14 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/dat_updt_d4                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             14 |         2.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/FSM_sequential_cur_state_reg[0]_6[0]                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |             14 |         7.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/flush_out5                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               10 |             14 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/flush_out7                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               10 |             14 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/flush_out4                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             14 |         1.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/flush_out3                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             14 |         1.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/flush_out2                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             14 |         1.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/flush_out1                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               10 |             14 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/flush_out0                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               12 |             14 |         1.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/wt_req_stage_vld_d2_reg[0]                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |             14 |         7.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/flush_out7                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             14 |         1.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/flush_out5                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             14 |         1.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/flush_out6                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               10 |             14 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/flush_out1                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               10 |             14 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/flush_out4                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               12 |             14 |         1.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/flush_out3                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                9 |             14 |         1.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/flush_out2                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                9 |             14 |         1.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/flush_out0                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               10 |             14 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/flush_out6                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                9 |             14 |         1.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/flush_out4                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                8 |             14 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/flush_out5                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                9 |             14 |         1.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_reg_en_1                                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             14 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/flush_out7                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               10 |             14 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/flush_out0                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               10 |             14 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/flush_out3                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             14 |         1.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/flush_out2                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               10 |             14 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/flush_out1                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               10 |             14 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_dout/p_1_in                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             14 |         4.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/dat_updt_d3_reg_0[0]                                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             14 |         2.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_addr_reg_en                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                9 |             14 |         1.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/stat_cur_dly[2]_i_1_n_0                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             14 |         2.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/is_cube_end_reg_0[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             14 |         2.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___0_n_0                                                                                                                        |                                                                                                                                                                |                7 |             14 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/E[0]                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             14 |         4.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/datain_w_ori_reg_en                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             14 |         2.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/cmac_a_req_pvld                                                                                                                  |                                                                                                                                                                |                3 |             14 |         4.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/dat_updt_d9_reg[0]                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             14 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2cmac_b_req_pvld_reg_0[0]                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             14 |         4.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/datain_w_cnt_reg_en                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             14 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2cmac_a_req_pvld_reg_0[0]                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             14 |         4.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_addr_last_reg_en                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                9 |             14 |         1.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_valid                                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             14 |         2.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/datain_h_cnt_reg_en                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             14 |         2.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/c_bias_d1_reg_en                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             14 |         4.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_2_addr_en                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             14 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_1_addr_en                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                8 |             14 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_0_addr_en                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             14 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_en                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             14 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_nan/E[0]                                                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             14 |         2.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/cmac_b_req_pvld                                                                                                                  |                                                                                                                                                                |                3 |             14 |         4.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/flush_out1                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               12 |             14 |         1.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/flush_out0                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               12 |             14 |         1.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/flush_out4                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               10 |             14 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/flush_out2                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               12 |             14 |         1.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/flush_out3                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               12 |             14 |         1.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/flush_out5                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               10 |             14 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/flush_out6                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               10 |             14 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/flush_out7                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               10 |             14 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[4]_rep__0_0[0]                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             14 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[4]_rep[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             14 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/flush_out1                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             14 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/flush_out0                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             14 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/flush_out4                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                9 |             14 |         1.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/flush_out5                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                8 |             14 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/flush_out3                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             14 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/flush_out2                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             14 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/flush_out6                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                8 |             14 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/flush_out7                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               10 |             14 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cq2eg_accept                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             14 |         4.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/rd_popping                                                                                        |                                                                                                                                                                |                1 |             14 |        14.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff3[14]_i_1_n_0                                                                               |                                                                                                                                                                |                7 |             14 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff2[14]_i_1_n_0                                                                               |                                                                                                                                                                |                7 |             14 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/flush_out0                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             14 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/flush_out1                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             14 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/flush_out4                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             14 |         1.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/flush_out3                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             14 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/flush_out2                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             14 |         1.08 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/flush_out5                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             14 |         1.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/flush_out6                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             14 |         1.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0[14]_i_1_n_0                                                                               |                                                                                                                                                                |                7 |             14 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_10[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             14 |         2.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/flush_out7                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             14 |         1.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/req_cur_ch_reg[0][0]                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                8 |             14 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_2[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                8 |             14 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/FSM_sequential_cur_state_reg[0][0]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             14 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/req_atm_sel_reg[1][0]                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             14 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/flush_out1                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             14 |         1.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/flush_out0                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             14 |         1.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/flush_out4                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             14 |         1.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/flush_out5                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               12 |             14 |         1.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/flush_out2                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             14 |         1.08 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/flush_out3                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               12 |             14 |         1.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/flush_out7                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             14 |         1.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/flush_out6                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             14 |         1.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/flush_out0                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               12 |             14 |         1.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/flush_out2                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             14 |         1.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/flush_out1                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               10 |             14 |         1.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/flush_out6                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             14 |         1.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/flush_out3                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             14 |         1.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/flush_out4                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             14 |         1.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/flush_out5                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             14 |         1.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/flush_out7                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               12 |             14 |         1.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/req_atm_sel_reg[0][0]                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             14 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_vld_reg_i_1_n_0                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             14 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff93[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff86[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff9[17]_i_1_n_0                                                                                                     |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff90[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff177[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff10[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff25[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff97[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff96[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff87[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |             15 |         3.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff85[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/rd_pout_data_stage0                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |             15 |         7.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff184[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff99[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff76[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff7[17]_i_1_n_0                                                                                                     |                                                                                                                                                                |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff6[17]_i_1_n_0                                                                                                     |                                                                                                                                                                |                1 |             15 |        15.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff64[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |             15 |         3.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff58[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff65[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff69[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff185[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/w_accum_continue1                                                                 |                                                                                                                                                                |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff175[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff249[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff233[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff17[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff178[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff193[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                2 |             15 |         7.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff192[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff197[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff190[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff138[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff60[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff5[17]_i_1_n_0                                                                                                     |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff139[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff137[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff202[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff73[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff181[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/u_dfifo/E[0]                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             15 |         3.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff72[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff79[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff78[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff70[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff63[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff122[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               12 |             15 |         1.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff195[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               12 |             15 |         1.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff187[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               11 |             15 |         1.36 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff153[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                4 |             15 |         3.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff132[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff169[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff172[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff164[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff171[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff136[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/E[0]                                                                                                                |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff134[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               11 |             15 |         1.36 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff125[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff111[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff77[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff106[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff201[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff174[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff149[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff23[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff110[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff159[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff204[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff2[19]_i_1_n_0                                                                                                  |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0[19]_i_1_n_0                                                                                                  |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff3[19]_i_1_n_0                                                                                                  |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff1[19]_i_1_n_0                                                                                                  |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff108[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff154[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/E[0]                                                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             15 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff252[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff74[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff75[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff61[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff67[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff151[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff168[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                4 |             15 |         3.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff20[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff15[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff59[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff83[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff68[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff218[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               11 |             15 |         1.36 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff26[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff222[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff62[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff113[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff84[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff107[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff82[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff81[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff207[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff219[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff223[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               12 |             15 |         1.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff203[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff212[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff225[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff217[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff214[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff80[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff71[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff150[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff14[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff103[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff100[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff117[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff228[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               11 |             15 |         1.36 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/entries_reg_en                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             15 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff66[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/E[0]                                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff47[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff210[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff160[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff22[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff152[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff104[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff173[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff170[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff102[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/img_entry_onfly_en                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |             15 |         7.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff31[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |             15 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff161[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff157[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff163[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_base_en                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff166[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff167[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff155[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff162[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff231[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               12 |             15 |         1.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff140[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff120[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff16[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |               11 |             15 |         1.36 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff158[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff230[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/datain_c_cnt_reg_en                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             15 |         3.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_entry_st0                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             15 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff18[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/u_dfifo/E[0]                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             15 |         3.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff148[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_w_offset_en                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff50[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff49[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |             15 |         3.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff32[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_h_offset_en                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |             15 |         7.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff53[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff11[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff52[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff51[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff48[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |             15 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff39[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_exec_valid_d1                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff237[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff101[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff1[17]_i_1_n_0                                                                                                     |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff109[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff0[17]_i_1_n_0                                                                                                     |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff119[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___691_n_0                                                                                                                      |                                                                                                                                                                |                4 |             15 |         3.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff118[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               13 |             15 |         1.15 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff116[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff213[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/u_dfifo/E[0]                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff3[17]_i_1_n_0                                                                                                     |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/dc_entry_onfly0                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |             15 |         7.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/is_first_running                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff115[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff114[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                3 |             15 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff255[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rls                                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |             15 |         7.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d1/incr_wt_updt_d3_reg[0]                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             15 |         3.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff105[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff226[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff208[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff21[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff227[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff229[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               11 |             15 |         1.36 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff211[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff4[17]_i_1_n_0                                                                                                     |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff221[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/cmd_fifo_wr_pvld_in_reg                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             15 |         3.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_wt_rls_entries_d10                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff42[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff33[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff46[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff44[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/cbuf_wr_en_d1                                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff200[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff2[17]_i_1_n_0                                                                                                     |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff34[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff43[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff40[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff156[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/p_2_in                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             15 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff133[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff131[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff130[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff129[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/p_2_in                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             15 |         3.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff127[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff12[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff147[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff220[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff224[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff146[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                3 |             15 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff215[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_dual_reg_d0/FSM_sequential_cur_state_reg[1][0]                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff205[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                4 |             15 |         3.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff124[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff242[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff121[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff36[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                4 |             15 |         3.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff247[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff232[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               11 |             15 |         1.36 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff216[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff35[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff145[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff141[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               11 |             15 |         1.36 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff142[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               11 |             15 |         1.36 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff123[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff206[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff37[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff41[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff57[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff56[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff55[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/cbuf_wr_en_d2                                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff54[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff38[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd0                                                                                |                                                                                                                                                                |                3 |             15 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_cq/rd_popping_20                                                                                                               |                                                                                                                                                                |                2 |             15 |         7.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_cq/rd_popping                                                                                                                  |                                                                                                                                                                |                2 |             15 |         7.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff45[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_vld_d1                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rls_updt                                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             15 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rls_cnt_reg_en                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro3_fifo/E[0]                                                                                                             |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff240[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff253[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff191[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff209[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff24[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff245[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff19[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                2 |             15 |         7.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/rd_popping                                                                                                                  |                                                                                                                                                                |               14 |             15 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff180[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff92[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |             15 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt6/pipe_p2/p_2_in                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff199[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff128[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               13 |             15 |         1.15 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff198[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff126[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff246[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                3 |             15 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/E[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_out_data_updt_reg_2[0]                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             15 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/dat_updt_d3_reg[0]                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff183[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff188[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff194[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/sc2cdma_wt_updt_reg_0[0]                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff176[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff241[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff28[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff250[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff8[17]_i_1_n_0                                                                                                     |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff95[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff91[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff143[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt5/pipe_p2/p_2_in                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff135[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff165[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/p_2_in                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             15 |         3.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/dc2sbuf_p0_rd_en                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/E[0]                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/spt_fifo_busy_int_reg[0]                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff13[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_rdma_unpack/E[0]                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             15 |         3.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p2/p_2_in                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             15 |         3.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/wt_pending_req_reg_1[0]                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/p_2_in                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             15 |         3.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff179[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                3 |             15 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff98[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff182[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff248[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff251[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff144[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff89[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff244[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff186[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff27[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff254[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff196[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff234[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff29[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff189[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                7 |             15 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff112[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff239[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff236[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff243[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff88[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                3 |             15 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff238[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff30[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                8 |             15 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff94[17]_i_1_n_0                                                                                                    |                                                                                                                                                                |                9 |             15 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_vld_d2                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               10 |             15 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_vld_d4                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_rdma_unpack/E[0]                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             15 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_vld_d3                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             15 |         3.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/ram/ram_ff235[17]_i_1_n_0                                                                                                   |                                                                                                                                                                |                6 |             15 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg255[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg254[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg25                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg252[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg250[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg253[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dlv_data_avl0                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |             16 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg181[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg180[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg251[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg249[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg247[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg178[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg248[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg244[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg245[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg246[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg243[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg241[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg240[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg176[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg175[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg118[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg116[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg121[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg122[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg120[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg12                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg125[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg126[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg242[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg24                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg239[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg238[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg237[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg229[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg177[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg174[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg172[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg173[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg171[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg170[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg169[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg17                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             16 |         1.23 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg168[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg165[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg166[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg167[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg164[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg162[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_glb/u_csb/u_reg/nvdla_glb_s_intr_mask_0_wren                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                7 |             16 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg163[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg161[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg160[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg159[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg16                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg157[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg155[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg156[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg158[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg154[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg152[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg153[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg151[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg149[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg150[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg15                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg148[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_vld_d2                                                                                                                 |                                                                                                                                                                |                6 |             16 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg233[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg235[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg236[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg234[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg232[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg230[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg231[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg23                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg86[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg87[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg85[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_data_updt                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             16 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg83[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg84[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg82[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg80[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg81[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg8                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg79[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg77[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg78[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg75[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg76[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg71[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg73[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg72[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg74[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg69[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg7                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg70[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg65[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg68[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg67[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg66[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg64                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg61                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg62                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg63                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg59                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg58                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg60                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg6                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg57                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg55                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg56                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg52                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg51                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg53                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg54                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg96[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg124[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg206[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/pixel_ch_ori_reg_en                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             16 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/pixel_w_ori_reg_en                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               10 |             16 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg123[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/pixel_w_cnt_reg_en                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             16 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg129[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg128[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg127[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg132[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg131[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg13                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg95[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg130[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg227[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg133[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg136[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg134[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg135[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg137[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg94[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_ro2_fifo/E[0]                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             16 |         3.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg97[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg138[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg139[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg142[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg14                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg141[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg140[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg145[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg146[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg144[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg143[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg147[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg110[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg112[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg111[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg226[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg228[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg93[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg225[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg223[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg90[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg92[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg91[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg9                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg89[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1][0]                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               10 |             16 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg88[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg59[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg57[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg58[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             16 |         1.23 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg56[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg52[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg53[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg54[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             16 |         1.23 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg51[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg4[15]_i_1_n_0                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg50[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             16 |         1.23 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg49[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg48[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             16 |         1.45 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg45[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             16 |         1.23 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg47[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg46[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               12 |             16 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg42[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg41[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg44[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg43[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg39[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             16 |         1.23 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg40[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg3[15]_i_1_n_0                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg35[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg36[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg37[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg38[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg33[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg31[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg34[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg32[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg2[15]_i_1_n_0                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg30[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             16 |         1.45 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg29[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg28[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             16 |         1.23 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg27[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             16 |         1.23 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg26[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               12 |             16 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg25[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg23[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             16 |         1.23 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg24[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             16 |         1.23 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg22[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg21[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg18[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg20[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg19[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             16 |         1.23 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg1[15]_i_1_n_0                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg17[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg15[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg16[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg14[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg12[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg13[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg11[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg0[15]_i_1_n_0                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             16 |         1.23 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg10[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg8[15]_i_1_n_0                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             16 |         1.23 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg9[15]_i_1_n_0                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg63[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg64[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             16 |         1.23 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg7[15]_i_1_n_0                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg6[15]_i_1_n_0                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg61[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg60[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg5[15]_i_1_n_0                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg62[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg98[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg99[15]_i_1_n_0                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_6[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                9 |             16 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_14[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               10 |             16 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1]_3[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               10 |             16 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg222[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg224[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg221[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg220[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg22                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                 |                                                                                                                                                                |                3 |             16 |         5.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                 |                                                                                                                                                                |                7 |             16 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg11                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg109[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg106[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg108[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg107[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg104[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg103[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd[27]_i_1_n_0                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                9 |             16 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_valid                                                                                                                |                                                                                                                                                                |               11 |             16 |         1.45 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg105[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg102[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg101[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg0                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg1                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg10                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg100[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg115[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg50                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg5                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg49                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg46                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg48                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg47                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg43                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg45                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg44                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg219[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg217[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg216[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg42                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg40                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg218[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg215[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg214[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg213[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/address_i[31]_i_1_n_0                                                                                                                                      | nvdla_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                           |                8 |             16 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg212[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg21                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/reg2dp_op_en_reg_reg[2]_0[0]                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             16 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg209[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg211[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg41                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_6[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                9 |             16 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_7[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             16 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_1[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             16 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_2[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             16 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___142_n_0                                                                                                                      |                                                                                                                                                                |                1 |             16 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/CEP                                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             16 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg4                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_4[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                9 |             16 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_5[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[2][0]                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                9 |             16 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_8[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[3]_5[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               12 |             16 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[3]_2[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                9 |             16 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[2]_2[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                8 |             16 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_0[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               13 |             16 |         1.23 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_12[0]                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               12 |             16 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_13[0]                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg55[15]_i_1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             16 |         1.23 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_9[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                9 |             16 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_13[0]                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                8 |             16 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_4[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                8 |             16 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_0[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                9 |             16 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg37                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_outstanding_cnt_0_wren                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                9 |             16 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                           | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                5 |             16 |         3.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[15]_i_1_n_0                                                                            | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                3 |             16 |         5.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_rep_8[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               10 |             16 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_rep_2[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                8 |             16 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo1/dp2wdma_pd0                                                                                                   |                                                                                                                                                                |                3 |             16 |         5.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[152]_i_1_n_0                                       |                                                                                                                                                                |                7 |             16 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[152]_i_1_n_0                                       |                                                                                                                                                                |                8 |             16 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/dat_cbuf_flush_vld_w                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                2 |             16 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_vld_d1_reg_0[0]                                                                                                        |                                                                                                                                                                |                5 |             16 |         3.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_64_127_0_6_i_1__2_n_0                                                                    |                                                                                                                                                                |                2 |             16 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_0_63_0_6_i_1__3_n_0                                                                      |                                                                                                                                                                |                2 |             16 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_count_p                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             16 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_sg2pack_fifo/rd_req_int_reg_0[0]                                                                        |                                                                                                                                                                |                6 |             16 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/skid_flop_ip2mul_pd0                                                                                        |                                                                                                                                                                |                6 |             16 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/E[0]                                                                                                        |                                                                                                                                                                |                5 |             16 |         3.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[3]_1[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                8 |             16 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[3]_4[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                7 |             16 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[5]_0[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             16 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_1[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                9 |             16 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_4[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                9 |             16 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/log2_frac_msb                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             16 |         1.23 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg39                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg38                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg36                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_pipe_valid_d1                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             16 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d1                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             16 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d5                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             16 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d4                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             16 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d2                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             16 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d3                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                8 |             16 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg210[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg113[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg117[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg33                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg119[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg35                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg32                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg34                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg31                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_pipe_valid_d1_reg_0[0]                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             16 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg205[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg207[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg114[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg208[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg204[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg203[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg201[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg202[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg20                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg2                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg200[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg197[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg198[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg196[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg30                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[5]_3[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                7 |             16 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg3                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg199[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg194[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg193[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg195[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg192[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg189[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg191[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg190[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg19                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg188[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg186[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg187[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg182[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg185[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             16 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg183[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg184[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             16 |         1.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg179[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg18                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg29                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg28                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg27                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg26                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/density_reg256[15]_i_1_n_0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             16 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_cq/rd_popping                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                2 |             17 |         8.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[0][0]                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                8 |             17 |         2.12 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/skid_flop_cmux2dp_pd0                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/cmux_in_en_reg                                    |                5 |             17 |         3.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_rep_6[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             17 |         1.55 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_rep_0[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                9 |             17 |         1.89 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/wt_data_avl0                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             17 |         5.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[0]_2[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             17 |         1.55 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/wt_cbuf_flush_vld_w                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             17 |         5.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/E[0]                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             17 |         5.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_glb/u_csb/glb2csb_resp_valid                                                                                                                |                                                                                                                                                                |               10 |             17 |         1.70 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/rd_pout_data_en                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               12 |             17 |         1.42 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_pvld_int_reg_0[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             17 |         5.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_pvld_int_reg_2[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             17 |         5.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___37_n_0                                                                                                                       |                                                                                                                                                                |                5 |             17 |         3.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_dout/p_1_in                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/in_precision_reg[1]_0                                     |                7 |             17 |         2.43 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/E[0]                                                                                                                                                       | nvdla_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                           |                9 |             17 |         1.89 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/cvt_wr_en                                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             17 |         2.43 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/E[0]                                                                                   |                                                                                                                                                                |                8 |             17 |         2.12 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___48_n_0                                                                                                                       |                                                                                                                                                                |                2 |             18 |         9.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/pipe_skid_data_info_in_pd_d10                                                                              |                                                                                                                                                                |                3 |             18 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/skid_flop_data_info_in_pd_d20                                                                              |                                                                                                                                                                |                6 |             18 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/skid_flop_dmaif_wr_req_pd0                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/NV_NVDLA_PDP_WDMA_wr/skid_flop_dmaif_wr_req_pd[63]_i_1_n_0                    |                5 |             18 |         3.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/pipe_skid_data_info_in_pd_d20                                                                              |                                                                                                                                                                |                5 |             18 |         3.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/pipe_p1/data_info_in_rdy_d0_reg[0]                                                        |                                                                                                                                                                |                3 |             18 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_4[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                9 |             18 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_pipe_data0                                                                                                |                                                                                                                                                                |                6 |             18 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/skid_flop_data_info_in_pd_d10                                                                              |                                                                                                                                                                |                3 |             18 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/pipe_skid_pdp_datin_pd_f00                                                                                                       |                                                                                                                                                                |                5 |             18 |         3.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/u_sum_block_0/int8_sum_1_7[17]_i_1_n_0                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             18 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/u_NV_NVDLA_PDP_cal1d_info_fifo/pdp_op_pending_reg[0]                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                7 |             18 |         2.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/u_sum_block_0/int8_sum_2_6[17]_i_1_n_0                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             18 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/layer_st                                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                9 |             18 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___13_n_0                                                                                                                       |                                                                                                                                                                |                2 |             18 |         9.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/pipe_p1/E[0]                                                                              |                                                                                                                                                                |                3 |             18 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_enable                                                                                                             |                                                                                                                                                                |                8 |             18 |         2.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_img_planar_cnt_reg_3[0]                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             18 |         2.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/u_sum_block_0/int8_sum_0_8[17]_i_1_n_0                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             18 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_9[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             18 |         2.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p3/p3_skid_catch                                                                                                |                                                                                                                                                                |                6 |             18 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_6[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             19 |         1.36 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_rep_1[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               12 |             19 |         1.58 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d2                                                                                                          |                                                                                                                                                                |                5 |             19 |         3.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[3]_0[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             19 |         1.46 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1[2]                                                                                                     |                                                                                                                                                                |                4 |             19 |         4.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d2                                                                                                          |                                                                                                                                                                |                8 |             19 |         2.38 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1                                                                                                          |                                                                                                                                                                |                6 |             19 |         3.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d1                                                                                                          |                                                                                                                                                                |                8 |             19 |         2.38 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_rep_7[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             19 |         1.36 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d1                                                                                                          |                                                                                                                                                                |                6 |             19 |         3.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d1                                                                                                          |                                                                                                                                                                |                7 |             19 |         2.71 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d3_reg_0[0]                                                                                                 |                                                                                                                                                                |                6 |             19 |         3.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d3_reg_0[0]                                                                                                 |                                                                                                                                                                |                4 |             19 |         4.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/reg2dp_op_en_reg_reg[2]_0[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             19 |         3.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[5]_8[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             19 |         1.36 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/E[0]                                                                                                                   |                                                                                                                                                                |                5 |             19 |         3.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d1                                                                                                          |                                                                                                                                                                |                4 |             19 |         4.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1                                                                                                          |                                                                                                                                                                |                5 |             19 |         3.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d3_reg_0[0]                                                                                                 |                                                                                                                                                                |                3 |             19 |         6.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |               18 |             19 |         1.06 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d1                                                                                                          |                                                                                                                                                                |                5 |             19 |         3.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d2                                                                                                          |                                                                                                                                                                |                6 |             19 |         3.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/u_sum_block_0/load_din_2d                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             19 |         6.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d3_reg_0[0]                                                                                                 |                                                                                                                                                                |                4 |             19 |         4.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1][0]                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             19 |         1.36 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d2                                                                                                          |                                                                                                                                                                |                5 |             19 |         3.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d2                                                                                                          |                                                                                                                                                                |                6 |             19 |         3.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d2                                                                                                          |                                                                                                                                                                |                4 |             19 |         4.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/E[0]                                                                                                                   |                                                                                                                                                                |                7 |             19 |         2.71 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/E[0]                                                                                                                   |                                                                                                                                                                |                4 |             19 |         4.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1[1]                                                                                                     |                                                                                                                                                                |                3 |             19 |         6.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1[2]                                                                                                     |                                                                                                                                                                |                4 |             19 |         4.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1[0]                                                                                                     |                                                                                                                                                                |                4 |             19 |         4.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1[3]                                                                                                     |                                                                                                                                                                |                3 |             19 |         6.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_pvld_reg0_reg[0]_rep_6[0]                                                                                    |                                                                                                                                                                |                3 |             19 |         6.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_pvld_reg0_reg[0]_rep__0_4[0]                                                                                 |                                                                                                                                                                |                3 |             19 |         6.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/status_update                                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                3 |             19 |         6.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d2                                                                                                          |                                                                                                                                                                |               10 |             19 |         1.90 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_img_planar_cnt_reg[0]                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                9 |             19 |         2.11 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/E[0]                                                                                                                   |                                                                                                                                                                |                5 |             19 |         3.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/layer_st                                                                                                                          |                                                                                                                                                                |                4 |             19 |         4.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d1                                                                                                          |                                                                                                                                                                |                4 |             19 |         4.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[0]_0[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             19 |         1.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[4]_4[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             19 |         1.73 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1[3]                                                                                                     |                                                                                                                                                                |                4 |             19 |         4.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/dat_actv_pvld_reg0_reg[0]_rep_3[0]                                                                                    |                                                                                                                                                                |                3 |             19 |         6.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[0]_3[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             19 |         1.73 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1[1]                                                                                                     |                                                                                                                                                                |                6 |             19 |         3.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[3]_5[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               12 |             19 |         1.58 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/p_12_in_24                                                                                                            |                                                                                                                                                                |                3 |             19 |         6.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[4]_0[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             19 |         1.46 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/p_12_in_22                                                                                                            |                                                                                                                                                                |                3 |             19 |         6.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/p_12_in_21                                                                                                            |                                                                                                                                                                |                3 |             19 |         6.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[5]_3[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             19 |         1.36 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/p_12_in_23                                                                                                            |                                                                                                                                                                |                3 |             19 |         6.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[4]_3[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               12 |             19 |         1.58 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_mask_d1[0]                                                                                                     |                                                                                                                                                                |                6 |             19 |         3.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[4]_1[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             19 |         1.46 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_active/E[0]                                                                                                                  |                                                                                                                                                                |                3 |             19 |         6.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d2                                                                                                          |                                                                                                                                                                |                5 |             19 |         3.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/p_22_in                                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             20 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/u_sum_block_0/int8_sum7[19]_i_1_n_0                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             20 |         3.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/u_sum_block_0/int8_sum50                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             20 |         6.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_4[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               15 |             20 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/ram/M_reg_0_63_0_6_i_1__1_n_0                                                          |                                                                                                                                                                |                3 |             20 |         6.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_12[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               14 |             20 |         1.43 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_info_sync_fifo/ram/M_reg_64_127_0_6_i_1__0_n_0                                                        |                                                                                                                                                                |                3 |             20 |         6.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_batch_cnt[4]_i_1_n_0                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             21 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/u_sum_block_0/int8_sum9[20]_i_1_n_0                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                3 |             21 |         7.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/skid_flop_dmaif_wr_req_pd0                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/mc_dma_wr_req_rdy_f_reg                                           |                8 |             21 |         2.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_vld_d2_reg_0[0]                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             21 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/pipe_skid_sum2itp_data0                                                                                      |                                                                                                                                                                |                3 |             21 |         7.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p4/E[0]                                                                             |                                                                                                                                                                |                5 |             21 |         4.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[3]_rep__0[0]                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               12 |             21 |         1.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/vec_sum_07_d1                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             21 |         4.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/skid_flop_sum2itp_data0                                                                                      |                                                                                                                                                                |                3 |             21 |         7.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[3]_rep[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               13 |             21 |         1.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_planar1_en                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             21 |         5.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/ram/rd_popping                                                                        |                                                                                                                                                                |                9 |             21 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/rd_planar0_en                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             21 |         4.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/FSM_sequential_cur_state_reg[0][0]                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             22 |         4.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/log2_datout_msb                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                8 |             22 |         2.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4][0]                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               15 |             22 |         1.47 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_7[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               13 |             22 |         1.69 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_vld                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               10 |             22 |         2.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wmb_rsp_pipe_pvld_d6                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               10 |             23 |         2.30 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d3                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               15 |             23 |         1.53 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_r_pointer[1]_i_1_n_0                                                                                 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |               10 |             23 |         2.30 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                                   |                7 |             23 |         3.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d1                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                8 |             23 |         2.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d1/cq_wr_busy_int_reg_0                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             23 |         3.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d5                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               10 |             23 |         2.30 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_req_pipe_valid_d1                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             23 |         3.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d2                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               10 |             23 |         2.30 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d4                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               13 |             23 |         1.77 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/ram/we0                                                                               |                                                                                                                                                                |                3 |             24 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[5]_0[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               18 |             24 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[5][0]                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               17 |             24 |         1.41 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/reg2dp_op_en_reg_reg[2][0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             24 |         3.43 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/pixel_planar1_sft1                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               11 |             24 |         2.18 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0][0]                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               15 |             24 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___669_n_0                                                                                                                      |                                                                                                                                                                |                3 |             24 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___679_n_0                                                                                                                      |                                                                                                                                                                |                3 |             24 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___674_n_0                                                                                                                      |                                                                                                                                                                |                3 |             24 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___670_n_0                                                                                                                      |                                                                                                                                                                |                3 |             24 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___668_n_0                                                                                                                      |                                                                                                                                                                |                3 |             24 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___673_n_0                                                                                                                      |                                                                                                                                                                |                3 |             24 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___675_n_0                                                                                                                      |                                                                                                                                                                |                3 |             24 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___676_n_0                                                                                                                      |                                                                                                                                                                |                3 |             24 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___671_n_0                                                                                                                      |                                                                                                                                                                |                3 |             24 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___672_n_0                                                                                                                      |                                                                                                                                                                |                3 |             24 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___677_n_0                                                                                                                      |                                                                                                                                                                |                3 |             24 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___666_n_0                                                                                                                      |                                                                                                                                                                |                3 |             24 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___664_n_0                                                                                                                      |                                                                                                                                                                |                3 |             24 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___665_n_0                                                                                                                      |                                                                                                                                                                |                3 |             24 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_0[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               13 |             24 |         1.85 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___667_n_0                                                                                                                      |                                                                                                                                                                |                3 |             24 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_info_0_wren                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             24 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_info_0_wren                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               16 |             24 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___678_n_0                                                                                                                      |                                                                                                                                                                |                3 |             24 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/layer_st                                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               11 |             25 |         2.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/pipe_p2/p2_skid_catch                                                                     |                                                                                                                                                                |                6 |             25 |         4.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_mul/u_mul_unit0/pipe_skid_mul2ocvt_pvld_f_reg[0]                                                                 |                                                                                                                                                                |                8 |             25 |         3.12 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_mul/u_mul_unit0/mul2ocvt_prdy_f_reg[0]                                                                           |                                                                                                                                                                |                7 |             25 |         3.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/pipe_p2/p2_pipe_data0                                                                     |                                                                                                                                                                |                6 |             25 |         4.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_15[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               18 |             26 |         1.44 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_3[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               16 |             26 |         1.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_5[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               19 |             26 |         1.37 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/nvdla_cdp_rdma2dp_pd0                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             26 |         5.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/load_int_Y_stage0                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               25 |             26 |         1.04 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/wt_fetched_cnt0                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             26 |         6.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/Y_stage2_in_dp0                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               25 |             26 |         1.04 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_3[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               13 |             26 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1]_0[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               10 |             26 |         2.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[1]_4[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               14 |             26 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p2/p2_skid_catch                                                                    |                                                                                                                                                                |                4 |             26 |         6.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_3[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               14 |             26 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_9[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               11 |             26 |         2.36 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_10[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               14 |             26 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_3[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               14 |             26 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[2]_8[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               15 |             26 |         1.73 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_DP_nan/E[0]                                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             26 |         5.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[0]_4[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               17 |             26 |         1.53 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                     |                9 |             27 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2glb_req_pvld_reg_0[0]                                                                                                        |                                                                                                                                                                |                8 |             27 |         3.38 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_dual_reg_d1/skid_flop_dmaif_wr_req_pd0                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/NV_NVDLA_CDP_WDMA_wr/skid_flop_dmaif_wr_req_pd[63]_i_1_n_0                    |                7 |             27 |         3.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/glb_req_pvld                                                                                                                     |                                                                                                                                                                |                8 |             27 |         3.38 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/smartconnect_1/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                     |                9 |             27 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/E[0]                                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               13 |             27 |         2.08 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dataout_w_ori_reg_en                                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               12 |             27 |         2.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/E[0]                                                                                                             |                                                                                                                                                                |               10 |             27 |         2.70 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_ro3_fifo/skid_flop_cdp_rdma2dp_pd_i0                                                                                      |                                                                                                                                                                |                9 |             27 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/di_d_reg[32]_0                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               13 |             28 |         2.15 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/sg2dl_pvld_reg_0[0]                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               10 |             28 |         2.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0][0]                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               23 |             28 |         1.22 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_pvld_d2                                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               12 |             28 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d5                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               17 |             28 |         1.65 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_cur_ch[0]_i_1_n_0                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               11 |             28 |         2.55 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_h_cnt[11]_i_1_n_0                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               12 |             28 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_7[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               22 |             28 |         1.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d3                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               13 |             28 |         2.15 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_pvld_d3                                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               15 |             28 |         1.87 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_pvld_d1                                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               12 |             28 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr1                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                9 |             28 |         3.11 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d4                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               15 |             28 |         1.87 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d1                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               10 |             28 |         2.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dl_in_pvld_d2                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               11 |             28 |         2.55 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_17[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               23 |             28 |         1.22 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[0]_6[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               21 |             28 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/nrdma_disable_reg_0[0]                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               10 |             29 |         2.90 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/skid_flop_bpt2arb_req_pd0                                                                                    |                                                                                                                                                                |                8 |             29 |         3.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p6/pipe_skid_bpt2arb_req_pd0                                                                                    |                                                                                                                                                                |                8 |             29 |         3.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/brdma_disable_reg_0[0]                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             29 |         4.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p4/pipe_skid_bpt2arb_req_pd0                                                                                    |                                                                                                                                                                |                8 |             29 |         3.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3[14]_i_1_n_0                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               12 |             29 |         2.42 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/flying_mode_reg_2[0]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             29 |         7.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p2/pipe_skid_bpt2arb_req_pd0                                                                                    |                                                                                                                                                                |               10 |             29 |         2.90 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt6/pipe_p2/bpt2arb_req_ready_reg[0]                                                                                    |                                                                                                                                                                |                8 |             29 |         3.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/flying_mode_reg_0[0]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               10 |             29 |         2.90 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_addr_batch_base0                                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               15 |             29 |         1.93 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/E[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             29 |         7.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p5/pipe_skid_bpt2arb_req_pd0                                                                                    |                                                                                                                                                                |               11 |             29 |         2.64 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_addr_grain_base0                                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             29 |         7.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3[14]_i_1_n_0                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               12 |             29 |         2.42 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/output_dst_reg_1[0]                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             29 |         4.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/brdma_disable_reg_2                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             29 |         7.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/FSM_sequential_cur_state_reg[0]_1[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                9 |             29 |         3.22 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_img_planar_cnt_reg_2[0]                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             29 |         7.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_addr_ch_base0                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               17 |             29 |         1.71 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/dat_updt_d1                                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               11 |             29 |         2.64 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p2/bpt2arb_req_ready_reg[0]                                                                                    |                                                                                                                                                                |                8 |             29 |         3.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/bpt2arb_req_ready_reg[0]                                                                                    |                                                                                                                                                                |               10 |             29 |         2.90 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d0/nrdma_disable_reg_2                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             29 |         7.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/output_dst_reg_0                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             29 |         7.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/FSM_sequential_cur_state_reg[1][0]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               13 |             29 |         2.23 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/dat_updt_d0                                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                8 |             29 |         3.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/dat_updt_d2                                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               13 |             29 |         2.23 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p3/pipe_skid_bpt2arb_req_pd0                                                                                    |                                                                                                                                                                |               12 |             29 |         2.42 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/u_cmd_fifo/dp2wdma_pd0                                                                                                           |                                                                                                                                                                |                6 |             29 |         4.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt5/pipe_p2/bpt2arb_req_ready_reg[0]                                                                                    |                                                                                                                                                                |               12 |             29 |         2.42 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p0/pipe_skid_bpt2arb_req_pd0                                                                                    |                                                                                                                                                                |                8 |             29 |         3.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/bpt2arb_req_ready_reg[0]                                                                                    |                                                                                                                                                                |               10 |             29 |         2.90 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_all_h_reg_en                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             29 |         4.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p0/skid_flop_bpt2arb_req_pd0                                                                                    |                                                                                                                                                                |                8 |             29 |         3.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1/pipe_skid_bpt2arb_req_pd0                                                                                    |                                                                                                                                                                |                8 |             29 |         3.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/pipe_dp_1[33]_i_1_n_0                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             30 |         2.73 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/pipe_dp_20                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             30 |         2.31 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/pipe_dp_30                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             30 |         2.73 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_0/pipe_dp_40                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             30 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff1[32]_i_1_n_0                                                                                                 |                                                                                                                                                                |               13 |             30 |         2.31 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/pipe_dp_20                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             30 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/unit1d_2/pipe_dp_20                                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               12 |             30 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/pipe_dp_40                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             30 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/pipe_dp_30                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             30 |         2.31 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/pipe_dp_20                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             30 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff3[32]_i_1_n_0                                                                                                 |                                                                                                                                                                |               12 |             30 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0][0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             30 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0[32]_i_1_n_0                                                                                                 |                                                                                                                                                                |               14 |             30 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/wr_busy_in_reg[0]                                                                                                    |                                                                                                                                                                |                7 |             30 |         4.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/pipe_dp_40                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               12 |             30 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/pipe_dp_30                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               12 |             30 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_0[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             30 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff2[32]_i_1_n_0                                                                                                 |                                                                                                                                                                |               13 |             30 |         2.31 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/layer_st_d1_reg_0                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               13 |             30 |         2.31 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_2/E[0]                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             30 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/p_2_in                                                                                                      |                                                                                                                                                                |                4 |             30 |         7.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_1[33]_i_1__3_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               17 |             30 |         1.76 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_20                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             30 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_30                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             30 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/pipe_dp_30                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             30 |         2.73 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_vld_1_reg_0[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             30 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/pipe_dp_1[33]_i_1__1_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             30 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/p_2_in                                                                                                      |                                                                                                                                                                |                4 |             30 |         7.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_cq/rd_popping                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                8 |             30 |         3.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt5/pipe_p2/p_2_in                                                                                                      |                                                                                                                                                                |                4 |             30 |         7.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_3/pipe_dp_40                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             30 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/pipe_dp_40                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             30 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/pipe_dp_30                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             30 |         2.31 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_6/pipe_dp_20                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             30 |         2.31 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/p_2_in                                                                                                      |                                                                                                                                                                |                4 |             30 |         7.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_rep_9[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               17 |             30 |         1.76 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt6/pipe_p2/p_2_in                                                                                                      |                                                                                                                                                                |                4 |             30 |         7.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_40                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             30 |         2.73 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[3]_7[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               20 |             30 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[2]_rep_3[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             30 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/p_2_in                                                                                                      |                                                                                                                                                                |                4 |             30 |         7.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_1/pipe_dp_1[33]_i_1__0_n_0                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             30 |         2.31 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___601_n_0                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             30 |         2.31 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/i___375_n_0                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               12 |             30 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p2/p_2_in                                                                                                      |                                                                                                                                                                |                4 |             30 |         7.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/pipe_dp_30                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             30 |         2.31 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/pipe_dp_20                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             30 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_4/pipe_dp_40                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             30 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[3]_2[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               17 |             30 |         1.76 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/pipe_dp_30                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             30 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/pipe_dp_20                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             30 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_7/pipe_dp_40                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             30 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_exec_valid_d1_reg_0                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               13 |             31 |         2.38 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_17[0]                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               19 |             32 |         1.68 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_12[0]                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               14 |             32 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_6[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               17 |             32 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_5[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               20 |             32 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2][0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               23 |             32 |         1.39 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_0[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               20 |             32 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_3[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               24 |             32 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_1[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               19 |             32 |         1.68 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_skid_catch                                                                                         |                                                                                                                                                                |               16 |             32 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_0[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               23 |             32 |         1.39 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_4[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               23 |             32 |         1.39 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_3[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               16 |             32 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_trt_0/pipe_p1/p1_pipe_data0                                                                                         |                                                                                                                                                                |               15 |             32 |         2.13 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4]_2[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               19 |             32 |         1.68 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_2[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               17 |             32 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_pd[31]_i_1_n_0                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               21 |             32 |         1.52 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/sdp_rdma2csb_resp_valid                                                                                                    |                                                                                                                                                                |                8 |             32 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_pipe_data0                                                                                        |                                                                                                                                                                |                8 |             32 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[1]_3[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               16 |             32 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/stl_cnt_cur[31]_i_1__4_n_0                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             32 |         5.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[1]_0[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               21 |             32 |         1.52 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/cdma2csb_resp_valid                                                                                                          |                                                                                                                                                                |               10 |             32 |         3.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/i_final_vld                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/out_final_data[31]_i_1__1_n_0                            |                8 |             32 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/i_final_vld                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/out_final_data[31]_i_1__2_n_0                            |                6 |             32 |         5.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___83_n_0                                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               24 |             32 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___89_n_0                                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               21 |             32 |         1.52 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/cfg_bs_en_reg[0]                                                                                     |                                                                                                                                                                |               17 |             32 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/ltc_2_cnt_cur[31]_i_1_n_0                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             32 |         5.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/layer_flag_reg[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               25 |             32 |         1.28 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_dat/u_dat0_fifo0/E[0]                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               20 |             32 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[5]_6[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               26 |             32 |         1.23 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/i_final_vld                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/out_final_data[31]_i_1__0_n_0                            |                9 |             32 |         3.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/perf_dma_en_reg_0[0]                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             32 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[5]_4[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               25 |             32 |         1.28 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[3]_4[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               23 |             32 |         1.39 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_le_end_0_wren                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               21 |             32 |         1.52 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_le_slope_scale_0_wren                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               16 |             32 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_le_start_0_wren                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               20 |             32 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_lo_end_0_wren                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               18 |             32 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_lo_slope_scale_0_wren                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               22 |             32 |         1.45 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_8[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               26 |             32 |         1.23 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/nvdla_sdp_s_lut_lo_start_0_wren                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               19 |             32 |         1.68 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/ltc_2_cnt_cur[31]_i_1__0_n_0                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             32 |         5.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_1[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               22 |             32 |         1.45 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_2[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               18 |             32 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_2[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               20 |             32 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[5][0]                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               25 |             32 |         1.28 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4][0]                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               24 |             32 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[5]_0[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               19 |             32 |         1.68 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_7[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               27 |             32 |         1.19 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_2[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               24 |             32 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_6[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               22 |             32 |         1.45 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[1]_5[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               23 |             32 |         1.39 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[3]_3[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               17 |             32 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[5]_7[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               27 |             32 |         1.19 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[4]_10[0]                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               18 |             32 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_relu_0/pipe_p1/p1_skid_catch                                                                                        |                                                                                                                                                                |                8 |             32 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[3]_0[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               19 |             32 |         1.68 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[0]_3[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               25 |             32 |         1.28 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[0]_0[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               28 |             32 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_sft_d1_en                                                                                                                  |                                                                                                                                                                |               16 |             32 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/rsp_vld                                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/mcif2csb_resp_pd[31]_i_1_n_0                                                  |               17 |             32 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/mcif2csb_resp_valid                                                                                                              |                                                                                                                                                                |                9 |             32 |         3.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_1_n_0                                                                             | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |               12 |             32 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[63]_i_1_n_0                                                                              | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |               17 |             32 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2][0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             32 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_1[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               28 |             32 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_10[0]                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               26 |             32 |         1.23 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[2]_0[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             32 |         2.91 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_8[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               19 |             32 |         1.68 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_10[0]                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             32 |         2.13 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                              | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |               14 |             32 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[95]_i_1_n_0                                                                              | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |               12 |             32 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5][0]                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               17 |             32 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[3][0]                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               24 |             32 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[3]_0[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             32 |         2.13 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[3]_3[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               19 |             32 |         1.68 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_15[0]                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               20 |             32 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_6[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               21 |             32 |         1.52 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_11[0]                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               27 |             32 |         1.19 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_pd[31]_i_1_n_0                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               26 |             32 |         1.23 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/sdp2csb_resp_valid                                                                                                                |                                                                                                                                                                |               12 |             32 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_0[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               20 |             32 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[5]_5[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               24 |             32 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_3[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               17 |             32 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_0[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               18 |             32 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_4[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               23 |             32 |         1.39 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[5]_2[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               19 |             32 |         1.68 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_1[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               13 |             32 |         2.46 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[9]_0[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               30 |             32 |         1.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_9[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             32 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[9][0]                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               28 |             32 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_1[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               28 |             32 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[1]_7[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             32 |         2.46 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_single_reg/req_pd_reg[5]_1[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               28 |             32 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_9[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               14 |             32 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_8[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               25 |             32 |         1.28 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_7[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               26 |             32 |         1.23 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_14[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               20 |             32 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1]_2[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               23 |             32 |         1.39 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/pdp2csb_resp_valid                                                                                                                |                                                                                                                                                                |               12 |             32 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/pdp2csb_resp_pd[31]_i_1_n_0                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               25 |             32 |         1.28 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/stl_cnt_cur[31]_i_1__3_n_0                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             32 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_dual_reg_d1/dst_ram_type_reg_3[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               12 |             32 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_dual_reg_d1/cmd_fifo_rd_pd_reg[16]_0[0]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               12 |             32 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_12[0]                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               20 |             32 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_3[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               23 |             32 |         1.39 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_dual_reg_d1/cmd_fifo_rd_pd_reg[16]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             32 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_rd_weight_0_0_wren                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               18 |             32 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_4[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               25 |             32 |         1.28 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_wr_weight_1_0_wren                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             32 |         2.13 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_rd_weight_2_0_wren                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             32 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_rd_weight_1_0_wren                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               20 |             32 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/nvdla_mcif_cfg_wr_weight_0_0_wren                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             32 |         2.46 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_2[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               15 |             32 |         2.13 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_13[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               24 |             32 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/reg_rd_en                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               29 |             32 |         1.10 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/cdp_rdma2csb_resp_valid                                                                                                    |                                                                                                                                                                |                9 |             32 |         3.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3][0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               21 |             32 |         1.52 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2][0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               20 |             32 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0][0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               29 |             32 |         1.10 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_1[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               27 |             32 |         1.19 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_0[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               12 |             32 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_3[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               27 |             32 |         1.19 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_2[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               20 |             32 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/E[0]                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               20 |             32 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_5[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               24 |             32 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_6[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               27 |             32 |         1.19 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff10                                                                                                    |                                                                                                                                                                |                8 |             32 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_10[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               21 |             32 |         1.52 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_iwe                                                                                                     |                                                                                                                                                                |               19 |             32 |         1.68 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_11[0]                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               17 |             32 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[5][0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               21 |             32 |         1.52 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_2[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               22 |             32 |         1.45 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d1/cq_wr_busy_int_reg_4[0]                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             32 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d1/cq_wr_busy_int_reg_3[0]                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             32 |         2.46 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_single_reg/E[0]                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               28 |             32 |         1.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d1/channel_count_reg[9]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             32 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d0/layer_flag_reg_1[0]                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               19 |             32 |         1.68 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d0/layer_flag_reg_0[0]                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               19 |             32 |         1.68 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d0/cq_wr_busy_int_reg[0]                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             32 |         6.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d1/reg2dp_op_en_reg_reg[2]_0[0]                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               18 |             32 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/skid_flop_dmaif_rd_req_pd0                                                                                                 |                                                                                                                                                                |                7 |             32 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d1/reg2dp_op_en_reg_reg[2][0]                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             32 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff00                                                                                                    |                                                                                                                                                                |                8 |             32 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_2[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               21 |             32 |         1.52 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ig/dp2reg_d1_perf_read_stall0                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             32 |         2.13 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_4[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               25 |             32 |         1.28 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/nvdla2csb_resp_pvld                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_falcon_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/reset_                                   |                6 |             32 |         5.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_pushing_gray/rd_req_p                                                                                        |                                                                                                                                                                |                8 |             32 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                   |                                                                                                                                                                |                6 |             32 |         5.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_img_p1_line_offset0                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             32 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/csc2csb_resp_pd[31]_i_1_n_0                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               24 |             32 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/csc2csb_resp_valid                                                                                                            |                                                                                                                                                                |                9 |             32 |         3.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                   |                                                                                                                                                                |                6 |             32 |         5.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_12[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               22 |             32 |         1.45 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_dual_reg_d0/E[0]                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                6 |             32 |         5.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/calc_dlv_valid_d2_reg                                    |               10 |             32 |         3.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_8[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               21 |             32 |         1.52 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                                                                |                                                                                                                                                                |                6 |             32 |         5.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_ig/stl_cnt_cur[31]_i_1__7_n_0                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             32 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/reg_rd_en                                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               25 |             32 |         1.28 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/calc_dlv_valid_d2_reg                                    |                8 |             32 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/calc_dlv_valid_d2_reg                                    |                7 |             32 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/calc_dlv_valid_d2_reg                                    |                7 |             32 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/sat_reg_en                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                7 |             32 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/skid_flop_in_pd_p0                                                                                          |                                                                                                                                                                |                7 |             32 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/cacc2csb_resp_valid_reg_0[0]                                                                                                 |                                                                                                                                                                |                9 |             32 |         3.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt1/pipe_p2/pipe_skid_in_pd_p0                                                                                          |                                                                                                                                                                |                7 |             32 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[1]_1[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               23 |             32 |         1.39 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[1]_5[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               18 |             32 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_11[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               13 |             32 |         2.46 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[1]_0[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               25 |             32 |         1.28 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[22][0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               17 |             32 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/req_pd_reg[1]_4[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               19 |             32 |         1.68 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[4]_0[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               20 |             32 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[4]_2[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               17 |             32 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[1][0]                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               25 |             32 |         1.28 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[5]_4[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               20 |             32 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/E[0]                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               24 |             32 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pvld_reg_0                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                9 |             32 |         3.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_lo_end_low_0_wren                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               24 |             32 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_le_slope_scale_0_wren                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               23 |             32 |         1.39 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_le_end_low_0_wren                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               21 |             32 |         1.52 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_3[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               10 |             32 |         3.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_le_start_low_0_wren                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               21 |             32 |         1.52 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_lo_start_low_0_wren                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               20 |             32 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/nvdla_cdp_s_lut_lo_slope_scale_0_wren                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               23 |             32 |         1.39 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/int_stage3_pvld_reg_2[0]                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             32 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/int_stage3_pvld_reg_0[0]                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               18 |             32 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/u_single_reg/E[0]                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               17 |             32 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_regfile/cacc2csb_resp_pd[31]_i_1_n_0                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               23 |             32 |         1.39 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_final_vld                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/out_final_data[31]_i_1_n_0                               |                8 |             32 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_0[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               23 |             32 |         1.39 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_2[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               25 |             32 |         1.28 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_16[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               17 |             32 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_10[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               16 |             32 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/i_final_vld                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/out_final_data[31]_i_1__4_n_0                            |                8 |             32 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/i_final_vld                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/out_final_data[31]_i_1__5_n_0                            |                7 |             32 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d0/wr_busy_in_reg_0[0]                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             32 |         2.46 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d0/cnt_cen                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                4 |             32 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/wr_busy_in_reg_1[0]                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               13 |             32 |         2.46 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_3[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             32 |         2.13 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/i_final_vld                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/out_final_data[31]_i_1__6_n_0                            |                6 |             32 |         5.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_18[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               16 |             32 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/pdp_rdma2csb_resp_pd[31]_i_1_n_0                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               27 |             32 |         1.19 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/pdp_rdma2csb_resp_valid                                                                                                    |                                                                                                                                                                |               11 |             32 |         2.91 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i[31]_i_1_n_0                                                                                                                                          | nvdla_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                           |                6 |             32 |         5.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d0/layer_flag_reg[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               18 |             32 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_1_n_0                                                                                                                                    | nvdla_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                           |                9 |             32 |         3.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d0/dma_en_reg_0[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                5 |             32 |         6.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d1                                                                                                                     |                                                                                                                                                                |                9 |             32 |         3.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_0[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               23 |             32 |         1.39 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/NV_NVDLA_CDP_WDMA_wr/E[0]                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               21 |             32 |         1.52 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5][0]                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               27 |             32 |         1.19 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_6[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               13 |             32 |         2.46 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/NV_NVDLA_CDP_WDMA_wr/layer_flag_reg[0]                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               22 |             32 |         1.45 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_13[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               14 |             32 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_8[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               15 |             32 |         2.13 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_6[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               16 |             32 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd0                                                                                |                                                                                                                                                                |                4 |             32 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                                                                |                                                                                                                                                                |                4 |             32 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_regfile/u_single_reg/req_pd_reg[2]_8[0]                                                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               18 |             32 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/cvt_sat_cvt_sat_cnt_cur[31]_i_1_n_0                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             32 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_4[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               19 |             32 |         1.68 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_12[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               23 |             32 |         1.39 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/cfg_bn_en_reg[0]                                                                                             |                                                                                                                                                                |                8 |             32 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[5]_5[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               25 |             32 |         1.28 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_9[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               12 |             32 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_5[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               17 |             32 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[4]_1[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               11 |             32 |         2.91 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/E[0]                                                                                                               |                                                                                                                                                                |                8 |             32 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs_dpunpack/inp_acc                                                                                                            |                                                                                                                                                                |               12 |             32 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[3]_14[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               20 |             32 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_skid_catch                                                                                         |                                                                                                                                                                |               16 |             32 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/calc_dlv_valid_d2_reg                                    |                7 |             32 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_trt_0/pipe_p1/p1_pipe_data0                                                                                         |                                                                                                                                                                |               16 |             32 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_pipe_data0                                                                                        |                                                                                                                                                                |               10 |             32 |         3.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/calc_dlv_valid_d2_reg                                    |                7 |             32 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/calc_dlv_valid_d2_reg                                    |                9 |             32 |         3.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/perf_dma_en_reg_1[0]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             32 |         6.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_dual_reg_d1/perf_dma_en_reg_2[0]                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                5 |             32 |         6.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_relu_0/pipe_p1/p1_skid_catch                                                                                        |                                                                                                                                                                |                9 |             32 |         3.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[0]_0[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               24 |             32 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/cdp2csb_resp_valid                                                                                                                |                                                                                                                                                                |               12 |             32 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/cdp2csb_resp_pd[31]_i_1_n_0                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               19 |             32 |         1.68 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_dlv_valid_d2                                                                                                         | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/calc_dlv_valid_d2_reg                                    |                9 |             32 |         3.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/req_pd_reg[0]_3[0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               22 |             32 |         1.45 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0][0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               15 |             32 |         2.13 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[51]_i_1_n_0                                         |                                                                                                                                                                |               11 |             32 |         2.91 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[50]_i_1_n_0                                         |                                                                                                                                                                |               10 |             32 |         3.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/i_final_vld                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/out_final_data[31]_i_1__3_n_0                            |                8 |             32 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[0]_0[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               16 |             32 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1][0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               11 |             32 |         2.91 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_1[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               22 |             32 |         1.45 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_2[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               17 |             32 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/wt_required_bytes0                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               14 |             32 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[1]_4[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               21 |             32 |         1.52 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_15[0]                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               17 |             32 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[3]_5[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               24 |             32 |         1.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_1[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               20 |             32 |         1.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_14[0]                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               22 |             32 |         1.45 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_7[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               18 |             32 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_8[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               18 |             32 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/stl_cnt_cur[31]_i_1__2_n_0                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                4 |             32 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_9[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               23 |             32 |         1.39 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[5]_2[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               17 |             32 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3][0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               21 |             32 |         1.52 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_16[0]                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               16 |             32 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[3]_2[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               18 |             32 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[4][0]                                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               19 |             32 |         1.68 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_sft_d2_en                                                                                                                  |                                                                                                                                                                |               18 |             32 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_6[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               14 |             32 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn_dpunpack/inp_acc                                                                                                            |                                                                                                                                                                |                9 |             32 |         3.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_18[0]                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               16 |             32 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_11[0]                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               21 |             32 |         1.52 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_10[0]                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               21 |             32 |         1.52 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[2]_13[0]                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               21 |             32 |         1.52 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_reg/u_single_reg/req_pd_reg[5]_0[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               19 |             32 |         1.68 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[5]_1[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             32 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_single_reg/req_pd_reg[2]_1[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             32 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/req_pd_reg[5]_2[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               25 |             32 |         1.28 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt6/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                   |                                                                                                                                                                |                6 |             33 |         5.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_pipe_data0                                                                                         |                                                                                                                                                                |               14 |             33 |         2.36 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_skid_catch                                                                                         |                                                                                                                                                                |               14 |             33 |         2.36 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt6/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                   |                                                                                                                                                                |                6 |             33 |         5.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt6/pipe_p2/pipe_skid_in_pd_p0                                                                                          |                                                                                                                                                                |                5 |             33 |         6.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/p2_skid_catch                                                                                         |                                                                                                                                                                |               14 |             33 |         2.36 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_out/pipe_skid_arb_out_pd0                                                                                       |                                                                                                                                                                |                5 |             33 |         6.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p1/p1_skid_catch                                                                                                |                                                                                                                                                                |                5 |             33 |         6.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_out/skid_flop_arb_out_pd0                                                                                       |                                                                                                                                                                |                6 |             33 |         5.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt6/pipe_p2/skid_flop_in_pd_p0                                                                                          |                                                                                                                                                                |                5 |             33 |         6.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/pipe_skid_cacc2sdp_pd0                                                                               |                                                                                                                                                                |                7 |             33 |         4.71 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_cvt/pipe_p1/skid_flop_axi_cmd_pd0                                                                                        |                                                                                                                                                                |                6 |             33 |         5.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p1/E[0]                                                                                                 |                                                                                                                                                                |                7 |             33 |         4.71 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_ig/NV_NVDLA_CDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                                                          |                                                                                                                                                                |                5 |             33 |         6.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_reg/u_dual_reg_d1/cq_wr_busy_int_reg_0                                                                                         |                                                                                                                                                                |                5 |             33 |         6.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_cvt/pipe_p1/pipe_skid_axi_cmd_pd0                                                                                        |                                                                                                                                                                |                6 |             33 |         5.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/p2_pipe_data0                                                                                         |                                                                                                                                                                |               14 |             33 |         2.36 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/pkg_vld_reg_0[0]                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               14 |             33 |         2.36 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/calc_wr_en_d2_reg                                        |               12 |             34 |         2.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/calc_wr_en_d2_reg                                        |               10 |             34 |         3.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/calc_wr_en_d2_reg                                        |               13 |             34 |         2.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/calc_wr_en_d2_reg                                        |               14 |             34 |         2.43 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/calc_wr_en_d2_reg                                        |               12 |             34 |         2.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/calc_wr_en_d2_reg                                        |               10 |             34 |         3.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/calc_wr_en_d2_reg                                        |               12 |             34 |         2.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_wr_en_d2                                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/calc_wr_en_d2_reg                                        |               12 |             34 |         2.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/i_partial_vld                                                                                               |                                                                                                                                                                |               10 |             34 |         3.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_1/i_partial_vld                                                                                               |                                                                                                                                                                |               12 |             34 |         2.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/skid_flop_axi_cmd_pd0                                                                                       |                                                                                                                                                                |                6 |             34 |         5.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_6/i_partial_vld                                                                                               |                                                                                                                                                                |               11 |             34 |         3.09 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_5/i_partial_vld                                                                                               |                                                                                                                                                                |               11 |             34 |         3.09 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/u_sum_block_0/load_din_d                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                8 |             34 |         4.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/i_partial_vld                                                                                               |                                                                                                                                                                |               11 |             34 |         3.09 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p3/pipe_skid_axi_cmd_pd0                                                                                       |                                                                                                                                                                |                6 |             34 |         5.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_3/i_partial_vld                                                                                               |                                                                                                                                                                |               12 |             34 |         2.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_4/i_partial_vld                                                                                               |                                                                                                                                                                |               13 |             34 |         2.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_0/i_partial_vld                                                                                               |                                                                                                                                                                |               10 |             34 |         3.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[0]                                                                                                         |                                                                                                                                                                |                5 |             35 |         7.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[0]                                                                                                         |                                                                                                                                                                |                5 |             35 |         7.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[1]                                                                                                         |                                                                                                                                                                |                5 |             35 |         7.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/skid_flop_in_pd_p0                                                                                          |                                                                                                                                                                |                6 |             35 |         5.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/pipe_spt2cvt_cmd_valid_reg_1[0]                                                                             |                                                                                                                                                                |               14 |             35 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                   |                                                                                                                                                                |                6 |             35 |         5.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                   |                                                                                                                                                                |                6 |             35 |         5.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[3]                                                                                                         |                                                                                                                                                                |                5 |             35 |         7.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[3]                                                                                                         |                                                                                                                                                                |                5 |             35 |         7.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[2]                                                                                                         |                                                                                                                                                                |                5 |             35 |         7.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                                                          |                                                                                                                                                                |                5 |             35 |         7.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[1]                                                                                                         |                                                                                                                                                                |                5 |             35 |         7.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt0/pipe_p2/pipe_skid_in_pd_p0                                                                                          |                                                                                                                                                                |                6 |             35 |         5.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/mc_sel_dc1                                                                                                                   |                                                                                                                                                                |               10 |             35 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_req_mc_in_pd0                                                                                                      |                                                                                                                                                                |               10 |             35 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd0                                                                          |                                                                                                                                                                |                5 |             35 |         7.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/calc_op_en[2]                                                                                                         |                                                                                                                                                                |                5 |             35 |         7.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_00[8]_i_1_n_0                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               18 |             36 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_06                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             36 |         2.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_01                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             36 |         2.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_05                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             36 |         2.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_1stC_05                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                8 |             36 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_03                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               22 |             36 |         1.64 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_04                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             36 |         2.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_1stC_03                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                9 |             36 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_1stC_00[8]_i_1_n_0                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                8 |             36 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_1stC_01                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             36 |         3.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_1stC_04                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             36 |         3.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_1stC_02                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               10 |             36 |         3.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_07                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               19 |             36 |         1.89 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_1stC_06                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               11 |             36 |         3.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_1stC_07                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                9 |             36 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_02                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               17 |             36 |         2.12 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                |                7 |             37 |         5.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                             |                                                                                                                                                                |                7 |             37 |         5.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_reg/u_dual_reg_d1/skid_flop_dmaif_wr_req_pd0                                                                                          |                                                                                                                                                                |               11 |             38 |         3.45 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                |                7 |             38 |         5.43 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                          |                                                                                                                                                                |                7 |             38 |         5.43 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/int_stage3_pvld_reg_3[0]                                                               | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             38 |         2.38 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/req_valid_d1_reg[0]                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                6 |             38 |         6.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                      |                                                                                                                                                                |                8 |             40 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                    |                                                                                                                                                                |                8 |             40 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/base_addr_split                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                8 |             40 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/load_int_stage1                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               16 |             41 |         2.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/dp2reg_done                                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               18 |             41 |         2.28 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd0                                             |                                                                                                                                                                |                7 |             42 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/skid_flop_in_pd_p0                                                                                          |                                                                                                                                                                |               10 |             42 |         4.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0[41]_i_1_n_0                                                                                            |                                                                                                                                                                |               16 |             42 |         2.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p3/p3_skid_catch                                                                    |                                                                                                                                                                |               12 |             42 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p3/p3_pipe_data0                                                                    |                                                                                                                                                                |               12 |             42 |         3.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                             |                                                                                                                                                                |                7 |             42 |         6.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff1[41]_i_1_n_0                                                                                            |                                                                                                                                                                |               15 |             42 |         2.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff3[41]_i_1_n_0                                                                                            |                                                                                                                                                                |               15 |             42 |         2.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                   |                                                                                                                                                                |                8 |             42 |         5.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff2[41]_i_1_n_0                                                                                            |                                                                                                                                                                |               15 |             42 |         2.80 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p2/pipe_skid_in_pd_p0                                                                                          |                                                                                                                                                                |               10 |             42 |         4.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt2/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                   |                                                                                                                                                                |                8 |             42 |         5.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/cdp_req_pvld                                                                                                                     |                                                                                                                                                                |               21 |             43 |         2.05 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/cdma_req_pvld                                                                                                                    |                                                                                                                                                                |               15 |             43 |         2.87 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_cur_grain0                                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               10 |             43 |         4.30 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csc_req_pvld                                                                                                                     |                                                                                                                                                                |                7 |             43 |         6.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2sdp_rdma_req_pvld_reg_0[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               17 |             43 |         2.53 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt5/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                   |                                                                                                                                                                |               12 |             43 |         3.58 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/sdp_req_pvld                                                                                                                     |                                                                                                                                                                |                9 |             43 |         4.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/cdp_rdma_req_pvld                                                                                                                |                                                                                                                                                                |               15 |             43 |         2.87 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2pdp_rdma_req_pvld_reg_0[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             43 |         3.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/core_req_pop_valid                                                                                              |                                                                                                                                                                |               20 |             43 |         2.15 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2cdp_rdma_req_pvld_reg_0[0]                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               19 |             43 |         2.26 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/pdp_rdma_req_pvld                                                                                                                |                                                                                                                                                                |               10 |             43 |         4.30 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                      |                                                                                                                                                                |               10 |             43 |         4.30 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/sdp_rdma_req_pvld                                                                                                                |                                                                                                                                                                |               14 |             43 |         3.07 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                       |                                                                                                                                                                |               10 |             43 |         4.30 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/pdp_req_pvld                                                                                                                     |                                                                                                                                                                |                7 |             43 |         6.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt5/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                   |                                                                                                                                                                |               11 |             43 |         3.91 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/cacc_req_pvld                                                                                                                    |                                                                                                                                                                |               12 |             43 |         3.58 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2cacc_req_pvld_reg_0[0]                                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               13 |             43 |         3.31 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/mcif_req_pvld                                                                                                                    |                                                                                                                                                                |               18 |             43 |         2.39 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d1/ig2cq_busy_int_reg_0                                                                                         |                                                                                                                                                                |               13 |             43 |         3.31 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_ig/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                                                          |                                                                                                                                                                |               11 |             43 |         3.91 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2mcif_req_pvld                                                                                                                |                                                                                                                                                                |               18 |             43 |         2.39 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt5/pipe_p2/pipe_skid_in_pd_p0                                                                                          |                                                                                                                                                                |               11 |             43 |         3.91 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt5/pipe_p2/skid_flop_in_pd_p0                                                                                          |                                                                                                                                                                |               12 |             43 |         3.58 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                   |                                                                                                                                                                |               10 |             44 |         4.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                   |                                                                                                                                                                |               11 |             44 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                   |                                                                                                                                                                |               10 |             44 |         4.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/status_group_cnt1                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               11 |             44 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                             |                                                                                                                                                                |               10 |             44 |         4.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd0                                             |                                                                                                                                                                |               11 |             44 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/skid_flop_dmaif_rd_req_pd0                                             |                                                                                                                                                                |               13 |             44 |         3.38 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd0                                             |                                                                                                                                                                |               11 |             44 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2sdp_req_pvld_reg_0[0]                                                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                9 |             44 |         4.89 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p2/pipe_skid_in_pd_p0                                                                                          |                                                                                                                                                                |                8 |             44 |         5.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt4/pipe_p2/skid_flop_in_pd_p0                                                                                          |                                                                                                                                                                |                9 |             44 |         4.89 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/pipe_skid_in_pd_p0                                                                                          |                                                                                                                                                                |               13 |             44 |         3.38 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p2/skid_flop_in_pd_p0                                                                                          |                                                                                                                                                                |               15 |             44 |         2.93 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d1/skid_flop_dmaif_wr_req_pd0                                                                                          |                                                                                                                                                                |               15 |             44 |         2.93 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_bpt3/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                   |                                                                                                                                                                |                9 |             44 |         4.89 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2cdma_req_pvld                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               16 |             45 |         2.81 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_46[8]_i_1_n_0                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               15 |             45 |         3.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_reg/u_dual_reg_d1/op_process_reg[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               21 |             45 |         2.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_40[8]_i_1_n_0                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               19 |             45 |         2.37 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_out/E[0]                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               14 |             45 |         3.21 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_43[8]_i_1_n_0                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               17 |             45 |         2.65 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/req_height_en                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                8 |             45 |         5.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_42[8]_i_1_n_0                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               19 |             45 |         2.37 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_41[8]_i_1_n_0                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               18 |             45 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_45[8]_i_1_n_0                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               19 |             45 |         2.37 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_47[8]_i_1_n_0                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               18 |             45 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_vld_d0_reg_0                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               14 |             45 |         3.21 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/data_shift_44[8]_i_1_n_0                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               19 |             45 |         2.37 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2pdp_req_pvld                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               10 |             46 |         4.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/E[0]                                                                                                       |                                                                                                                                                                |               12 |             46 |         3.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_syncfifo/u_sumpd_sync_fifo/E[0]                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |                8 |             46 |         5.75 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/E[0]                                                                                                            |                                                                                                                                                                |               28 |             46 |         1.64 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/u_cmd/u_fifo/ram/ram_we                                                                                                          |                                                                                                                                                                |               27 |             46 |         1.70 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p2/E[0]                                                                                                       |                                                                                                                                                                |               17 |             46 |         2.71 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/p_48_in                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               14 |             46 |         3.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/pipe_p2/E[0]                                                                                                       |                                                                                                                                                                |               18 |             46 |         2.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/pre_reg_en_d2_init                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               13 |             46 |         3.54 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/pre_reg_en_d2_last                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               14 |             46 |         3.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                |               10 |             47 |         4.70 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_reg/u_dual_reg_d1/skid_flop_dmaif_wr_req_pd0                                                                                          |                                                                                                                                                                |               25 |             47 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                |               11 |             47 |         4.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                             |                                                                                                                                                                |               11 |             47 |         4.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                          |                                                                                                                                                                |               11 |             47 |         4.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/load_int_stage2                                                                        | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               31 |             47 |         1.52 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2csc_req_pvld                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |                8 |             47 |         5.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_rsp_sft_d3_en                                                                                                                  |                                                                                                                                                                |               32 |             48 |         1.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff3[48]_i_1_n_0                                                                                         |                                                                                                                                                                |               21 |             49 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0[48]_i_1_n_0                                                                                         |                                                                                                                                                                |               20 |             49 |         2.45 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/apb2csb/E[0]                                                                                                                                                                   |                                                                                                                                                                |               16 |             49 |         3.06 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_skid_catch                                                                                                |                                                                                                                                                                |               18 |             49 |         2.72 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/pipe_p2/p2_pipe_data0                                                                                                |                                                                                                                                                                |               15 |             49 |         3.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_pushing_gray/rd_req_p                                                                                        |                                                                                                                                                                |               21 |             49 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff1[48]_i_1_n_0                                                                                         |                                                                                                                                                                |               20 |             49 |         2.45 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff2[48]_i_1_n_0                                                                                         |                                                                                                                                                                |               21 |             49 |         2.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_pipe_data[49]_i_1__2_n_0                                                                           |                                                                                                                                                                |               23 |             50 |         2.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_skid_data[49]_i_1__3_n_0                                                                           |                                                                                                                                                                |               26 |             50 |         1.92 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/pipe_p1/p1_skid_data[49]_i_1__2_n_0                                                                           |                                                                                                                                                                |               24 |             50 |         2.08 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/pipe_p1/p1_pipe_data[49]_i_1__3_n_0                                                                           |                                                                                                                                                                |               26 |             50 |         1.92 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p1/p1_skid_catch                                                                    |                                                                                                                                                                |               12 |             50 |         4.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/pipe_p1/p1_pipe_data0                                                                    |                                                                                                                                                                |               11 |             50 |         4.55 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/skid_flop_lut2intp_pd0                                                                                      |                                                                                                                                                                |               24 |             54 |         2.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/skid_flop_lut2intp_pvld_reg[0]                                                                  |                                                                                                                                                                |               24 |             54 |         2.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/E[0]                                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               19 |             55 |         2.89 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/bank5_uram_0/one_width_disable_reg                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               27 |             60 |         2.22 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                               | nvdla_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |               18 |             61 |         3.39 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_shelve_d                                                                                   |                                                                                                                                                                |               15 |             63 |         4.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p2/E[0]                                                                                                  |                                                                                                                                                                |               24 |             64 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo4/ram/ram_ff3[63]_i_1__3_n_0                                                                                       |                                                                                                                                                                |               34 |             64 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo4/ram/ram_ff2[63]_i_1__3_n_0                                                                                       |                                                                                                                                                                |               31 |             64 |         2.06 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo4/ram/ram_ff1[63]_i_1__3_n_0                                                                                       |                                                                                                                                                                |               30 |             64 |         2.13 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo4/ram/ram_ff0[63]_i_1__3_n_0                                                                                       |                                                                                                                                                                |               30 |             64 |         2.13 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff3[63]_i_1__2_n_0                                                                                       |                                                                                                                                                                |               33 |             64 |         1.94 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff2[63]_i_1__2_n_0                                                                                       |                                                                                                                                                                |               34 |             64 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0[63]_i_1__2_n_0                                                                                       |                                                                                                                                                                |               32 |             64 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff1[63]_i_1__2_n_0                                                                                       |                                                                                                                                                                |               31 |             64 |         2.06 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l0c0_en                                                                                                                        |                                                                                                                                                                |               37 |             64 |         1.73 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l0c1_en                                                                                                                        |                                                                                                                                                                |               36 |             64 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l1c1_en                                                                                                                        |                                                                                                                                                                |               29 |             64 |         2.21 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l3c1_en                                                                                                                        |                                                                                                                                                                |               20 |             64 |         3.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l3c0_en                                                                                                                        |                                                                                                                                                                |               23 |             64 |         2.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l2c1_en                                                                                                                        |                                                                                                                                                                |               20 |             64 |         3.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l2c0_en                                                                                                                        |                                                                                                                                                                |               20 |             64 |         3.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_l1c0_en                                                                                                                        |                                                                                                                                                                |               28 |             64 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_alu_0/pipe_p1/p1_pipe_data[63]_i_1__0_n_0                                                                           |                                                                                                                                                                |               24 |             64 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_p0_vld_d1_w                                                                                                         |                                                                                                                                                                |               23 |             64 |         2.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/r_shelf                                                                                      |                                                                                                                                                                |               19 |             64 |         3.37 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_c1l0_wr_en                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               28 |             64 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/rsp_img_c0l0_wr_en                                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               28 |             64 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/sbuf_p0_rd_en_d1                                                                                                       |                                                                                                                                                                |               37 |             64 |         1.73 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd0                                                                                   |                                                                                                                                                                |               14 |             64 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd0                                                                                   |                                                                                                                                                                |               14 |             64 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd0                                                                                   |                                                                                                                                                                |               14 |             64 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd0                                                                                   |                                                                                                                                                                |               14 |             64 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p2/E[0]                                                                                                            |                                                                                                                                                                |               30 |             64 |         2.13 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/p_0_in[9]                                                                           |               24 |             64 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff3[63]_i_1__1_n_0                                                                                       |                                                                                                                                                                |               34 |             64 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff2[63]_i_1__1_n_0                                                                                       |                                                                                                                                                                |               33 |             64 |         1.94 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff1[63]_i_1__1_n_0                                                                                       |                                                                                                                                                                |               32 |             64 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0[63]_i_1__1_n_0                                                                                       |                                                                                                                                                                |               33 |             64 |         1.94 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff2[63]_i_1__0_n_0                                                                                       |                                                                                                                                                                |               32 |             64 |         2.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff1[63]_i_1__0_n_0                                                                                       |                                                                                                                                                                |               34 |             64 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0[63]_i_1__0_n_0                                                                                       |                                                                                                                                                                |               35 |             64 |         1.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff3[63]_i_1__0_n_0                                                                                       |                                                                                                                                                                |               33 |             64 |         1.94 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/pipe_p2/dfifo_wr_prdy_reg[0]                                                                                       |                                                                                                                                                                |               18 |             64 |         3.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff3[63]_i_1_n_0                                                                                          |                                                                                                                                                                |               39 |             64 |         1.64 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff2[63]_i_1_n_0                                                                                          |                                                                                                                                                                |               34 |             64 |         1.88 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/pipe_p3/pipe_ipipe_cmd_vld_reg_0                                                                                   |                                                                                                                                                                |               14 |             64 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff1[63]_i_1_n_0                                                                                          |                                                                                                                                                                |               37 |             64 |         1.73 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0[63]_i_1_n_0                                                                                          |                                                                                                                                                                |               38 |             64 |         1.68 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd0                                                                                           |                                                                                                                                                                |               27 |             64 |         2.37 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_alu/u_rod1/pipe_skid_rod_wr_pd0_0                                                                                         |                                                                                                                                                                |               28 |             64 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd0                                                                                           |                                                                                                                                                                |               22 |             64 |         2.91 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_alu/u_rod0/pipe_skid_rod_wr_pd0_1                                                                                         |                                                                                                                                                                |               25 |             64 |         2.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd0                                                                                           |                                                                                                                                                                |               21 |             64 |         3.05 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_mul/u_rod0/pipe_skid_rod_wr_pd0_7                                                                                         |                                                                                                                                                                |               25 |             64 |         2.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/dfifo_wr_prdy_reg[0]                                                                                       |                                                                                                                                                                |               15 |             64 |         4.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd0                                                                                           |                                                                                                                                                                |               27 |             64 |         2.37 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_mul/u_rod1/pipe_skid_rod_wr_pd0_8                                                                                         |                                                                                                                                                                |               27 |             64 |         2.37 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_rdma_unpack/pack_seq1                                                                                                     |                                                                                                                                                                |               29 |             64 |         2.21 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_rdma_unpack/pack_seq2                                                                                                     |                                                                                                                                                                |               28 |             64 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_rdma_unpack/pack_seq0                                                                                                     |                                                                                                                                                                |               30 |             64 |         2.13 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_rdma_unpack/pack_seq1_15                                                                                                  |                                                                                                                                                                |               30 |             64 |         2.13 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_rdma_unpack/pack_seq3_14                                                                                                  |                                                                                                                                                                |               28 |             64 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_rdma_unpack/pack_seq2_17                                                                                                  |                                                                                                                                                                |               24 |             64 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_rdma_unpack/pack_seq3                                                                                                     |                                                                                                                                                                |               25 |             64 |         2.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_rdma_unpack/pack_seq0_16                                                                                                  |                                                                                                                                                                |               33 |             64 |         1.94 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/u_dfifo/pipe_skid_dfifo_wr_pd0                                                                                     |                                                                                                                                                                |               15 |             64 |         4.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/cbuf_wr_en_d2                                                                                                                     |                                                                                                                                                                |               27 |             64 |         2.37 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_1/E[0]                                                                                                         |                                                                                                                                                                |               12 |             64 |         5.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/pipe_0/E[0]                                                                                                         |                                                                                                                                                                |               13 |             64 |         4.92 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/layer_st                                                                                                                  |                                                                                                                                                                |               20 |             64 |         3.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_data_remain_reg_en                                                                                                              |                                                                                                                                                                |               39 |             64 |         1.64 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_data_remain_last_reg_en                                                                                                         |                                                                                                                                                                |               39 |             64 |         1.64 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/cvt_wr_en                                                                                                                         |                                                                                                                                                                |               25 |             64 |         2.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd0                                                                                   |                                                                                                                                                                |               26 |             64 |         2.46 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd0                                                                                   |                                                                                                                                                                |               25 |             64 |         2.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd0                                                                                   |                                                                                                                                                                |               29 |             64 |         2.21 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd0                                                                                   |                                                                                                                                                                |               26 |             64 |         2.46 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq3                                                                                       |                                                                                                                                                                |               21 |             64 |         3.05 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_pfifo_wr_pvld_reg_1[0]                                                                     |                                                                                                                                                                |               20 |             64 |         3.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_pfifo_wr_pvld_reg_0[0]                                                                     |                                                                                                                                                                |               19 |             64 |         3.37 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_pfifo_wr_pvld_reg[0]                                                                       |                                                                                                                                                                |               19 |             64 |         3.37 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_unshelve_reg[0][0]             |                                                                                                                                                                |               15 |             64 |         4.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[74].srl_nx1/push                                    |                                                                                                                                                                |               15 |             64 |         4.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/E[0]                                                                                                |                                                                                                                                                                |               20 |             64 |         3.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/E[0]                                                                                                 |                                                                                                                                                                |               20 |             64 |         3.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq2                                                                                       |                                                                                                                                                                |               21 |             64 |         3.05 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq0                                                                                       |                                                                                                                                                                |               21 |             64 |         3.05 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/in_dat_accept24_out                                                                                          |                                                                                                                                                                |               14 |             64 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo0/pipe_skid_dfifo_wr_pd0                                                                                       |                                                                                                                                                                |               14 |             64 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/in_dat_accept2                                                                                               |                                                                                                                                                                |               16 |             64 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo1/pipe_skid_dfifo_wr_pd[63]_i_1__2_n_0                                                                         |                                                                                                                                                                |               14 |             64 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/in_dat_accept1                                                                                               |                                                                                                                                                                |               13 |             64 |         4.92 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo2/pipe_skid_dfifo_wr_pd[63]_i_1__3_n_0                                                                         |                                                                                                                                                                |               12 |             64 |         5.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/in_dat_accept0                                                                                               |                                                                                                                                                                |               12 |             64 |         5.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dat/u_in/u_dfifo3/pipe_skid_dfifo_wr_pd[63]_i_1__4_n_0                                                                         |                                                                                                                                                                |               12 |             64 |         5.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pack_seq1                                                                                       |                                                                                                                                                                |               19 |             64 |         3.37 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p2/dfifo_wr_prdy_reg[0]                                                                                       |                                                                                                                                                                |               14 |             64 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/u_dfifo/pipe_skid_dfifo_wr_pd0                                                                                     |                                                                                                                                                                |               13 |             64 |         4.92 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/pipe_skid_rod_wr_pd0                                                                                   |                                                                                                                                                                |               14 |             64 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pfifo_wr_prdy_reg_1[0]                                                                          |                                                                                                                                                                |               20 |             64 |         3.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pfifo_wr_prdy_reg[0]                                                                            |                                                                                                                                                                |               20 |             64 |         3.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pfifo_wr_prdy_reg_2[0]                                                                          |                                                                                                                                                                |               19 |             64 |         3.37 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/pfifo_wr_prdy_reg_0[0]                                                                          |                                                                                                                                                                |               19 |             64 |         3.37 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/u_dfifo/pipe_skid_dfifo_wr_pd0                                                                                     |                                                                                                                                                                |               17 |             64 |         3.76 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd0                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___495_n_0                                                                   |               27 |             64 |         2.37 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd0                                                                                   |                                                                                                                                                                |               17 |             64 |         3.76 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd0                                                                                   |                                                                                                                                                                |               17 |             64 |         3.76 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd0                                                                                   |                                                                                                                                                                |               14 |             64 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd0                                                                                   |                                                                                                                                                                |               14 |             64 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/skid_flop_rod_wr_pd0                                                                                   |                                                                                                                                                                |               14 |             64 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod3/pipe_skid_rod_wr_pd0                                                                                   |                                                                                                                                                                |               14 |             64 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod2/skid_flop_rod_wr_pd0                                                                                   |                                                                                                                                                                |               15 |             64 |         4.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod1/skid_flop_rod_wr_pd0                                                                                   |                                                                                                                                                                |               26 |             64 |         2.46 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_rod0/skid_flop_rod_wr_pd0                                                                                   |                                                                                                                                                                |               23 |             64 |         2.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd0                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___336_n_0                                                                   |               28 |             64 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/pipe_skid_rod_wr_pd0                                                                                   |                                                                                                                                                                |               15 |             64 |         4.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod3/skid_flop_rod_wr_pd0                                                                                   |                                                                                                                                                                |               15 |             64 |         4.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo6/ram/ram_ff0[63]_i_1__5_n_0                                                                                       |                                                                                                                                                                |               28 |             64 |         2.29 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo6/ram/ram_ff1[63]_i_1__5_n_0                                                                                       |                                                                                                                                                                |               29 |             64 |         2.21 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo6/ram/ram_ff2[63]_i_1__5_n_0                                                                                       |                                                                                                                                                                |               31 |             64 |         2.06 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo6/ram/ram_ff3[63]_i_1__5_n_0                                                                                       |                                                                                                                                                                |               27 |             64 |         2.37 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo5/ram/ram_ff1[63]_i_1__4_n_0                                                                                       |                                                                                                                                                                |               39 |             64 |         1.64 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo5/ram/ram_ff3[63]_i_1__4_n_0                                                                                       |                                                                                                                                                                |               35 |             64 |         1.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo5/ram/ram_ff0[63]_i_1__4_n_0                                                                                       |                                                                                                                                                                |               33 |             64 |         1.94 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo5/ram/ram_ff2[63]_i_1__4_n_0                                                                                       |                                                                                                                                                                |               36 |             64 |         1.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/skid_flop_rod_wr_pd0                                                                                   |                                                                                                                                                                |               14 |             64 |         4.57 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod2/pipe_skid_rod_wr_pd0                                                                                   |                                                                                                                                                                |               12 |             64 |         5.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod1/skid_flop_rod_wr_pd0                                                                                   |                                                                                                                                                                |               30 |             64 |         2.13 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_rod0/skid_flop_rod_wr_pd0                                                                                   |                                                                                                                                                                |               24 |             64 |         2.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd0                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___261_n_0                                                                   |               31 |             64 |         2.06 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd0                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___420_n_0                                                                   |               27 |             64 |         2.37 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p2/E[0]                                                                                                  |                                                                                                                                                                |               25 |             64 |         2.56 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data[63]_i_1_n_0                                                                              |                                                                                                                                                                |               26 |             64 |         2.46 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_write_ig_arb/dfifo_rd_pvld_reg_0[0]                                                                               |                                                                                                                                                                |               33 |             65 |         1.97 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff0[64]_i_1_n_0                                                                                    |                                                                                                                                                                |               25 |             65 |         2.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p5/pipe_dma_pd[64]_i_1__4_n_0                                                                                         |                                                                                                                                                                |               42 |             65 |         1.55 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p4/pipe_dma_pd[64]_i_1__3_n_0                                                                                         |                                                                                                                                                                |               36 |             65 |         1.81 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_dmaif_wr/pipe_skid_dmaif_wr_req_pd0                                                                                            |                                                                                                                                                                |               23 |             65 |         2.83 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                                                                 |                                                                                                                                                                |               20 |             65 |         3.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                                                                  |                                                                                                                                                                |               13 |             65 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                                                                  |                                                                                                                                                                |               13 |             65 |         5.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff2[64]_i_1_n_0                                                                                    |                                                                                                                                                                |               25 |             65 |         2.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/p_0_in                                                                                                 |                                                                                                                                                                |               29 |             65 |         2.24 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_rsp_mc_in_pvld_reg_0[0]                                                                                            |                                                                                                                                                                |               20 |             65 |         3.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/E[0]                                                                                                                         |                                                                                                                                                                |               22 |             65 |         2.95 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/ram_ff0[64]_i_1__0_n_0                                                                                 |                                                                                                                                                                |               28 |             65 |         2.32 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/p_0_in                                                                                                 |                                                                                                                                                                |               25 |             65 |         2.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_lat_fifo/ram/rd_popping                                                                                                |                                                                                                                                                                |                5 |             65 |        13.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/ram_ff1[64]_i_1__0_n_0                                                                                 |                                                                                                                                                                |               31 |             65 |         2.10 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo1/ram/ram_ff2[64]_i_1__0_n_0                                                                                 |                                                                                                                                                                |               29 |             65 |         2.24 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_rsp_mc_in_pd0                                                                                                      |                                                                                                                                                                |               10 |             65 |         6.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/skid_flop_rsp_mc_in_pd0                                                                                                      |                                                                                                                                                                |               10 |             65 |         6.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/pipe_p2/skid_flop_ipipe_pd_p0                                                                                      |                                                                                                                                                                |               15 |             65 |         4.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/pipe_p2/pipe_skid_ipipe_pd_p0                                                                                      |                                                                                                                                                                |               14 |             65 |         4.64 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/ram_ff1[64]_i_1__1_n_0                                                                                 |                                                                                                                                                                |               32 |             65 |         2.03 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                  |                                                                                                                                                                |               11 |             65 |         5.91 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                               |                                                                                                                                                                |                9 |             65 |         7.22 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd0                                                                                     |                                                                                                                                                                |               26 |             65 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                                                           |                                                                                                                                                                |               21 |             65 |         3.10 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd0                                              |                                                                                                                                                                |               10 |             65 |         6.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                                                            |                                                                                                                                                                |               26 |             65 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p2/skid_flop_ipipe_pd_p0                                                                                      |                                                                                                                                                                |               11 |             65 |         5.91 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                                                            |                                                                                                                                                                |               10 |             65 |         6.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/u_lat_fifo/ram/rd_popping                                                                                                   |                                                                                                                                                                |                5 |             65 |        13.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_wdma/NV_NVDLA_PDP_WDMA_wr/pipe_skid_dmaif_wr_req_pd0                                                                                  |                                                                                                                                                                |               30 |             65 |         2.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/ram_ff2[64]_i_1__1_n_0                                                                                 |                                                                                                                                                                |               30 |             65 |         2.17 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd0                                                                           |                                                                                                                                                                |                9 |             65 |         7.22 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p3/pipe_dma_pd[64]_i_1__2_n_0                                                                                         |                                                                                                                                                                |               39 |             65 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                               |                                                                                                                                                                |                9 |             65 |         7.22 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p2/pipe_dma_pd[64]_i_1__1_n_0                                                                                         |                                                                                                                                                                |               38 |             65 |         1.71 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/skid_flop_out_pd0                                                                                     |                                                                                                                                                                |               26 |             65 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p1/pipe_dma_pd[64]_i_1__0_n_0                                                                                         |                                                                                                                                                                |               39 |             65 |         1.67 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd0                                              |                                                                                                                                                                |               11 |             65 |         5.91 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p0/pipe_dma_pd[64]_i_1_n_0                                                                                            |                                                                                                                                                                |               43 |             65 |         1.51 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_rdma_unpack/rd_popping                                                                                      |                                                                                                                                                                |                5 |             65 |        13.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                                                            |                                                                                                                                                                |               25 |             65 |         2.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/p_0_in                                                                                                 |                                                                                                                                                                |               32 |             65 |         2.03 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                               |                                                                                                                                                                |               10 |             65 |         6.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo2/ram/ram_ff0[64]_i_1__1_n_0                                                                                 |                                                                                                                                                                |               32 |             65 |         2.03 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd0                                                                                     |                                                                                                                                                                |               24 |             65 |         2.71 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p2/pipe_skid_ipipe_pd_p0                                                                                      |                                                                                                                                                                |               11 |             65 |         5.91 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                  |                                                                                                                                                                |               10 |             65 |         6.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                  |                                                                                                                                                                |               10 |             65 |         6.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/skid_flop_out_pd0                                                                                     |                                                                                                                                                                |               26 |             65 |         2.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/ram/rd_popping                                                                                                |                                                                                                                                                                |                5 |             65 |        13.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                              |                                                                                                                                                                |               10 |             65 |         6.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                               |                                                                                                                                                                |               10 |             65 |         6.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/reg2dp_d1_op_en_reg_1[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               20 |             65 |         3.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                              |                                                                                                                                                                |               11 |             65 |         5.91 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                                                            |                                                                                                                                                                |               10 |             65 |         6.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                                                           |                                                                                                                                                                |                9 |             65 |         7.22 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                  |                                                                                                                                                                |               11 |             65 |         5.91 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                               |                                                                                                                                                                |                9 |             65 |         7.22 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd0                                              |                                                                                                                                                                |               12 |             65 |         5.42 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                              |                                                                                                                                                                |               12 |             65 |         5.42 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_NV_NVDLA_SDP_RDMA_dmaif/NV_NVDLA_SDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                               |                                                                                                                                                                |                9 |             65 |         7.22 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/skid_flop_ipipe_pd_p0                                                                                      |                                                                                                                                                                |               10 |             65 |         6.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/pipe_p1/skid_flop_dma2bpt_req_pd0                                                                                  |                                                                                                                                                                |               12 |             65 |         5.42 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt0/pipe_p2/pipe_skid_ipipe_pd_p0                                                                                      |                                                                                                                                                                |               10 |             65 |         6.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt2/pipe_p1/pipe_skid_dma2bpt_req_pd0                                                                                  |                                                                                                                                                                |               12 |             65 |         5.42 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/u_lat_fifo/ram/rd_popping                                                                                                   |                                                                                                                                                                |                5 |             65 |        13.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_vld_reg_1[0]                                                                   |                                                                                                                                                                |               11 |             65 |         5.91 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/E[0]                                                                                                |                                                                                                                                                                |               11 |             65 |         5.91 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd0                                                                           |                                                                                                                                                                |               11 |             65 |         5.91 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                                                            |                                                                                                                                                                |               10 |             65 |         6.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                                                            |                                                                                                                                                                |               11 |             65 |         5.91 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/u_eg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                                                           |                                                                                                                                                                |               11 |             65 |         5.91 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/E[0]                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               18 |             65 |         3.61 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/NV_NVDLA_CDP_WDMA_wr/pipe_skid_dmaif_wr_req_pd0                                                                                  |                                                                                                                                                                |               18 |             65 |         3.61 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff1[64]_i_1_n_0                                                                                    |                                                                                                                                                                |               25 |             65 |         2.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/ram/rd_popping                                                                                                       |                                                                                                                                                                |                5 |             65 |        13.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_mcif_rd_rsp_pd0                                                                                 |                                                                                                                                                                |               16 |             65 |         4.06 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_pd0                                                                                  |                                                                                                                                                                |               11 |             65 |         5.91 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/skid_flop_dma_rd_rsp_pd0                                                                                  |                                                                                                                                                                |               11 |             65 |         5.91 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_mcif_rd_rsp_pd0                                                                                 |                                                                                                                                                                |               14 |             65 |         4.64 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_p6/pipe_dma_pd[64]_i_1__5_n_0                                                                                         |                                                                                                                                                                |               35 |             65 |         1.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/E[0]                                                                                                        |                                                                                                                                                                |               12 |             66 |         5.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/pipe_skid_axi_dat_pd0                                                                                       |                                                                                                                                                                |               12 |             66 |         5.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/skid_flop_noc2mcif_axi_r_pd0                                                                                       |                                                                                                                                                                |               18 |             68 |         3.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/pipe_pr/pipe_skid_noc2mcif_axi_r_pd0                                                                                       |                                                                                                                                                                |               18 |             68 |         3.78 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_status/cfg_reg_en                                                                                                                    | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               22 |             72 |         3.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/u_dec/valid_d2                                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               18 |             72 |         4.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                  |                                                                                                                                                                |               13 |             72 |         5.54 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/push                                                      |                                                                                                                                                                |               10 |             72 |         7.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                   |                                                                                                                                                                |               16 |             72 |         4.50 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/dec_input_pipe_valid                                                                                                               |                                                                                                                                                                |               23 |             72 |         3.13 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_wl/wt_rsp_pipe_pvld_d6                                                                                                                | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               27 |             73 |         2.70 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                           |                                                                                                                                                                |               11 |             73 |         6.64 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_pvld_int_reg_1[0]                                                                                             | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               19 |             78 |         4.11 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_in_load                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               28 |             79 |         2.82 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___163_n_0                                                                                                                      |                                                                                                                                                                |                5 |             80 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_dout/p_1_in                                                                                                               |                                                                                                                                                                |               27 |             80 |         2.96 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___161_n_0                                                                                                                      |                                                                                                                                                                |                5 |             80 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/i___167_n_0                                                                                                                      |                                                                                                                                                                |                5 |             80 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/sbuf_we_09                                                                                                                  |                                                                                                                                                                |                5 |             80 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_rdma/i___154_n_0                                                                                                                      |                                                                                                                                                                |                5 |             80 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/sbuf_we_08                                                                                                                  |                                                                                                                                                                |                5 |             80 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/sbuf_we_02                                                                                                                  |                                                                                                                                                                |                5 |             80 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/sbuf_we_10                                                                                                                  |                                                                                                                                                                |                5 |             80 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/sbuf_we_04                                                                                                                  |                                                                                                                                                                |                5 |             80 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/sbuf_we_05                                                                                                                  |                                                                                                                                                                |                5 |             80 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/sbuf_we_00                                                                                                                  |                                                                                                                                                                |                5 |             80 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/sbuf_we_03                                                                                                                  |                                                                                                                                                                |                5 |             80 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/sbuf_we_01                                                                                                                  |                                                                                                                                                                |                5 |             80 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/sbuf_we_12                                                                                                                  |                                                                                                                                                                |                5 |             80 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/sbuf_we_15                                                                                                                  |                                                                                                                                                                |                5 |             80 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/sbuf_we_14                                                                                                                  |                                                                                                                                                                |                5 |             80 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/sbuf_we_07                                                                                                                  |                                                                                                                                                                |                5 |             80 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/sbuf_we_06                                                                                                                  |                                                                                                                                                                |                5 |             80 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/sbuf_we_11                                                                                                                  |                                                                                                                                                                |                5 |             80 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/NV_NVDLA_PDP_RDMA_rdrsp/wr_pushing                                                                                                |                                                                                                                                                                |                5 |             80 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/sbuf_we_13                                                                                                                  |                                                                                                                                                                |                5 |             80 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_rdma/u_eg/NV_NVDLA_CDP_RDMA_rdrsp/E[0]                                                                                                |                                                                                                                                                                |                5 |             80 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar0_c0_en                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               25 |             80 |         3.20 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/pipe_skid_buffer_pd0                                                                                    |                                                                                                                                                                |               22 |             81 |         3.68 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/buffer_data[80]_i_1_n_0                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               65 |             81 |         1.25 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_bufferin/skid_flop_buffer_pd0                                                                                    |                                                                                                                                                                |               21 |             81 |         3.86 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/pipe_normalz_buf_data0                                                                                       |                                                                                                                                                                |               28 |             81 |         2.89 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |               11 |             85 |         7.73 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |               11 |             88 |         8.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_in_load_d1                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               12 |             89 |         7.42 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_csb_master/csb2cdp_req_pvld                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               33 |             90 |         2.73 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/dp2reg_d0_status_nan_input_num                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               29 |             96 |         3.31 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_NV_NVDLA_SDP_cmux/pipe_p2/pipe_skid_dat_vld_reg_0[0]                                                                           |                                                                                                                                                                |               26 |             96 |         3.69 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/dp2reg_d1_status_nan_input_num                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               25 |             96 |         3.84 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_dual_reg_d1/FSM_sequential_cur_state_reg[0]_0                                                                              | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               33 |             96 |         2.91 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/E[0]                                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               44 |             96 |         2.18 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_regfile/u_single_reg/reg2dp_d1_op_en_reg[0]                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               45 |             96 |         2.13 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_dout/pipe_p1/pipe_skid_dat_pd0                                                                                    |                                                                                                                                                                |               34 |             97 |         2.85 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/dat_reuse_release123_out                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               37 |            104 |         2.81 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_LUT_ctrl/u_LUT_CTRL_unit0/Y_stage3_out_pd0                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               71 |            105 |         1.48 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/wt_req_reg_en_d0                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               41 |            107 |         2.61 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_ctrl/layer_st                                                                                                                  | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               37 |            118 |         3.19 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_mul/pipe_p1/pipe_skid_out_vld_reg_1[0]                                                                            |                                                                                                                                                                |               44 |            128 |         2.91 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/pipe_p1/pipe_skid_out_vld_reg_1[0]                                                                            |                                                                                                                                                                |               42 |            128 |         3.05 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_nrdma/u_eg/u_alu/pipe_p1/pipe_skid_out_vld_reg_1[0]                                                                            |                                                                                                                                                                |               49 |            128 |         2.61 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_out_mean_reg_0[0]                                                                                                      |                                                                                                                                                                |               39 |            128 |         3.28 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/pipe_p1/pipe_skid_out_vld_reg_1[0]                                                                            |                                                                                                                                                                |               52 |            128 |         2.46 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd0                                                                                             |                                                                                                                                                                |               56 |            129 |         2.30 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd0                                                                                             |                                                                                                                                                                |               54 |            129 |         2.39 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_mul/pipe_p1/pipe_skid_out_pd0_12                                                                                          |                                                                                                                                                                |               53 |            129 |         2.43 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_eg/u_alu/pipe_p1/pipe_skid_out_pd0_5                                                                                           |                                                                                                                                                                |               56 |            129 |         2.30 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |               12 |            136 |        11.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/mem_data0_lst0                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               66 |            136 |         2.06 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_sum/load_din                                                                                                     | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               33 |            144 |         4.36 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                |                9 |            144 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                |                9 |            144 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |               13 |            151 |        11.62 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/load_wr_stage2                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               72 |            152 |         2.11 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                |               10 |            160 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/NV_NVDLA_CDP_WDMA_wr/layer_flg_reg[0]                                                                                            | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               47 |            160 |         3.40 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/reg2dp_op_en_reg_reg[2]_1[0]                                                                                                      | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               52 |            160 |         3.08 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_wdma/NV_NVDLA_CDP_WDMA_wr/layer_flg_reg_0[0]                                                                                          | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               51 |            160 |         3.14 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/only_lo_hit_counter_0                                                                                       | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               22 |            160 |         7.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/load_wr_stage1                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |               86 |            173 |         2.01 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                |               11 |            176 |        16.00 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_sg/layer_st                                                                                                                           | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               54 |            180 |         3.33 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/oprand_1_7_d0                                                                                                                    |                                                                                                                                                                |               43 |            192 |         4.47 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_wr_vld                                                                                                             |                                                                                                                                                                |               81 |            192 |         2.37 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_valid                                                                                                                 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |               55 |            265 |         4.82 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/E[0]                                                                                                                 |                                                                                                                                                                |               20 |            272 |        13.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_en                                                                                                             |                                                                                                                                                                |               19 |            296 |        15.58 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_en                                                                                                                |                                                                                                                                                                |               20 |            312 |        15.60 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O111                                       |              601 |           1365 |         2.27 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   | nvdla_bd_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn                          |              902 |           2486 |         2.76 |
|  nvdla_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                   |                                                                                                                                                                |             1892 |          10552 |         5.58 |
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


