// ===========================================================
// HLS sources generated by ActiveCore framework
// Date: 2021-09-03 14:57:06
// Copyright Alexander Antonov <antonov.alex.alex@gmail.com>
// ===========================================================

#include <ap_int.h>
#include <hls_stream.h>
#include "riscv_6stage.hpp"

typedef struct {
	ap_uint<1> DUMMY;
} genpstage_IADDR_TRX_BUF_STRUCT;

typedef struct {
	ap_uint<1> if_id;
	ap_uint<1> resp_done;
	ap_uint<32> rdata;
	ap_uint<1> rdreq_pending;
	ap_uint<1> tid;
} genmcopipe_handle_instr_mem_struct;

typedef struct {
	ap_uint<32> curinstr_addr;
	ap_uint<32> nextinstr_addr;
	ap_uint<1> instr_req_done;
	genmcopipe_handle_instr_mem_struct genmcopipe_handle_instr_mem;
} genpstage_IFETCH_TRX_BUF_STRUCT;

typedef struct {
	ap_uint<32> curinstr_addr;
	ap_uint<32> nextinstr_addr;
	ap_uint<32> rs1_rdata;
	ap_uint<32> rs2_rdata;
	genmcopipe_handle_instr_mem_struct genmcopipe_handle_instr_mem;
} genpstage_IDECODE_TRX_BUF_STRUCT;

typedef struct {
	ap_uint<1> rd_req;
	ap_uint<5> rd_addr;
	ap_uint<32> curinstr_addr;
	ap_uint<1> mret_req;
	ap_uint<33> alu_op1_wide;
	ap_uint<1> alu_req;
	ap_uint<4> alu_opcode;
	ap_uint<33> alu_op2_wide;
	ap_uint<32> alu_op1;
	ap_uint<32> alu_op2;
	ap_uint<1> alu_unsigned;
	ap_uint<3> rd_source;
	ap_uint<32> immediate;
	ap_uint<32> nextinstr_addr;
	ap_uint<32> csr_rdata;
	ap_uint<1> jump_src;
	ap_uint<1> jump_req_cond;
	ap_uint<3> funct3;
	ap_uint<32> rs2_rdata;
	ap_uint<1> jump_req;
	ap_uint<1> mem_req;
	ap_uint<4> mem_be;
	ap_uint<1> mem_cmd;
	ap_uint<1> load_signext;
	ap_uint<1> irq_recv;
	ap_uint<8> irq_mcause;
} genpstage_EXEC_TRX_BUF_STRUCT;

typedef struct {
	ap_uint<1> if_id;
	ap_uint<1> resp_done;
	ap_uint<32> rdata;
	ap_uint<1> rdreq_pending;
	ap_uint<1> tid;
} genmcopipe_handle_data_mem_struct;

typedef struct {
	ap_uint<1> rd_req;
	ap_uint<5> rd_addr;
	ap_uint<1> rd_rdy;
	ap_uint<32> rd_wdata;
	ap_uint<32> curinstr_addr;
	ap_uint<32> immediate;
	ap_uint<1> jump_src;
	ap_uint<32> alu_result;
	ap_uint<1> jump_req_cond;
	ap_uint<3> funct3;
	ap_uint<1> alu_ZF;
	ap_uint<1> alu_CF;
	ap_uint<32> rs2_rdata;
	ap_uint<1> jump_req;
	ap_uint<1> mem_req;
	ap_uint<4> mem_be;
	ap_uint<1> mem_cmd;
	ap_uint<1> load_signext;
	ap_uint<3> rd_source;
	ap_uint<1> jump_req_done;
	ap_uint<1> data_req_done;
	genmcopipe_handle_data_mem_struct genmcopipe_handle_data_mem;
} genpstage_MEM_TRX_BUF_STRUCT;

typedef struct {
	ap_uint<1> rd_req;
	ap_uint<5> rd_addr;
	ap_uint<1> rd_rdy;
	ap_uint<32> rd_wdata;
	ap_uint<1> mem_req;
	ap_uint<1> mem_cmd;
	ap_uint<4> mem_be;
	ap_uint<1> load_signext;
	ap_uint<3> rd_source;
	genmcopipe_handle_data_mem_struct genmcopipe_handle_data_mem;
} genpstage_WB_TRX_BUF_STRUCT;

typedef struct {
	ap_uint<32> curinstr_addr;
	ap_uint<32> nextinstr_addr;
} genpstage_IADDR_TRX_LOCAL_STRUCT;

typedef struct {
	ap_uint<1> instr_req_done;
	riscv_6stage_busreq_mem_struct instr_busreq;
	ap_uint<32> curinstr_addr;
	ap_uint<32> nextinstr_addr;
} genpstage_IFETCH_TRX_LOCAL_STRUCT;

typedef struct {
	ap_uint<32> instr_code;
	ap_uint<7> opcode;
	ap_uint<1> alu_unsigned;
	ap_uint<5> rs1_addr;
	ap_uint<5> rs2_addr;
	ap_uint<5> rd_addr;
	ap_uint<3> funct3;
	ap_uint<7> funct7;
	ap_uint<5> shamt;
	ap_uint<4> pred;
	ap_uint<4> succ;
	ap_uint<12> csrnum;
	ap_uint<5> zimm;
	ap_uint<32> immediate_I;
	ap_uint<32> immediate_S;
	ap_uint<32> immediate_B;
	ap_uint<32> immediate_U;
	ap_uint<32> immediate_J;
	ap_uint<2> op1_source;
	ap_uint<1> rd_req;
	ap_uint<3> rd_source;
	ap_uint<32> immediate;
	ap_uint<2> op2_source;
	ap_uint<1> alu_req;
	ap_uint<4> alu_opcode;
	ap_uint<1> jump_req;
	ap_uint<1> jump_src;
	ap_uint<1> rs1_req;
	ap_uint<1> rs2_req;
	ap_uint<1> jump_req_cond;
	ap_uint<1> mem_req;
	ap_uint<1> mem_cmd;
	ap_uint<1> fencereq;
	ap_uint<1> ebreakreq;
	ap_uint<1> ecallreq;
	ap_uint<1> csrreq;
	ap_uint<4> mem_be;
	ap_uint<1> load_signext;
	ap_uint<1> mret_req;
	ap_uint<32> rs1_rdata;
	ap_uint<32> rs2_rdata;
	ap_uint<32> csr_rdata;
	ap_uint<32> alu_op1;
	ap_uint<32> alu_op2;
	ap_uint<33> alu_op1_wide;
	ap_uint<33> alu_op2_wide;
	ap_uint<32> curinstr_addr;
	ap_uint<32> nextinstr_addr;
} genpstage_IDECODE_TRX_LOCAL_STRUCT;

typedef struct {
	ap_uint<8> irq_mcause;
	ap_uint<1> irq_recv;
	ap_uint<1> jump_req;
	ap_uint<1> jump_req_cond;
	ap_uint<1> jump_src;
	ap_uint<1> rs1_req;
	ap_uint<1> rs2_req;
	ap_uint<1> rd_req;
	ap_uint<32> immediate;
	ap_uint<1> fencereq;
	ap_uint<1> ecallreq;
	ap_uint<1> ebreakreq;
	ap_uint<1> csrreq;
	ap_uint<1> alu_req;
	ap_uint<1> mem_req;
	ap_uint<33> alu_result_wide;
	ap_uint<32> alu_result;
	ap_uint<1> alu_CF;
	ap_uint<1> alu_SF;
	ap_uint<1> alu_ZF;
	ap_uint<1> alu_OF;
	ap_uint<1> alu_overflow;
	ap_uint<32> rd_wdata;
	ap_uint<1> rd_rdy;
	ap_uint<5> rd_addr;
	ap_uint<32> curinstr_addr;
	ap_uint<1> mret_req;
	ap_uint<33> alu_op1_wide;
	ap_uint<4> alu_opcode;
	ap_uint<33> alu_op2_wide;
	ap_uint<32> alu_op1;
	ap_uint<32> alu_op2;
	ap_uint<1> alu_unsigned;
	ap_uint<3> rd_source;
	ap_uint<32> nextinstr_addr;
	ap_uint<32> csr_rdata;
	ap_uint<3> funct3;
	ap_uint<1> mem_cmd;
	ap_uint<4> mem_be;
	ap_uint<1> load_signext;
	ap_uint<32> rs2_rdata;
} genpstage_EXEC_TRX_LOCAL_STRUCT;

typedef struct {
	ap_uint<32> curinstraddr_imm;
	ap_uint<32> jump_vector;
	ap_uint<1> jump_req;
	ap_uint<32> mem_addr;
	ap_uint<32> mem_wdata;
	ap_uint<1> jump_req_done;
	riscv_6stage_busreq_mem_struct data_busreq;
	ap_uint<1> data_req_done;
	ap_uint<1> rd_req;
	ap_uint<5> rd_addr;
	ap_uint<1> rd_rdy;
	ap_uint<32> rd_wdata;
	ap_uint<32> curinstr_addr;
	ap_uint<32> immediate;
	ap_uint<1> jump_src;
	ap_uint<32> alu_result;
	ap_uint<1> jump_req_cond;
	ap_uint<3> funct3;
	ap_uint<1> alu_ZF;
	ap_uint<1> alu_CF;
	ap_uint<32> rs2_rdata;
	ap_uint<1> mem_req;
	ap_uint<4> mem_be;
	ap_uint<1> mem_cmd;
	ap_uint<3> rd_source;
	ap_uint<1> load_signext;
} genpstage_MEM_TRX_LOCAL_STRUCT;

typedef struct {
	ap_uint<32> mem_rdata;
	ap_uint<1> rd_rdy;
	ap_uint<32> rd_wdata;
	ap_uint<1> rd_req;
	ap_uint<5> rd_addr;
	ap_uint<1> mem_req;
	ap_uint<1> mem_cmd;
	ap_uint<4> mem_be;
	ap_uint<1> load_signext;
	ap_uint<3> rd_source;
} genpstage_WB_TRX_LOCAL_STRUCT;

ap_uint<32> genpsticky_glbl_pc;
ap_uint<32> genpsticky_glbl_regfile [32];
ap_uint<1> genpsticky_glbl_jump_req_cmd;
ap_uint<32> genpsticky_glbl_jump_vector_cmd;
ap_uint<8> genpsticky_glbl_CSR_MCAUSE;
ap_uint<1> genpsticky_glbl_MIRQEN;
ap_uint<32> genpsticky_glbl_MRETADDR;
ap_uint<1> genmcopipe_instr_mem_wr_done;
ap_uint<1> genmcopipe_instr_mem_rd_done;
ap_uint<1> genmcopipe_instr_mem_full_flag;
ap_uint<1> genmcopipe_instr_mem_empty_flag;
ap_uint<1> genmcopipe_instr_mem_wr_ptr;
ap_uint<1> genmcopipe_instr_mem_rd_ptr;
ap_uint<1> genmcopipe_data_mem_wr_done;
ap_uint<1> genmcopipe_data_mem_rd_done;
ap_uint<1> genmcopipe_data_mem_full_flag;
ap_uint<1> genmcopipe_data_mem_empty_flag;
ap_uint<1> genmcopipe_data_mem_wr_ptr;
ap_uint<1> genmcopipe_data_mem_rd_ptr;
genpstage_IADDR_TRX_BUF_STRUCT genpstage_IADDR_TRX_BUF [0:0];
ap_uint<1> genpstage_IADDR_TRX_BUF_COUNTER;
ap_uint<1> genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_IADDR_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_IADDR_genctrl_stalled_glbl;
genpstage_IFETCH_TRX_BUF_STRUCT genpstage_IFETCH_TRX_BUF [0:0];
ap_uint<1> genpstage_IFETCH_TRX_BUF_COUNTER;
ap_uint<1> genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_IFETCH_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_IFETCH_genctrl_stalled_glbl;
genpstage_IDECODE_TRX_BUF_STRUCT genpstage_IDECODE_TRX_BUF [0:0];
ap_uint<1> genpstage_IDECODE_TRX_BUF_COUNTER;
ap_uint<1> genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_IDECODE_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_IDECODE_genctrl_stalled_glbl;
genpstage_EXEC_TRX_BUF_STRUCT genpstage_EXEC_TRX_BUF [0:0];
ap_uint<1> genpstage_EXEC_TRX_BUF_COUNTER;
ap_uint<1> genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_EXEC_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_EXEC_genctrl_stalled_glbl;
genpstage_MEM_TRX_BUF_STRUCT genpstage_MEM_TRX_BUF [0:0];
ap_uint<1> genpstage_MEM_TRX_BUF_COUNTER;
ap_uint<1> genpstage_MEM_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_MEM_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_MEM_genctrl_stalled_glbl;
genpstage_WB_TRX_BUF_STRUCT genpstage_WB_TRX_BUF [0:0];
ap_uint<1> genpstage_WB_TRX_BUF_COUNTER;
ap_uint<1> genpstage_WB_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_WB_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_WB_genctrl_stalled_glbl;

void riscv_6stage(ap_uint<1> geninit, hls::stream<ap_uint<8> >& irq_fifo, hls::stream<ap_uint<32> >& genmcopipe_instr_mem_resp, hls::stream<ap_uint<32> >& genmcopipe_data_mem_resp, hls::stream<genpmodule_riscv_6stage_genmcopipe_instr_mem_genstruct_fifo_wdata>& genmcopipe_instr_mem_req, hls::stream<genpmodule_riscv_6stage_genmcopipe_data_mem_genstruct_fifo_wdata>& genmcopipe_data_mem_req) {


	ap_uint<1> genmcopipe_instr_mem_wr_ptr_next;
	ap_uint<1> genmcopipe_instr_mem_rd_ptr_next;
	ap_uint<1> genmcopipe_data_mem_wr_ptr_next;
	ap_uint<1> genmcopipe_data_mem_rd_ptr_next;
	ap_uint<1> genpstage_IADDR_genpctrl_flushreq;
	genpstage_IADDR_TRX_LOCAL_STRUCT genpstage_IADDR_TRX_LOCAL;
	ap_uint<1> genpstage_IADDR_genctrl_active;
	ap_uint<1> genpstage_IADDR_genctrl_working;
	ap_uint<1> genpstage_IADDR_genctrl_succ;
	ap_uint<1> genpstage_IADDR_genctrl_occupied;
	ap_uint<1> genpstage_IADDR_genctrl_rdy;
	ap_uint<1> genpstage_IADDR_genctrl_new;
	ap_uint<1> genpstage_IADDR_genctrl_finish;
	ap_uint<1> gen202_pipex_succreq;
	ap_uint<32> gen203_pipex_succbuf;
	ap_uint<1> genpstage_IFETCH_genpctrl_flushreq;
	genpstage_IFETCH_TRX_LOCAL_STRUCT genpstage_IFETCH_TRX_LOCAL;
	ap_uint<1> genpstage_IFETCH_genctrl_active;
	ap_uint<1> genpstage_IFETCH_genctrl_working;
	ap_uint<1> genpstage_IFETCH_genctrl_succ;
	ap_uint<1> genpstage_IFETCH_genctrl_occupied;
	ap_uint<1> genpstage_IFETCH_genctrl_rdy;
	ap_uint<1> genpstage_IFETCH_genctrl_new;
	ap_uint<1> genpstage_IFETCH_genctrl_finish;
	ap_uint<1> genpstage_IDECODE_genpctrl_flushreq;
	genpstage_IDECODE_TRX_LOCAL_STRUCT genpstage_IDECODE_TRX_LOCAL;
	ap_uint<1> genpstage_IDECODE_genctrl_active;
	ap_uint<1> genpstage_IDECODE_genctrl_working;
	ap_uint<1> genpstage_IDECODE_genctrl_succ;
	ap_uint<1> genpstage_IDECODE_genctrl_occupied;
	ap_uint<1> genpstage_IDECODE_genctrl_rdy;
	ap_uint<1> genpstage_IDECODE_genctrl_new;
	ap_uint<1> genpstage_IDECODE_genctrl_finish;
	ap_uint<1> genpstage_EXEC_genpctrl_flushreq;
	genpstage_EXEC_TRX_LOCAL_STRUCT genpstage_EXEC_TRX_LOCAL;
	ap_uint<1> genpstage_EXEC_genctrl_active;
	ap_uint<1> genpstage_EXEC_genctrl_working;
	ap_uint<1> genpstage_EXEC_genctrl_succ;
	ap_uint<1> genpstage_EXEC_genctrl_occupied;
	ap_uint<1> genpstage_EXEC_genctrl_rdy;
	ap_uint<1> genpstage_EXEC_genctrl_new;
	ap_uint<1> genpstage_EXEC_genctrl_finish;
	ap_uint<1> genpstage_MEM_genpctrl_flushreq;
	genpstage_MEM_TRX_LOCAL_STRUCT genpstage_MEM_TRX_LOCAL;
	ap_uint<1> genpstage_MEM_genctrl_active;
	ap_uint<1> genpstage_MEM_genctrl_working;
	ap_uint<1> genpstage_MEM_genctrl_succ;
	ap_uint<1> genpstage_MEM_genctrl_occupied;
	ap_uint<1> genpstage_MEM_genctrl_rdy;
	ap_uint<1> genpstage_MEM_genctrl_new;
	ap_uint<1> genpstage_MEM_genctrl_finish;
	ap_uint<1> genpstage_WB_genpctrl_flushreq;
	genpstage_WB_TRX_LOCAL_STRUCT genpstage_WB_TRX_LOCAL;
	ap_uint<1> genpstage_WB_genctrl_active;
	ap_uint<1> genpstage_WB_genctrl_working;
	ap_uint<1> genpstage_WB_genctrl_succ;
	ap_uint<1> genpstage_WB_genctrl_occupied;
	ap_uint<1> genpstage_WB_genctrl_rdy;
	ap_uint<1> genpstage_WB_genctrl_new;
	ap_uint<1> genpstage_WB_genctrl_finish;
	ap_uint<1> gen204_pipex_var;
	ap_uint<33> gen205_pipex_var;
	ap_uint<1> gen206_pipex_var;
	ap_uint<1> gen207_pipex_var;
	ap_uint<1> gen208_pipex_var;
	ap_uint<1> gen209_pipex_var;
	ap_uint<1> gen210_pipex_var;
	ap_uint<1> gen211_pipex_var;
	ap_uint<1> gen212_pipex_var;
	ap_uint<1> gen213_pipex_var;
	ap_uint<1> gen214_pipex_var;
	ap_uint<1> gen215_pipex_var;
	ap_uint<1> gen216_pipex_var;
	ap_uint<32> gen217_pipex_var;
	ap_uint<1> gen218_pipex_var;
	ap_uint<32> gen219_pipex_var;
	ap_uint<12> gen220_pipex_var;
	ap_uint<1> gen221_pipex_var;
	ap_uint<32> gen222_pipex_var;
	ap_uint<13> gen223_pipex_var;
	ap_uint<1> gen224_pipex_var;
	ap_uint<32> gen225_pipex_var;
	ap_uint<32> gen226_pipex_var;
	ap_uint<21> gen227_pipex_var;
	ap_uint<1> gen228_pipex_var;
	ap_uint<32> gen229_pipex_var;
	ap_uint<1> gen230_pipex_var;
	ap_uint<1> gen231_pipex_var;
	ap_uint<1> gen232_pipex_var;
	ap_uint<1> gen233_pipex_var;
	ap_uint<32> gen234_pipex_var;
	ap_uint<1> gen235_pipex_var;
	ap_uint<1> gen236_pipex_var;
	ap_uint<32> gen237_pipex_var;
	ap_uint<1> gen238_pipex_var;
	ap_uint<1> gen239_pipex_var;
	ap_uint<1> gen240_pipex_var;
	ap_uint<1> gen241_pipex_var;
	ap_uint<1> gen242_pipex_var;
	ap_uint<1> gen243_pipex_var;
	ap_uint<32> gen244_pipex_var;
	ap_uint<32> gen245_pipex_var;
	ap_uint<32> gen246_pipex_var;
	ap_uint<1> gen247_pipex_var;
	ap_uint<1> gen248_pipex_var;
	ap_uint<1> gen249_pipex_var;
	ap_uint<1> gen250_pipex_var;
	ap_uint<1> gen251_pipex_var;
	ap_uint<32> gen252_pipex_var [32];
	ap_uint<32> gen253_pipex_var [32];
	ap_uint<1> gen254_pipex_var;
	ap_uint<1> gen255_pipex_var;
	ap_uint<1> gen256_pipex_var;
	ap_uint<1> gen257_pipex_var;
	ap_uint<1> gen258_pipex_var;
	ap_uint<1> gen259_pipex_var;
	ap_uint<1> gen260_pipex_var;
	ap_uint<1> gen261_pipex_var;
	ap_uint<1> gen262_pipex_var;
	ap_uint<1> gen263_pipex_var;
	ap_uint<5> gen264_pipex_var;
	ap_uint<1> gen265_pipex_var;
	ap_uint<1> gen266_pipex_var;
	ap_uint<1> gen267_pipex_var;
	ap_uint<1> gen268_pipex_var;
	ap_uint<32> gen269_pipex_var;
	ap_uint<1> gen270_pipex_var;
	ap_uint<1> gen271_pipex_var;
	ap_uint<5> gen272_pipex_var;
	ap_uint<1> gen273_pipex_var;
	ap_uint<1> gen274_pipex_var;
	ap_uint<1> gen275_pipex_var;
	ap_uint<1> gen276_pipex_var;
	ap_uint<32> gen277_pipex_var;
	ap_uint<1> gen278_pipex_var;
	ap_uint<1> gen279_pipex_var;
	ap_uint<1> gen280_pipex_var;
	ap_uint<1> gen281_pipex_var;
	ap_uint<1> gen282_pipex_var;
	ap_uint<1> gen283_pipex_var;
	ap_uint<5> gen284_pipex_var;
	ap_uint<1> gen285_pipex_var;
	ap_uint<1> gen286_pipex_var;
	ap_uint<1> gen287_pipex_var;
	ap_uint<1> gen288_pipex_var;
	ap_uint<32> gen289_pipex_var;
	ap_uint<1> gen290_pipex_var;
	ap_uint<1> gen291_pipex_var;
	ap_uint<5> gen292_pipex_var;
	ap_uint<1> gen293_pipex_var;
	ap_uint<1> gen294_pipex_var;
	ap_uint<1> gen295_pipex_var;
	ap_uint<1> gen296_pipex_var;
	ap_uint<32> gen297_pipex_var;
	ap_uint<1> gen298_pipex_var;
	ap_uint<1> gen299_pipex_var;
	ap_uint<1> gen300_pipex_var;
	ap_uint<1> gen301_pipex_var;
	ap_uint<1> gen302_pipex_var;
	ap_uint<1> gen303_pipex_var;
	ap_uint<5> gen304_pipex_var;
	ap_uint<1> gen305_pipex_var;
	ap_uint<1> gen306_pipex_var;
	ap_uint<1> gen307_pipex_var;
	ap_uint<1> gen308_pipex_var;
	ap_uint<32> gen309_pipex_var;
	ap_uint<1> gen310_pipex_var;
	ap_uint<1> gen311_pipex_var;
	ap_uint<5> gen312_pipex_var;
	ap_uint<1> gen313_pipex_var;
	ap_uint<1> gen314_pipex_var;
	ap_uint<1> gen315_pipex_var;
	ap_uint<1> gen316_pipex_var;
	ap_uint<32> gen317_pipex_var;
	ap_uint<1> gen318_pipex_var;
	ap_uint<1> gen319_pipex_var;
	ap_uint<33> gen320_pipex_var;
	ap_uint<33> gen321_pipex_var;
	ap_uint<1> gen322_pipex_var;
	ap_uint<1> gen323_pipex_var;
	ap_uint<33> gen324_pipex_var;
	ap_uint<1> gen325_pipex_var;
	ap_uint<33> gen326_pipex_var;
	ap_uint<1> gen327_pipex_var;
	ap_uint<1> gen328_pipex_var;
	ap_uint<1> gen329_pipex_var;
	ap_uint<1> gen330_pipex_var;
	ap_uint<1> gen331_pipex_var;
	ap_uint<1> gen332_pipex_var;
	ap_uint<1> gen333_pipex_var;
	ap_uint<1> gen334_pipex_var;
	ap_uint<34> gen335_pipex_var;
	ap_uint<34> gen336_pipex_var;
	ap_uint<33> gen337_pipex_var;
	ap_uint<33> gen338_pipex_var;
	ap_uint<33> gen339_pipex_var;
	ap_uint<64> gen340_pipex_var;
	ap_uint<64> gen341_pipex_var;
	ap_uint<32> gen342_pipex_var;
	ap_uint<1> gen343_pipex_var;
	ap_uint<64> gen344_pipex_var;
	ap_uint<64> gen345_pipex_var;
	ap_uint<33> gen346_pipex_var;
	ap_uint<33> gen347_pipex_var;
	ap_uint<33> gen348_pipex_var;
	ap_uint<1> gen349_pipex_var;
	ap_uint<1> gen350_pipex_var;
	ap_uint<1> gen351_pipex_var;
	ap_uint<1> gen352_pipex_var;
	ap_uint<1> gen353_pipex_var;
	ap_uint<1> gen354_pipex_var;
	ap_uint<1> gen355_pipex_var;
	ap_uint<1> gen356_pipex_var;
	ap_uint<1> gen357_pipex_var;
	ap_uint<1> gen358_pipex_var;
	ap_uint<1> gen359_pipex_var;
	ap_uint<1> gen360_pipex_var;
	ap_uint<33> gen361_pipex_var;
	ap_uint<1> gen362_pipex_var;
	ap_uint<1> gen363_pipex_var;
	ap_uint<1> gen364_pipex_var;
	ap_uint<1> gen365_pipex_var;
	ap_uint<1> gen366_pipex_var;
	ap_uint<1> gen367_pipex_var;
	ap_uint<1> gen368_pipex_var;
	ap_uint<1> gen369_pipex_var;
	ap_uint<1> gen370_pipex_var;
	ap_uint<1> gen371_pipex_var;
	ap_uint<1> gen372_pipex_var;
	ap_uint<1> gen373_pipex_var;
	ap_uint<1> gen374_pipex_var;
	ap_uint<1> gen375_pipex_var;
	ap_uint<1> gen376_pipex_var;
	ap_uint<1> gen377_pipex_var;
	ap_uint<1> gen378_pipex_var;
	ap_uint<1> gen379_pipex_var;
	ap_uint<1> gen380_pipex_var;
	ap_uint<1> gen381_pipex_var;
	ap_uint<1> gen382_pipex_var;
	ap_uint<1> gen383_pipex_var;
	ap_uint<1> gen384_pipex_var;
	ap_uint<1> gen385_pipex_var;
	ap_uint<1> gen386_pipex_var;
	ap_uint<1> gen387_pipex_var;
	ap_uint<1> gen388_pipex_var;
	ap_uint<8> gen389_pipex_var;
	ap_uint<1> gen390_pipex_var;
	ap_uint<32> gen391_pipex_var;
	ap_uint<1> gen392_pipex_var;
	ap_uint<32> gen393_pipex_var;
	ap_uint<1> gen394_pipex_var;
	ap_uint<1> gen395_pipex_var;
	ap_uint<1> gen396_pipex_var;
	ap_uint<16> gen397_pipex_var;
	ap_uint<1> gen398_pipex_var;
	ap_uint<32> gen399_pipex_var;
	ap_uint<1> gen400_pipex_var;
	ap_uint<32> gen401_pipex_var;
	ap_uint<1> gen402_pipex_var;
	ap_uint<1> gen403_pipex_var;
	ap_uint<1> gen404_pipex_var;
	ap_uint<1> gen405_pipex_var;
	ap_uint<32> gen406_pipex_mcopipe_rdata;
	ap_uint<32> gen407_pipex_mcopipe_rdata;
	genpmodule_riscv_6stage_genmcopipe_data_mem_genstruct_fifo_wdata gen408_pipex_req_struct;
	genpstage_WB_TRX_BUF_STRUCT genpstage_WB_push_trx;
	genpstage_MEM_TRX_BUF_STRUCT genpstage_MEM_push_trx;
	ap_uint<32> gen409_pipex_mcopipe_rdata;
	genpstage_EXEC_TRX_BUF_STRUCT genpstage_EXEC_push_trx;
	ap_uint<32> gen410_pipex_mcopipe_rdata;
	genpmodule_riscv_6stage_genmcopipe_instr_mem_genstruct_fifo_wdata gen411_pipex_req_struct;
	genpstage_IDECODE_TRX_BUF_STRUCT genpstage_IDECODE_push_trx;
	genpstage_IFETCH_TRX_BUF_STRUCT genpstage_IFETCH_push_trx;
	ap_uint<1> gen251_cyclix_var;
	ap_uint<1> gen252_cyclix_var;
	ap_uint<1> gen253_cyclix_var;
	ap_uint<1> gen254_cyclix_var;
	ap_uint<1> gen255_cyclix_var;
	ap_uint<1> gen256_cyclix_var;
	ap_uint<1> gen257_cyclix_var;
	ap_uint<1> gen258_cyclix_var;
	ap_uint<1> gen259_cyclix_var;
	ap_uint<1> gen260_cyclix_var;
	ap_uint<1> gen261_cyclix_var;
	ap_uint<1> gen262_cyclix_var;
	ap_uint<1> gen263_cyclix_var;
	ap_uint<1> gen264_cyclix_var;
	ap_uint<1> gen265_cyclix_var;
	ap_uint<1> gen266_cyclix_var;
	ap_uint<1> gen267_cyclix_var;
	ap_uint<1> gen268_cyclix_var;
	ap_uint<1> gen269_cyclix_var;
	ap_uint<1> gen270_cyclix_var;
	ap_uint<1> gen271_cyclix_var;
	ap_uint<1> gen272_cyclix_var;
	ap_uint<1> gen273_cyclix_var;
	ap_uint<1> gen274_cyclix_var;
	ap_uint<1> gen275_cyclix_var;
	ap_uint<1> gen276_cyclix_var;
	ap_uint<1> gen277_cyclix_var;
	ap_uint<1> gen278_cyclix_var;
	ap_uint<1> gen279_cyclix_var;
	ap_uint<1> gen280_cyclix_var;
	ap_uint<1> gen281_cyclix_var;
	ap_uint<1> gen282_cyclix_var;
	ap_uint<1> gen283_cyclix_var;
	ap_uint<1> gen284_cyclix_var;
	ap_uint<1> gen285_cyclix_var;
	ap_uint<1> gen286_cyclix_var;
	ap_uint<1> gen287_cyclix_var;
	ap_uint<1> gen288_cyclix_var;
	ap_uint<1> gen289_cyclix_var;
	ap_uint<1> gen290_cyclix_var;
	ap_uint<1> gen291_cyclix_var;
	ap_uint<1> gen292_cyclix_var;
	ap_uint<1> gen293_cyclix_var;
	ap_uint<1> gen294_cyclix_var;
	ap_uint<1> gen295_cyclix_var;
	ap_uint<1> gen296_cyclix_var;
	ap_uint<1> gen297_cyclix_var;
	ap_uint<1> gen298_cyclix_var;
	ap_uint<1> gen299_cyclix_var;
	ap_uint<1> gen300_cyclix_var;
	ap_uint<1> gen301_cyclix_var;
	ap_uint<1> gen302_cyclix_var;
	ap_uint<1> gen303_cyclix_var;
	ap_uint<1> gen304_cyclix_var;
	ap_uint<1> gen305_cyclix_var;
	ap_uint<1> gen306_cyclix_var;
	ap_uint<1> gen307_cyclix_var;
	ap_uint<1> gen308_cyclix_var;
	ap_uint<1> gen309_cyclix_var;
	ap_uint<1> gen310_cyclix_var;
	ap_uint<1> gen311_cyclix_var;
	ap_uint<1> gen312_cyclix_var;
	ap_uint<1> gen313_cyclix_var;
	ap_uint<1> gen314_cyclix_var;
	ap_uint<1> gen315_cyclix_var;
	ap_uint<1> gen316_cyclix_var;
	ap_uint<1> gen317_cyclix_var;
	ap_uint<1> gen318_cyclix_var;
	ap_uint<1> gen319_cyclix_var;
	ap_uint<1> gen320_cyclix_var;
	ap_uint<1> gen321_cyclix_var;
	ap_uint<1> gen322_cyclix_var;
	ap_uint<1> gen323_cyclix_var;
	ap_uint<1> gen324_cyclix_var;
	ap_uint<1> gen325_cyclix_var;
	ap_uint<1> gen326_cyclix_var;
	ap_uint<1> gen327_cyclix_var;
	ap_uint<1> gen328_cyclix_var;
	ap_uint<1> gen329_cyclix_var;
	ap_uint<1> gen330_cyclix_var;
	ap_uint<1> gen331_cyclix_var;
	ap_uint<1> gen332_cyclix_var;
	ap_uint<1> gen333_cyclix_var;
	ap_uint<1> gen334_cyclix_var;
	ap_uint<1> gen335_cyclix_var;
	ap_uint<1> gen336_cyclix_var;
	ap_uint<1> gen337_cyclix_var;
	ap_uint<1> gen338_cyclix_var;
	ap_uint<1> gen339_cyclix_var;
	ap_uint<1> gen340_cyclix_var;
	ap_uint<1> gen341_cyclix_var;
	ap_uint<1> gen342_cyclix_var;
	ap_uint<1> gen343_cyclix_var;
	ap_uint<1> gen344_cyclix_var;
	ap_uint<1> gen345_cyclix_var;
	ap_uint<1> gen346_cyclix_var;
	ap_uint<1> gen347_cyclix_var;
	ap_uint<1> gen348_cyclix_var;
	ap_uint<1> gen349_cyclix_var;
	ap_uint<1> gen350_cyclix_var;
	ap_uint<1> gen351_cyclix_var;
	ap_uint<1> gen352_cyclix_var;
	ap_uint<1> gen353_cyclix_var;
	ap_uint<1> gen354_cyclix_var;
	ap_uint<1> gen355_cyclix_var;
	ap_uint<1> gen356_cyclix_var;
	ap_uint<1> gen357_cyclix_var;
	ap_uint<1> gen358_cyclix_var;
	ap_uint<1> gen359_cyclix_var;
	ap_uint<1> gen360_cyclix_var;
	ap_uint<1> gen361_cyclix_var;
	ap_uint<1> gen362_cyclix_var;
	ap_uint<1> gen363_cyclix_var;
	ap_uint<1> gen364_cyclix_var;
	ap_uint<1> gen365_cyclix_var;
	ap_uint<1> gen366_cyclix_var;
	ap_uint<1> gen367_cyclix_var;
	ap_uint<1> gen368_cyclix_var;
	ap_uint<1> gen369_cyclix_var;
	ap_uint<1> gen370_cyclix_var;
	ap_uint<1> gen371_cyclix_var;
	ap_uint<1> gen372_cyclix_var;
	ap_uint<1> gen373_cyclix_var;
	ap_uint<1> gen374_cyclix_var;
	ap_uint<1> gen375_cyclix_var;
	ap_uint<1> gen376_cyclix_var;
	ap_uint<1> gen377_cyclix_var;
	ap_uint<1> gen378_cyclix_var;
	ap_uint<1> gen379_cyclix_var;
	ap_uint<1> gen380_cyclix_var;
	ap_uint<1> gen381_cyclix_var;
	ap_uint<1> gen382_cyclix_var;
	ap_uint<32> gen383_cyclix_var [32];
	ap_uint<1> gen384_cyclix_var;
	ap_uint<1> gen385_cyclix_var;
	ap_uint<1> gen386_cyclix_var;
	ap_uint<1> gen387_cyclix_var;
	ap_uint<1> gen388_cyclix_var;
	ap_uint<1> gen389_cyclix_var;
	ap_uint<1> gen390_cyclix_var;
	ap_uint<1> gen391_cyclix_var;
	ap_uint<1> gen392_cyclix_var;
	ap_uint<1> gen393_cyclix_var;
	ap_uint<1> gen394_cyclix_var;
	ap_uint<1> gen395_cyclix_var;
	ap_uint<1> gen396_cyclix_var;
	ap_uint<1> gen397_cyclix_var;
	ap_uint<1> gen398_cyclix_var;
	ap_uint<1> gen399_cyclix_var;
	ap_uint<1> gen400_cyclix_var;
	ap_uint<1> gen401_cyclix_var;
	ap_uint<1> gen402_cyclix_var;
	ap_uint<1> gen403_cyclix_var;
	ap_uint<1> gen404_cyclix_var;
	ap_uint<1> gen405_cyclix_var;
	ap_uint<1> gen406_cyclix_var;
	ap_uint<1> gen407_cyclix_var;
	ap_uint<1> gen408_cyclix_var;
	ap_uint<1> gen409_cyclix_var;
	ap_uint<1> gen410_cyclix_var;
	ap_uint<1> gen411_cyclix_var;
	ap_uint<1> gen412_cyclix_var;
	ap_uint<1> gen413_cyclix_var;
	ap_uint<1> gen414_cyclix_var;
	ap_uint<1> gen415_cyclix_var;
	ap_uint<1> gen416_cyclix_var;
	ap_uint<1> gen417_cyclix_var;
	ap_uint<1> gen418_cyclix_var;
	ap_uint<1> gen419_cyclix_var;
	ap_uint<1> gen420_cyclix_var;
	ap_uint<1> gen421_cyclix_var;
	ap_uint<1> gen422_cyclix_var;
	ap_uint<1> gen423_cyclix_var;
	ap_uint<1> gen424_cyclix_var;
	ap_uint<1> gen425_cyclix_var;
	ap_uint<1> gen426_cyclix_var;
	ap_uint<1> gen427_cyclix_var;
	ap_uint<1> gen428_cyclix_var;
	ap_uint<1> gen429_cyclix_var;
	ap_uint<1> gen430_cyclix_var;
	ap_uint<1> gen431_cyclix_var;
	ap_uint<1> gen432_cyclix_var;
	ap_uint<1> gen433_cyclix_var;
	ap_uint<1> gen434_cyclix_var;
	ap_uint<1> gen435_cyclix_var;
	ap_uint<1> gen436_cyclix_var;
	ap_uint<1> gen437_cyclix_var;
	ap_uint<1> gen438_cyclix_var;
	ap_uint<1> gen439_cyclix_var;
	ap_uint<1> gen440_cyclix_var;
	ap_uint<1> gen441_cyclix_var;
	ap_uint<1> gen442_cyclix_var;
	ap_uint<1> gen443_cyclix_var;
	ap_uint<1> gen444_cyclix_var;
	ap_uint<1> gen445_cyclix_var;
	ap_uint<1> gen446_cyclix_var;
	ap_uint<1> gen447_cyclix_var;
	ap_uint<1> gen448_cyclix_var;
	ap_uint<1> gen449_cyclix_var;
	ap_uint<1> gen450_cyclix_var;
	ap_uint<1> gen451_cyclix_var;
	ap_uint<1> gen452_cyclix_var;
	ap_uint<1> gen453_cyclix_var;
	ap_uint<1> gen454_cyclix_var;
	ap_uint<1> gen455_cyclix_var;
	ap_uint<1> gen456_cyclix_var;
	ap_uint<1> gen457_cyclix_var;
	ap_uint<1> gen458_cyclix_var;
	ap_uint<1> gen459_cyclix_var;
	ap_uint<1> gen460_cyclix_var;
	ap_uint<1> gen461_cyclix_var;
	ap_uint<1> gen462_cyclix_var;
	ap_uint<1> gen463_cyclix_var;
	ap_uint<1> gen464_cyclix_var;
	ap_uint<1> gen465_cyclix_var;
	ap_uint<1> gen466_cyclix_var;
	ap_uint<1> gen467_cyclix_var;
	ap_uint<1> gen468_cyclix_var;
	ap_uint<1> gen469_cyclix_var;
	ap_uint<1> gen470_cyclix_var;
	ap_uint<1> gen471_cyclix_var;
	ap_uint<1> gen472_cyclix_var;
	ap_uint<1> gen473_cyclix_var;
	ap_uint<1> gen474_cyclix_var;
	ap_uint<1> gen475_cyclix_var;
	ap_uint<1> gen476_cyclix_var;
	ap_uint<1> gen477_cyclix_var;
	ap_uint<1> gen478_cyclix_var;
	ap_uint<1> gen479_cyclix_var;
	ap_uint<1> gen480_cyclix_var;
	ap_uint<1> gen481_cyclix_var;
	ap_uint<1> gen482_cyclix_var;
	ap_uint<1> gen483_cyclix_var;
	ap_uint<1> gen484_cyclix_var;
	ap_uint<1> gen485_cyclix_var;
	ap_uint<1> gen486_cyclix_var;
	ap_uint<1> gen487_cyclix_var;
	ap_uint<1> gen488_cyclix_var;
	ap_uint<1> gen489_cyclix_var;
	ap_uint<1> gen490_cyclix_var;
	ap_uint<1> gen491_cyclix_var;
	ap_uint<1> gen492_cyclix_var;
	ap_uint<1> gen493_cyclix_var;
	ap_uint<1> gen494_cyclix_var;
	ap_uint<1> gen495_cyclix_var;
	ap_uint<1> gen496_cyclix_var;
	ap_uint<1> gen497_cyclix_var;
	ap_uint<1> gen498_cyclix_var;
	ap_uint<1> gen499_cyclix_var;
	ap_uint<1> gen500_cyclix_var;
	ap_uint<1> gen501_cyclix_var;

	if (geninit) {
		genpsticky_glbl_pc = ap_uint<32>(512);
		genpsticky_glbl_regfile[1] = ap_uint<32>(0);
		genpsticky_glbl_regfile[2] = ap_uint<32>(0);
		genpsticky_glbl_regfile[3] = ap_uint<32>(0);
		genpsticky_glbl_regfile[4] = ap_uint<32>(0);
		genpsticky_glbl_regfile[5] = ap_uint<32>(0);
		genpsticky_glbl_regfile[6] = ap_uint<32>(0);
		genpsticky_glbl_regfile[7] = ap_uint<32>(0);
		genpsticky_glbl_regfile[8] = ap_uint<32>(0);
		genpsticky_glbl_regfile[9] = ap_uint<32>(0);
		genpsticky_glbl_regfile[10] = ap_uint<32>(0);
		genpsticky_glbl_regfile[11] = ap_uint<32>(0);
		genpsticky_glbl_regfile[12] = ap_uint<32>(0);
		genpsticky_glbl_regfile[13] = ap_uint<32>(0);
		genpsticky_glbl_regfile[14] = ap_uint<32>(0);
		genpsticky_glbl_regfile[15] = ap_uint<32>(0);
		genpsticky_glbl_regfile[16] = ap_uint<32>(0);
		genpsticky_glbl_regfile[17] = ap_uint<32>(0);
		genpsticky_glbl_regfile[18] = ap_uint<32>(0);
		genpsticky_glbl_regfile[19] = ap_uint<32>(0);
		genpsticky_glbl_regfile[20] = ap_uint<32>(0);
		genpsticky_glbl_regfile[21] = ap_uint<32>(0);
		genpsticky_glbl_regfile[22] = ap_uint<32>(0);
		genpsticky_glbl_regfile[23] = ap_uint<32>(0);
		genpsticky_glbl_regfile[24] = ap_uint<32>(0);
		genpsticky_glbl_regfile[25] = ap_uint<32>(0);
		genpsticky_glbl_regfile[26] = ap_uint<32>(0);
		genpsticky_glbl_regfile[27] = ap_uint<32>(0);
		genpsticky_glbl_regfile[28] = ap_uint<32>(0);
		genpsticky_glbl_regfile[29] = ap_uint<32>(0);
		genpsticky_glbl_regfile[30] = ap_uint<32>(0);
		genpsticky_glbl_regfile[31] = ap_uint<32>(0);
		genpsticky_glbl_jump_req_cmd = ap_uint<32>(0);
		genpsticky_glbl_jump_vector_cmd = ap_uint<32>(0);
		genpsticky_glbl_CSR_MCAUSE = ap_uint<32>(0);
		genpsticky_glbl_MIRQEN = ap_uint<32>(1);
		genpsticky_glbl_MRETADDR = ap_uint<32>(0);
		genmcopipe_instr_mem_wr_done = ap_uint<32>(0);
		genmcopipe_instr_mem_rd_done = ap_uint<32>(0);
		genmcopipe_instr_mem_full_flag = ap_uint<32>(0);
		genmcopipe_instr_mem_empty_flag = ap_uint<32>(1);
		genmcopipe_instr_mem_wr_ptr = ap_uint<32>(0);
		genmcopipe_instr_mem_rd_ptr = ap_uint<32>(0);
		genmcopipe_data_mem_wr_done = ap_uint<32>(0);
		genmcopipe_data_mem_rd_done = ap_uint<32>(0);
		genmcopipe_data_mem_full_flag = ap_uint<32>(0);
		genmcopipe_data_mem_empty_flag = ap_uint<32>(1);
		genmcopipe_data_mem_wr_ptr = ap_uint<32>(0);
		genmcopipe_data_mem_rd_ptr = ap_uint<32>(0);
		genpstage_IADDR_TRX_BUF = ap_uint<32>(0);
		genpstage_IADDR_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_IADDR_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_IADDR_genctrl_stalled_glbl = ap_uint<32>(0);
		genpstage_IFETCH_TRX_BUF = ap_uint<32>(0);
		genpstage_IFETCH_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_IFETCH_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(0);
		genpstage_IDECODE_TRX_BUF = ap_uint<32>(0);
		genpstage_IDECODE_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_IDECODE_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(0);
		genpstage_EXEC_TRX_BUF = ap_uint<32>(0);
		genpstage_EXEC_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_EXEC_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(0);
		genpstage_MEM_TRX_BUF = ap_uint<32>(0);
		genpstage_MEM_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_MEM_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_MEM_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_MEM_genctrl_stalled_glbl = ap_uint<32>(0);
		genpstage_WB_TRX_BUF = ap_uint<32>(0);
		genpstage_WB_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_WB_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_WB_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_WB_genctrl_stalled_glbl = ap_uint<32>(0);

	} else {
gen383_cyclix_var = genpsticky_glbl_regfile;
		// mcopipe processing
		genmcopipe_instr_mem_wr_done = ap_uint<32>(0);
		genmcopipe_instr_mem_rd_done = ap_uint<32>(0);
		genmcopipe_instr_mem_wr_ptr_next = (genmcopipe_instr_mem_wr_ptr + ap_uint<32>(1));
		genmcopipe_instr_mem_rd_ptr_next = (genmcopipe_instr_mem_rd_ptr + ap_uint<32>(1));
		genmcopipe_data_mem_wr_done = ap_uint<32>(0);
		genmcopipe_data_mem_rd_done = ap_uint<32>(0);
		genmcopipe_data_mem_wr_ptr_next = (genmcopipe_data_mem_wr_ptr + ap_uint<32>(1));
		genmcopipe_data_mem_rd_ptr_next = (genmcopipe_data_mem_rd_ptr + ap_uint<32>(1));
		// logic of stages
		// #### Stage processing: WB ####
		genpstage_WB_genctrl_succ = ap_uint<32>(0);
		genpstage_WB_genctrl_working = ap_uint<32>(0);
		gen251_cyclix_var = genpstage_WB_genctrl_stalled_glbl;
		if (gen251_cyclix_var) {
			genpstage_WB_genctrl_new = ap_uint<32>(0);
			genpstage_WB_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_WB_genctrl_active = ap_uint<32>(1);
		}
		gen252_cyclix_var = ap_uint<1>(0);
		gen252_cyclix_var = (gen252_cyclix_var || gen251_cyclix_var);
		gen252_cyclix_var = !gen252_cyclix_var;
		if (gen252_cyclix_var) {
			genpstage_WB_genctrl_active = genpstage_WB_TRX_BUF_COUNTER_NEMPTY;
			genpstage_WB_genctrl_new = genpstage_WB_genctrl_active;
		}
		genpstage_WB_genctrl_occupied = genpstage_WB_genctrl_active;
		genpstage_WB_genctrl_finish = ap_uint<32>(0);
		genpstage_WB_genpctrl_flushreq = ap_uint<32>(0);
		gen253_cyclix_var = genpstage_WB_genctrl_occupied;
		if (gen253_cyclix_var) {
			// Initializing new newaccums descriptors ####
			// Fetching locals from src_glbls
			genpstage_WB_TRX_LOCAL = ap_uint<32>(0);
			genpstage_WB_TRX_LOCAL = genpstage_WB_TRX_BUF[0].rd_rdy;
			genpstage_WB_TRX_LOCAL = genpstage_WB_TRX_BUF[0].rd_wdata;
			genpstage_WB_TRX_LOCAL = genpstage_WB_TRX_BUF[0].rd_req;
			genpstage_WB_TRX_LOCAL = genpstage_WB_TRX_BUF[0].rd_addr;
			genpstage_WB_TRX_LOCAL = genpstage_WB_TRX_BUF[0].mem_req;
			genpstage_WB_TRX_LOCAL = genpstage_WB_TRX_BUF[0].mem_cmd;
			genpstage_WB_TRX_LOCAL = genpstage_WB_TRX_BUF[0].mem_be;
			genpstage_WB_TRX_LOCAL = genpstage_WB_TRX_BUF[0].load_signext;
			genpstage_WB_TRX_LOCAL = genpstage_WB_TRX_BUF[0].rd_source;
			// Acquiring mcopipe rdata
			gen254_cyclix_var = genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
			if (gen254_cyclix_var) {
				gen255_cyclix_var = (genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.if_id == ap_uint<1>(0));
				gen256_cyclix_var = gen255_cyclix_var;
				if (gen256_cyclix_var) {
					gen257_cyclix_var = (genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.tid == genmcopipe_data_mem_rd_ptr);
					gen258_cyclix_var = gen257_cyclix_var;
					if (gen258_cyclix_var) {
						gen259_cyclix_var = genmcopipe_data_mem_resp.read_nb(gen406_pipex_mcopipe_rdata);
						gen260_cyclix_var = gen259_cyclix_var;
						if (gen260_cyclix_var) {
							genpstage_WB_TRX_BUF = ap_uint<32>(0);
							genpstage_WB_TRX_BUF = ap_uint<32>(1);
							genpstage_WB_TRX_BUF = gen406_pipex_mcopipe_rdata;
							genmcopipe_data_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			// Pipeline flush processing
			gen261_cyclix_var = genpstage_WB_genpctrl_flushreq;
			if (gen261_cyclix_var) {
				genpstage_WB_genctrl_active = ap_uint<32>(0);
			}
		}
		// Saving succ targets
		// Generating payload
		gen380_pipex_var = genpstage_WB_TRX_LOCAL.mem_req;
		gen262_cyclix_var = gen380_pipex_var;
		if (gen262_cyclix_var) {
			gen381_pipex_var = ~genpstage_WB_TRX_LOCAL.mem_cmd;
			gen382_pipex_var = gen381_pipex_var;
			gen263_cyclix_var = gen382_pipex_var;
			if (gen263_cyclix_var) {
				gen264_cyclix_var = genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done;
				if (gen264_cyclix_var) {
					genpstage_WB_TRX_LOCAL = genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.rdata;
				}
				gen383_pipex_var = genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done;
				gen384_pipex_var = gen383_pipex_var;
				gen265_cyclix_var = gen384_pipex_var;
				if (gen265_cyclix_var) {
					genpstage_WB_TRX_LOCAL = ap_uint<32>(1);
				}
				gen385_pipex_var = ap_uint<1>(0);
				gen385_pipex_var = (gen385_pipex_var || gen384_pipex_var);
				gen385_pipex_var = !gen385_pipex_var;
				gen266_cyclix_var = gen385_pipex_var;
				if (gen266_cyclix_var) {
					gen267_cyclix_var = genpstage_WB_genctrl_active;
					if (gen267_cyclix_var) {
						genpstage_WB_genctrl_stalled_glbl = ap_uint<32>(1);
					}
					genpstage_WB_genctrl_active = ap_uint<32>(0);
				}
			}
		}
		gen386_pipex_var = (genpstage_WB_TRX_LOCAL.mem_be == ap_uint<32>(1));
		gen387_pipex_var = gen386_pipex_var;
		gen268_cyclix_var = gen387_pipex_var;
		if (gen268_cyclix_var) {
			gen388_pipex_var = genpstage_WB_TRX_LOCAL.load_signext;
			gen269_cyclix_var = gen388_pipex_var;
			if (gen269_cyclix_var) {
				gen389_pipex_var = genpstage_WB_TRX_LOCAL.mem_rdata[7:0];
				gen390_pipex_var = gen389_pipex_var[7];
				gen391_pipex_var = gen390_pipex_var.concat((ap_uint<31>)gen390_pipex_var.concat((ap_uint<30>)gen390_pipex_var.concat((ap_uint<29>)gen390_pipex_var.concat((ap_uint<28>)gen390_pipex_var.concat((ap_uint<27>)gen390_pipex_var.concat((ap_uint<26>)gen390_pipex_var.concat((ap_uint<25>)gen390_pipex_var.concat((ap_uint<24>)gen390_pipex_var.concat((ap_uint<23>)gen390_pipex_var.concat((ap_uint<22>)gen390_pipex_var.concat((ap_uint<21>)gen390_pipex_var.concat((ap_uint<20>)gen390_pipex_var.concat((ap_uint<19>)gen390_pipex_var.concat((ap_uint<18>)gen390_pipex_var.concat((ap_uint<17>)gen390_pipex_var.concat((ap_uint<16>)gen390_pipex_var.concat((ap_uint<15>)gen390_pipex_var.concat((ap_uint<14>)gen390_pipex_var.concat((ap_uint<13>)gen390_pipex_var.concat((ap_uint<12>)gen390_pipex_var.concat((ap_uint<11>)gen390_pipex_var.concat((ap_uint<10>)gen390_pipex_var.concat((ap_uint<9>)gen390_pipex_var.concat((ap_uint<8>)genpstage_WB_TRX_LOCAL.mem_rdata[7:0]))))))))))))))))))))))));
				genpstage_WB_TRX_LOCAL = gen391_pipex_var;
			}
			gen392_pipex_var = ap_uint<1>(0);
			gen392_pipex_var = (gen392_pipex_var || gen388_pipex_var);
			gen392_pipex_var = !gen392_pipex_var;
			gen270_cyclix_var = gen392_pipex_var;
			if (gen270_cyclix_var) {
				gen393_pipex_var = ap_uint<24>(0).concat((ap_uint<8>)genpstage_WB_TRX_LOCAL.mem_rdata[7:0]);
				genpstage_WB_TRX_LOCAL = gen393_pipex_var;
			}
		}
		gen394_pipex_var = (genpstage_WB_TRX_LOCAL.mem_be == ap_uint<32>(3));
		gen395_pipex_var = gen394_pipex_var;
		gen271_cyclix_var = gen395_pipex_var;
		if (gen271_cyclix_var) {
			gen396_pipex_var = genpstage_WB_TRX_LOCAL.load_signext;
			gen272_cyclix_var = gen396_pipex_var;
			if (gen272_cyclix_var) {
				gen397_pipex_var = genpstage_WB_TRX_LOCAL.mem_rdata[15:0];
				gen398_pipex_var = gen397_pipex_var[15];
				gen399_pipex_var = gen398_pipex_var.concat((ap_uint<31>)gen398_pipex_var.concat((ap_uint<30>)gen398_pipex_var.concat((ap_uint<29>)gen398_pipex_var.concat((ap_uint<28>)gen398_pipex_var.concat((ap_uint<27>)gen398_pipex_var.concat((ap_uint<26>)gen398_pipex_var.concat((ap_uint<25>)gen398_pipex_var.concat((ap_uint<24>)gen398_pipex_var.concat((ap_uint<23>)gen398_pipex_var.concat((ap_uint<22>)gen398_pipex_var.concat((ap_uint<21>)gen398_pipex_var.concat((ap_uint<20>)gen398_pipex_var.concat((ap_uint<19>)gen398_pipex_var.concat((ap_uint<18>)gen398_pipex_var.concat((ap_uint<17>)gen398_pipex_var.concat((ap_uint<16>)genpstage_WB_TRX_LOCAL.mem_rdata[15:0]))))))))))))))));
				genpstage_WB_TRX_LOCAL = gen399_pipex_var;
			}
			gen400_pipex_var = ap_uint<1>(0);
			gen400_pipex_var = (gen400_pipex_var || gen396_pipex_var);
			gen400_pipex_var = !gen400_pipex_var;
			gen273_cyclix_var = gen400_pipex_var;
			if (gen273_cyclix_var) {
				gen401_pipex_var = ap_uint<16>(0).concat((ap_uint<16>)genpstage_WB_TRX_LOCAL.mem_rdata[15:0]);
				genpstage_WB_TRX_LOCAL = gen401_pipex_var;
			}
		}
		gen402_pipex_var = (genpstage_WB_TRX_LOCAL.rd_source == ap_uint<32>(5));
		gen403_pipex_var = gen402_pipex_var;
		gen274_cyclix_var = gen403_pipex_var;
		if (gen274_cyclix_var) {
			genpstage_WB_TRX_LOCAL = genpstage_WB_TRX_LOCAL.mem_rdata;
		}
		gen404_pipex_var = (genpstage_WB_TRX_LOCAL.rd_req && genpstage_WB_TRX_LOCAL.rd_rdy);
		gen405_pipex_var = gen404_pipex_var;
		gen275_cyclix_var = gen405_pipex_var;
		if (gen275_cyclix_var) {
			genpsticky_glbl_regfile = genpstage_WB_TRX_LOCAL.rd_wdata;
		}
		// Processing of next pstage busyness
		// pctrl_finish and pctrl_succ formation
		gen276_cyclix_var = genpstage_WB_genctrl_stalled_glbl;
		if (gen276_cyclix_var) {
			genpstage_WB_genctrl_finish = ap_uint<32>(0);
			genpstage_WB_genctrl_succ = ap_uint<32>(0);
		}
		gen277_cyclix_var = ap_uint<1>(0);
		gen277_cyclix_var = (gen277_cyclix_var || gen276_cyclix_var);
		gen277_cyclix_var = !gen277_cyclix_var;
		if (gen277_cyclix_var) {
			genpstage_WB_genctrl_finish = genpstage_WB_genctrl_occupied;
			genpstage_WB_genctrl_succ = genpstage_WB_genctrl_active;
		}
		// credit counter processing
		// asserting succ signals
		// processing context in case transaction is ready to propagate
		gen278_cyclix_var = genpstage_WB_genctrl_finish;
		if (gen278_cyclix_var) {
			// programming next stage in case transaction is able to propagate
			gen279_cyclix_var = genpstage_WB_genctrl_succ;
			if (gen279_cyclix_var) {
			}
			genpstage_WB_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_WB_genctrl_active = ap_uint<32>(0);
			genpstage_WB_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_WB_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_WB_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_WB_TRX_BUF_COUNTER = (genpstage_WB_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen280_cyclix_var = ~genpstage_WB_TRX_BUF_COUNTER_FULL;
		genpstage_WB_genctrl_rdy = gen280_cyclix_var;
		genpstage_WB_genctrl_working = (genpstage_WB_genctrl_succ | genpstage_WB_genctrl_stalled_glbl);
		// #### Stage processing: MEM ####
		genpstage_MEM_genctrl_succ = ap_uint<32>(0);
		genpstage_MEM_genctrl_working = ap_uint<32>(0);
		gen281_cyclix_var = genpstage_MEM_genctrl_stalled_glbl;
		if (gen281_cyclix_var) {
			genpstage_MEM_genctrl_new = ap_uint<32>(0);
			genpstage_MEM_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_MEM_genctrl_active = ap_uint<32>(1);
		}
		gen282_cyclix_var = ap_uint<1>(0);
		gen282_cyclix_var = (gen282_cyclix_var || gen281_cyclix_var);
		gen282_cyclix_var = !gen282_cyclix_var;
		if (gen282_cyclix_var) {
			genpstage_MEM_genctrl_active = genpstage_MEM_TRX_BUF_COUNTER_NEMPTY;
			genpstage_MEM_genctrl_new = genpstage_MEM_genctrl_active;
		}
		genpstage_MEM_genctrl_occupied = genpstage_MEM_genctrl_active;
		genpstage_MEM_genctrl_finish = ap_uint<32>(0);
		genpstage_MEM_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_MEM_genpctrl_flushreq = (genpstage_MEM_genpctrl_flushreq | genpstage_WB_genpctrl_flushreq);
		gen283_cyclix_var = genpstage_MEM_genctrl_occupied;
		if (gen283_cyclix_var) {
			// Initializing new newaccums descriptors ####
			gen284_cyclix_var = genpstage_MEM_genctrl_new;
			if (gen284_cyclix_var) {
				genpstage_MEM_TRX_BUF = ap_uint<32>(0);
				genpstage_MEM_TRX_BUF = ap_uint<32>(0);
			}
			// Fetching locals from src_glbls
			genpstage_MEM_TRX_LOCAL = ap_uint<32>(0);
			genpstage_MEM_TRX_LOCAL = ap_uint<32>(0);
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].jump_req;
			genpstage_MEM_TRX_LOCAL = ap_uint<32>(0);
			genpstage_MEM_TRX_LOCAL = ap_uint<32>(0);
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].jump_req_done;
			genpstage_MEM_TRX_LOCAL = '{default:ap_uint<32>(0)};
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].data_req_done;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].rd_req;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].rd_addr;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].rd_rdy;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].rd_wdata;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].curinstr_addr;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].immediate;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].jump_src;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].alu_result;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].jump_req_cond;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].funct3;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].alu_ZF;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].alu_CF;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].rs2_rdata;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].mem_req;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].mem_be;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].mem_cmd;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].rd_source;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].load_signext;
			// Acquiring mcopipe rdata
			gen285_cyclix_var = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
			if (gen285_cyclix_var) {
				gen286_cyclix_var = (genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.if_id == ap_uint<1>(0));
				gen287_cyclix_var = gen286_cyclix_var;
				if (gen287_cyclix_var) {
					gen288_cyclix_var = (genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.tid == genmcopipe_data_mem_rd_ptr);
					gen289_cyclix_var = gen288_cyclix_var;
					if (gen289_cyclix_var) {
						gen290_cyclix_var = genmcopipe_data_mem_resp.read_nb(gen407_pipex_mcopipe_rdata);
						gen291_cyclix_var = gen290_cyclix_var;
						if (gen291_cyclix_var) {
							genpstage_MEM_TRX_BUF = ap_uint<32>(0);
							genpstage_MEM_TRX_BUF = ap_uint<32>(1);
							genpstage_MEM_TRX_BUF = gen407_pipex_mcopipe_rdata;
							genmcopipe_data_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			// Pipeline flush processing
			gen292_cyclix_var = genpstage_MEM_genpctrl_flushreq;
			if (gen292_cyclix_var) {
				genpstage_MEM_genctrl_active = ap_uint<32>(0);
			}
		}
		// Saving succ targets
		// Generating payload
		gen361_pipex_var = (genpstage_MEM_TRX_LOCAL.curinstr_addr + genpstage_MEM_TRX_LOCAL.immediate);
		genpstage_MEM_TRX_LOCAL = gen361_pipex_var;
		switch (genpstage_MEM_TRX_LOCAL) {
			case 0:
				genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.immediate;
				break;
			case 1:
				genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.alu_result;
				break;
		}
		gen362_pipex_var = genpstage_MEM_TRX_LOCAL.jump_req_cond;
		gen293_cyclix_var = gen362_pipex_var;
		if (gen293_cyclix_var) {
			switch (genpstage_MEM_TRX_LOCAL) {
				case 0:
					gen363_pipex_var = genpstage_MEM_TRX_LOCAL.alu_ZF;
					gen294_cyclix_var = gen363_pipex_var;
					if (gen294_cyclix_var) {
						genpstage_MEM_TRX_LOCAL = ap_uint<32>(1);
						genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.curinstraddr_imm;
					}
					break;
				case 1:
					gen364_pipex_var = ~genpstage_MEM_TRX_LOCAL.alu_ZF;
					gen365_pipex_var = gen364_pipex_var;
					gen295_cyclix_var = gen365_pipex_var;
					if (gen295_cyclix_var) {
						genpstage_MEM_TRX_LOCAL = ap_uint<32>(1);
						genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.curinstraddr_imm;
					}
					break;
				case 4:
					gen366_pipex_var = genpstage_MEM_TRX_LOCAL.alu_CF;
					gen296_cyclix_var = gen366_pipex_var;
					if (gen296_cyclix_var) {
						genpstage_MEM_TRX_LOCAL = ap_uint<32>(1);
						genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.curinstraddr_imm;
					}
					break;
				case 5:
					gen367_pipex_var = ~genpstage_MEM_TRX_LOCAL.alu_CF;
					gen368_pipex_var = gen367_pipex_var;
					gen297_cyclix_var = gen368_pipex_var;
					if (gen297_cyclix_var) {
						genpstage_MEM_TRX_LOCAL = ap_uint<32>(1);
						genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.curinstraddr_imm;
					}
					break;
				case 6:
					gen369_pipex_var = genpstage_MEM_TRX_LOCAL.alu_CF;
					gen298_cyclix_var = gen369_pipex_var;
					if (gen298_cyclix_var) {
						genpstage_MEM_TRX_LOCAL = ap_uint<32>(1);
						genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.curinstraddr_imm;
					}
					break;
				case 7:
					gen370_pipex_var = ~genpstage_MEM_TRX_LOCAL.alu_CF;
					gen371_pipex_var = gen370_pipex_var;
					gen299_cyclix_var = gen371_pipex_var;
					if (gen299_cyclix_var) {
						genpstage_MEM_TRX_LOCAL = ap_uint<32>(1);
						genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.curinstraddr_imm;
					}
					break;
			}
		}
		genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.alu_result;
		genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.rs2_rdata;
		gen372_pipex_var = ~genpstage_MEM_TRX_LOCAL.jump_req_done;
		gen373_pipex_var = gen372_pipex_var;
		gen300_cyclix_var = gen373_pipex_var;
		if (gen300_cyclix_var) {
			gen301_cyclix_var = genpstage_MEM_genctrl_active;
			if (gen301_cyclix_var) {
				genpsticky_glbl_jump_req_cmd = genpstage_MEM_TRX_LOCAL.jump_req;
			}
			gen302_cyclix_var = genpstage_MEM_genctrl_active;
			if (gen302_cyclix_var) {
				genpsticky_glbl_jump_vector_cmd = genpstage_MEM_TRX_LOCAL.jump_vector;
			}
			genpstage_MEM_TRX_LOCAL = ap_uint<32>(1);
			gen303_cyclix_var = genpstage_MEM_genctrl_active;
			if (gen303_cyclix_var) {
				genpstage_MEM_TRX_BUF = ap_uint<32>(1);
			}
		}
		gen374_pipex_var = genpstage_MEM_TRX_LOCAL.mem_req;
		gen304_cyclix_var = gen374_pipex_var;
		if (gen304_cyclix_var) {
			gen375_pipex_var = ~genpstage_MEM_TRX_LOCAL.data_req_done;
			gen376_pipex_var = gen375_pipex_var;
			gen305_cyclix_var = gen376_pipex_var;
			if (gen305_cyclix_var) {
				genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.mem_addr;
				genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.mem_be;
				genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.mem_wdata;
				gen306_cyclix_var = genpstage_MEM_genctrl_active;
				if (gen306_cyclix_var) {
					gen307_cyclix_var = ~genmcopipe_data_mem_full_flag;
					gen308_cyclix_var = gen307_cyclix_var;
					if (gen308_cyclix_var) {
						gen408_pipex_req_struct = genpstage_MEM_TRX_LOCAL.mem_cmd;
						gen408_pipex_req_struct = genpstage_MEM_TRX_LOCAL.data_busreq;
						gen309_cyclix_var = genmcopipe_data_mem_req.write_nb(gen408_pipex_req_struct);
						gen310_cyclix_var = gen309_cyclix_var;
						if (gen310_cyclix_var) {
							gen377_pipex_var = ap_uint<32>(1);
							gen311_cyclix_var = !genpstage_MEM_TRX_LOCAL.mem_cmd;
							genpstage_MEM_TRX_BUF = gen311_cyclix_var;
							genpstage_MEM_TRX_BUF = genmcopipe_data_mem_wr_ptr;
							genpstage_MEM_TRX_BUF = ap_uint<1>(0);
							gen312_cyclix_var = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
							if (gen312_cyclix_var) {
								genmcopipe_data_mem_wr_done = ap_uint<32>(1);
							}
						}
					}
				}
				genpstage_MEM_TRX_LOCAL = gen377_pipex_var;
				gen313_cyclix_var = genpstage_MEM_genctrl_active;
				if (gen313_cyclix_var) {
					genpstage_MEM_TRX_BUF = gen377_pipex_var;
				}
			}
			gen378_pipex_var = ~genpstage_MEM_TRX_LOCAL.data_req_done;
			gen379_pipex_var = gen378_pipex_var;
			gen314_cyclix_var = gen379_pipex_var;
			if (gen314_cyclix_var) {
				gen315_cyclix_var = genpstage_MEM_genctrl_active;
				if (gen315_cyclix_var) {
					genpstage_MEM_genctrl_stalled_glbl = ap_uint<32>(1);
				}
				genpstage_MEM_genctrl_active = ap_uint<32>(0);
			}
		}
		// Processing of next pstage busyness
		gen316_cyclix_var = ~genpstage_WB_genctrl_rdy;
		gen317_cyclix_var = gen316_cyclix_var;
		if (gen317_cyclix_var) {
			gen318_cyclix_var = genpstage_MEM_genctrl_active;
			if (gen318_cyclix_var) {
				genpstage_MEM_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_MEM_genctrl_active = ap_uint<32>(0);
		}
		// pctrl_finish and pctrl_succ formation
		gen319_cyclix_var = genpstage_MEM_genctrl_stalled_glbl;
		if (gen319_cyclix_var) {
			genpstage_MEM_genctrl_finish = ap_uint<32>(0);
			genpstage_MEM_genctrl_succ = ap_uint<32>(0);
		}
		gen320_cyclix_var = ap_uint<1>(0);
		gen320_cyclix_var = (gen320_cyclix_var || gen319_cyclix_var);
		gen320_cyclix_var = !gen320_cyclix_var;
		if (gen320_cyclix_var) {
			genpstage_MEM_genctrl_finish = genpstage_MEM_genctrl_occupied;
			genpstage_MEM_genctrl_succ = genpstage_MEM_genctrl_active;
		}
		// credit counter processing
		// asserting succ signals
		// processing context in case transaction is ready to propagate
		gen321_cyclix_var = genpstage_MEM_genctrl_finish;
		if (gen321_cyclix_var) {
			// programming next stage in case transaction is able to propagate
			gen322_cyclix_var = genpstage_MEM_genctrl_succ;
			if (gen322_cyclix_var) {
				gen323_cyclix_var = genpstage_WB_genctrl_rdy;
				if (gen323_cyclix_var) {
					// propagating transaction context
					genpstage_WB_push_trx = genpstage_MEM_TRX_LOCAL.rd_req;
					genpstage_WB_push_trx = genpstage_MEM_TRX_LOCAL.rd_addr;
					genpstage_WB_push_trx = genpstage_MEM_TRX_LOCAL.rd_rdy;
					genpstage_WB_push_trx = genpstage_MEM_TRX_LOCAL.rd_wdata;
					genpstage_WB_push_trx = genpstage_MEM_TRX_LOCAL.mem_req;
					genpstage_WB_push_trx = genpstage_MEM_TRX_LOCAL.mem_cmd;
					genpstage_WB_push_trx = genpstage_MEM_TRX_LOCAL.mem_be;
					genpstage_WB_push_trx = genpstage_MEM_TRX_LOCAL.load_signext;
					genpstage_WB_push_trx = genpstage_MEM_TRX_LOCAL.rd_source;
					genpstage_WB_push_trx = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.if_id;
					genpstage_WB_push_trx = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done;
					genpstage_WB_push_trx = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.rdata;
					genpstage_WB_push_trx = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
					genpstage_WB_push_trx = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.tid;
					genpstage_WB_TRX_BUF = genpstage_WB_push_trx;
					genpstage_WB_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(1);
					genpstage_WB_TRX_BUF_COUNTER_FULL = ap_uint<32>(1);
					genpstage_WB_TRX_BUF_COUNTER = (genpstage_WB_TRX_BUF_COUNTER + ap_uint<32>(1));
				}
			}
			genpstage_MEM_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_MEM_genctrl_active = ap_uint<32>(0);
			genpstage_MEM_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_MEM_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_MEM_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_MEM_TRX_BUF_COUNTER = (genpstage_MEM_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen324_cyclix_var = ~genpstage_MEM_TRX_BUF_COUNTER_FULL;
		genpstage_MEM_genctrl_rdy = gen324_cyclix_var;
		genpstage_MEM_genctrl_working = (genpstage_MEM_genctrl_succ | genpstage_MEM_genctrl_stalled_glbl);
		// #### Stage processing: EXEC ####
		genpstage_EXEC_genctrl_succ = ap_uint<32>(0);
		genpstage_EXEC_genctrl_working = ap_uint<32>(0);
		gen325_cyclix_var = genpstage_EXEC_genctrl_stalled_glbl;
		if (gen325_cyclix_var) {
			genpstage_EXEC_genctrl_new = ap_uint<32>(0);
			genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_EXEC_genctrl_active = ap_uint<32>(1);
		}
		gen326_cyclix_var = ap_uint<1>(0);
		gen326_cyclix_var = (gen326_cyclix_var || gen325_cyclix_var);
		gen326_cyclix_var = !gen326_cyclix_var;
		if (gen326_cyclix_var) {
			genpstage_EXEC_genctrl_active = genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY;
			genpstage_EXEC_genctrl_new = genpstage_EXEC_genctrl_active;
		}
		genpstage_EXEC_genctrl_occupied = genpstage_EXEC_genctrl_active;
		genpstage_EXEC_genctrl_finish = ap_uint<32>(0);
		genpstage_EXEC_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_EXEC_genpctrl_flushreq = (genpstage_EXEC_genpctrl_flushreq | genpstage_MEM_genpctrl_flushreq);
		gen327_cyclix_var = genpstage_EXEC_genctrl_occupied;
		if (gen327_cyclix_var) {
			// Initializing new newaccums descriptors ####
			gen328_cyclix_var = genpstage_EXEC_genctrl_new;
			if (gen328_cyclix_var) {
				genpstage_EXEC_TRX_BUF = ap_uint<32>(0);
				genpstage_EXEC_TRX_BUF = ap_uint<32>(0);
			}
			// Fetching locals from src_glbls
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].irq_mcause;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].irq_recv;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].jump_req;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].jump_req_cond;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].jump_src;
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].rd_req;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].immediate;
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].alu_req;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].mem_req;
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].rd_addr;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].curinstr_addr;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].mret_req;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].alu_op1_wide;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].alu_opcode;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].alu_op2_wide;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].alu_op1;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].alu_op2;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].alu_unsigned;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].rd_source;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].nextinstr_addr;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].csr_rdata;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].funct3;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].mem_cmd;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].mem_be;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].load_signext;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].rs2_rdata;
			// Acquiring mcopipe rdata
			// Pipeline flush processing
			gen329_cyclix_var = genpstage_EXEC_genpctrl_flushreq;
			if (gen329_cyclix_var) {
				genpstage_EXEC_genctrl_active = ap_uint<32>(0);
			}
		}
		// Saving succ targets
		// Generating payload
		gen327_pipex_var = genpsticky_glbl_jump_req_cmd;
		gen330_cyclix_var = gen327_pipex_var;
		if (gen330_cyclix_var) {
			genpstage_EXEC_genctrl_active = ap_uint<32>(0);
		}
		gen328_pipex_var = genpsticky_glbl_MIRQEN;
		gen331_cyclix_var = gen328_pipex_var;
		if (gen331_cyclix_var) {
			gen329_pipex_var = ~genpstage_EXEC_TRX_LOCAL.irq_recv;
			gen330_pipex_var = gen329_pipex_var;
			gen332_cyclix_var = gen330_pipex_var;
			if (gen332_cyclix_var) {
				gen333_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen333_cyclix_var) {
					gen334_cyclix_var = irq_fifo.read_nb(genpstage_EXEC_TRX_LOCAL);
					gen331_pipex_var = gen334_cyclix_var;
				}
				genpstage_EXEC_TRX_LOCAL = gen331_pipex_var;
				gen335_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen335_cyclix_var) {
					genpstage_EXEC_TRX_BUF = gen331_pipex_var;
				}
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.irq_mcause;
				gen336_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen336_cyclix_var) {
					genpstage_EXEC_TRX_BUF = genpstage_EXEC_TRX_LOCAL.irq_mcause;
				}
			}
			gen332_pipex_var = genpstage_EXEC_TRX_LOCAL.irq_recv;
			gen337_cyclix_var = gen332_pipex_var;
			if (gen337_cyclix_var) {
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(128);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				gen338_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen338_cyclix_var) {
					genpsticky_glbl_MIRQEN = ap_uint<32>(0);
				}
				gen339_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen339_cyclix_var) {
					genpsticky_glbl_CSR_MCAUSE = genpstage_EXEC_TRX_LOCAL.irq_mcause;
				}
				gen340_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen340_cyclix_var) {
					genpsticky_glbl_MRETADDR = genpstage_EXEC_TRX_LOCAL.curinstr_addr;
				}
			}
		}
		gen333_pipex_var = genpstage_EXEC_TRX_LOCAL.mret_req;
		gen341_cyclix_var = gen333_pipex_var;
		if (gen341_cyclix_var) {
			gen342_cyclix_var = genpstage_EXEC_genctrl_active;
			if (gen342_cyclix_var) {
				genpsticky_glbl_MIRQEN = ap_uint<32>(1);
			}
		}
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_op1_wide;
		gen334_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_req;
		gen343_cyclix_var = gen334_pipex_var;
		if (gen343_cyclix_var) {
			switch (genpstage_EXEC_TRX_LOCAL) {
				case 0:
					gen335_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide + genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
					genpstage_EXEC_TRX_LOCAL = gen335_pipex_var;
					break;
				case 1:
					gen336_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide - genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
					genpstage_EXEC_TRX_LOCAL = gen336_pipex_var;
					break;
				case 2:
					gen337_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide & genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
					genpstage_EXEC_TRX_LOCAL = gen337_pipex_var;
					break;
				case 3:
					gen338_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide | genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
					genpstage_EXEC_TRX_LOCAL = gen338_pipex_var;
					break;
				case 4:
					gen339_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide << genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
					genpstage_EXEC_TRX_LOCAL = gen339_pipex_var;
					break;
				case 5:
					gen340_pipex_var = ap_uint<32>(0).concat((ap_uint<32>)genpstage_EXEC_TRX_LOCAL.alu_op1_wide[31:0]);
					gen341_pipex_var = (gen340_pipex_var >> genpstage_EXEC_TRX_LOCAL.alu_op2_wide[4:0]);
					genpstage_EXEC_TRX_LOCAL = gen341_pipex_var;
					break;
				case 6:
					gen342_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_op1_wide[31:0];
					gen343_pipex_var = gen342_pipex_var[31];
					gen344_pipex_var = gen343_pipex_var.concat((ap_uint<63>)gen343_pipex_var.concat((ap_uint<62>)gen343_pipex_var.concat((ap_uint<61>)gen343_pipex_var.concat((ap_uint<60>)gen343_pipex_var.concat((ap_uint<59>)gen343_pipex_var.concat((ap_uint<58>)gen343_pipex_var.concat((ap_uint<57>)gen343_pipex_var.concat((ap_uint<56>)gen343_pipex_var.concat((ap_uint<55>)gen343_pipex_var.concat((ap_uint<54>)gen343_pipex_var.concat((ap_uint<53>)gen343_pipex_var.concat((ap_uint<52>)gen343_pipex_var.concat((ap_uint<51>)gen343_pipex_var.concat((ap_uint<50>)gen343_pipex_var.concat((ap_uint<49>)gen343_pipex_var.concat((ap_uint<48>)gen343_pipex_var.concat((ap_uint<47>)gen343_pipex_var.concat((ap_uint<46>)gen343_pipex_var.concat((ap_uint<45>)gen343_pipex_var.concat((ap_uint<44>)gen343_pipex_var.concat((ap_uint<43>)gen343_pipex_var.concat((ap_uint<42>)gen343_pipex_var.concat((ap_uint<41>)gen343_pipex_var.concat((ap_uint<40>)gen343_pipex_var.concat((ap_uint<39>)gen343_pipex_var.concat((ap_uint<38>)gen343_pipex_var.concat((ap_uint<37>)gen343_pipex_var.concat((ap_uint<36>)gen343_pipex_var.concat((ap_uint<35>)gen343_pipex_var.concat((ap_uint<34>)gen343_pipex_var.concat((ap_uint<33>)gen343_pipex_var.concat((ap_uint<32>)genpstage_EXEC_TRX_LOCAL.alu_op1_wide[31:0]))))))))))))))))))))))))))))))));
					gen345_pipex_var = (gen344_pipex_var >> genpstage_EXEC_TRX_LOCAL.alu_op2_wide[4:0]);
					genpstage_EXEC_TRX_LOCAL = gen345_pipex_var;
					break;
				case 7:
					gen346_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide ^ genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
					genpstage_EXEC_TRX_LOCAL = gen346_pipex_var;
					break;
				case 8:
					gen347_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_op2_wide;
					gen348_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide & gen347_pipex_var);
					genpstage_EXEC_TRX_LOCAL = gen348_pipex_var;
					break;
			}
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_result_wide[31:0];
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_result_wide[32];
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_result_wide[31];
			gen349_pipex_var = |genpstage_EXEC_TRX_LOCAL.alu_result;
			gen350_pipex_var = ~gen349_pipex_var;
			genpstage_EXEC_TRX_LOCAL = gen350_pipex_var;
			gen351_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_op1[31];
			gen352_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_op2[31];
			gen353_pipex_var = (gen351_pipex_var & gen352_pipex_var);
			gen354_pipex_var = (gen353_pipex_var & genpstage_EXEC_TRX_LOCAL.alu_result[31]);
			gen355_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_result[31];
			gen356_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1[31] & genpstage_EXEC_TRX_LOCAL.alu_op2[31]);
			gen357_pipex_var = (gen356_pipex_var & gen355_pipex_var);
			gen358_pipex_var = (gen354_pipex_var | gen357_pipex_var);
			genpstage_EXEC_TRX_LOCAL = gen358_pipex_var;
			gen359_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_unsigned;
			gen344_cyclix_var = gen359_pipex_var;
			if (gen344_cyclix_var) {
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_CF;
			}
			gen360_pipex_var = ap_uint<1>(0);
			gen360_pipex_var = (gen360_pipex_var || gen359_pipex_var);
			gen360_pipex_var = !gen360_pipex_var;
			gen345_cyclix_var = gen360_pipex_var;
			if (gen345_cyclix_var) {
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_OF;
			}
		}
		switch (genpstage_EXEC_TRX_LOCAL) {
			case 0:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.immediate;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
			case 1:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_result;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
			case 2:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_CF;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
			case 3:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_OF;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
			case 4:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.nextinstr_addr;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
			case 6:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.csr_rdata;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
		}
		// Processing of next pstage busyness
		gen346_cyclix_var = ~genpstage_MEM_genctrl_rdy;
		gen347_cyclix_var = gen346_cyclix_var;
		if (gen347_cyclix_var) {
			gen348_cyclix_var = genpstage_EXEC_genctrl_active;
			if (gen348_cyclix_var) {
				genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_EXEC_genctrl_active = ap_uint<32>(0);
		}
		// pctrl_finish and pctrl_succ formation
		gen349_cyclix_var = genpstage_EXEC_genctrl_stalled_glbl;
		if (gen349_cyclix_var) {
			genpstage_EXEC_genctrl_finish = ap_uint<32>(0);
			genpstage_EXEC_genctrl_succ = ap_uint<32>(0);
		}
		gen350_cyclix_var = ap_uint<1>(0);
		gen350_cyclix_var = (gen350_cyclix_var || gen349_cyclix_var);
		gen350_cyclix_var = !gen350_cyclix_var;
		if (gen350_cyclix_var) {
			genpstage_EXEC_genctrl_finish = genpstage_EXEC_genctrl_occupied;
			genpstage_EXEC_genctrl_succ = genpstage_EXEC_genctrl_active;
		}
		// credit counter processing
		// asserting succ signals
		// processing context in case transaction is ready to propagate
		gen351_cyclix_var = genpstage_EXEC_genctrl_finish;
		if (gen351_cyclix_var) {
			// programming next stage in case transaction is able to propagate
			gen352_cyclix_var = genpstage_EXEC_genctrl_succ;
			if (gen352_cyclix_var) {
				gen353_cyclix_var = genpstage_MEM_genctrl_rdy;
				if (gen353_cyclix_var) {
					// propagating transaction context
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.rd_req;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.rd_addr;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.rd_rdy;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.rd_wdata;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.curinstr_addr;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.immediate;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.jump_src;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.alu_result;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.jump_req_cond;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.funct3;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.alu_ZF;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.alu_CF;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.rs2_rdata;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.jump_req;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.mem_req;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.mem_be;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.mem_cmd;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.load_signext;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.rd_source;
					genpstage_MEM_TRX_BUF = genpstage_MEM_push_trx;
					genpstage_MEM_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(1);
					genpstage_MEM_TRX_BUF_COUNTER_FULL = ap_uint<32>(1);
					genpstage_MEM_TRX_BUF_COUNTER = (genpstage_MEM_TRX_BUF_COUNTER + ap_uint<32>(1));
				}
			}
			genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_EXEC_genctrl_active = ap_uint<32>(0);
			genpstage_EXEC_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_EXEC_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_EXEC_TRX_BUF_COUNTER = (genpstage_EXEC_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen354_cyclix_var = ~genpstage_EXEC_TRX_BUF_COUNTER_FULL;
		genpstage_EXEC_genctrl_rdy = gen354_cyclix_var;
		genpstage_EXEC_genctrl_working = (genpstage_EXEC_genctrl_succ | genpstage_EXEC_genctrl_stalled_glbl);
		// #### Stage processing: IDECODE ####
		genpstage_IDECODE_genctrl_succ = ap_uint<32>(0);
		genpstage_IDECODE_genctrl_working = ap_uint<32>(0);
		gen355_cyclix_var = genpstage_IDECODE_genctrl_stalled_glbl;
		if (gen355_cyclix_var) {
			genpstage_IDECODE_genctrl_new = ap_uint<32>(0);
			genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_IDECODE_genctrl_active = ap_uint<32>(1);
		}
		gen356_cyclix_var = ap_uint<1>(0);
		gen356_cyclix_var = (gen356_cyclix_var || gen355_cyclix_var);
		gen356_cyclix_var = !gen356_cyclix_var;
		if (gen356_cyclix_var) {
			genpstage_IDECODE_genctrl_active = genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY;
			genpstage_IDECODE_genctrl_new = genpstage_IDECODE_genctrl_active;
		}
		genpstage_IDECODE_genctrl_occupied = genpstage_IDECODE_genctrl_active;
		genpstage_IDECODE_genctrl_finish = ap_uint<32>(0);
		genpstage_IDECODE_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_IDECODE_genpctrl_flushreq = (genpstage_IDECODE_genpctrl_flushreq | genpstage_EXEC_genpctrl_flushreq);
		gen357_cyclix_var = genpstage_IDECODE_genctrl_occupied;
		if (gen357_cyclix_var) {
			// Initializing new newaccums descriptors ####
			gen358_cyclix_var = genpstage_IDECODE_genctrl_new;
			if (gen358_cyclix_var) {
				genpstage_IDECODE_TRX_BUF = ap_uint<32>(0);
				genpstage_IDECODE_TRX_BUF = ap_uint<32>(0);
			}
			// Fetching locals from src_glbls
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_BUF[0].rs1_rdata;
			genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_BUF[0].rs2_rdata;
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_BUF[0].curinstr_addr;
			genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_BUF[0].nextinstr_addr;
			// Acquiring mcopipe rdata
			gen359_cyclix_var = genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
			if (gen359_cyclix_var) {
				gen360_cyclix_var = (genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.if_id == ap_uint<1>(0));
				gen361_cyclix_var = gen360_cyclix_var;
				if (gen361_cyclix_var) {
					gen362_cyclix_var = (genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.tid == genmcopipe_instr_mem_rd_ptr);
					gen363_cyclix_var = gen362_cyclix_var;
					if (gen363_cyclix_var) {
						gen364_cyclix_var = genmcopipe_instr_mem_resp.read_nb(gen409_pipex_mcopipe_rdata);
						gen365_cyclix_var = gen364_cyclix_var;
						if (gen365_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = ap_uint<32>(0);
							genpstage_IDECODE_TRX_BUF = ap_uint<32>(1);
							genpstage_IDECODE_TRX_BUF = gen409_pipex_mcopipe_rdata;
							genmcopipe_instr_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			// Pipeline flush processing
			gen366_cyclix_var = genpstage_IDECODE_genpctrl_flushreq;
			if (gen366_cyclix_var) {
				genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
			}
		}
		// Saving succ targets
		// Generating payload
		gen213_pipex_var = genpsticky_glbl_jump_req_cmd;
		gen367_cyclix_var = gen213_pipex_var;
		if (gen367_cyclix_var) {
			genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
		}
		gen368_cyclix_var = genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done;
		if (gen368_cyclix_var) {
			genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.rdata;
		}
		gen214_pipex_var = genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done;
		gen215_pipex_var = ~gen214_pipex_var;
		gen216_pipex_var = gen215_pipex_var;
		gen369_cyclix_var = gen216_pipex_var;
		if (gen369_cyclix_var) {
			gen370_cyclix_var = genpstage_IDECODE_genctrl_active;
			if (gen370_cyclix_var) {
				genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
		}
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[6:0];
		genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[19:15];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[24:20];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[11:7];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[14:12];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[31:25];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[24:20];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[27:24];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[23:20];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[31:20];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[19:15];
		gen217_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[31:20];
		gen218_pipex_var = gen217_pipex_var[31];
		gen219_pipex_var = gen218_pipex_var.concat((ap_uint<31>)gen218_pipex_var.concat((ap_uint<30>)gen218_pipex_var.concat((ap_uint<29>)gen218_pipex_var.concat((ap_uint<28>)gen218_pipex_var.concat((ap_uint<27>)gen218_pipex_var.concat((ap_uint<26>)gen218_pipex_var.concat((ap_uint<25>)gen218_pipex_var.concat((ap_uint<24>)gen218_pipex_var.concat((ap_uint<23>)gen218_pipex_var.concat((ap_uint<22>)gen218_pipex_var.concat((ap_uint<21>)gen218_pipex_var.concat((ap_uint<20>)gen218_pipex_var.concat((ap_uint<19>)gen218_pipex_var.concat((ap_uint<18>)gen218_pipex_var.concat((ap_uint<17>)gen218_pipex_var.concat((ap_uint<16>)gen218_pipex_var.concat((ap_uint<15>)gen218_pipex_var.concat((ap_uint<14>)gen218_pipex_var.concat((ap_uint<13>)gen218_pipex_var.concat((ap_uint<12>)genpstage_IDECODE_TRX_LOCAL.instr_code[31:20]))))))))))))))))))));
		genpstage_IDECODE_TRX_LOCAL = gen219_pipex_var;
		gen220_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[31:25].concat((ap_uint<5>)genpstage_IDECODE_TRX_LOCAL.instr_code[11:7]);
		gen221_pipex_var = gen220_pipex_var[11];
		gen222_pipex_var = gen221_pipex_var.concat((ap_uint<31>)gen221_pipex_var.concat((ap_uint<30>)gen221_pipex_var.concat((ap_uint<29>)gen221_pipex_var.concat((ap_uint<28>)gen221_pipex_var.concat((ap_uint<27>)gen221_pipex_var.concat((ap_uint<26>)gen221_pipex_var.concat((ap_uint<25>)gen221_pipex_var.concat((ap_uint<24>)gen221_pipex_var.concat((ap_uint<23>)gen221_pipex_var.concat((ap_uint<22>)gen221_pipex_var.concat((ap_uint<21>)gen221_pipex_var.concat((ap_uint<20>)gen221_pipex_var.concat((ap_uint<19>)gen221_pipex_var.concat((ap_uint<18>)gen221_pipex_var.concat((ap_uint<17>)gen221_pipex_var.concat((ap_uint<16>)gen221_pipex_var.concat((ap_uint<15>)gen221_pipex_var.concat((ap_uint<14>)gen221_pipex_var.concat((ap_uint<13>)gen221_pipex_var.concat((ap_uint<12>)gen220_pipex_var))))))))))))))))))));
		genpstage_IDECODE_TRX_LOCAL = gen222_pipex_var;
		gen223_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[31].concat((ap_uint<12>)genpstage_IDECODE_TRX_LOCAL.instr_code[7].concat((ap_uint<11>)genpstage_IDECODE_TRX_LOCAL.instr_code[30:25].concat((ap_uint<5>)genpstage_IDECODE_TRX_LOCAL.instr_code[11:8].concat((ap_uint<1>)ap_uint<1>(0)))));
		gen224_pipex_var = gen223_pipex_var[12];
		gen225_pipex_var = gen224_pipex_var.concat((ap_uint<31>)gen224_pipex_var.concat((ap_uint<30>)gen224_pipex_var.concat((ap_uint<29>)gen224_pipex_var.concat((ap_uint<28>)gen224_pipex_var.concat((ap_uint<27>)gen224_pipex_var.concat((ap_uint<26>)gen224_pipex_var.concat((ap_uint<25>)gen224_pipex_var.concat((ap_uint<24>)gen224_pipex_var.concat((ap_uint<23>)gen224_pipex_var.concat((ap_uint<22>)gen224_pipex_var.concat((ap_uint<21>)gen224_pipex_var.concat((ap_uint<20>)gen224_pipex_var.concat((ap_uint<19>)gen224_pipex_var.concat((ap_uint<18>)gen224_pipex_var.concat((ap_uint<17>)gen224_pipex_var.concat((ap_uint<16>)gen224_pipex_var.concat((ap_uint<15>)gen224_pipex_var.concat((ap_uint<14>)gen224_pipex_var.concat((ap_uint<13>)gen223_pipex_var)))))))))))))))))));
		genpstage_IDECODE_TRX_LOCAL = gen225_pipex_var;
		gen226_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[31:12].concat((ap_uint<12>)ap_uint<12>(0));
		genpstage_IDECODE_TRX_LOCAL = gen226_pipex_var;
		gen227_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[31].concat((ap_uint<20>)genpstage_IDECODE_TRX_LOCAL.instr_code[19:12].concat((ap_uint<12>)genpstage_IDECODE_TRX_LOCAL.instr_code[20].concat((ap_uint<11>)genpstage_IDECODE_TRX_LOCAL.instr_code[30:21].concat((ap_uint<1>)ap_uint<1>(0)))));
		gen228_pipex_var = gen227_pipex_var[20];
		gen229_pipex_var = gen228_pipex_var.concat((ap_uint<31>)gen228_pipex_var.concat((ap_uint<30>)gen228_pipex_var.concat((ap_uint<29>)gen228_pipex_var.concat((ap_uint<28>)gen228_pipex_var.concat((ap_uint<27>)gen228_pipex_var.concat((ap_uint<26>)gen228_pipex_var.concat((ap_uint<25>)gen228_pipex_var.concat((ap_uint<24>)gen228_pipex_var.concat((ap_uint<23>)gen228_pipex_var.concat((ap_uint<22>)gen228_pipex_var.concat((ap_uint<21>)gen227_pipex_var)))))))))));
		genpstage_IDECODE_TRX_LOCAL = gen229_pipex_var;
		switch (genpstage_IDECODE_TRX_LOCAL) {
			case 55:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate_U;
				break;
			case 23:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate_U;
				break;
			case 111:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(4);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate_J;
				break;
			case 103:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(4);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate_I;
				break;
			case 99:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate_B;
				gen230_pipex_var = (genpstage_IDECODE_TRX_LOCAL.funct3 == ap_uint<32>(6));
				gen231_pipex_var = (genpstage_IDECODE_TRX_LOCAL.funct3 == ap_uint<32>(7));
				gen232_pipex_var = (gen230_pipex_var | gen231_pipex_var);
				gen233_pipex_var = gen232_pipex_var;
				gen371_cyclix_var = gen233_pipex_var;
				if (gen371_cyclix_var) {
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				}
				break;
			case 3:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(5);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate_I;
				break;
			case 35:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate_S;
				break;
			case 19:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate_I;
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				switch (genpstage_IDECODE_TRX_LOCAL) {
					case 0:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 1:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(4);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						gen234_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_TRX_LOCAL.instr_code[24:20]);
						genpstage_IDECODE_TRX_LOCAL = gen234_pipex_var;
						break;
					case 2:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 3:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 4:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(7);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 5:
						gen235_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[30];
						gen372_cyclix_var = gen235_pipex_var;
						if (gen372_cyclix_var) {
							genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(6);
						}
						gen236_pipex_var = ap_uint<1>(0);
						gen236_pipex_var = (gen236_pipex_var || gen235_pipex_var);
						gen236_pipex_var = !gen236_pipex_var;
						gen373_cyclix_var = gen236_pipex_var;
						if (gen373_cyclix_var) {
							genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(5);
						}
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						gen237_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_TRX_LOCAL.instr_code[24:20]);
						genpstage_IDECODE_TRX_LOCAL = gen237_pipex_var;
						break;
					case 6:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(3);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 7:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
				}
				break;
			case 51:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				switch (genpstage_IDECODE_TRX_LOCAL) {
					case 0:
						gen238_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[30];
						gen374_cyclix_var = gen238_pipex_var;
						if (gen374_cyclix_var) {
							genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						}
						gen239_pipex_var = ap_uint<1>(0);
						gen239_pipex_var = (gen239_pipex_var || gen238_pipex_var);
						gen239_pipex_var = !gen239_pipex_var;
						gen375_cyclix_var = gen239_pipex_var;
						if (gen375_cyclix_var) {
							genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
						}
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 1:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(4);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 2:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 3:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 4:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(7);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 5:
						gen240_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[30];
						gen376_cyclix_var = gen240_pipex_var;
						if (gen376_cyclix_var) {
							genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(6);
						}
						gen241_pipex_var = ap_uint<1>(0);
						gen241_pipex_var = (gen241_pipex_var || gen240_pipex_var);
						gen241_pipex_var = !gen241_pipex_var;
						gen377_cyclix_var = gen241_pipex_var;
						if (gen377_cyclix_var) {
							genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(5);
						}
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 6:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(3);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 7:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
				}
				break;
			case 15:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				break;
			case 115:
				switch (genpstage_IDECODE_TRX_LOCAL) {
					case 0:
						gen242_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[20];
						gen378_cyclix_var = gen242_pipex_var;
						if (gen378_cyclix_var) {
							genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						}
						gen243_pipex_var = ap_uint<1>(0);
						gen243_pipex_var = (gen243_pipex_var || gen242_pipex_var);
						gen243_pipex_var = !gen243_pipex_var;
						gen379_cyclix_var = gen243_pipex_var;
						if (gen379_cyclix_var) {
							genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						}
						break;
					case 1:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(6);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 2:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(6);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(3);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 3:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(6);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(8);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 5:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						gen244_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_TRX_LOCAL.zimm);
						genpstage_IDECODE_TRX_LOCAL = gen244_pipex_var;
						break;
					case 6:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(6);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(8);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						gen245_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_TRX_LOCAL.zimm);
						genpstage_IDECODE_TRX_LOCAL = gen245_pipex_var;
						break;
					case 7:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(6);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(8);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						gen246_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_TRX_LOCAL.zimm);
						genpstage_IDECODE_TRX_LOCAL = gen246_pipex_var;
						break;
				}
				break;
		}
		gen247_pipex_var = genpstage_IDECODE_TRX_LOCAL.mem_req;
		gen380_cyclix_var = gen247_pipex_var;
		if (gen380_cyclix_var) {
			switch (genpstage_IDECODE_TRX_LOCAL) {
				case 0:
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
					break;
				case 1:
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(3);
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
					break;
				case 2:
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(15);
					break;
				case 4:
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
					break;
				case 5:
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(3);
					break;
			}
		}
		gen248_pipex_var = (genpstage_IDECODE_TRX_LOCAL.instr_code == ap_uint<32>(807403635));
		gen249_pipex_var = gen248_pipex_var;
		gen381_cyclix_var = gen249_pipex_var;
		if (gen381_cyclix_var) {
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = genpsticky_glbl_MRETADDR;
		}
		gen250_pipex_var = (genpstage_IDECODE_TRX_LOCAL.rd_addr == ap_uint<32>(0));
		gen251_pipex_var = gen250_pipex_var;
		gen382_cyclix_var = gen251_pipex_var;
		if (gen382_cyclix_var) {
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
		}
		gen252_pipex_var = gen132_cyclix_readPrev[1];
		gen252_pipex_var = gen132_cyclix_readPrev[2];
		gen252_pipex_var = gen132_cyclix_readPrev[3];
		gen252_pipex_var = gen132_cyclix_readPrev[4];
		gen252_pipex_var = gen132_cyclix_readPrev[5];
		gen252_pipex_var = gen132_cyclix_readPrev[6];
		gen252_pipex_var = gen132_cyclix_readPrev[7];
		gen252_pipex_var = gen132_cyclix_readPrev[8];
		gen252_pipex_var = gen132_cyclix_readPrev[9];
		gen252_pipex_var = gen132_cyclix_readPrev[10];
		gen252_pipex_var = gen132_cyclix_readPrev[11];
		gen252_pipex_var = gen132_cyclix_readPrev[12];
		gen252_pipex_var = gen132_cyclix_readPrev[13];
		gen252_pipex_var = gen132_cyclix_readPrev[14];
		gen252_pipex_var = gen132_cyclix_readPrev[15];
		gen252_pipex_var = gen132_cyclix_readPrev[16];
		gen252_pipex_var = gen132_cyclix_readPrev[17];
		gen252_pipex_var = gen132_cyclix_readPrev[18];
		gen252_pipex_var = gen132_cyclix_readPrev[19];
		gen252_pipex_var = gen132_cyclix_readPrev[20];
		gen252_pipex_var = gen132_cyclix_readPrev[21];
		gen252_pipex_var = gen132_cyclix_readPrev[22];
		gen252_pipex_var = gen132_cyclix_readPrev[23];
		gen252_pipex_var = gen132_cyclix_readPrev[24];
		gen252_pipex_var = gen132_cyclix_readPrev[25];
		gen252_pipex_var = gen132_cyclix_readPrev[26];
		gen252_pipex_var = gen132_cyclix_readPrev[27];
		gen252_pipex_var = gen132_cyclix_readPrev[28];
		gen252_pipex_var = gen132_cyclix_readPrev[29];
		gen252_pipex_var = gen132_cyclix_readPrev[30];
		gen252_pipex_var = gen132_cyclix_readPrev[31];
		genpstage_IDECODE_TRX_LOCAL = gen252_pipex_var[genpstage_IDECODE_TRX_LOCAL.rs1_addr];
		gen253_pipex_var = gen132_cyclix_readPrev[1];
		gen253_pipex_var = gen132_cyclix_readPrev[2];
		gen253_pipex_var = gen132_cyclix_readPrev[3];
		gen253_pipex_var = gen132_cyclix_readPrev[4];
		gen253_pipex_var = gen132_cyclix_readPrev[5];
		gen253_pipex_var = gen132_cyclix_readPrev[6];
		gen253_pipex_var = gen132_cyclix_readPrev[7];
		gen253_pipex_var = gen132_cyclix_readPrev[8];
		gen253_pipex_var = gen132_cyclix_readPrev[9];
		gen253_pipex_var = gen132_cyclix_readPrev[10];
		gen253_pipex_var = gen132_cyclix_readPrev[11];
		gen253_pipex_var = gen132_cyclix_readPrev[12];
		gen253_pipex_var = gen132_cyclix_readPrev[13];
		gen253_pipex_var = gen132_cyclix_readPrev[14];
		gen253_pipex_var = gen132_cyclix_readPrev[15];
		gen253_pipex_var = gen132_cyclix_readPrev[16];
		gen253_pipex_var = gen132_cyclix_readPrev[17];
		gen253_pipex_var = gen132_cyclix_readPrev[18];
		gen253_pipex_var = gen132_cyclix_readPrev[19];
		gen253_pipex_var = gen132_cyclix_readPrev[20];
		gen253_pipex_var = gen132_cyclix_readPrev[21];
		gen253_pipex_var = gen132_cyclix_readPrev[22];
		gen253_pipex_var = gen132_cyclix_readPrev[23];
		gen253_pipex_var = gen132_cyclix_readPrev[24];
		gen253_pipex_var = gen132_cyclix_readPrev[25];
		gen253_pipex_var = gen132_cyclix_readPrev[26];
		gen253_pipex_var = gen132_cyclix_readPrev[27];
		gen253_pipex_var = gen132_cyclix_readPrev[28];
		gen253_pipex_var = gen132_cyclix_readPrev[29];
		gen253_pipex_var = gen132_cyclix_readPrev[30];
		gen253_pipex_var = gen132_cyclix_readPrev[31];
		genpstage_IDECODE_TRX_LOCAL = gen253_pipex_var[genpstage_IDECODE_TRX_LOCAL.rs2_addr];
		gen254_pipex_var = (genpstage_IDECODE_TRX_LOCAL.rs1_addr == ap_uint<32>(0));
		gen255_pipex_var = gen254_pipex_var;
		gen384_cyclix_var = gen255_pipex_var;
		if (gen384_cyclix_var) {
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
		}
		gen256_pipex_var = (genpstage_IDECODE_TRX_LOCAL.rs2_addr == ap_uint<32>(0));
		gen257_pipex_var = gen256_pipex_var;
		gen385_cyclix_var = gen257_pipex_var;
		if (gen385_cyclix_var) {
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
		}
		gen258_pipex_var = genpstage_IDECODE_TRX_LOCAL.csrreq;
		gen386_cyclix_var = gen258_pipex_var;
		if (gen386_cyclix_var) {
			genpstage_IDECODE_TRX_LOCAL = genpsticky_glbl_CSR_MCAUSE;
		}
		gen259_pipex_var = genpstage_WB_genctrl_working;
		gen260_pipex_var = genpstage_WB_TRX_LOCAL.rd_req;
		gen261_pipex_var = (gen259_pipex_var & gen260_pipex_var);
		gen262_pipex_var = gen261_pipex_var;
		gen387_cyclix_var = gen262_pipex_var;
		if (gen387_cyclix_var) {
			gen263_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs1_req;
			gen388_cyclix_var = gen263_pipex_var;
			if (gen388_cyclix_var) {
				gen264_pipex_var = genpstage_WB_TRX_LOCAL.rd_addr;
				gen265_pipex_var = (gen264_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs1_addr);
				gen266_pipex_var = gen265_pipex_var;
				gen389_cyclix_var = gen266_pipex_var;
				if (gen389_cyclix_var) {
					gen267_pipex_var = genpstage_WB_TRX_LOCAL.rd_rdy;
					gen268_pipex_var = gen267_pipex_var;
					gen390_cyclix_var = gen268_pipex_var;
					if (gen390_cyclix_var) {
						gen269_pipex_var = genpstage_WB_TRX_LOCAL.rd_wdata;
						genpstage_IDECODE_TRX_LOCAL = gen269_pipex_var;
						gen391_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen391_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = gen269_pipex_var;
						}
					}
					gen270_pipex_var = ap_uint<1>(0);
					gen270_pipex_var = (gen270_pipex_var || gen268_pipex_var);
					gen270_pipex_var = !gen270_pipex_var;
					gen392_cyclix_var = gen270_pipex_var;
					if (gen392_cyclix_var) {
						gen393_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen393_cyclix_var) {
							genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
						}
						genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
					}
				}
			}
			gen271_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs2_req;
			gen394_cyclix_var = gen271_pipex_var;
			if (gen394_cyclix_var) {
				gen272_pipex_var = genpstage_WB_TRX_LOCAL.rd_addr;
				gen273_pipex_var = (gen272_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs2_addr);
				gen274_pipex_var = gen273_pipex_var;
				gen395_cyclix_var = gen274_pipex_var;
				if (gen395_cyclix_var) {
					gen275_pipex_var = genpstage_WB_TRX_LOCAL.rd_rdy;
					gen276_pipex_var = gen275_pipex_var;
					gen396_cyclix_var = gen276_pipex_var;
					if (gen396_cyclix_var) {
						gen277_pipex_var = genpstage_WB_TRX_LOCAL.rd_wdata;
						genpstage_IDECODE_TRX_LOCAL = gen277_pipex_var;
						gen397_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen397_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = gen277_pipex_var;
						}
					}
					gen278_pipex_var = ap_uint<1>(0);
					gen278_pipex_var = (gen278_pipex_var || gen276_pipex_var);
					gen278_pipex_var = !gen278_pipex_var;
					gen398_cyclix_var = gen278_pipex_var;
					if (gen398_cyclix_var) {
						gen399_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen399_cyclix_var) {
							genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
						}
						genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
					}
				}
			}
		}
		gen279_pipex_var = genpstage_MEM_genctrl_working;
		gen280_pipex_var = genpstage_MEM_TRX_LOCAL.rd_req;
		gen281_pipex_var = (gen279_pipex_var & gen280_pipex_var);
		gen282_pipex_var = gen281_pipex_var;
		gen400_cyclix_var = gen282_pipex_var;
		if (gen400_cyclix_var) {
			gen283_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs1_req;
			gen401_cyclix_var = gen283_pipex_var;
			if (gen401_cyclix_var) {
				gen284_pipex_var = genpstage_MEM_TRX_LOCAL.rd_addr;
				gen285_pipex_var = (gen284_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs1_addr);
				gen286_pipex_var = gen285_pipex_var;
				gen402_cyclix_var = gen286_pipex_var;
				if (gen402_cyclix_var) {
					gen287_pipex_var = genpstage_MEM_TRX_LOCAL.rd_rdy;
					gen288_pipex_var = gen287_pipex_var;
					gen403_cyclix_var = gen288_pipex_var;
					if (gen403_cyclix_var) {
						gen289_pipex_var = genpstage_MEM_TRX_LOCAL.rd_wdata;
						genpstage_IDECODE_TRX_LOCAL = gen289_pipex_var;
						gen404_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen404_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = gen289_pipex_var;
						}
					}
					gen290_pipex_var = ap_uint<1>(0);
					gen290_pipex_var = (gen290_pipex_var || gen288_pipex_var);
					gen290_pipex_var = !gen290_pipex_var;
					gen405_cyclix_var = gen290_pipex_var;
					if (gen405_cyclix_var) {
						gen406_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen406_cyclix_var) {
							genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
						}
						genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
					}
				}
			}
			gen291_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs2_req;
			gen407_cyclix_var = gen291_pipex_var;
			if (gen407_cyclix_var) {
				gen292_pipex_var = genpstage_MEM_TRX_LOCAL.rd_addr;
				gen293_pipex_var = (gen292_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs2_addr);
				gen294_pipex_var = gen293_pipex_var;
				gen408_cyclix_var = gen294_pipex_var;
				if (gen408_cyclix_var) {
					gen295_pipex_var = genpstage_MEM_TRX_LOCAL.rd_rdy;
					gen296_pipex_var = gen295_pipex_var;
					gen409_cyclix_var = gen296_pipex_var;
					if (gen409_cyclix_var) {
						gen297_pipex_var = genpstage_MEM_TRX_LOCAL.rd_wdata;
						genpstage_IDECODE_TRX_LOCAL = gen297_pipex_var;
						gen410_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen410_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = gen297_pipex_var;
						}
					}
					gen298_pipex_var = ap_uint<1>(0);
					gen298_pipex_var = (gen298_pipex_var || gen296_pipex_var);
					gen298_pipex_var = !gen298_pipex_var;
					gen411_cyclix_var = gen298_pipex_var;
					if (gen411_cyclix_var) {
						gen412_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen412_cyclix_var) {
							genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
						}
						genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
					}
				}
			}
		}
		gen299_pipex_var = genpstage_EXEC_genctrl_working;
		gen300_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_req;
		gen301_pipex_var = (gen299_pipex_var & gen300_pipex_var);
		gen302_pipex_var = gen301_pipex_var;
		gen413_cyclix_var = gen302_pipex_var;
		if (gen413_cyclix_var) {
			gen303_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs1_req;
			gen414_cyclix_var = gen303_pipex_var;
			if (gen414_cyclix_var) {
				gen304_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_addr;
				gen305_pipex_var = (gen304_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs1_addr);
				gen306_pipex_var = gen305_pipex_var;
				gen415_cyclix_var = gen306_pipex_var;
				if (gen415_cyclix_var) {
					gen307_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_rdy;
					gen308_pipex_var = gen307_pipex_var;
					gen416_cyclix_var = gen308_pipex_var;
					if (gen416_cyclix_var) {
						gen309_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_wdata;
						genpstage_IDECODE_TRX_LOCAL = gen309_pipex_var;
						gen417_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen417_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = gen309_pipex_var;
						}
					}
					gen310_pipex_var = ap_uint<1>(0);
					gen310_pipex_var = (gen310_pipex_var || gen308_pipex_var);
					gen310_pipex_var = !gen310_pipex_var;
					gen418_cyclix_var = gen310_pipex_var;
					if (gen418_cyclix_var) {
						gen419_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen419_cyclix_var) {
							genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
						}
						genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
					}
				}
			}
			gen311_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs2_req;
			gen420_cyclix_var = gen311_pipex_var;
			if (gen420_cyclix_var) {
				gen312_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_addr;
				gen313_pipex_var = (gen312_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs2_addr);
				gen314_pipex_var = gen313_pipex_var;
				gen421_cyclix_var = gen314_pipex_var;
				if (gen421_cyclix_var) {
					gen315_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_rdy;
					gen316_pipex_var = gen315_pipex_var;
					gen422_cyclix_var = gen316_pipex_var;
					if (gen422_cyclix_var) {
						gen317_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_wdata;
						genpstage_IDECODE_TRX_LOCAL = gen317_pipex_var;
						gen423_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen423_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = gen317_pipex_var;
						}
					}
					gen318_pipex_var = ap_uint<1>(0);
					gen318_pipex_var = (gen318_pipex_var || gen316_pipex_var);
					gen318_pipex_var = !gen318_pipex_var;
					gen424_cyclix_var = gen318_pipex_var;
					if (gen424_cyclix_var) {
						gen425_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen425_cyclix_var) {
							genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
						}
						genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
					}
				}
			}
		}
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.rs1_rdata;
		switch (genpstage_IDECODE_TRX_LOCAL) {
			case 1:
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate;
				break;
			case 2:
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.curinstr_addr;
				break;
		}
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.rs2_rdata;
		switch (genpstage_IDECODE_TRX_LOCAL) {
			case 1:
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate;
				break;
			case 2:
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.csr_rdata;
				break;
		}
		gen319_pipex_var = genpstage_IDECODE_TRX_LOCAL.alu_unsigned;
		gen426_cyclix_var = gen319_pipex_var;
		if (gen426_cyclix_var) {
			gen320_pipex_var = ap_uint<1>(0).concat((ap_uint<32>)genpstage_IDECODE_TRX_LOCAL.alu_op1);
			genpstage_IDECODE_TRX_LOCAL = gen320_pipex_var;
			gen321_pipex_var = ap_uint<1>(0).concat((ap_uint<32>)genpstage_IDECODE_TRX_LOCAL.alu_op2);
			genpstage_IDECODE_TRX_LOCAL = gen321_pipex_var;
		}
		gen322_pipex_var = ap_uint<1>(0);
		gen322_pipex_var = (gen322_pipex_var || gen319_pipex_var);
		gen322_pipex_var = !gen322_pipex_var;
		gen427_cyclix_var = gen322_pipex_var;
		if (gen427_cyclix_var) {
			gen323_pipex_var = genpstage_IDECODE_TRX_LOCAL[31];
			gen324_pipex_var = gen323_pipex_var.concat((ap_uint<32>)genpstage_IDECODE_TRX_LOCAL.alu_op1);
			genpstage_IDECODE_TRX_LOCAL = gen324_pipex_var;
			gen325_pipex_var = genpstage_IDECODE_TRX_LOCAL[31];
			gen326_pipex_var = gen325_pipex_var.concat((ap_uint<32>)genpstage_IDECODE_TRX_LOCAL.alu_op2);
			genpstage_IDECODE_TRX_LOCAL = gen326_pipex_var;
		}
		// Processing of next pstage busyness
		gen428_cyclix_var = ~genpstage_EXEC_genctrl_rdy;
		gen429_cyclix_var = gen428_cyclix_var;
		if (gen429_cyclix_var) {
			gen430_cyclix_var = genpstage_IDECODE_genctrl_active;
			if (gen430_cyclix_var) {
				genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
		}
		// pctrl_finish and pctrl_succ formation
		gen431_cyclix_var = genpstage_IDECODE_genctrl_stalled_glbl;
		if (gen431_cyclix_var) {
			genpstage_IDECODE_genctrl_finish = ap_uint<32>(0);
			genpstage_IDECODE_genctrl_succ = ap_uint<32>(0);
		}
		gen432_cyclix_var = ap_uint<1>(0);
		gen432_cyclix_var = (gen432_cyclix_var || gen431_cyclix_var);
		gen432_cyclix_var = !gen432_cyclix_var;
		if (gen432_cyclix_var) {
			genpstage_IDECODE_genctrl_finish = genpstage_IDECODE_genctrl_occupied;
			genpstage_IDECODE_genctrl_succ = genpstage_IDECODE_genctrl_active;
		}
		// credit counter processing
		// asserting succ signals
		// processing context in case transaction is ready to propagate
		gen433_cyclix_var = genpstage_IDECODE_genctrl_finish;
		if (gen433_cyclix_var) {
			// programming next stage in case transaction is able to propagate
			gen434_cyclix_var = genpstage_IDECODE_genctrl_succ;
			if (gen434_cyclix_var) {
				gen435_cyclix_var = genpstage_EXEC_genctrl_rdy;
				if (gen435_cyclix_var) {
					// propagating transaction context
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.rd_req;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.rd_addr;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.curinstr_addr;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.mret_req;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.alu_op1_wide;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.alu_req;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.alu_opcode;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.alu_op2_wide;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.alu_op1;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.alu_op2;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.alu_unsigned;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.rd_source;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.immediate;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.nextinstr_addr;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.csr_rdata;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.jump_src;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.jump_req_cond;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.funct3;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.rs2_rdata;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.jump_req;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.mem_req;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.mem_be;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.mem_cmd;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.load_signext;
					genpstage_EXEC_TRX_BUF = genpstage_EXEC_push_trx;
					genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(1);
					genpstage_EXEC_TRX_BUF_COUNTER_FULL = ap_uint<32>(1);
					genpstage_EXEC_TRX_BUF_COUNTER = (genpstage_EXEC_TRX_BUF_COUNTER + ap_uint<32>(1));
				}
			}
			genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
			genpstage_IDECODE_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_IDECODE_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_IDECODE_TRX_BUF_COUNTER = (genpstage_IDECODE_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen436_cyclix_var = ~genpstage_IDECODE_TRX_BUF_COUNTER_FULL;
		genpstage_IDECODE_genctrl_rdy = gen436_cyclix_var;
		genpstage_IDECODE_genctrl_working = (genpstage_IDECODE_genctrl_succ | genpstage_IDECODE_genctrl_stalled_glbl);
		// #### Stage processing: IFETCH ####
		genpstage_IFETCH_genctrl_succ = ap_uint<32>(0);
		genpstage_IFETCH_genctrl_working = ap_uint<32>(0);
		gen437_cyclix_var = genpstage_IFETCH_genctrl_stalled_glbl;
		if (gen437_cyclix_var) {
			genpstage_IFETCH_genctrl_new = ap_uint<32>(0);
			genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_IFETCH_genctrl_active = ap_uint<32>(1);
		}
		gen438_cyclix_var = ap_uint<1>(0);
		gen438_cyclix_var = (gen438_cyclix_var || gen437_cyclix_var);
		gen438_cyclix_var = !gen438_cyclix_var;
		if (gen438_cyclix_var) {
			genpstage_IFETCH_genctrl_active = genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY;
			genpstage_IFETCH_genctrl_new = genpstage_IFETCH_genctrl_active;
		}
		genpstage_IFETCH_genctrl_occupied = genpstage_IFETCH_genctrl_active;
		genpstage_IFETCH_genctrl_finish = ap_uint<32>(0);
		genpstage_IFETCH_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_IFETCH_genpctrl_flushreq = (genpstage_IFETCH_genpctrl_flushreq | genpstage_IDECODE_genpctrl_flushreq);
		gen439_cyclix_var = genpstage_IFETCH_genctrl_occupied;
		if (gen439_cyclix_var) {
			// Initializing new newaccums descriptors ####
			gen440_cyclix_var = genpstage_IFETCH_genctrl_new;
			if (gen440_cyclix_var) {
				genpstage_IFETCH_TRX_BUF = ap_uint<32>(0);
			}
			// Fetching locals from src_glbls
			genpstage_IFETCH_TRX_LOCAL = genpstage_IFETCH_TRX_BUF[0].instr_req_done;
			genpstage_IFETCH_TRX_LOCAL = '{default:ap_uint<32>(0)};
			genpstage_IFETCH_TRX_LOCAL = genpstage_IFETCH_TRX_BUF[0].curinstr_addr;
			genpstage_IFETCH_TRX_LOCAL = genpstage_IFETCH_TRX_BUF[0].nextinstr_addr;
			// Acquiring mcopipe rdata
			gen441_cyclix_var = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
			if (gen441_cyclix_var) {
				gen442_cyclix_var = (genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.if_id == ap_uint<1>(0));
				gen443_cyclix_var = gen442_cyclix_var;
				if (gen443_cyclix_var) {
					gen444_cyclix_var = (genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.tid == genmcopipe_instr_mem_rd_ptr);
					gen445_cyclix_var = gen444_cyclix_var;
					if (gen445_cyclix_var) {
						gen446_cyclix_var = genmcopipe_instr_mem_resp.read_nb(gen410_pipex_mcopipe_rdata);
						gen447_cyclix_var = gen446_cyclix_var;
						if (gen447_cyclix_var) {
							genpstage_IFETCH_TRX_BUF = ap_uint<32>(0);
							genpstage_IFETCH_TRX_BUF = ap_uint<32>(1);
							genpstage_IFETCH_TRX_BUF = gen410_pipex_mcopipe_rdata;
							genmcopipe_instr_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			// Pipeline flush processing
			gen448_cyclix_var = genpstage_IFETCH_genpctrl_flushreq;
			if (gen448_cyclix_var) {
				genpstage_IFETCH_genctrl_active = ap_uint<32>(0);
			}
		}
		// Saving succ targets
		// Generating payload
		gen206_pipex_var = genpsticky_glbl_jump_req_cmd;
		gen449_cyclix_var = gen206_pipex_var;
		if (gen449_cyclix_var) {
			genpstage_IFETCH_genctrl_active = ap_uint<32>(0);
		}
		gen207_pipex_var = genpsticky_glbl_jump_req_cmd;
		gen450_cyclix_var = gen207_pipex_var;
		if (gen450_cyclix_var) {
			genpstage_IFETCH_TRX_LOCAL = ap_uint<32>(0);
			gen451_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen451_cyclix_var) {
				genpstage_IFETCH_TRX_BUF = ap_uint<32>(0);
			}
		}
		genpstage_IFETCH_TRX_LOCAL = genpstage_IFETCH_TRX_LOCAL.curinstr_addr;
		genpstage_IFETCH_TRX_LOCAL = ap_uint<32>(15);
		genpstage_IFETCH_TRX_LOCAL = ap_uint<32>(0);
		gen208_pipex_var = ~genpstage_IFETCH_TRX_LOCAL.instr_req_done;
		gen209_pipex_var = gen208_pipex_var;
		gen452_cyclix_var = gen209_pipex_var;
		if (gen452_cyclix_var) {
			gen453_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen453_cyclix_var) {
				gen454_cyclix_var = ~genmcopipe_instr_mem_full_flag;
				gen455_cyclix_var = gen454_cyclix_var;
				if (gen455_cyclix_var) {
					gen411_pipex_req_struct = ap_uint<1>(0);
					gen411_pipex_req_struct = genpstage_IFETCH_TRX_LOCAL.instr_busreq;
					gen456_cyclix_var = genmcopipe_instr_mem_req.write_nb(gen411_pipex_req_struct);
					gen457_cyclix_var = gen456_cyclix_var;
					if (gen457_cyclix_var) {
						gen210_pipex_var = ap_uint<32>(1);
						gen458_cyclix_var = !ap_uint<1>(0);
						genpstage_IFETCH_TRX_BUF = gen458_cyclix_var;
						genpstage_IFETCH_TRX_BUF = genmcopipe_instr_mem_wr_ptr;
						genpstage_IFETCH_TRX_BUF = ap_uint<1>(0);
						gen459_cyclix_var = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
						if (gen459_cyclix_var) {
							genmcopipe_instr_mem_wr_done = ap_uint<32>(1);
						}
					}
				}
			}
			genpstage_IFETCH_TRX_LOCAL = gen210_pipex_var;
			gen460_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen460_cyclix_var) {
				genpstage_IFETCH_TRX_BUF = gen210_pipex_var;
			}
		}
		gen211_pipex_var = ~genpstage_IFETCH_TRX_LOCAL.instr_req_done;
		gen212_pipex_var = gen211_pipex_var;
		gen461_cyclix_var = gen212_pipex_var;
		if (gen461_cyclix_var) {
			gen462_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen462_cyclix_var) {
				genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_IFETCH_genctrl_active = ap_uint<32>(0);
		}
		// Processing of next pstage busyness
		gen463_cyclix_var = ~genpstage_IDECODE_genctrl_rdy;
		gen464_cyclix_var = gen463_cyclix_var;
		if (gen464_cyclix_var) {
			gen465_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen465_cyclix_var) {
				genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_IFETCH_genctrl_active = ap_uint<32>(0);
		}
		// pctrl_finish and pctrl_succ formation
		gen466_cyclix_var = genpstage_IFETCH_genctrl_stalled_glbl;
		if (gen466_cyclix_var) {
			genpstage_IFETCH_genctrl_finish = ap_uint<32>(0);
			genpstage_IFETCH_genctrl_succ = ap_uint<32>(0);
		}
		gen467_cyclix_var = ap_uint<1>(0);
		gen467_cyclix_var = (gen467_cyclix_var || gen466_cyclix_var);
		gen467_cyclix_var = !gen467_cyclix_var;
		if (gen467_cyclix_var) {
			genpstage_IFETCH_genctrl_finish = genpstage_IFETCH_genctrl_occupied;
			genpstage_IFETCH_genctrl_succ = genpstage_IFETCH_genctrl_active;
		}
		// credit counter processing
		// asserting succ signals
		// processing context in case transaction is ready to propagate
		gen468_cyclix_var = genpstage_IFETCH_genctrl_finish;
		if (gen468_cyclix_var) {
			// programming next stage in case transaction is able to propagate
			gen469_cyclix_var = genpstage_IFETCH_genctrl_succ;
			if (gen469_cyclix_var) {
				gen470_cyclix_var = genpstage_IDECODE_genctrl_rdy;
				if (gen470_cyclix_var) {
					// propagating transaction context
					genpstage_IDECODE_push_trx = genpstage_IFETCH_TRX_LOCAL.curinstr_addr;
					genpstage_IDECODE_push_trx = genpstage_IFETCH_TRX_LOCAL.nextinstr_addr;
					genpstage_IDECODE_push_trx = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.if_id;
					genpstage_IDECODE_push_trx = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done;
					genpstage_IDECODE_push_trx = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdata;
					genpstage_IDECODE_push_trx = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
					genpstage_IDECODE_push_trx = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.tid;
					genpstage_IDECODE_TRX_BUF = genpstage_IDECODE_push_trx;
					genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(1);
					genpstage_IDECODE_TRX_BUF_COUNTER_FULL = ap_uint<32>(1);
					genpstage_IDECODE_TRX_BUF_COUNTER = (genpstage_IDECODE_TRX_BUF_COUNTER + ap_uint<32>(1));
				}
			}
			genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_IFETCH_genctrl_active = ap_uint<32>(0);
			genpstage_IFETCH_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_IFETCH_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_IFETCH_TRX_BUF_COUNTER = (genpstage_IFETCH_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen471_cyclix_var = ~genpstage_IFETCH_TRX_BUF_COUNTER_FULL;
		genpstage_IFETCH_genctrl_rdy = gen471_cyclix_var;
		genpstage_IFETCH_genctrl_working = (genpstage_IFETCH_genctrl_succ | genpstage_IFETCH_genctrl_stalled_glbl);
		// #### Stage processing: IADDR ####
		genpstage_IADDR_genctrl_succ = ap_uint<32>(0);
		genpstage_IADDR_genctrl_working = ap_uint<32>(0);
		gen472_cyclix_var = genpstage_IADDR_genctrl_stalled_glbl;
		if (gen472_cyclix_var) {
			genpstage_IADDR_genctrl_new = ap_uint<32>(0);
			genpstage_IADDR_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_IADDR_genctrl_active = ap_uint<32>(1);
		}
		gen473_cyclix_var = ap_uint<1>(0);
		gen473_cyclix_var = (gen473_cyclix_var || gen472_cyclix_var);
		gen473_cyclix_var = !gen473_cyclix_var;
		if (gen473_cyclix_var) {
			genpstage_IADDR_genctrl_active = ap_uint<32>(1);
			genpstage_IADDR_genctrl_new = genpstage_IADDR_genctrl_active;
		}
		genpstage_IADDR_genctrl_occupied = genpstage_IADDR_genctrl_active;
		genpstage_IADDR_genctrl_finish = ap_uint<32>(0);
		genpstage_IADDR_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_IADDR_genpctrl_flushreq = (genpstage_IADDR_genpctrl_flushreq | genpstage_IFETCH_genpctrl_flushreq);
		gen474_cyclix_var = genpstage_IADDR_genctrl_occupied;
		if (gen474_cyclix_var) {
			// Initializing new newaccums descriptors ####
			// Fetching locals from src_glbls
			genpstage_IADDR_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IADDR_TRX_LOCAL = ap_uint<32>(0);
			// Acquiring mcopipe rdata
			// Pipeline flush processing
			gen475_cyclix_var = genpstage_IADDR_genpctrl_flushreq;
			if (gen475_cyclix_var) {
			}
		}
		// Saving succ targets
		gen203_pipex_succbuf = genpsticky_glbl_pc;
		// Generating payload
		gen204_pipex_var = genpsticky_glbl_jump_req_cmd;
		gen476_cyclix_var = gen204_pipex_var;
		if (gen476_cyclix_var) {
			gen477_cyclix_var = genpstage_IADDR_genctrl_active;
			if (gen477_cyclix_var) {
				genpsticky_glbl_pc = genpsticky_glbl_jump_vector_cmd;
			}
			gen478_cyclix_var = genpstage_IADDR_genctrl_active;
			if (gen478_cyclix_var) {
				genpsticky_glbl_jump_req_cmd = ap_uint<32>(0);
			}
		}
		genpstage_IADDR_TRX_LOCAL = genpsticky_glbl_pc;
		gen205_pipex_var = (genpstage_IADDR_TRX_LOCAL.curinstr_addr + ap_uint<32>(4));
		genpstage_IADDR_TRX_LOCAL = gen205_pipex_var;
		gen202_pipex_succreq = ap_uint<32>(1);
		gen203_pipex_succbuf = genpstage_IADDR_TRX_LOCAL.nextinstr_addr;
		// Processing of next pstage busyness
		gen479_cyclix_var = ~genpstage_IFETCH_genctrl_rdy;
		gen480_cyclix_var = gen479_cyclix_var;
		if (gen480_cyclix_var) {
			gen481_cyclix_var = genpstage_IADDR_genctrl_active;
			if (gen481_cyclix_var) {
				genpstage_IADDR_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_IADDR_genctrl_active = ap_uint<32>(0);
		}
		// pctrl_finish and pctrl_succ formation
		gen482_cyclix_var = genpstage_IADDR_genctrl_stalled_glbl;
		if (gen482_cyclix_var) {
			genpstage_IADDR_genctrl_finish = ap_uint<32>(0);
			genpstage_IADDR_genctrl_succ = ap_uint<32>(0);
		}
		gen483_cyclix_var = ap_uint<1>(0);
		gen483_cyclix_var = (gen483_cyclix_var || gen482_cyclix_var);
		gen483_cyclix_var = !gen483_cyclix_var;
		if (gen483_cyclix_var) {
			genpstage_IADDR_genctrl_finish = genpstage_IADDR_genctrl_occupied;
			genpstage_IADDR_genctrl_succ = genpstage_IADDR_genctrl_active;
		}
		// credit counter processing
		// asserting succ signals
		gen484_cyclix_var = genpstage_IADDR_genctrl_succ;
		if (gen484_cyclix_var) {
			gen485_cyclix_var = gen202_pipex_succreq;
			if (gen485_cyclix_var) {
				genpsticky_glbl_pc = gen203_pipex_succbuf;
			}
		}
		// processing context in case transaction is ready to propagate
		gen486_cyclix_var = genpstage_IADDR_genctrl_finish;
		if (gen486_cyclix_var) {
			// programming next stage in case transaction is able to propagate
			gen487_cyclix_var = genpstage_IADDR_genctrl_succ;
			if (gen487_cyclix_var) {
				gen488_cyclix_var = genpstage_IFETCH_genctrl_rdy;
				if (gen488_cyclix_var) {
					// propagating transaction context
					genpstage_IFETCH_push_trx = genpstage_IADDR_TRX_LOCAL.curinstr_addr;
					genpstage_IFETCH_push_trx = genpstage_IADDR_TRX_LOCAL.nextinstr_addr;
					genpstage_IFETCH_TRX_BUF = genpstage_IFETCH_push_trx;
					genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(1);
					genpstage_IFETCH_TRX_BUF_COUNTER_FULL = ap_uint<32>(1);
					genpstage_IFETCH_TRX_BUF_COUNTER = (genpstage_IFETCH_TRX_BUF_COUNTER + ap_uint<32>(1));
				}
			}
			genpstage_IADDR_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_IADDR_genctrl_active = ap_uint<32>(0);
			genpstage_IADDR_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_IADDR_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_IADDR_TRX_BUF_COUNTER = (genpstage_IADDR_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen489_cyclix_var = ~genpstage_IADDR_TRX_BUF_COUNTER_FULL;
		genpstage_IADDR_genctrl_rdy = gen489_cyclix_var;
		genpstage_IADDR_genctrl_working = (genpstage_IADDR_genctrl_succ | genpstage_IADDR_genctrl_stalled_glbl);
		gen490_cyclix_var = genmcopipe_instr_mem_rd_done;
		if (gen490_cyclix_var) {
			genmcopipe_instr_mem_rd_ptr = genmcopipe_instr_mem_rd_ptr_next;
			genmcopipe_instr_mem_full_flag = ap_uint<32>(0);
			gen491_cyclix_var = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
			gen492_cyclix_var = gen491_cyclix_var;
			if (gen492_cyclix_var) {
				genmcopipe_instr_mem_empty_flag = ap_uint<32>(1);
			}
		}
		gen493_cyclix_var = genmcopipe_instr_mem_wr_done;
		if (gen493_cyclix_var) {
			genmcopipe_instr_mem_wr_ptr = genmcopipe_instr_mem_wr_ptr_next;
			genmcopipe_instr_mem_empty_flag = ap_uint<32>(0);
			gen494_cyclix_var = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
			gen495_cyclix_var = gen494_cyclix_var;
			if (gen495_cyclix_var) {
				genmcopipe_instr_mem_full_flag = ap_uint<32>(1);
			}
		}
		gen496_cyclix_var = genmcopipe_data_mem_rd_done;
		if (gen496_cyclix_var) {
			genmcopipe_data_mem_rd_ptr = genmcopipe_data_mem_rd_ptr_next;
			genmcopipe_data_mem_full_flag = ap_uint<32>(0);
			gen497_cyclix_var = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
			gen498_cyclix_var = gen497_cyclix_var;
			if (gen498_cyclix_var) {
				genmcopipe_data_mem_empty_flag = ap_uint<32>(1);
			}
		}
		gen499_cyclix_var = genmcopipe_data_mem_wr_done;
		if (gen499_cyclix_var) {
			genmcopipe_data_mem_wr_ptr = genmcopipe_data_mem_wr_ptr_next;
			genmcopipe_data_mem_empty_flag = ap_uint<32>(0);
			gen500_cyclix_var = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
			gen501_cyclix_var = gen500_cyclix_var;
			if (gen501_cyclix_var) {
				genmcopipe_data_mem_full_flag = ap_uint<32>(1);
			}
		}
	}
}
