============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 14 2025  03:10:06 pm
  Module:                 signal_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5 ps) Path Delay Check
     Startpoint: (F) B[6]
       Endpoint: (R) S[10]

                   Capture    Launch  
      Path Delay:+    2200         -  
      Drv Adjust:+       0         0  
         Arrival:=    2200            
                                      
   Required Time:=    2200            
       Data Path:-    2195            
           Slack:=       5            

Exceptions/Constraints:
  max_delay             2200            constraints.sdc_line_1 

#-----------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[6]                          -       -      F     (arrival)                      2  5.6  1000     0       0    (-,-) 
  g1230/X                       -       B->X   F     sky130_fd_sc_hd__or2_1         4 11.3   105   573     573    (-,-) 
  addinc_add_7_30_g1103__6131/Y -       B_N->Y F     sky130_fd_sc_hd__nor2b_1       2  6.4    93   169     742    (-,-) 
  addinc_add_7_30_g1039__1705/Y -       B->Y   R     sky130_fd_sc_hd__nand2_1       1  3.7    57    88     830    (-,-) 
  addinc_add_7_30_g1032__4319/Y -       C1->Y  F     sky130_fd_sc_hd__o211ai_1      1  3.4    89    83     913    (-,-) 
  addinc_add_7_30_g993__6417/X  -       B1->X  F     sky130_fd_sc_hd__a31o_2        8 27.6    94   294    1207    (-,-) 
  addinc_add_7_30_g978__8246/Y  -       A1->Y  R     sky130_fd_sc_hd__a21oi_1       1  5.8   165   180    1387    (-,-) 
  addinc_add_7_30_g1227__1232/X -       B->X   R     sky130_fd_sc_hd__xor2_1        1 51.3  1009   808    2195    (-,-) 
  S[10]                         <<<     -      R     (port)                         -    -     -     0    2195    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

