# Warstwy PCB - Struktura Wielowarstwowa

## ğŸ¯ Wprowadzenie

Warstwy PCB to poziome poziomy materiaÅ‚u przewodzÄ…cego i izolacyjnego, ktÃ³re tworzÄ… strukturÄ™ pÅ‚ytki drukowanej. Zrozumienie architektury warstw jest kluczowe dla projektowania wydajnych i niezawodnych PCB, szczegÃ³lnie w aplikacjach wysokoczÄ™stotliwoÅ›ciowych i wysokoprÄ…dowych.

## ğŸ“š Podstawy struktury warstwowej

### Anatomia PCB

#### Podstawowe elementy
```
Solder Mask (Maska lutownicza)
Copper Layer (Warstwa miedziana)
Substrate/Core (Substrat)
Prepreg (Preimpregnated fiberglass)
Copper Layer (Warstwa miedziana)  
Solder Mask (Maska lutownicza)
```

#### MateriaÅ‚y
- **Substrate (Core)**: FR-4, CEM-1, Rogers
- **Copper**: 17Î¼m (0.5oz), 35Î¼m (1oz), 70Î¼m (2oz)
- **Prepreg**: pre-impregnated fiberglass
- **Solder Mask**: typically green epoxy
- **Silkscreen**: white or black legend

### Numeracja warstw

#### Konwencja numerowania
```
2-layer PCB:
Layer 1 (Top)    - komponenty, sygnaÅ‚y
Layer 2 (Bottom) - sygnaÅ‚y, ground pour

4-layer PCB:
Layer 1 (Top)    - komponenty, sygnaÅ‚y
Layer 2 (Inner)  - Ground plane
Layer 3 (Inner)  - Power plane
Layer 4 (Bottom) - sygnaÅ‚y
```

## ğŸ—ï¸ Rodzaje PCB wedÅ‚ug warstw

### 1-layer PCB (Single-sided)
```
Components
    â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Copper Top  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   FR-4      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Charakterystyka:**
- **Zastosowanie**: bardzo proste ukÅ‚ady, prototypy
- **Koszt**: najniÅ¼szy
- **Routing**: tylko top layer
- **Ograniczenia**: bardzo ograniczone moÅ¼liwoÅ›ci

### 2-layer PCB (Double-sided)
```
Components
    â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Copper Top  â”‚ â† Layer 1
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚    FR-4     â”‚ â† Core (1.6mm)
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚Copper Bottomâ”‚ â† Layer 2
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Charakterystyka:**
- **Zastosowanie**: hobbystyczne projekty, proste ukÅ‚ady komercyjne
- **Koszt**: niski
- **Routing**: obie strony dostÄ™pne
- **Ground**: ground pour na bottom layer

### 4-layer PCB
```
Components
    â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Signal Top  â”‚ â† Layer 1 (0.035mm Cu)
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   Prepreg   â”‚ â† 0.2mm
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  
â”‚Ground Plane â”‚ â† Layer 2 (0.035mm Cu)
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚    Core     â”‚ â† 1.2mm FR-4
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚Power Plane  â”‚ â† Layer 3 (0.035mm Cu)
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   Prepreg   â”‚ â† 0.2mm
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚Signal Bottomâ”‚ â† Layer 4 (0.035mm Cu)
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Charakterystyka:**
- **Zastosowanie**: wiÄ™kszoÅ›Ä‡ projektÃ³w komercyjnych
- **Zalety**: dedicated power/ground planes
- **EMI**: significant improvement
- **Koszt**: umiarkowany wzrost

### 6-layer PCB
```
Layer 1: Signal (Top)
Layer 2: Ground Plane
Layer 3: Signal (Inner)
Layer 4: Power Plane
Layer 5: Signal (Inner)
Layer 6: Signal (Bottom)
```

**Charakterystyka:**
- **Zastosowanie**: zaawansowane systemy cyfrowe
- **Routing**: dodatkowe warstwy sygnaÅ‚owe
- **Power**: multiple power domains
- **Performance**: excellent signal integrity

### 8+ layer PCB
- **High-speed computing**: CPU, GPU boards
- **Telecommunications**: RF equipment
- **Aerospace**: critical applications
- **Cost**: significant increase

## âš¡ Funkcje warstw

### Signal layers (Warstwy sygnaÅ‚owe)

#### Top layer (Component side)
- **Komponenty**: wiÄ™kszoÅ›Ä‡ komponentÃ³w
- **Routing**: routing sygnaÅ‚Ã³w
- **Test points**: punkty testowe
- **Connectors**: zÅ‚Ä…cza i connectory

#### Bottom layer
- **SMD components**: dodatkowe komponenty
- **Routing**: alternatywne Å›cieÅ¼ki
- **Ground pour**: plane'y masy
- **Through-hole**: nÃ³Å¼ki komponentÃ³w THT

#### Inner signal layers
- **Dedicated routing**: specific signal types
- **High-speed signals**: controlled impedance
- **Differential pairs**: matched pairs
- **Shield layers**: between sensitive signals

### Power/Ground planes

#### Ground planes
- **Reference**: reference dla sygnaÅ‚Ã³w
- **EMI shielding**: ekranowanie przed zakÅ‚Ã³ceniami
- **Current return**: Å›cieÅ¼ki powrotu prÄ…du
- **Thermal**: odprowadzanie ciepÅ‚a

#### Power planes
- **Power distribution**: rozprowadzanie zasilania
- **Decoupling**: natural decoupling capacitance
- **Multiple voltages**: rÃ³Å¼ne napiÄ™cia zasilania
- **Current capacity**: wysokie prÄ…dy

## ğŸ¨ Stackup design

### Impedance control

#### Single-ended traces
```
Zâ‚€ = 87/âˆš(Îµáµ£+1.41) Ã— ln(5.98h/(0.8w+t))

gdzie:
w = trace width
h = height to reference plane  
t = trace thickness
Îµáµ£ = dielectric constant
```

#### Differential pairs
```
Z_diff = 2 Ã— Zâ‚€ Ã— (1 - 0.48e^(-0.96s/h))

gdzie:
s = spacing between traces
h = height to reference plane
```

#### Typical impedances
- **Single-ended**: 50Î© standard
- **Differential**: 90Î©, 100Î© typical
- **High-speed**: matched to IC requirements

### Controlled impedance stackup

#### 4-layer example (1.6mm total)
```
Layer 1: 0.035mm Cu    Signal
Prepreg: 0.21mm        Îµáµ£=4.3
Layer 2: 0.035mm Cu    Ground  
Core:    1.065mm       Îµáµ£=4.5
Layer 3: 0.035mm Cu    Power
Prepreg: 0.21mm        Îµáµ£=4.3
Layer 4: 0.035mm Cu    Signal
```

**Impedances:**
- Layer 1: 50Î© Â± 10% (trace width ~0.14mm)
- Layer 4: 50Î© Â± 10% (trace width ~0.14mm)

### High-speed stackup

#### 8-layer high-performance
```
L1: Signal        (0.5oz Cu)
L2: Ground        (1oz Cu)
L3: Signal        (0.5oz Cu)
L4: Power         (1oz Cu)
L5: Power         (1oz Cu)
L6: Signal        (0.5oz Cu)  
L7: Ground        (1oz Cu)
L8: Signal        (0.5oz Cu)
```

**Features:**
- **Adjacent ground/power**: good decoupling
- **Signal sandwiching**: controlled impedance
- **Multiple power**: different voltage domains

## ğŸ”Œ Via stitching

### Layer interconnection

#### Via types for layer connection
- **Through vias**: all layers
- **Blind vias**: outer to inner
- **Buried vias**: inner to inner only

#### Via stitching applications
```
Power plane to power plane:
- Parallel via connection
- Reduced inductance  
- Current distribution

Ground plane stitching:
- EMI improvement
- Ground loops prevention
- Signal return paths
```

### Stitching patterns
```
Grid pattern:
â—‹ â—‹ â—‹ â—‹ â—‹
â—‹ â—‹ â—‹ â—‹ â—‹  
â—‹ â—‹ â—‹ â—‹ â—‹

Perimeter pattern:
â—‹â”€â”€â”€â”€â”€â”€â”€â”€â”€â—‹
â”‚         â”‚
â”‚  PCB    â”‚
â”‚         â”‚
â—‹â”€â”€â”€â”€â”€â”€â”€â”€â”€â—‹
```

## ğŸ“ Design guidelines

### Layer assignment

#### Signal assignment strategy
```
Layer 1: High-speed digital, critical signals
Layer 2: Ground reference
Layer 3: Power distribution  
Layer 4: Low-speed digital, analog
```

#### Power distribution
```
3.3V domain: Layer 3
5V domain: Split on Layer 3
12V domain: Separate layer or thick traces
GND: Dedicated layers (L2, L6 in 8-layer)
```

### Current carrying capacity

#### Plane current capacity
```
Current density = Current / (Width Ã— Thickness)

Safe limits:
- External layers: 35A/mmÂ² (1oz copper)
- Internal layers: 17.5A/mmÂ² (1oz copper)
- Temperature rise: keep <10Â°C above ambient
```

#### Via current limits
```
Via size â†’ Current capacity
0.2mm â†’ 1A
0.3mm â†’ 2A  
0.5mm â†’ 4A
Multiple vias in parallel for higher currents
```

## ğŸ› ï¸ Manufacturing considerations

### Fabrication constraints

#### Minimum features
```
Track width:    0.1mm (4 mil)
Track spacing:  0.1mm (4 mil)
Via size:       0.15mm drill
Via pad:        0.25mm minimum
Annular ring:   0.05mm minimum
```

#### Layer count effects
- **2-layer**: 1-2 day turnaround
- **4-layer**: 3-5 day turnaround
- **6+ layer**: 7-14 day turnaround
- **Cost**: exponential increase with layer count

### Assembly considerations

#### Component placement
- **Top heavy**: most components on top
- **Bottom**: only small, light components
- **Through-hole**: extends through all layers
- **Thermal**: heat-generating components

#### Reflow profiling
- **4-layer**: different thermal mass than 2-layer
- **6+ layer**: requires adjusted reflow profiles
- **Via thermal**: via can conduct heat away
- **Ground planes**: large thermal mass

## ğŸ” Layer visualization

### CAD tools visualization

#### Layer colors (typical)
```
Red:     Top signal layer
Blue:    Bottom signal layer  
Green:   Internal ground planes
Magenta: Internal signal layers
Yellow:  Power planes
Cyan:    Mechanical layers
```

#### 3D visualization
- **Transparency**: see through layers
- **Cross-section**: cut view of stackup
- **Via visualization**: connection paths
- **Copper thickness**: visual thickness representation

### Documentation

#### Fabrication drawing
- **Stackup table**: layer by layer specification
- **Material spec**: FR-4 grade, Tg, Td
- **Copper weights**: oz per layer
- **Impedance requirements**: target values Â±tolerance

#### Layer assignment table
```
Layer | Type    | Function        | Cu Weight
------|---------|-----------------|----------
  1   | Signal  | Component/Route | 1 oz
  2   | Plane   | Ground         | 1 oz
  3   | Plane   | +3.3V/+5V      | 1 oz  
  4   | Signal  | Route/Components| 1 oz
```

## ğŸ¯ Best practices

### Design optimization

#### Signal integrity
- **Reference planes**: each signal layer needs reference
- **Return paths**: continuous ground beneath signals
- **Layer transitions**: minimize via usage
- **Crosstalk**: separate sensitive signals

#### Power integrity
- **Dedicated planes**: power and ground planes
- **Decoupling**: plane capacitance + discrete caps
- **Multiple domains**: separate power planes
- **Current paths**: low-impedance distribution

#### EMI/EMC
- **Ground planes**: continuous reference
- **Power planes**: reduce loop areas
- **Via stitching**: tie planes together
- **Edge coupling**: avoid signals at board edge

### Cost optimization

#### Layer count
- **Minimum viable**: use minimum necessary layers
- **Standard stackups**: stick to fab standard offerings
- **Panel utilization**: design for efficient paneling

#### Materials
- **Standard FR-4**: unless special requirements
- **Standard thickness**: 1.6mm most economical
- **Copper weight**: 1oz standard, heavier for high current

## ğŸ”— PowiÄ…zane tematy
- [[pcb_podstawy|Podstawy PCB]] - podstawowe pojÄ™cia PCB
- [[pcb_projekt_layoutu|Projekt Layoutu]] - proces layoutu
- [[pcb_routing_sciezki|Routing ÅšcieÅ¼ek]] - prowadzenie Å›cieÅ¼ek miÄ™dzy warstwami
- [[pcb_plane_zasilania|PÅ‚aszczyzny Zasilania]] - power planes design
- [[pcb_plane_masy|PÅ‚aszczyzny Masy]] - ground planes design  
- [[pcb_impedancja_kontrolowana|Impedancja Kontrolowana]] - kontrola impedancji w stackup
- [[pcb_via_i_drillholes|Via i Otwory]] - poÅ‚Ä…czenia miÄ™dzy warstwami
- [[pcb_produkcja_wytwarzanie|Produkcja PCB]] - wpÅ‚yw na manufacturing

---

**ğŸ¯ Co dalej?**
Po zrozumieniu struktury warstw, przejdÅº do [[pcb_routing_sciezki|Routing ÅšcieÅ¼ek]] aby nauczyÄ‡ siÄ™ prowadziÄ‡ poÅ‚Ä…czenia miÄ™dzy warstwami, lub [[pcb_impedancja_kontrolowana|Impedancji Kontrolowanej]] dla zaawansowanych aplikacji.