
*** Running vivado
    with args -log top_bot_controller.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_bot_controller.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_bot_controller.tcl -notrace
Command: link_design -top top_bot_controller -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2387.238 ; gain = 0.000 ; free physical = 18388 ; free virtual = 28697
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/constrs_1/new/zybo_z720_constraints.xdc]
Finished Parsing XDC File [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/constrs_1/new/zybo_z720_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2443.180 ; gain = 0.000 ; free physical = 18316 ; free virtual = 28606
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2507.211 ; gain = 64.031 ; free physical = 18329 ; free virtual = 28604

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 24b78e2c9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2808.180 ; gain = 300.969 ; free physical = 17973 ; free virtual = 28246

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 24b78e2c9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2979.148 ; gain = 0.000 ; free physical = 17821 ; free virtual = 28091
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 24b78e2c9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2979.148 ; gain = 0.000 ; free physical = 17821 ; free virtual = 28091
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e72ff0c8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2979.148 ; gain = 0.000 ; free physical = 17821 ; free virtual = 28091
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1e72ff0c8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2979.148 ; gain = 0.000 ; free physical = 17821 ; free virtual = 28091
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1e72ff0c8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2979.148 ; gain = 0.000 ; free physical = 17821 ; free virtual = 28091
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e72ff0c8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2979.148 ; gain = 0.000 ; free physical = 17821 ; free virtual = 28091
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2979.148 ; gain = 0.000 ; free physical = 17821 ; free virtual = 28091
Ending Logic Optimization Task | Checksum: cd4cc9de

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2979.148 ; gain = 0.000 ; free physical = 17821 ; free virtual = 28091

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: cd4cc9de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2979.148 ; gain = 0.000 ; free physical = 17820 ; free virtual = 28091

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: cd4cc9de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2979.148 ; gain = 0.000 ; free physical = 17820 ; free virtual = 28091

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2979.148 ; gain = 0.000 ; free physical = 17820 ; free virtual = 28091
Ending Netlist Obfuscation Task | Checksum: cd4cc9de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2979.148 ; gain = 0.000 ; free physical = 17820 ; free virtual = 28091
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2979.148 ; gain = 535.969 ; free physical = 17820 ; free virtual = 28091
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.168 ; gain = 0.000 ; free physical = 17818 ; free virtual = 28089
INFO: [Common 17-1381] The checkpoint '/home/aaronnanas/vivado_projects/uart_test/uart_test.runs/impl_1/top_bot_controller_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_bot_controller_drc_opted.rpt -pb top_bot_controller_drc_opted.pb -rpx top_bot_controller_drc_opted.rpx
Command: report_drc -file top_bot_controller_drc_opted.rpt -pb top_bot_controller_drc_opted.pb -rpx top_bot_controller_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/aaronnanas/vivado_projects/uart_test/uart_test.runs/impl_1/top_bot_controller_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17696 ; free virtual = 27995
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a3fbb0c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17696 ; free virtual = 27995
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17696 ; free virtual = 27995

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dea60ddb

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17725 ; free virtual = 28026

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1da99e133

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17740 ; free virtual = 28041

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1da99e133

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17740 ; free virtual = 28041
Phase 1 Placer Initialization | Checksum: 1da99e133

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17740 ; free virtual = 28041

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 168812b63

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17729 ; free virtual = 28031

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13cb61850

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17729 ; free virtual = 28030

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 8 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 4 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17705 ; free virtual = 28007

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              4  |                     4  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              4  |                     4  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1aad00724

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17705 ; free virtual = 28007
Phase 2.3 Global Placement Core | Checksum: 151369dd0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17704 ; free virtual = 28006
Phase 2 Global Placement | Checksum: 151369dd0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17704 ; free virtual = 28006

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17f1c0536

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17704 ; free virtual = 28006

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19efdcb2d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17704 ; free virtual = 28006

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18a654268

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17704 ; free virtual = 28006

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b5eef3f6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17704 ; free virtual = 28006

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1eb2f3c34

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17701 ; free virtual = 28003

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 147b8c56f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17701 ; free virtual = 28003

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 125429fdd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17701 ; free virtual = 28003
Phase 3 Detail Placement | Checksum: 125429fdd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17701 ; free virtual = 28003

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ca46092e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.760 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 19a2bff6c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17702 ; free virtual = 28004
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12cac8812

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17702 ; free virtual = 28004
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ca46092e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17702 ; free virtual = 28004
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.760. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17702 ; free virtual = 28004
Phase 4.1 Post Commit Optimization | Checksum: 16362bbe9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17702 ; free virtual = 28004

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16362bbe9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17704 ; free virtual = 28006

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16362bbe9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17704 ; free virtual = 28006
Phase 4.3 Placer Reporting | Checksum: 16362bbe9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17704 ; free virtual = 28006

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17704 ; free virtual = 28006

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17704 ; free virtual = 28006
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 165d9d05f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17704 ; free virtual = 28006
Ending Placer Task | Checksum: 105d28373

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17704 ; free virtual = 28006
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17725 ; free virtual = 28029
INFO: [Common 17-1381] The checkpoint '/home/aaronnanas/vivado_projects/uart_test/uart_test.runs/impl_1/top_bot_controller_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_bot_controller_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17717 ; free virtual = 28020
INFO: [runtcl-4] Executing : report_utilization -file top_bot_controller_utilization_placed.rpt -pb top_bot_controller_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_bot_controller_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17739 ; free virtual = 28029
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17706 ; free virtual = 27997
INFO: [Common 17-1381] The checkpoint '/home/aaronnanas/vivado_projects/uart_test/uart_test.runs/impl_1/top_bot_controller_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 596b22d7 ConstDB: 0 ShapeSum: ac67609c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 18f220802

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17600 ; free virtual = 27881
Post Restoration Checksum: NetGraph: b47ff34c NumContArr: daa214b6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18f220802

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17601 ; free virtual = 27882

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 18f220802

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17566 ; free virtual = 27847

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 18f220802

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3209.164 ; gain = 0.000 ; free physical = 17566 ; free virtual = 27847
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f6ea02aa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3223.984 ; gain = 14.820 ; free physical = 17557 ; free virtual = 27838
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.732  | TNS=0.000  | WHS=-0.142 | THS=-1.628 |

Phase 2 Router Initialization | Checksum: 16ad3b58b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3223.984 ; gain = 14.820 ; free physical = 17557 ; free virtual = 27838

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 145
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 145
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16ad3b58b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3229.336 ; gain = 20.172 ; free physical = 17555 ; free virtual = 27837
Phase 3 Initial Routing | Checksum: 1224f2984

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3229.336 ; gain = 20.172 ; free physical = 17558 ; free virtual = 27839

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.143  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1005c6db8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3229.336 ; gain = 20.172 ; free physical = 17559 ; free virtual = 27841
Phase 4 Rip-up And Reroute | Checksum: 1005c6db8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3229.336 ; gain = 20.172 ; free physical = 17559 ; free virtual = 27841

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10f93160a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3229.336 ; gain = 20.172 ; free physical = 17559 ; free virtual = 27841
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.258  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 10f93160a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3229.336 ; gain = 20.172 ; free physical = 17559 ; free virtual = 27841

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10f93160a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3229.336 ; gain = 20.172 ; free physical = 17559 ; free virtual = 27841
Phase 5 Delay and Skew Optimization | Checksum: 10f93160a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3229.336 ; gain = 20.172 ; free physical = 17559 ; free virtual = 27841

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 112203ced

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3229.336 ; gain = 20.172 ; free physical = 17559 ; free virtual = 27841
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.258  | TNS=0.000  | WHS=0.152  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ad2428db

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3229.336 ; gain = 20.172 ; free physical = 17559 ; free virtual = 27841
Phase 6 Post Hold Fix | Checksum: 1ad2428db

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3229.336 ; gain = 20.172 ; free physical = 17559 ; free virtual = 27841

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0232992 %
  Global Horizontal Routing Utilization  = 0.0262001 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: fab02214

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3229.336 ; gain = 20.172 ; free physical = 17559 ; free virtual = 27841

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fab02214

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3229.336 ; gain = 20.172 ; free physical = 17559 ; free virtual = 27840

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: af735ef3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3261.352 ; gain = 52.188 ; free physical = 17559 ; free virtual = 27840

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.258  | TNS=0.000  | WHS=0.152  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: af735ef3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3261.352 ; gain = 52.188 ; free physical = 17559 ; free virtual = 27840
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3261.352 ; gain = 52.188 ; free physical = 17597 ; free virtual = 27878

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3261.352 ; gain = 52.188 ; free physical = 17597 ; free virtual = 27878
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3261.352 ; gain = 0.000 ; free physical = 17594 ; free virtual = 27876
INFO: [Common 17-1381] The checkpoint '/home/aaronnanas/vivado_projects/uart_test/uart_test.runs/impl_1/top_bot_controller_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_bot_controller_drc_routed.rpt -pb top_bot_controller_drc_routed.pb -rpx top_bot_controller_drc_routed.rpx
Command: report_drc -file top_bot_controller_drc_routed.rpt -pb top_bot_controller_drc_routed.pb -rpx top_bot_controller_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/aaronnanas/vivado_projects/uart_test/uart_test.runs/impl_1/top_bot_controller_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_bot_controller_methodology_drc_routed.rpt -pb top_bot_controller_methodology_drc_routed.pb -rpx top_bot_controller_methodology_drc_routed.rpx
Command: report_methodology -file top_bot_controller_methodology_drc_routed.rpt -pb top_bot_controller_methodology_drc_routed.pb -rpx top_bot_controller_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/aaronnanas/vivado_projects/uart_test/uart_test.runs/impl_1/top_bot_controller_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_bot_controller_power_routed.rpt -pb top_bot_controller_power_summary_routed.pb -rpx top_bot_controller_power_routed.rpx
Command: report_power -file top_bot_controller_power_routed.rpt -pb top_bot_controller_power_summary_routed.pb -rpx top_bot_controller_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_bot_controller_route_status.rpt -pb top_bot_controller_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_bot_controller_timing_summary_routed.rpt -pb top_bot_controller_timing_summary_routed.pb -rpx top_bot_controller_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_bot_controller_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_bot_controller_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bot_controller_bus_skew_routed.rpt -pb top_bot_controller_bus_skew_routed.pb -rpx top_bot_controller_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top_bot_controller.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_bot_controller.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3584.668 ; gain = 207.789 ; free physical = 17494 ; free virtual = 27808
INFO: [Common 17-206] Exiting Vivado at Thu Oct 28 01:24:38 2021...
