<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>boards/stm32f746g-disco/include/periph_conf.h File Reference</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right" action="https://duckduckgo.com/" method="get">
                 <input type="hidden" name="sites" value="doc.riot-os.org"/>
                 <input type="hidden" name="kt" value="h"/>
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" name="q" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event); modSearch();">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('boards_2stm32f746g-disco_2include_2periph__conf_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">periph_conf.h File Reference<div class="ingroups"><a class="el" href="group__boards.html">Boards</a> &raquo; <a class="el" href="group__boards__stm32f746g-disco.html">STM32F746G-DISCO</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Configuration of CPU peripherals for STM32F746G-DISCO board.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Configuration of CPU peripherals for STM32F746G-DISCO board. </p>
<dl class="section author"><dt>Author</dt><dd>Alexandre Abadie <a href="#" onclick="location.href='mai'+'lto:'+'ale'+'xa'+'ndr'+'e.'+'aba'+'di'+'e@i'+'nr'+'ia.'+'fr'; return false;">alexa<span style="display: none;">.nosp@m.</span>ndre<span style="display: none;">.nosp@m.</span>.abad<span style="display: none;">.nosp@m.</span>ie@i<span style="display: none;">.nosp@m.</span>nria.<span style="display: none;">.nosp@m.</span>fr</a> </dd></dl>

<p class="definition">Definition in file <a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>
</div><div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &quot;periph_cpu.h&quot;</code><br />
<code>#include &quot;clk_conf.h&quot;</code><br />
<code>#include &quot;cfg_rtt_default.h&quot;</code><br />
<code>#include &quot;<a class="el" href="cfg__timer__tim2_8h_source.html">cfg_timer_tim2.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="cfg__usb__otg__fs_8h_source.html">cfg_usb_otg_fs.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="mii_8h_source.html">mii.h</a>&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for periph_conf.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="boards_2stm32f746g-disco_2include_2periph__conf_8h__incl.svg" width="852" height="276"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div><div class="textblock"><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> This graph shows which files directly or indirectly include this file:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="boards_2stm32f746g-disco_2include_2periph__conf_8h__dep__incl.svg" width="192" height="231"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="boards_2stm32f746g-disco_2include_2periph__conf_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="memitem:acd2b9746c0b67c8fb0de7b7f01ac92f8"><td class="memItemLeft" align="right" valign="top"><a id="acd2b9746c0b67c8fb0de7b7f01ac92f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CONFIG_BOARD_HAS_LSE</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:acd2b9746c0b67c8fb0de7b7f01ac92f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a055813e339f41a120f81a18fe83a07c3"><td class="memItemLeft" align="right" valign="top"><a id="a055813e339f41a120f81a18fe83a07c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CONFIG_BOARD_HAS_HSE</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a055813e339f41a120f81a18fe83a07c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5415436145c88f457444e6a7e7fddf1e"><td class="memItemLeft" align="right" valign="top"><a id="a5415436145c88f457444e6a7e7fddf1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CONFIG_CLOCK_HSE</b>&#160;&#160;&#160;<a class="el" href="units_8h.html#ab7b18750ddf0850461f926ae151ca7fa">MHZ</a>(25)</td></tr>
<tr class="separator:a5415436145c88f457444e6a7e7fddf1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DMA streams configuration</h2></td></tr>
<tr class="memitem:a2fdb1dc5ea2635bc32b441656260ccac"><td class="memItemLeft" align="right" valign="top"><a id="a2fdb1dc5ea2635bc32b441656260ccac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_0_ISR</b>&#160;&#160;&#160;isr_dma2_stream7</td></tr>
<tr class="separator:a2fdb1dc5ea2635bc32b441656260ccac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25fa059ae942db695d6a43a1d25b57f1"><td class="memItemLeft" align="right" valign="top"><a id="a25fa059ae942db695d6a43a1d25b57f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_1_ISR</b>&#160;&#160;&#160;isr_dma2_stream6</td></tr>
<tr class="separator:a25fa059ae942db695d6a43a1d25b57f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d5aac6faab6470cdb02f6da94d29c9e"><td class="memItemLeft" align="right" valign="top"><a id="a5d5aac6faab6470cdb02f6da94d29c9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_2_ISR</b>&#160;&#160;&#160;isr_dma1_stream6</td></tr>
<tr class="separator:a5d5aac6faab6470cdb02f6da94d29c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7ffc4f0306b1c3ea1d0e9f985a2ab16"><td class="memItemLeft" align="right" valign="top"><a id="ae7ffc4f0306b1c3ea1d0e9f985a2ab16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_3_ISR</b>&#160;&#160;&#160;isr_dma2_stream2</td></tr>
<tr class="separator:ae7ffc4f0306b1c3ea1d0e9f985a2ab16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a250373295745a32ad7e5d9f522c6f4"><td class="memItemLeft" align="right" valign="top"><a id="a7a250373295745a32ad7e5d9f522c6f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_4_ISR</b>&#160;&#160;&#160;isr_dma2_stream5</td></tr>
<tr class="separator:a7a250373295745a32ad7e5d9f522c6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c60d60566d1eca37a70fd2cfdb9774"><td class="memItemLeft" align="right" valign="top"><a id="a43c60d60566d1eca37a70fd2cfdb9774"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_5_ISR</b>&#160;&#160;&#160;isr_dma2_stream3</td></tr>
<tr class="separator:a43c60d60566d1eca37a70fd2cfdb9774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab51d72bc18e99b42fc0219b6ec3c74d7"><td class="memItemLeft" align="right" valign="top"><a id="ab51d72bc18e99b42fc0219b6ec3c74d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_6_ISR</b>&#160;&#160;&#160;isr_dma2_stream4</td></tr>
<tr class="separator:ab51d72bc18e99b42fc0219b6ec3c74d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cedbac1ac608291d1c7020d788d952c"><td class="memItemLeft" align="right" valign="top"><a id="a9cedbac1ac608291d1c7020d788d952c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_7_ISR</b>&#160;&#160;&#160;isr_dma2_stream0</td></tr>
<tr class="separator:a9cedbac1ac608291d1c7020d788d952c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f98de3b4a6e380f0fc753dda86fefac"><td class="memItemLeft" align="right" valign="top"><a id="a2f98de3b4a6e380f0fc753dda86fefac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_NUMOF</b>&#160;&#160;&#160;<a class="el" href="container_8h.html#a25f003de16c08a4888b69f619d70f427">ARRAY_SIZE</a>(dma_config)</td></tr>
<tr class="separator:a2f98de3b4a6e380f0fc753dda86fefac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a000a75c48a709555803a5bdf2acb044c"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structdma__conf__t.html">dma_conf_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>dma_config</b> []</td></tr>
<tr class="separator:a000a75c48a709555803a5bdf2acb044c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
UART configuration</h2></td></tr>
<tr class="memitem:a713e03d19734d793baee3d1cc25c2dbb"><td class="memItemLeft" align="right" valign="top"><a id="a713e03d19734d793baee3d1cc25c2dbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_0_ISR</b>&#160;&#160;&#160;(isr_usart1)</td></tr>
<tr class="separator:a713e03d19734d793baee3d1cc25c2dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a639d73a9b4925c2970acf86d88df3d49"><td class="memItemLeft" align="right" valign="top"><a id="a639d73a9b4925c2970acf86d88df3d49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_0_DMA_ISR</b>&#160;&#160;&#160;(isr_dma2_stream7)</td></tr>
<tr class="separator:a639d73a9b4925c2970acf86d88df3d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20bbcee1ccfde7b0278bda7a34e57166"><td class="memItemLeft" align="right" valign="top"><a id="a20bbcee1ccfde7b0278bda7a34e57166"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_6_ISR</b>&#160;&#160;&#160;(isr_usart6)</td></tr>
<tr class="separator:a20bbcee1ccfde7b0278bda7a34e57166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2ae27ac71d66e33201a26e4dc991dcd"><td class="memItemLeft" align="right" valign="top"><a id="ab2ae27ac71d66e33201a26e4dc991dcd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_6_DMA_ISR</b>&#160;&#160;&#160;(isr_dma2_stream6)</td></tr>
<tr class="separator:ab2ae27ac71d66e33201a26e4dc991dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a850405f2aaa352ad264346531f0e6230"><td class="memItemLeft" align="right" valign="top"><a id="a850405f2aaa352ad264346531f0e6230"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_NUMOF</b>&#160;&#160;&#160;<a class="el" href="container_8h.html#a25f003de16c08a4888b69f619d70f427">ARRAY_SIZE</a>(<a class="el" href="esp8266_2include_2periph__conf__common_8h.html#a1643cfc64589407fb96b4cbf908689a5">uart_config</a>)</td></tr>
<tr class="separator:a850405f2aaa352ad264346531f0e6230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1643cfc64589407fb96b4cbf908689a5"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structuart__conf__t.html">uart_conf_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>uart_config</b> []</td></tr>
<tr class="separator:a1643cfc64589407fb96b4cbf908689a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SPI configuration</h2></td></tr>
<tr class="memitem:ab35a2b79568128efef74adf1ba1910a8"><td class="memItemLeft" align="right" valign="top"><a id="ab35a2b79568128efef74adf1ba1910a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_NUMOF</b>&#160;&#160;&#160;<a class="el" href="container_8h.html#a25f003de16c08a4888b69f619d70f427">ARRAY_SIZE</a>(<a class="el" href="gd32v_2include_2cfg__spi__default_8h.html#a873188d7292e07499dcde9674b1e849c">spi_config</a>)</td></tr>
<tr class="separator:ab35a2b79568128efef74adf1ba1910a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a873188d7292e07499dcde9674b1e849c"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structspi__conf__t.html">spi_conf_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>spi_config</b> []</td></tr>
<tr class="separator:a873188d7292e07499dcde9674b1e849c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
I2C configuration</h2></td></tr>
<tr class="memitem:a5655b75a493bbd17b560958d66369152"><td class="memItemLeft" align="right" valign="top"><a id="a5655b75a493bbd17b560958d66369152"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_0_ISR</b>&#160;&#160;&#160;isr_i2c1_er</td></tr>
<tr class="separator:a5655b75a493bbd17b560958d66369152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add7e561d6118d47ed5cbe258073607ab"><td class="memItemLeft" align="right" valign="top"><a id="add7e561d6118d47ed5cbe258073607ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_1_ISR</b>&#160;&#160;&#160;isr_i2c3_er</td></tr>
<tr class="separator:add7e561d6118d47ed5cbe258073607ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abce62e16a6e3b3205801fed93c51692d"><td class="memItemLeft" align="right" valign="top"><a id="abce62e16a6e3b3205801fed93c51692d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_NUMOF</b>&#160;&#160;&#160;<a class="el" href="container_8h.html#a25f003de16c08a4888b69f619d70f427">ARRAY_SIZE</a>(<a class="el" href="boards_2gd32vf103c-start_2include_2periph__conf_8h.html#aa9dcbfbe7aa5baf027d834e5bca62a47">i2c_config</a>)</td></tr>
<tr class="separator:abce62e16a6e3b3205801fed93c51692d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9dcbfbe7aa5baf027d834e5bca62a47"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structi2c__conf__t.html">i2c_conf_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>i2c_config</b> []</td></tr>
<tr class="separator:aa9dcbfbe7aa5baf027d834e5bca62a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ETH configuration</h2></td></tr>
<tr class="memitem:a079033aa6e2429d51ce520092fc8a70f"><td class="memItemLeft" align="right" valign="top"><a id="a079033aa6e2429d51ce520092fc8a70f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_DMA_ISR</b>&#160;&#160;&#160;isr_dma2_stream0</td></tr>
<tr class="separator:a079033aa6e2429d51ce520092fc8a70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1339f066c8f73d575a14381fd447e86"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structeth__conf__t.html">eth_conf_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>eth_config</b></td></tr>
<tr class="separator:ad1339f066c8f73d575a14381fd447e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
LTDC configuration</h2></td></tr>
<tr class="memitem:a1a46fc31a83e82e2b89fc257ac46d392"><td class="memItemLeft" align="right" valign="top"><a id="a1a46fc31a83e82e2b89fc257ac46d392"></a>
static const <a class="el" href="structltdc__conf__t.html">ltdc_conf_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h.html#a1a46fc31a83e82e2b89fc257ac46d392">ltdc_config</a></td></tr>
<tr class="memdesc:a1a46fc31a83e82e2b89fc257ac46d392"><td class="mdescLeft">&#160;</td><td class="mdescRight">LTDC static configuration struct. <br /></td></tr>
<tr class="separator:a1a46fc31a83e82e2b89fc257ac46d392"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
USB OTG FS configuration using ULPI HS PHY</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp665dfac9f42f585bfde5a3c33e826bc1"></a>The USB OTG HS peripheral uses a ULPI HS PHY.</p>
<p>The configuration of the ULPI HS PHY interface is board-specific. </p>
</td></tr>
<tr class="memitem:a289ff41d48be36d77f6a66cef279e053"><td class="memItemLeft" align="right" valign="top"><a id="a289ff41d48be36d77f6a66cef279e053"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h.html#a289ff41d48be36d77f6a66cef279e053">DWC2_USB_OTG_HS_ENABLED</a></td></tr>
<tr class="memdesc:a289ff41d48be36d77f6a66cef279e053"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the high speed USB OTG peripheral. <br /></td></tr>
<tr class="separator:a289ff41d48be36d77f6a66cef279e053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac12954b79f94ec9a0b6e905a87cd5648"><td class="memItemLeft" align="right" valign="top"><a id="ac12954b79f94ec9a0b6e905a87cd5648"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h.html#ac12954b79f94ec9a0b6e905a87cd5648">USBDEV_NUMOF</a>&#160;&#160;&#160;<a class="el" href="container_8h.html#a25f003de16c08a4888b69f619d70f427">ARRAY_SIZE</a>(<a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h.html#a5979e274b8ef249a588463e459559c5e">dwc2_usb_otg_fshs_config</a>)</td></tr>
<tr class="memdesc:ac12954b79f94ec9a0b6e905a87cd5648"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of available USB OTG peripherals. <br /></td></tr>
<tr class="separator:ac12954b79f94ec9a0b6e905a87cd5648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5979e274b8ef249a588463e459559c5e"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structdwc2__usb__otg__fshs__config__t.html">dwc2_usb_otg_fshs_config_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h.html#a5979e274b8ef249a588463e459559c5e">dwc2_usb_otg_fshs_config</a> []</td></tr>
<tr class="memdesc:a5979e274b8ef249a588463e459559c5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common USB OTG HS configuration with ULPI HS PHY.  <a href="#a5979e274b8ef249a588463e459559c5e">More...</a><br /></td></tr>
<tr class="separator:a5979e274b8ef249a588463e459559c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
FMC configuration</h2></td></tr>
<tr class="memitem:a2f63d116fde140ff8032d5e60928856a"><td class="memItemLeft" align="right" valign="top"><a id="a2f63d116fde140ff8032d5e60928856a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h.html#a2f63d116fde140ff8032d5e60928856a">FMC_BANK_NUMOF</a>&#160;&#160;&#160;<a class="el" href="container_8h.html#a25f003de16c08a4888b69f619d70f427">ARRAY_SIZE</a>(<a class="el" href="boards_2stm32l496g-disco_2include_2periph__conf_8h.html#add49387d2037a38d9513076fde50933b">fmc_bank_config</a>)</td></tr>
<tr class="memdesc:a2f63d116fde140ff8032d5e60928856a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of configured FMC banks. <br /></td></tr>
<tr class="separator:a2f63d116fde140ff8032d5e60928856a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af792b9451df553fd422582fb8e4a1b5d"><td class="memItemLeft" align="right" valign="top"><a id="af792b9451df553fd422582fb8e4a1b5d"></a>
static const <a class="el" href="structfmc__conf__t.html">fmc_conf_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h.html#af792b9451df553fd422582fb8e4a1b5d">fmc_config</a></td></tr>
<tr class="memdesc:af792b9451df553fd422582fb8e4a1b5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMC controller configuration. <br /></td></tr>
<tr class="separator:af792b9451df553fd422582fb8e4a1b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add49387d2037a38d9513076fde50933b"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structfmc__bank__conf__t.html">fmc_bank_conf_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h.html#add49387d2037a38d9513076fde50933b">fmc_bank_config</a> []</td></tr>
<tr class="memdesc:add49387d2037a38d9513076fde50933b"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMC Bank configuration.  <a href="#add49387d2037a38d9513076fde50933b">More...</a><br /></td></tr>
<tr class="separator:add49387d2037a38d9513076fde50933b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SDIO/SDMMC configuration</h2></td></tr>
<tr class="memitem:a8f651bd7081077c46eb99bf27227670e"><td class="memItemLeft" align="right" valign="top"><a id="a8f651bd7081077c46eb99bf27227670e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h.html#a8f651bd7081077c46eb99bf27227670e">SDMMC_CONFIG_NUMOF</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a8f651bd7081077c46eb99bf27227670e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of configured SDIO/SDMMC peripherals. <br /></td></tr>
<tr class="separator:a8f651bd7081077c46eb99bf27227670e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08cad2d5b5be3a456b03795de581a5a9"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structsdmmc__conf__t.html">sdmmc_conf_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h.html#a08cad2d5b5be3a456b03795de581a5a9">sdmmc_config</a> []</td></tr>
<tr class="memdesc:a08cad2d5b5be3a456b03795de581a5a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDIO/SDMMC static configuration struct.  <a href="#a08cad2d5b5be3a456b03795de581a5a9">More...</a><br /></td></tr>
<tr class="separator:a08cad2d5b5be3a456b03795de581a5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a000a75c48a709555803a5bdf2acb044c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a000a75c48a709555803a5bdf2acb044c">&#9670;&nbsp;</a></span>dma_config</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structdma__conf__t.html">dma_conf_t</a> dma_config[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    { .stream = 15 },   </div><div class="line">    { .stream = 14 },   </div><div class="line">    { .stream = 6 },    </div><div class="line">    { .stream = 3 },    </div><div class="line">    { .stream = 4 },    </div><div class="line">    { .stream = 11 },   </div><div class="line">    { .stream = 12 },   </div><div class="line">    { .stream = 8 },    </div><div class="line">}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h_source.html#l00058">58</a> of file <a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a5979e274b8ef249a588463e459559c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5979e274b8ef249a588463e459559c5e">&#9670;&nbsp;</a></span>dwc2_usb_otg_fshs_config</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structdwc2__usb__otg__fshs__config__t.html">dwc2_usb_otg_fshs_config_t</a> dwc2_usb_otg_fshs_config[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    {</div><div class="line">        .periph   = USB_OTG_HS_PERIPH_BASE,</div><div class="line">        .type     = <a class="code" href="usbdev__synopsys__dwc2_8h.html#aeeef682094b432a6d71252c6e2321e7dae0d908e494bec002f81d95f3a7e6a248">DWC2_USB_OTG_HS</a>,</div><div class="line">        .phy      = <a class="code" href="usbdev__synopsys__dwc2_8h.html#a94436ee0faeeaaf728bd0880667d690ea4990a0ecd039c7b6aa586e2c7304adb8">DWC2_USB_OTG_PHY_ULPI</a>,</div><div class="line">        .rcc_mask = RCC_AHB1ENR_OTGHSEN,</div><div class="line">        .irqn     = OTG_HS_IRQn,</div><div class="line">        .ahb      = AHB1,</div><div class="line">        .ulpi_af  = <a class="code" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda502b67e92ad83116b3067b02862c39a9">GPIO_AF10</a>,</div><div class="line">        .ulpi_clk = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a>, 5),</div><div class="line">        .ulpi_d0  = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a>, 3),</div><div class="line">        .ulpi_d1  = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a>, 0),</div><div class="line">        .ulpi_d2  = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a>, 1),</div><div class="line">        .ulpi_d3  = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a>, 10),</div><div class="line">        .ulpi_d4  = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a>, 11),</div><div class="line">        .ulpi_d5  = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a>, 12),</div><div class="line">        .ulpi_d6  = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a>, 13),</div><div class="line">        .ulpi_d7  = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a>, 5),</div><div class="line">        .ulpi_dir = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a>, 2),</div><div class="line">        .ulpi_stp = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a>, 0),</div><div class="line">        .ulpi_nxt = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega2560_2include_2periph__cpu_8h.html#a726ca809ffd3d67ab4b8476646f26635a31d1ae08c10668d936d1c2c6426c1c47">PORT_H</a>, 4),</div><div class="line">    }</div><div class="line">}</div><div class="ttc" id="atmega1281_2include_2periph__cpu_8h_html_abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a></div><div class="ttdoc">port C </div><div class="ttdef"><b>Definition:</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00049">periph_cpu.h:49</a></div></div>
<div class="ttc" id="usbdev__synopsys__dwc2_8h_html_a94436ee0faeeaaf728bd0880667d690ea4990a0ecd039c7b6aa586e2c7304adb8"><div class="ttname"><a href="usbdev__synopsys__dwc2_8h.html#a94436ee0faeeaaf728bd0880667d690ea4990a0ecd039c7b6aa586e2c7304adb8">DWC2_USB_OTG_PHY_ULPI</a></div><div class="ttdoc">ULPI for external HS PHY. </div><div class="ttdef"><b>Definition:</b> <a href="usbdev__synopsys__dwc2_8h_source.html#l00073">usbdev_synopsys_dwc2.h:73</a></div></div>
<div class="ttc" id="cpu__gpio_8h_html_a06ed6aad7d9b996fee989c31338138cda502b67e92ad83116b3067b02862c39a9"><div class="ttname"><a href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda502b67e92ad83116b3067b02862c39a9">GPIO_AF10</a></div><div class="ttdoc">use alternate function 10 </div><div class="ttdef"><b>Definition:</b> <a href="cpu__gpio_8h_source.html#l00113">cpu_gpio.h:113</a></div></div>
<div class="ttc" id="usbdev__synopsys__dwc2_8h_html_aeeef682094b432a6d71252c6e2321e7dae0d908e494bec002f81d95f3a7e6a248"><div class="ttname"><a href="usbdev__synopsys__dwc2_8h.html#aeeef682094b432a6d71252c6e2321e7dae0d908e494bec002f81d95f3a7e6a248">DWC2_USB_OTG_HS</a></div><div class="ttdoc">High speed peripheral. </div><div class="ttdef"><b>Definition:</b> <a href="usbdev__synopsys__dwc2_8h_source.html#l00049">usbdev_synopsys_dwc2.h:49</a></div></div>
<div class="ttc" id="atmega1281_2include_2periph__cpu_8h_html_abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a></div><div class="ttdoc">port A </div><div class="ttdef"><b>Definition:</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00047">periph_cpu.h:47</a></div></div>
<div class="ttc" id="atmega1284p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro. </div><div class="ttdef"><b>Definition:</b> <a href="atmega1284p_2include_2periph__cpu_8h_source.html#l00046">periph_cpu.h:46</a></div></div>
<div class="ttc" id="atmega2560_2include_2periph__cpu_8h_html_a726ca809ffd3d67ab4b8476646f26635a31d1ae08c10668d936d1c2c6426c1c47"><div class="ttname"><a href="atmega2560_2include_2periph__cpu_8h.html#a726ca809ffd3d67ab4b8476646f26635a31d1ae08c10668d936d1c2c6426c1c47">PORT_H</a></div><div class="ttdoc">port H </div><div class="ttdef"><b>Definition:</b> <a href="atmega2560_2include_2periph__cpu_8h_source.html#l00052">periph_cpu.h:52</a></div></div>
<div class="ttc" id="atmega1281_2include_2periph__cpu_8h_html_abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a></div><div class="ttdoc">port B </div><div class="ttdef"><b>Definition:</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00048">periph_cpu.h:48</a></div></div>
</div><!-- fragment -->
<p>Common USB OTG HS configuration with ULPI HS PHY. </p>

<p class="definition">Definition at line <a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h_source.html#l00293">293</a> of file <a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="ad1339f066c8f73d575a14381fd447e86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1339f066c8f73d575a14381fd447e86">&#9670;&nbsp;</a></span>eth_config</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structeth__conf__t.html">eth_conf_t</a> eth_config</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    .mode = <a class="code" href="cpu__eth_8h.html#a5b9e3c9f333c9b4742f186047e08ff60a7b5ea37286451bcd8cddacbf1f8ee123">RMII</a>,</div><div class="line">    .speed = <a class="code" href="group__drivers__mii.html#gaf52c7fc2b468c142ae63605a201900d4">MII_BMCR_SPEED_100</a> | <a class="code" href="group__drivers__mii.html#ga9617bf21459ab3f386b899e019db587f">MII_BMCR_FULL_DPLX</a>,</div><div class="line">    .dma = 7,</div><div class="line">    .dma_chan = 8,</div><div class="line">    .phy_addr = 0x00,</div><div class="line">    .pins = {</div><div class="line">        <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a48afb424254d52e7d97a7c1428f5aafa">PORT_G</a>, 13),   </div><div class="line">        <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a48afb424254d52e7d97a7c1428f5aafa">PORT_G</a>, 14),   </div><div class="line">        <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a48afb424254d52e7d97a7c1428f5aafa">PORT_G</a>, 11),   </div><div class="line">        <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a>, 4),    </div><div class="line">        <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a>, 5),    </div><div class="line">        <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a>, 7),    </div><div class="line">        <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a>, 1),    </div><div class="line">        <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a>, 2),    </div><div class="line">        <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a>, 1),    </div><div class="line">    }</div><div class="line">}</div><div class="ttc" id="atmega1281_2include_2periph__cpu_8h_html_abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a></div><div class="ttdoc">port C </div><div class="ttdef"><b>Definition:</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00049">periph_cpu.h:49</a></div></div>
<div class="ttc" id="group__drivers__mii_html_ga9617bf21459ab3f386b899e019db587f"><div class="ttname"><a href="group__drivers__mii.html#ga9617bf21459ab3f386b899e019db587f">MII_BMCR_FULL_DPLX</a></div><div class="ttdeci">#define MII_BMCR_FULL_DPLX</div><div class="ttdoc">Set for full duplex. </div><div class="ttdef"><b>Definition:</b> <a href="mii_8h_source.html#l00070">mii.h:70</a></div></div>
<div class="ttc" id="cpu__eth_8h_html_a5b9e3c9f333c9b4742f186047e08ff60a7b5ea37286451bcd8cddacbf1f8ee123"><div class="ttname"><a href="cpu__eth_8h.html#a5b9e3c9f333c9b4742f186047e08ff60a7b5ea37286451bcd8cddacbf1f8ee123">RMII</a></div><div class="ttdoc">Configuration for RMII. </div><div class="ttdef"><b>Definition:</b> <a href="cpu__eth_8h_source.html#l00037">cpu_eth.h:37</a></div></div>
<div class="ttc" id="atmega1281_2include_2periph__cpu_8h_html_abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a></div><div class="ttdoc">port A </div><div class="ttdef"><b>Definition:</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00047">periph_cpu.h:47</a></div></div>
<div class="ttc" id="group__drivers__mii_html_gaf52c7fc2b468c142ae63605a201900d4"><div class="ttname"><a href="group__drivers__mii.html#gaf52c7fc2b468c142ae63605a201900d4">MII_BMCR_SPEED_100</a></div><div class="ttdeci">#define MII_BMCR_SPEED_100</div><div class="ttdoc">Set speed to 100 Mbps. </div><div class="ttdef"><b>Definition:</b> <a href="mii_8h_source.html#l00074">mii.h:74</a></div></div>
<div class="ttc" id="atmega1281_2include_2periph__cpu_8h_html_abc6126af1d45847bc59afa0aa3216b04a48afb424254d52e7d97a7c1428f5aafa"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a48afb424254d52e7d97a7c1428f5aafa">PORT_G</a></div><div class="ttdoc">port G </div><div class="ttdef"><b>Definition:</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00053">periph_cpu.h:53</a></div></div>
<div class="ttc" id="atmega1284p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro. </div><div class="ttdef"><b>Definition:</b> <a href="atmega1284p_2include_2periph__cpu_8h_source.html#l00046">periph_cpu.h:46</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h_source.html#l00196">196</a> of file <a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="add49387d2037a38d9513076fde50933b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add49387d2037a38d9513076fde50933b">&#9670;&nbsp;</a></span>fmc_bank_config</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structfmc__bank__conf__t.html">fmc_bank_conf_t</a> fmc_bank_config[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>FMC Bank configuration. </p>
<p>The board has a SDRAM IS42S32400F-6BL with 128 MBit on-board. It is organized in 4 banks of 1M x 32 bits each and connected to bank 5 at address 0xc0000000.</p>
<dl class="section note"><dt>Note</dt><dd>Since only D0 to D15 are connected and D16 to D31 are unused, 4 banks with only 1M x 16 bits and thus half the capacity (8 MByte) can be used. </dd></dl>

<p class="definition">Definition at line <a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h_source.html#l00394">394</a> of file <a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="aa9dcbfbe7aa5baf027d834e5bca62a47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9dcbfbe7aa5baf027d834e5bca62a47">&#9670;&nbsp;</a></span>i2c_config</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structi2c__conf__t.html">i2c_conf_t</a> i2c_config[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    {</div><div class="line">        .dev            = I2C1,</div><div class="line">        .speed          = <a class="code" href="group__drivers__periph__i2c.html#gga6e6a870f98abb8cffa95373b69fb8243a0826bf5711e82ba26b4ada6104260583">I2C_SPEED_NORMAL</a>,</div><div class="line">        .scl_pin        = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a>, 8),</div><div class="line">        .sda_pin        = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a>, 9),</div><div class="line">        .scl_af         = <a class="code" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda34f938f8d7f13c07233e265a2a9134ca">GPIO_AF4</a>,</div><div class="line">        .sda_af         = <a class="code" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda34f938f8d7f13c07233e265a2a9134ca">GPIO_AF4</a>,</div><div class="line">        .bus            = <a class="code" href="gd32v_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8a0a7928dc21633f8cf78bf136bda6fe45">APB1</a>,</div><div class="line">        .rcc_mask       = RCC_APB1ENR_I2C1EN,</div><div class="line">        .rcc_sw_mask    = RCC_DCKCFGR2_I2C1SEL_1,</div><div class="line">        .irqn           = I2C1_ER_IRQn,</div><div class="line">    },</div><div class="line">    {</div><div class="line">        .dev            = I2C3,</div><div class="line">        .speed          = <a class="code" href="group__drivers__periph__i2c.html#gga6e6a870f98abb8cffa95373b69fb8243a0826bf5711e82ba26b4ada6104260583">I2C_SPEED_NORMAL</a>,</div><div class="line">        .scl_pin        = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega2560_2include_2periph__cpu_8h.html#a726ca809ffd3d67ab4b8476646f26635a31d1ae08c10668d936d1c2c6426c1c47">PORT_H</a>, 7),</div><div class="line">        .sda_pin        = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega2560_2include_2periph__cpu_8h.html#a726ca809ffd3d67ab4b8476646f26635a31d1ae08c10668d936d1c2c6426c1c47">PORT_H</a>, 8),</div><div class="line">        .scl_af         = <a class="code" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda34f938f8d7f13c07233e265a2a9134ca">GPIO_AF4</a>,</div><div class="line">        .sda_af         = <a class="code" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda34f938f8d7f13c07233e265a2a9134ca">GPIO_AF4</a>,</div><div class="line">        .bus            = <a class="code" href="gd32v_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8a0a7928dc21633f8cf78bf136bda6fe45">APB1</a>,</div><div class="line">        .rcc_mask       = RCC_APB1ENR_I2C3EN,</div><div class="line">        .rcc_sw_mask    = RCC_DCKCFGR2_I2C3SEL_1,</div><div class="line">        .irqn           = I2C3_ER_IRQn,</div><div class="line">    },</div><div class="line">}</div><div class="ttc" id="cpu__gpio_8h_html_a06ed6aad7d9b996fee989c31338138cda34f938f8d7f13c07233e265a2a9134ca"><div class="ttname"><a href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda34f938f8d7f13c07233e265a2a9134ca">GPIO_AF4</a></div><div class="ttdoc">use alternate function 4 </div><div class="ttdef"><b>Definition:</b> <a href="cpu__gpio_8h_source.html#l00106">cpu_gpio.h:106</a></div></div>
<div class="ttc" id="gd32v_2include_2periph__cpu_8h_html_afcbe9c50af707480e7b3e6e9058cedc8a0a7928dc21633f8cf78bf136bda6fe45"><div class="ttname"><a href="gd32v_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8a0a7928dc21633f8cf78bf136bda6fe45">APB1</a></div><div class="ttdoc">Advanced Peripheral Bus 1. </div><div class="ttdef"><b>Definition:</b> <a href="gd32v_2include_2periph__cpu_8h_source.html#l00079">periph_cpu.h:79</a></div></div>
<div class="ttc" id="atmega1284p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro. </div><div class="ttdef"><b>Definition:</b> <a href="atmega1284p_2include_2periph__cpu_8h_source.html#l00046">periph_cpu.h:46</a></div></div>
<div class="ttc" id="group__drivers__periph__i2c_html_gga6e6a870f98abb8cffa95373b69fb8243a0826bf5711e82ba26b4ada6104260583"><div class="ttname"><a href="group__drivers__periph__i2c.html#gga6e6a870f98abb8cffa95373b69fb8243a0826bf5711e82ba26b4ada6104260583">I2C_SPEED_NORMAL</a></div><div class="ttdoc">normal mode: ~100 kbit/s </div><div class="ttdef"><b>Definition:</b> <a href="atxmega_2include_2periph__cpu_8h_source.html#l00278">periph_cpu.h:278</a></div></div>
<div class="ttc" id="atmega2560_2include_2periph__cpu_8h_html_a726ca809ffd3d67ab4b8476646f26635a31d1ae08c10668d936d1c2c6426c1c47"><div class="ttname"><a href="atmega2560_2include_2periph__cpu_8h.html#a726ca809ffd3d67ab4b8476646f26635a31d1ae08c10668d936d1c2c6426c1c47">PORT_H</a></div><div class="ttdoc">port H </div><div class="ttdef"><b>Definition:</b> <a href="atmega2560_2include_2periph__cpu_8h_source.html#l00052">periph_cpu.h:52</a></div></div>
<div class="ttc" id="atmega1281_2include_2periph__cpu_8h_html_abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a></div><div class="ttdoc">port B </div><div class="ttdef"><b>Definition:</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00048">periph_cpu.h:48</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h_source.html#l00159">159</a> of file <a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a08cad2d5b5be3a456b03795de581a5a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08cad2d5b5be3a456b03795de581a5a9">&#9670;&nbsp;</a></span>sdmmc_config</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structsdmmc__conf__t.html">sdmmc_conf_t</a> sdmmc_config[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    {</div><div class="line">        .dev = SDMMC1,</div><div class="line">        .bus = <a class="code" href="gd32v_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8adfa21a626736aaaec7b1b077ebf3180b">APB2</a>,</div><div class="line">        .rcc_mask = RCC_APB2ENR_SDMMC1EN,</div><div class="line">        .cd = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a>, 13),</div><div class="line">        .cd_active = 0,             </div><div class="line">        .cd_mode = <a class="code" href="group__drivers__periph__gpio.html#gga491a2cbfb4e94f2afcc0d5bdef2dc454a676755cb9c90de719e9fee3936a3a79c">GPIO_IN_PU</a>,      </div><div class="line">        .clk = { <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a>, 12), <a class="code" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cdaab0d7792752ef7856d12b1919241f29c">GPIO_AF12</a> },</div><div class="line">        .cmd = { <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04af7242fe75227a46a190645663f91ce69">PORT_D</a>,  2), <a class="code" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cdaab0d7792752ef7856d12b1919241f29c">GPIO_AF12</a> },</div><div class="line">        .dat0 = { <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a>,  8), <a class="code" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cdaab0d7792752ef7856d12b1919241f29c">GPIO_AF12</a> },</div><div class="line">        .dat1 = { <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a>,  9), <a class="code" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cdaab0d7792752ef7856d12b1919241f29c">GPIO_AF12</a> },</div><div class="line">        .dat2 = { <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a>, 10), <a class="code" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cdaab0d7792752ef7856d12b1919241f29c">GPIO_AF12</a> },</div><div class="line">        .dat3 = { <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a>, 11), <a class="code" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cdaab0d7792752ef7856d12b1919241f29c">GPIO_AF12</a> },</div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line">        .irqn = SDMMC1_IRQn</div><div class="line">    },</div><div class="line">}</div><div class="ttc" id="atmega1281_2include_2periph__cpu_8h_html_abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a></div><div class="ttdoc">port C </div><div class="ttdef"><b>Definition:</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00049">periph_cpu.h:49</a></div></div>
<div class="ttc" id="gd32v_2include_2periph__cpu_8h_html_afcbe9c50af707480e7b3e6e9058cedc8adfa21a626736aaaec7b1b077ebf3180b"><div class="ttname"><a href="gd32v_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8adfa21a626736aaaec7b1b077ebf3180b">APB2</a></div><div class="ttdoc">Advanced Peripheral Bus 2. </div><div class="ttdef"><b>Definition:</b> <a href="gd32v_2include_2periph__cpu_8h_source.html#l00080">periph_cpu.h:80</a></div></div>
<div class="ttc" id="atmega1281_2include_2periph__cpu_8h_html_abc6126af1d45847bc59afa0aa3216b04af7242fe75227a46a190645663f91ce69"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04af7242fe75227a46a190645663f91ce69">PORT_D</a></div><div class="ttdoc">port D </div><div class="ttdef"><b>Definition:</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00050">periph_cpu.h:50</a></div></div>
<div class="ttc" id="cpu__gpio_8h_html_a06ed6aad7d9b996fee989c31338138cdaab0d7792752ef7856d12b1919241f29c"><div class="ttname"><a href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cdaab0d7792752ef7856d12b1919241f29c">GPIO_AF12</a></div><div class="ttdoc">use alternate function 12 </div><div class="ttdef"><b>Definition:</b> <a href="cpu__gpio_8h_source.html#l00115">cpu_gpio.h:115</a></div></div>
<div class="ttc" id="group__drivers__periph__gpio_html_gga491a2cbfb4e94f2afcc0d5bdef2dc454a676755cb9c90de719e9fee3936a3a79c"><div class="ttname"><a href="group__drivers__periph__gpio.html#gga491a2cbfb4e94f2afcc0d5bdef2dc454a676755cb9c90de719e9fee3936a3a79c">GPIO_IN_PU</a></div><div class="ttdoc">configure as input with pull-up resistor </div><div class="ttdef"><b>Definition:</b> <a href="drivers_2include_2periph_2gpio_8h_source.html#l00122">gpio.h:122</a></div></div>
<div class="ttc" id="atmega1284p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro. </div><div class="ttdef"><b>Definition:</b> <a href="atmega1284p_2include_2periph__cpu_8h_source.html#l00046">periph_cpu.h:46</a></div></div>
</div><!-- fragment -->
<p>SDIO/SDMMC static configuration struct. </p>

<p class="definition">Definition at line <a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h_source.html#l00442">442</a> of file <a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a873188d7292e07499dcde9674b1e849c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a873188d7292e07499dcde9674b1e849c">&#9670;&nbsp;</a></span>spi_config</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structspi__conf__t.html">spi_conf_t</a> spi_config[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    {</div><div class="line">        .dev      = SPI2,</div><div class="line">        .mosi_pin = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a>, 15),</div><div class="line">        .miso_pin = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a>, 14),</div><div class="line">        .sclk_pin = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(PORT_I, 1),</div><div class="line">        .cs_pin   = <a class="code" href="gd32v_2include_2periph__cpu_8h.html#a8b0f414ed05adc20a504e8705587f9f8">SPI_CS_UNDEF</a>,</div><div class="line">        .mosi_af  = <a class="code" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda22966ec392207510a9861fe3c26cfeab">GPIO_AF5</a>,</div><div class="line">        .miso_af  = <a class="code" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda22966ec392207510a9861fe3c26cfeab">GPIO_AF5</a>,</div><div class="line">        .sclk_af  = <a class="code" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda22966ec392207510a9861fe3c26cfeab">GPIO_AF5</a>,</div><div class="line">        .cs_af    = <a class="code" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda22966ec392207510a9861fe3c26cfeab">GPIO_AF5</a>,</div><div class="line">        .rccmask  = RCC_APB1ENR_SPI2EN,</div><div class="line">        .apbbus   = <a class="code" href="gd32v_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8a0a7928dc21633f8cf78bf136bda6fe45">APB1</a>,</div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line">    },</div><div class="line">}</div><div class="ttc" id="gd32v_2include_2periph__cpu_8h_html_a8b0f414ed05adc20a504e8705587f9f8"><div class="ttname"><a href="gd32v_2include_2periph__cpu_8h.html#a8b0f414ed05adc20a504e8705587f9f8">SPI_CS_UNDEF</a></div><div class="ttdeci">#define SPI_CS_UNDEF</div><div class="ttdoc">Define value for unused CS line. </div><div class="ttdef"><b>Definition:</b> <a href="gd32v_2include_2periph__cpu_8h_source.html#l00363">periph_cpu.h:363</a></div></div>
<div class="ttc" id="gd32v_2include_2periph__cpu_8h_html_afcbe9c50af707480e7b3e6e9058cedc8a0a7928dc21633f8cf78bf136bda6fe45"><div class="ttname"><a href="gd32v_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8a0a7928dc21633f8cf78bf136bda6fe45">APB1</a></div><div class="ttdoc">Advanced Peripheral Bus 1. </div><div class="ttdef"><b>Definition:</b> <a href="gd32v_2include_2periph__cpu_8h_source.html#l00079">periph_cpu.h:79</a></div></div>
<div class="ttc" id="cpu__gpio_8h_html_a06ed6aad7d9b996fee989c31338138cda22966ec392207510a9861fe3c26cfeab"><div class="ttname"><a href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cda22966ec392207510a9861fe3c26cfeab">GPIO_AF5</a></div><div class="ttdoc">use alternate function 5 </div><div class="ttdef"><b>Definition:</b> <a href="cpu__gpio_8h_source.html#l00107">cpu_gpio.h:107</a></div></div>
<div class="ttc" id="atmega1284p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro. </div><div class="ttdef"><b>Definition:</b> <a href="atmega1284p_2include_2periph__cpu_8h_source.html#l00046">periph_cpu.h:46</a></div></div>
<div class="ttc" id="atmega1281_2include_2periph__cpu_8h_html_abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a></div><div class="ttdoc">port B </div><div class="ttdef"><b>Definition:</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00048">periph_cpu.h:48</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h_source.html#l00130">130</a> of file <a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
<a id="a1643cfc64589407fb96b4cbf908689a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1643cfc64589407fb96b4cbf908689a5">&#9670;&nbsp;</a></span>uart_config</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structuart__conf__t.html">uart_conf_t</a> uart_config[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    {</div><div class="line">        .dev        = USART1,</div><div class="line">        .rcc_mask   = RCC_APB2ENR_USART1EN,</div><div class="line">        .rx_pin     = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a>, 7),</div><div class="line">        .tx_pin     = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a>, 9),</div><div class="line">        .rx_af      = <a class="code" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cdab9977fcdc662307e4df15ab3435d5087">GPIO_AF7</a>,</div><div class="line">        .tx_af      = <a class="code" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cdab9977fcdc662307e4df15ab3435d5087">GPIO_AF7</a>,</div><div class="line">        .bus        = <a class="code" href="gd32v_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8adfa21a626736aaaec7b1b077ebf3180b">APB2</a>,</div><div class="line">        .irqn       = USART1_IRQn,</div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line">    },</div><div class="line">    {  </div><div class="line">        .dev        = USART6,</div><div class="line">        .rcc_mask   = RCC_APB2ENR_USART6EN,</div><div class="line">        .rx_pin     = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a>, 6),</div><div class="line">        .tx_pin     = <a class="code" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a>, 7),</div><div class="line">        .rx_af      = <a class="code" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cdab9977fcdc662307e4df15ab3435d5087">GPIO_AF7</a>,</div><div class="line">        .tx_af      = <a class="code" href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cdab9977fcdc662307e4df15ab3435d5087">GPIO_AF7</a>,</div><div class="line">        .bus        = <a class="code" href="gd32v_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8adfa21a626736aaaec7b1b077ebf3180b">APB2</a>,</div><div class="line">        .irqn       = USART6_IRQn,</div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line">    },</div><div class="line">}</div><div class="ttc" id="atmega1281_2include_2periph__cpu_8h_html_abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a></div><div class="ttdoc">port C </div><div class="ttdef"><b>Definition:</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00049">periph_cpu.h:49</a></div></div>
<div class="ttc" id="gd32v_2include_2periph__cpu_8h_html_afcbe9c50af707480e7b3e6e9058cedc8adfa21a626736aaaec7b1b077ebf3180b"><div class="ttname"><a href="gd32v_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8adfa21a626736aaaec7b1b077ebf3180b">APB2</a></div><div class="ttdoc">Advanced Peripheral Bus 2. </div><div class="ttdef"><b>Definition:</b> <a href="gd32v_2include_2periph__cpu_8h_source.html#l00080">periph_cpu.h:80</a></div></div>
<div class="ttc" id="atmega1281_2include_2periph__cpu_8h_html_abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a></div><div class="ttdoc">port A </div><div class="ttdef"><b>Definition:</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00047">periph_cpu.h:47</a></div></div>
<div class="ttc" id="cpu__gpio_8h_html_a06ed6aad7d9b996fee989c31338138cdab9977fcdc662307e4df15ab3435d5087"><div class="ttname"><a href="cpu__gpio_8h.html#a06ed6aad7d9b996fee989c31338138cdab9977fcdc662307e4df15ab3435d5087">GPIO_AF7</a></div><div class="ttdoc">use alternate function 7 </div><div class="ttdef"><b>Definition:</b> <a href="cpu__gpio_8h_source.html#l00109">cpu_gpio.h:109</a></div></div>
<div class="ttc" id="atmega1284p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro. </div><div class="ttdef"><b>Definition:</b> <a href="atmega1284p_2include_2periph__cpu_8h_source.html#l00046">periph_cpu.h:46</a></div></div>
<div class="ttc" id="atmega1281_2include_2periph__cpu_8h_html_abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a></div><div class="ttdoc">port B </div><div class="ttdef"><b>Definition:</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00048">periph_cpu.h:48</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h_source.html#l00087">87</a> of file <a class="el" href="boards_2stm32f746g-disco_2include_2periph__conf_8h_source.html">periph_conf.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Thu Mar 13 2025 10:38:26 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.14</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
