<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ISSDK: boardkit/frdm-ke15z/clock_config.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="issdk_stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nxp_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ISSDK
   &#160;<span id="projectnumber">1.8</span>
   </div>
   <div id="projectbrief">IoT Sensing Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6994211064bad48d3d63a6227f5100d6.html">boardkit</a></li><li class="navelem"><a class="el" href="dir_5974cf386c5ed4cc213ed0b1058cbbae.html">frdm-ke15z</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">clock_config.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="a04241.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2016, Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright 2016-2017 NXP</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * How to setup clock using clock driver functions:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * 1. Call CLOCK_InitXXX() to configure corresponding SCG clock source.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    Note: The clock could not be set when it is being used as system clock.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    In default out of reset, the CPU is clocked from FIRC(IRC48M),</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    so before setting FIRC, change to use another avaliable clock source.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 2. Call CLOCK_SetXtal0Freq() to set XTAL0 frequency based on board settings.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * 3. Call CLOCK_SetXxxModeSysClkConfig() to set SCG mode for Xxx run mode.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    Wait until the system clock source is changed to target source.</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * 4. If power mode change is needed, call SMC_SetPowerModeProtection() to allow</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *    corresponding power mode and SMC_SetPowerModeXxx() to change to Xxx mode.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *    Supported run mode and clock restrictions could be found in Reference Manual.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* TEXT BELOW IS USED AS SETTING FOR THE CLOCKS TOOL *****************************</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">!!ClocksProfile</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">product: Clocks v1.0</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">processor: MKE15Z256xxx7</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">package_id: MKE15Z256VLL7</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">mcu_data: ksdk2_0</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">processor_version: 1.1.0</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR THE CLOCKS TOOL **/</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;fsl_smc.h&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="a04298.html">clock_config.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Definitions</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> * Variables</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* System clock frequency. */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="a04223.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * Code</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/*FUNCTION**********************************************************************</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> * Function Name : CLOCK_CONFIG_FircSafeConfig</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> * Description   : This function is used to safely configure FIRC clock.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> *                 In default out of reset, the CPU is clocked from FIRC(IRC48M).</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> *                 Before setting FIRC, change to use SIRC as system clock,</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> *                 then configure FIRC. After FIRC is set, change back to use FIRC</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> *                 in case SIRC need to be configured.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> * Param fircConfig  : FIRC configuration.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> *END**************************************************************************/</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> CLOCK_CONFIG_FircSafeConfig(<span class="keyword">const</span> scg_firc_config_t *fircConfig)</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;{</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    scg_sys_clk_config_t curConfig;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keyword">const</span> scg_sirc_config_t scgSircConfig = {.enableMode = kSCG_SircEnable,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                             .div1 = kSCG_AsyncClkDisable,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                             .div2 = kSCG_AsyncClkDivBy2,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                                             .range = kSCG_SircRangeHigh};</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    scg_sys_clk_config_t sysClkSafeConfigSource = {</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;         .divSlow = kSCG_SysClkDivBy4, <span class="comment">/* Slow clock divider */</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;         .divCore = kSCG_SysClkDivBy1, <span class="comment">/* Core clock divider */</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;         .src = kSCG_SysClkSrcSirc     <span class="comment">/* System clock source */</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    };</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="comment">/* Init Sirc. */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    CLOCK_InitSirc(&amp;scgSircConfig);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="comment">/* Change to use SIRC as system clock source to prepare to change FIRCCFG register. */</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    CLOCK_SetRunModeSysClkConfig(&amp;sysClkSafeConfigSource);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="comment">/* Wait for clock source switch finished. */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keywordflow">do</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    {</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;         CLOCK_GetCurSysClkConfig(&amp;curConfig);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    } <span class="keywordflow">while</span> (curConfig.src != sysClkSafeConfigSource.src);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="comment">/* Init Firc. */</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    CLOCK_InitFirc(fircConfig);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="comment">/* Change back to use FIRC as system clock source in order to configure SIRC if needed. */</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    sysClkSafeConfigSource.src = kSCG_SysClkSrcFirc;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    CLOCK_SetRunModeSysClkConfig(&amp;sysClkSafeConfigSource);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="comment">/* Wait for clock source switch finished. */</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keywordflow">do</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    {</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;         CLOCK_GetCurSysClkConfig(&amp;curConfig);</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    } <span class="keywordflow">while</span> (curConfig.src != sysClkSafeConfigSource.src);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;}</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> ********************** Configuration BOARD_BootClockRUN ***********************</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/* TEXT BELOW IS USED AS SETTING FOR THE CLOCKS TOOL *****************************</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">!!Configuration</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">name: BOARD_BootClockRUN</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">outputs:</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">- {id: Bus_clock.outFreq, value: 24 MHz}</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">- {id: Core_clock.outFreq, value: 72 MHz}</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">- {id: FIRCDIV2_CLK.outFreq, value: 48 MHz}</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">- {id: FLLDIV2_CLK.outFreq, value: 36 MHz}</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">- {id: Flash_clock.outFreq, value: 24 MHz}</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">- {id: LPO1KCLK.outFreq, value: 1 kHz}</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">- {id: LPO_clock.outFreq, value: 128 kHz}</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">- {id: SIRCDIV2_CLK.outFreq, value: 4 MHz}</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">- {id: SIRC_CLK.outFreq, value: 8 MHz}</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">- {id: SOSCDIV2_CLK.outFreq, value: 8 MHz}</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">- {id: SOSC_CLK.outFreq, value: 8 MHz}</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">- {id: System_clock.outFreq, value: 72 MHz}</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">settings:</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">- {id: SCGMode, value: LPFLL}</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">- {id: OSC32_CR_ROSCE_CFG, value: Enabled}</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">- {id: SCG.DIVCORE.scale, value: &#39;1&#39;, locked: true}</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">- {id: SCG.DIVSLOW.scale, value: &#39;3&#39;, locked: true}</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">- {id: SCG.FIRCDIV2.scale, value: &#39;1&#39;}</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">- {id: SCG.LPFLLDIV2.scale, value: &#39;2&#39;}</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">- {id: SCG.LPFLL_mul.scale, value: &#39;36&#39;, locked: true}</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">- {id: SCG.SCSSEL.sel, value: SCG.LPFLL}</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">- {id: SCG.SIRCDIV2.scale, value: &#39;2&#39;}</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">- {id: SCG.SOSCDIV2.scale, value: &#39;1&#39;}</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">- {id: SCG.TRIMDIV.scale, value: &#39;4&#39;}</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">- {id: SCG_LPFLLCSR_LPFLLEN_CFG, value: Enabled}</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">- {id: SCG_SIRCCSR_SIRCLPEN_CFG, value: Disabled}</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">- {id: SCG_SOSCCFG_OSC_MODE_CFG, value: ModeOscLowPower}</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">- {id: SCG_SOSCCFG_RANGE_CFG, value: Medium}</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">- {id: SCG_SOSCCSR_SOSCEN_CFG, value: Enabled}</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">- {id: SCG_SOSCCSR_SOSCLPEN_CFG, value: Enabled}</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">sources:</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">- {id: SCG.SOSC.outFreq, value: 8 MHz, enabled: true}</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR THE CLOCKS TOOL **/</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"> * Variables for BOARD_BootClockRUN configuration</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="a04304.html#a9608b8d38f9bebc0bd4f50f9d8ce30ab">  141</a></span>&#160;<span class="keyword">const</span> scg_sys_clk_config_t <a class="code" href="a04241.html#a9608b8d38f9bebc0bd4f50f9d8ce30ab">g_sysClkConfig_BOARD_BootClockRUN</a> =</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    {</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        .divSlow = kSCG_SysClkDivBy3,             <span class="comment">/* Slow Clock Divider: divided by 3 */</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        .divCore = kSCG_SysClkDivBy1,             <span class="comment">/* Core Clock Divider: divided by 1 */</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        .src = kSCG_SysClkSrcLpFll,               <span class="comment">/* Low power FLL is selected as System Clock Source */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    };</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="a04301.html#a43bf8979e09a0a941320583656ed32f7">  147</a></span>&#160;<span class="keyword">const</span> scg_sosc_config_t <a class="code" href="a04241.html#a43bf8979e09a0a941320583656ed32f7">g_scgSysOscConfig_BOARD_BootClockRUN</a> =</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    {</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        .freq = 8000000U,                         <span class="comment">/* System Oscillator frequency: 8000000Hz */</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        .enableMode = kSCG_SysOscEnable | kSCG_SysOscEnableInLowPower,<span class="comment">/* Enable System OSC clock, Enable System OSC in low power mode */</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        .monitorMode = kSCG_SysOscMonitorDisable, <span class="comment">/* Monitor disabled */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        .div2 = kSCG_AsyncClkDivBy1,              <span class="comment">/* System OSC Clock Divider 2: divided by 1 */</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        .workMode = kSCG_SysOscModeOscLowPower,   <span class="comment">/* Oscillator low power */</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    };</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="a04304.html#af4d90a1ba81948cb43b4ea3bbf1430fa">  155</a></span>&#160;<span class="keyword">const</span> scg_sirc_config_t <a class="code" href="a04241.html#af4d90a1ba81948cb43b4ea3bbf1430fa">g_scgSircConfig_BOARD_BootClockRUN</a> =</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    {</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        .enableMode = kSCG_SircEnable,            <span class="comment">/* Enable SIRC clock */</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        .div2 = kSCG_AsyncClkDivBy2,              <span class="comment">/* Slow IRC Clock Divider 2: divided by 2 */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        .range = kSCG_SircRangeHigh,              <span class="comment">/* Slow IRC high range clock (8 MHz) */</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    };</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="a04241.html#a11b406d8b361edd1a4bebc8930743a0a">  161</a></span>&#160;<span class="keyword">const</span> scg_firc_config_t <a class="code" href="a04241.html#a11b406d8b361edd1a4bebc8930743a0a">g_scgFircConfig_BOARD_BootClockRUN</a> =</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    {</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        .enableMode = kSCG_FircEnable,            <span class="comment">/* Enable FIRC clock */</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        .div2 = kSCG_AsyncClkDivBy1,              <span class="comment">/* Fast IRC Clock Divider 2: divided by 1 */</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        .range = kSCG_FircRange48M,               <span class="comment">/* Fast IRC is trimmed to 48MHz */</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        .trimConfig = NULL,                       <span class="comment">/* Fast IRC Trim disabled */</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    };</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="a04241.html#aaba96dcc6379af631b9b3eca820277cd">  168</a></span>&#160;<span class="keyword">const</span> scg_lpfll_config_t <a class="code" href="a04241.html#aaba96dcc6379af631b9b3eca820277cd">g_scgLpFllConfig_BOARD_BootClockRUN</a> =</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    {</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        .enableMode = kSCG_LpFllEnable,           <span class="comment">/* Enable LPFLL clock */</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        .div2 = kSCG_AsyncClkDivBy2,              <span class="comment">/* Low Power FLL Clock Divider 2: divided by 2 */</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        .range = kSCG_LpFllRange72M,              <span class="comment">/* LPFLL is trimmed to 72MHz */</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        .trimConfig = NULL,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    };</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> * Code for BOARD_BootClockRUN configuration</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="a04241.html#a5e69c4eff0fd5236bbb0ff4e1d5a7a7e">  178</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a04223.html#a5e69c4eff0fd5236bbb0ff4e1d5a7a7e">BOARD_BootClockRUN</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;{</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    scg_sys_clk_config_t curConfig;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="comment">/* Init SOSC according to board configuration. */</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    CLOCK_InitSysOsc(&amp;g_scgSysOscConfig_BOARD_BootClockRUN);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="comment">/* Set the XTAL0 frequency based on board settings. */</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    CLOCK_SetXtal0Freq(g_scgSysOscConfig_BOARD_BootClockRUN.freq);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="comment">/* Init FIRC. */</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    CLOCK_CONFIG_FircSafeConfig(&amp;g_scgFircConfig_BOARD_BootClockRUN);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="comment">/* Init SIRC. */</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    CLOCK_InitSirc(&amp;g_scgSircConfig_BOARD_BootClockRUN);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="comment">/* Init LPFLL. */</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    CLOCK_InitLpFll(&amp;g_scgLpFllConfig_BOARD_BootClockRUN);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="comment">/* Set SCG to LPFLL mode. */</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    CLOCK_SetRunModeSysClkConfig(&amp;g_sysClkConfig_BOARD_BootClockRUN);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="comment">/* Wait for clock source switch finished. */</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordflow">do</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    {</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;         CLOCK_GetCurSysClkConfig(&amp;curConfig);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    } <span class="keywordflow">while</span> (curConfig.src != g_sysClkConfig_BOARD_BootClockRUN.src);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="comment">/* Set SystemCoreClock variable. */</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <a class="code" href="a04223.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="a04280.html#a6ae55dea13be64e40de107ee288779f3">BOARD_BOOTCLOCKRUN_CORE_CLOCK</a>;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;}</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"> ********************* Configuration BOARD_BootClockVLPR ***********************</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/* TEXT BELOW IS USED AS SETTING FOR THE CLOCKS TOOL *****************************</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">!!Configuration</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">name: BOARD_BootClockVLPR</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">outputs:</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">- {id: Bus_clock.outFreq, value: 1 MHz}</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">- {id: Core_clock.outFreq, value: 4 MHz}</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">- {id: Flash_clock.outFreq, value: 1 MHz}</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">- {id: LPO1KCLK.outFreq, value: 1 kHz}</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">- {id: LPO_clock.outFreq, value: 128 kHz}</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">- {id: SOSCDIV2_CLK.outFreq, value: 8 MHz}</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">- {id: SOSC_CLK.outFreq, value: 8 MHz}</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">- {id: System_clock.outFreq, value: 4 MHz}</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">settings:</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">- {id: SCGMode, value: SOSC}</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">- {id: powerMode, value: VLPR}</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">- {id: OSC32_CR_ROSCE_CFG, value: Enabled}</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">- {id: SCG.DIVCORE.scale, value: &#39;2&#39;, locked: true}</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">- {id: SCG.DIVSLOW.scale, value: &#39;4&#39;, locked: true}</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">- {id: SCG.FIRCDIV2.scale, value: &#39;1&#39;}</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">- {id: SCG.LPFLLDIV2.scale, value: &#39;2&#39;}</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">- {id: SCG.LPFLL_mul.scale, value: &#39;36&#39;, locked: true}</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">- {id: SCG.SCSSEL.sel, value: SCG.SOSC}</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">- {id: SCG.SIRCDIV2.scale, value: &#39;2&#39;}</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">- {id: SCG.SOSCDIV2.scale, value: &#39;1&#39;}</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">- {id: SCG.TRIMDIV.scale, value: &#39;4&#39;}</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">- {id: &#39;SCG::RCCR[DIVSLOW].bitField&#39;, value: Divide-by-3}</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">- {id: SCG_LPFLLCSR_LPFLLEN_CFG, value: Enabled}</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">- {id: SCG_SIRCCSR_SIRCLPEN_CFG, value: Disabled}</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">- {id: SCG_SOSCCFG_OSC_MODE_CFG, value: ModeOscLowPower}</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">- {id: SCG_SOSCCFG_RANGE_CFG, value: Medium}</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">- {id: SCG_SOSCCSR_SOSCEN_CFG, value: Enabled}</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">- {id: SCG_SOSCCSR_SOSCLPEN_CFG, value: Enabled}</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">sources:</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">- {id: SCG.SOSC.outFreq, value: 8 MHz, enabled: true}</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"> * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR THE CLOCKS TOOL **/</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"> * Variables for BOARD_BootClockVLPR configuration</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="a04304.html#a6fb92887297483f62b272f9d6bed330d">  245</a></span>&#160;<span class="keyword">const</span> scg_sys_clk_config_t <a class="code" href="a04241.html#a6fb92887297483f62b272f9d6bed330d">g_sysClkConfig_BOARD_BootClockVLPR</a> =</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    {</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        .divSlow = kSCG_SysClkDivBy4,             <span class="comment">/* Slow Clock Divider: divided by 4 */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        .divCore = kSCG_SysClkDivBy2,             <span class="comment">/* Core Clock Divider: divided by 2 */</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        .src = kSCG_SysClkSrcSysOsc,              <span class="comment">/* System OSC is selected as System Clock Source */</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    };</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="a04298.html#a718746cce105e1ad3246085a2259db2b">  251</a></span>&#160;<span class="keyword">const</span> scg_sosc_config_t <a class="code" href="a04241.html#a718746cce105e1ad3246085a2259db2b">g_scgSysOscConfig_BOARD_BootClockVLPR</a> =</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    {</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        .freq = 8000000U,                         <span class="comment">/* System Oscillator frequency: 8000000Hz */</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        .enableMode = kSCG_SysOscEnable | kSCG_SysOscEnableInLowPower,<span class="comment">/* Enable System OSC clock, Enable System OSC in low power mode */</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        .monitorMode = kSCG_SysOscMonitorDisable, <span class="comment">/* Monitor disabled */</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        .div2 = kSCG_AsyncClkDivBy1,              <span class="comment">/* System OSC Clock Divider 2: divided by 1 */</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        .workMode = kSCG_SysOscModeOscLowPower,   <span class="comment">/* Oscillator low power */</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    };</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="a04304.html#a06807e17a6c4bf2bd0881063c70779a5">  259</a></span>&#160;<span class="keyword">const</span> scg_sirc_config_t <a class="code" href="a04241.html#a06807e17a6c4bf2bd0881063c70779a5">g_scgSircConfig_BOARD_BootClockVLPR</a> =</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    {</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        .enableMode = kSCG_SircEnable,            <span class="comment">/* Enable SIRC clock */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        .div2 = kSCG_AsyncClkDivBy2,              <span class="comment">/* Slow IRC Clock Divider 2: divided by 2 */</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        .range = kSCG_SircRangeHigh,              <span class="comment">/* Slow IRC high range clock (8 MHz) */</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    };</div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="a04241.html#a670856246c0d17d9847e3143a6fcd9a8">  265</a></span>&#160;<span class="keyword">const</span> scg_firc_config_t <a class="code" href="a04241.html#a670856246c0d17d9847e3143a6fcd9a8">g_scgFircConfig_BOARD_BootClockVLPR</a> =</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    {</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        .enableMode = kSCG_FircEnable,            <span class="comment">/* Enable FIRC clock */</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        .div2 = kSCG_AsyncClkDivBy1,              <span class="comment">/* Fast IRC Clock Divider 2: divided by 1 */</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        .range = kSCG_FircRange48M,               <span class="comment">/* Fast IRC is trimmed to 48MHz */</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        .trimConfig = NULL,                       <span class="comment">/* Fast IRC Trim disabled */</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    };</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="a04241.html#a2bf07cc0e5159d26cfdf7d68992924d2">  272</a></span>&#160;<span class="keyword">const</span> scg_lpfll_config_t <a class="code" href="a04241.html#a2bf07cc0e5159d26cfdf7d68992924d2">g_scgLpFllConfig_BOARD_BootClockVLPR</a> =</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    {</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        .enableMode = kSCG_LpFllEnable,           <span class="comment">/* Enable LPFLL clock */</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        .div2 = kSCG_AsyncClkDivBy2,              <span class="comment">/* Low Power FLL Clock Divider 2: divided by 2 */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        .range = kSCG_LpFllRange72M,              <span class="comment">/* LPFLL is trimmed to 72MHz */</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        .trimConfig = NULL,</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    };</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"> * Code for BOARD_BootClockVLPR configuration</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="a04241.html#aeda06d8bee4b00642713d50a62d8edc9">  282</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="a04223.html#aeda06d8bee4b00642713d50a62d8edc9">BOARD_BootClockVLPR</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;{</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="comment">/* Init SOSC according to board configuration. */</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    CLOCK_InitSysOsc(&amp;g_scgSysOscConfig_BOARD_BootClockVLPR);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="comment">/* Set the XTAL0 frequency based on board settings. */</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    CLOCK_SetXtal0Freq(g_scgSysOscConfig_BOARD_BootClockVLPR.freq);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="comment">/* Set SCG to SOSC mode. */</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    CLOCK_SetVlprModeSysClkConfig(&amp;g_sysClkConfig_BOARD_BootClockVLPR);</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="comment">/* Allow SMC all power modes. */</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    SMC_SetPowerModeProtection(<a class="code" href="a00641.html#a6667e81e5b32250febd3d46511d9309d">SMC</a>, kSMC_AllowPowerModeAll);</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="comment">/* Set VLPR power mode. */</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <a class="code" href="a00638.html#a82cb114bb9a5ea2f235a0216709d70f8">SMC_SetPowerModeVlpr</a>(<a class="code" href="a00641.html#a6667e81e5b32250febd3d46511d9309d">SMC</a>);</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="keywordflow">while</span> (SMC_GetPowerModeState(<a class="code" href="a00641.html#a6667e81e5b32250febd3d46511d9309d">SMC</a>) != kSMC_PowerStateVlpr)</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    {</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    }</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="comment">/* Set SystemCoreClock variable. */</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <a class="code" href="a04223.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="a04280.html#a210b0086dcdb8229f4941c823588f142">BOARD_BOOTCLOCKVLPR_CORE_CLOCK</a>;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;}</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="ttc" id="a04241_html_a06807e17a6c4bf2bd0881063c70779a5"><div class="ttname"><a href="a04241.html#a06807e17a6c4bf2bd0881063c70779a5">g_scgSircConfig_BOARD_BootClockVLPR</a></div><div class="ttdeci">const scg_sirc_config_t g_scgSircConfig_BOARD_BootClockVLPR</div><div class="ttdoc">SIRC set for BOARD_BootClockVLPR configuration. </div><div class="ttdef"><b>Definition:</b> <a href="a04241_source.html#l00259">clock_config.c:259</a></div></div>
<div class="ttc" id="a04241_html_a43bf8979e09a0a941320583656ed32f7"><div class="ttname"><a href="a04241.html#a43bf8979e09a0a941320583656ed32f7">g_scgSysOscConfig_BOARD_BootClockRUN</a></div><div class="ttdeci">const scg_sosc_config_t g_scgSysOscConfig_BOARD_BootClockRUN</div><div class="ttdoc">System OSC set for BOARD_BootClockRUN configuration. </div><div class="ttdef"><b>Definition:</b> <a href="a04241_source.html#l00147">clock_config.c:147</a></div></div>
<div class="ttc" id="a04241_html_a670856246c0d17d9847e3143a6fcd9a8"><div class="ttname"><a href="a04241.html#a670856246c0d17d9847e3143a6fcd9a8">g_scgFircConfig_BOARD_BootClockVLPR</a></div><div class="ttdeci">const scg_firc_config_t g_scgFircConfig_BOARD_BootClockVLPR</div><div class="ttdef"><b>Definition:</b> <a href="a04241_source.html#l00265">clock_config.c:265</a></div></div>
<div class="ttc" id="a00638_html_a82cb114bb9a5ea2f235a0216709d70f8"><div class="ttname"><a href="a00638.html#a82cb114bb9a5ea2f235a0216709d70f8">SMC_SetPowerModeVlpr</a></div><div class="ttdeci">status_t SMC_SetPowerModeVlpr(void *arg)</div><div class="ttdoc">Configures the system to VLPR power mode. API name used from Kinetis family to maintain compatibility...</div><div class="ttdef"><b>Definition:</b> <a href="a00638_source.html#l00169">lpc54114.c:169</a></div></div>
<div class="ttc" id="a04241_html_a718746cce105e1ad3246085a2259db2b"><div class="ttname"><a href="a04241.html#a718746cce105e1ad3246085a2259db2b">g_scgSysOscConfig_BOARD_BootClockVLPR</a></div><div class="ttdeci">const scg_sosc_config_t g_scgSysOscConfig_BOARD_BootClockVLPR</div><div class="ttdoc">System OSC set for BOARD_BootClockVLPR configuration. </div><div class="ttdef"><b>Definition:</b> <a href="a04241_source.html#l00251">clock_config.c:251</a></div></div>
<div class="ttc" id="a00641_html_a6667e81e5b32250febd3d46511d9309d"><div class="ttname"><a href="a00641.html#a6667e81e5b32250febd3d46511d9309d">SMC</a></div><div class="ttdeci">#define SMC</div><div class="ttdef"><b>Definition:</b> <a href="a00641_source.html#l00118">lpc54114.h:118</a></div></div>
<div class="ttc" id="a04241_html_a9608b8d38f9bebc0bd4f50f9d8ce30ab"><div class="ttname"><a href="a04241.html#a9608b8d38f9bebc0bd4f50f9d8ce30ab">g_sysClkConfig_BOARD_BootClockRUN</a></div><div class="ttdeci">const scg_sys_clk_config_t g_sysClkConfig_BOARD_BootClockRUN</div><div class="ttdoc">SCG set for BOARD_BootClockRUN configuration. </div><div class="ttdef"><b>Definition:</b> <a href="a04241_source.html#l00141">clock_config.c:141</a></div></div>
<div class="ttc" id="a04241_html_a2bf07cc0e5159d26cfdf7d68992924d2"><div class="ttname"><a href="a04241.html#a2bf07cc0e5159d26cfdf7d68992924d2">g_scgLpFllConfig_BOARD_BootClockVLPR</a></div><div class="ttdeci">const scg_lpfll_config_t g_scgLpFllConfig_BOARD_BootClockVLPR</div><div class="ttdef"><b>Definition:</b> <a href="a04241_source.html#l00272">clock_config.c:272</a></div></div>
<div class="ttc" id="a04241_html_a6fb92887297483f62b272f9d6bed330d"><div class="ttname"><a href="a04241.html#a6fb92887297483f62b272f9d6bed330d">g_sysClkConfig_BOARD_BootClockVLPR</a></div><div class="ttdeci">const scg_sys_clk_config_t g_sysClkConfig_BOARD_BootClockVLPR</div><div class="ttdoc">SCG set for BOARD_BootClockVLPR configuration. </div><div class="ttdef"><b>Definition:</b> <a href="a04241_source.html#l00245">clock_config.c:245</a></div></div>
<div class="ttc" id="a04223_html_aeda06d8bee4b00642713d50a62d8edc9"><div class="ttname"><a href="a04223.html#aeda06d8bee4b00642713d50a62d8edc9">BOARD_BootClockVLPR</a></div><div class="ttdeci">void BOARD_BootClockVLPR(void)</div><div class="ttdoc">This function executes configuration of clocks. </div><div class="ttdef"><b>Definition:</b> <a href="a04223_source.html#l00266">clock_config.c:266</a></div></div>
<div class="ttc" id="a04241_html_af4d90a1ba81948cb43b4ea3bbf1430fa"><div class="ttname"><a href="a04241.html#af4d90a1ba81948cb43b4ea3bbf1430fa">g_scgSircConfig_BOARD_BootClockRUN</a></div><div class="ttdeci">const scg_sirc_config_t g_scgSircConfig_BOARD_BootClockRUN</div><div class="ttdoc">SIRC set for BOARD_BootClockRUN configuration. </div><div class="ttdef"><b>Definition:</b> <a href="a04241_source.html#l00155">clock_config.c:155</a></div></div>
<div class="ttc" id="a04280_html_a210b0086dcdb8229f4941c823588f142"><div class="ttname"><a href="a04280.html#a210b0086dcdb8229f4941c823588f142">BOARD_BOOTCLOCKVLPR_CORE_CLOCK</a></div><div class="ttdeci">#define BOARD_BOOTCLOCKVLPR_CORE_CLOCK</div><div class="ttdef"><b>Definition:</b> <a href="a04280_source.html#l00060">clock_config.h:60</a></div></div>
<div class="ttc" id="a04241_html_aaba96dcc6379af631b9b3eca820277cd"><div class="ttname"><a href="a04241.html#aaba96dcc6379af631b9b3eca820277cd">g_scgLpFllConfig_BOARD_BootClockRUN</a></div><div class="ttdeci">const scg_lpfll_config_t g_scgLpFllConfig_BOARD_BootClockRUN</div><div class="ttdef"><b>Definition:</b> <a href="a04241_source.html#l00168">clock_config.c:168</a></div></div>
<div class="ttc" id="a04223_html_aa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="a04223.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div></div>
<div class="ttc" id="a04280_html_a6ae55dea13be64e40de107ee288779f3"><div class="ttname"><a href="a04280.html#a6ae55dea13be64e40de107ee288779f3">BOARD_BOOTCLOCKRUN_CORE_CLOCK</a></div><div class="ttdeci">#define BOARD_BOOTCLOCKRUN_CORE_CLOCK</div><div class="ttdef"><b>Definition:</b> <a href="a04280_source.html#l00025">clock_config.h:25</a></div></div>
<div class="ttc" id="a04298_html"><div class="ttname"><a href="a04298.html">clock_config.h</a></div></div>
<div class="ttc" id="a04241_html_a11b406d8b361edd1a4bebc8930743a0a"><div class="ttname"><a href="a04241.html#a11b406d8b361edd1a4bebc8930743a0a">g_scgFircConfig_BOARD_BootClockRUN</a></div><div class="ttdeci">const scg_firc_config_t g_scgFircConfig_BOARD_BootClockRUN</div><div class="ttdef"><b>Definition:</b> <a href="a04241_source.html#l00161">clock_config.c:161</a></div></div>
<div class="ttc" id="a04223_html_a5e69c4eff0fd5236bbb0ff4e1d5a7a7e"><div class="ttname"><a href="a04223.html#a5e69c4eff0fd5236bbb0ff4e1d5a7a7e">BOARD_BootClockRUN</a></div><div class="ttdeci">void BOARD_BootClockRUN(void)</div><div class="ttdoc">This function executes configuration of clocks. </div><div class="ttdef"><b>Definition:</b> <a href="a04223_source.html#l00168">clock_config.c:168</a></div></div>
</div><!-- fragment --></div><!-- contents -->

<hr class="footer"/><address class="footer"><small>
&copy; Copyright 2016-2022 NXP. All Rights Reserved. SPDX-License-Identifier: BSD-3-Clause
</small></address>
</body>
</html>
