#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar  1 21:22:38 2021
# Process ID: 16164
# Current directory: C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log rvfpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rvfpga.tcl
# Log file: C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.runs/synth_1/rvfpga.vds
# Journal file: C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source rvfpga.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/Additional Files/ece540_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top rvfpga -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 97504 
WARNING: [Synth 8-1921] elaboration system task error violates IEEE 1800 syntax [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:162]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi2wb with formal parameter declaration list [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:71]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi2wb with formal parameter declaration list [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:81]
WARNING: [Synth 8-2507] parameter declaration becomes local in debounce with formal parameter declaration list [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/debounce.v:48]
WARNING: [Synth 8-976] Extended_Reg has already been declared [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:286]
WARNING: [Synth 8-2654] second declaration of Extended_Reg ignored [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:286]
INFO: [Synth 8-994] Extended_Reg is declared here [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:53]
WARNING: [Synth 8-6901] identifier 'Enables_Reg' is used before its declaration [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:224]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:228]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:229]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:230]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:231]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:300]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:301]
WARNING: [Synth 8-2369] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:328]
WARNING: [Synth 8-2369] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:352]
WARNING: [Synth 8-2507] parameter declaration becomes local in wb_mux with formal parameter declaration list [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2/wb_mux.v:87]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 893.719 ; gain = 241.172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rvfpga' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.sv:30]
	Parameter bootrom_file bound to: (null) - type: string 
	Parameter RAM_SIZE bound to: 65536 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_gen_nexys' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/clk_gen_nexys.v:24]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61495]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (1#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61495]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen_nexys' (2#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/clk_gen_nexys.v:24]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (2#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (2#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_cdc_intf' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_cdc.sv:133]
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_USER_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter LOG_DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'axi_cdc' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_cdc.sv:23]
	Parameter LogDepth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:80]
	Parameter WIDTH bound to: 74 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:150]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_WIDTH bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_FULL bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'sync' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/sync.sv:15]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'sync' (3#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/sync.sv:15]
INFO: [Synth 8-6157] synthesizing module 'gray_to_binary' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/graycode.sv:25]
	Parameter N bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'gray_to_binary' (4#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/graycode.sv:25]
INFO: [Synth 8-6157] synthesizing module 'binary_to_gray' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/graycode.sv:15]
	Parameter N bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'binary_to_gray' (5#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/graycode.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src' (6#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:150]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:207]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_WIDTH bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_EMPTY bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'spill_register' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register' (7#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst' (8#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:207]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray' (9#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:80]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray__parameterized0' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:80]
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized0' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:150]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_WIDTH bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_FULL bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized0' (9#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:150]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized0' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:207]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_WIDTH bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_EMPTY bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized0' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized0' (9#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized0' (9#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:207]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray__parameterized0' (9#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:80]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray__parameterized1' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:80]
	Parameter WIDTH bound to: 68 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized1' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:150]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_WIDTH bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_FULL bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized1' (9#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:150]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized1' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:207]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_WIDTH bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_EMPTY bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized1' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized1' (9#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized1' (9#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:207]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray__parameterized1' (9#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'axi_cdc' (10#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_cdc.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'axi_cdc_intf' (11#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_cdc.sv:133]
INFO: [Synth 8-6157] synthesizing module 'litedram_top' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_top.v:27]
	Parameter ID_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'litedram_core' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:4]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:899]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:902]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:904]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:981]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:984]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:986]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:1063]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:1066]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:1068]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:1145]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:1148]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:1150]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:1227]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:1230]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:1232]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:1309]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:1312]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:1314]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:1391]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:1394]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:1396]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:1473]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:1476]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:1478]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:1526]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:1528]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:1530]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:1533]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:2471]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:2471]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:2472]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:2472]
INFO: [Synth 8-3876] $readmem data file 'litedram_core.init' is read successfully [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15936]
INFO: [Synth 8-3876] $readmem data file 'mem_1.init' is read successfully [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15956]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15244]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15312]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15359]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15505]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15599]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (12#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16013]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (13#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
WARNING: [Synth 8-7023] instance 'IDELAYCTRL' of module 'IDELAYCTRL' has 3 connections declared, but only 2 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16013]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50288]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: BUF - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (14#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50288]
WARNING: [Synth 8-7023] instance 'OSERDESE2' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16024]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (15#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
WARNING: [Synth 8-7023] instance 'OSERDESE2_1' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16052]
WARNING: [Synth 8-7023] instance 'OSERDESE2_2' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16074]
WARNING: [Synth 8-7023] instance 'OSERDESE2_3' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16096]
WARNING: [Synth 8-7023] instance 'OSERDESE2_4' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16118]
WARNING: [Synth 8-7023] instance 'OSERDESE2_5' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16140]
WARNING: [Synth 8-7023] instance 'OSERDESE2_6' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16162]
WARNING: [Synth 8-7023] instance 'OSERDESE2_7' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16184]
WARNING: [Synth 8-7023] instance 'OSERDESE2_8' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16206]
WARNING: [Synth 8-7023] instance 'OSERDESE2_9' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16228]
WARNING: [Synth 8-7023] instance 'OSERDESE2_10' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16250]
WARNING: [Synth 8-7023] instance 'OSERDESE2_11' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16272]
WARNING: [Synth 8-7023] instance 'OSERDESE2_12' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16294]
WARNING: [Synth 8-7023] instance 'OSERDESE2_13' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16316]
WARNING: [Synth 8-7023] instance 'OSERDESE2_14' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16338]
WARNING: [Synth 8-7023] instance 'OSERDESE2_15' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16360]
WARNING: [Synth 8-7023] instance 'OSERDESE2_16' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16382]
WARNING: [Synth 8-7023] instance 'OSERDESE2_17' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16404]
WARNING: [Synth 8-7023] instance 'OSERDESE2_18' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16426]
WARNING: [Synth 8-7023] instance 'OSERDESE2_19' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16448]
WARNING: [Synth 8-7023] instance 'OSERDESE2_20' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16470]
WARNING: [Synth 8-7023] instance 'OSERDESE2_21' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16492]
WARNING: [Synth 8-7023] instance 'OSERDESE2_22' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16514]
WARNING: [Synth 8-7023] instance 'OSERDESE2_23' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16536]
WARNING: [Synth 8-7023] instance 'OSERDESE2_24' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16558]
WARNING: [Synth 8-7023] instance 'OSERDESE2_25' of module 'OSERDESE2' has 27 connections declared, but only 13 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16580]
WARNING: [Synth 8-7023] instance 'OSERDESE2_26' of module 'OSERDESE2' has 27 connections declared, but only 17 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16602]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 16 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (16#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
WARNING: [Synth 8-7023] instance 'IDELAYE2' of module 'IDELAYE2' has 12 connections declared, but only 2 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16631]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36213]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (17#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36213]
WARNING: [Synth 8-7023] instance 'OSERDESE2_27' of module 'OSERDESE2' has 27 connections declared, but only 17 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16650]
WARNING: [Synth 8-7023] instance 'IDELAYE2_1' of module 'IDELAYE2' has 12 connections declared, but only 2 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16679]
WARNING: [Synth 8-7023] instance 'OSERDESE2_28' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16698]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:38572]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (18#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:38572]
WARNING: [Synth 8-7023] instance 'ISERDESE2' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16724]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2__parameterized0' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2__parameterized0' (18#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
WARNING: [Synth 8-7023] instance 'IDELAYE2_2' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16751]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (19#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
WARNING: [Synth 8-7023] instance 'OSERDESE2_29' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16774]
WARNING: [Synth 8-7023] instance 'ISERDESE2_1' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16800]
WARNING: [Synth 8-7023] instance 'IDELAYE2_3' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16827]
WARNING: [Synth 8-7023] instance 'OSERDESE2_30' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16850]
WARNING: [Synth 8-7023] instance 'ISERDESE2_2' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16876]
WARNING: [Synth 8-7023] instance 'IDELAYE2_4' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7023] instance 'OSERDESE2_31' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16926]
WARNING: [Synth 8-7023] instance 'ISERDESE2_3' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16952]
WARNING: [Synth 8-7023] instance 'IDELAYE2_5' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:16979]
WARNING: [Synth 8-7023] instance 'OSERDESE2_32' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17002]
WARNING: [Synth 8-7023] instance 'ISERDESE2_4' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17028]
WARNING: [Synth 8-7023] instance 'IDELAYE2_6' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17055]
WARNING: [Synth 8-7023] instance 'OSERDESE2_33' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17078]
WARNING: [Synth 8-7023] instance 'ISERDESE2_5' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17104]
WARNING: [Synth 8-7023] instance 'IDELAYE2_7' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17131]
WARNING: [Synth 8-7023] instance 'OSERDESE2_34' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17154]
WARNING: [Synth 8-7023] instance 'ISERDESE2_6' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17180]
WARNING: [Synth 8-7023] instance 'IDELAYE2_8' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17207]
WARNING: [Synth 8-7023] instance 'OSERDESE2_35' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17230]
WARNING: [Synth 8-7023] instance 'ISERDESE2_7' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17256]
WARNING: [Synth 8-7023] instance 'IDELAYE2_9' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17283]
WARNING: [Synth 8-7023] instance 'OSERDESE2_36' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17306]
WARNING: [Synth 8-7023] instance 'ISERDESE2_8' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17332]
WARNING: [Synth 8-7023] instance 'IDELAYE2_10' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17359]
WARNING: [Synth 8-7023] instance 'OSERDESE2_37' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17382]
WARNING: [Synth 8-7023] instance 'ISERDESE2_9' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17408]
WARNING: [Synth 8-7023] instance 'IDELAYE2_11' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17435]
WARNING: [Synth 8-7023] instance 'OSERDESE2_38' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17458]
WARNING: [Synth 8-7023] instance 'ISERDESE2_10' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17484]
WARNING: [Synth 8-7023] instance 'IDELAYE2_12' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17511]
WARNING: [Synth 8-7023] instance 'OSERDESE2_39' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17534]
WARNING: [Synth 8-7023] instance 'ISERDESE2_11' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17560]
WARNING: [Synth 8-7023] instance 'IDELAYE2_13' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17587]
WARNING: [Synth 8-7023] instance 'OSERDESE2_40' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17610]
WARNING: [Synth 8-7023] instance 'ISERDESE2_12' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17636]
WARNING: [Synth 8-7023] instance 'IDELAYE2_14' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17663]
WARNING: [Synth 8-7023] instance 'OSERDESE2_41' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17686]
WARNING: [Synth 8-7023] instance 'ISERDESE2_13' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17712]
WARNING: [Synth 8-7023] instance 'IDELAYE2_15' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17739]
WARNING: [Synth 8-7023] instance 'OSERDESE2_42' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17762]
WARNING: [Synth 8-7023] instance 'ISERDESE2_14' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17788]
WARNING: [Synth 8-7023] instance 'IDELAYE2_16' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17815]
WARNING: [Synth 8-7023] instance 'OSERDESE2_43' of module 'OSERDESE2' has 27 connections declared, but only 16 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17838]
WARNING: [Synth 8-7023] instance 'ISERDESE2_15' of module 'ISERDESE2' has 28 connections declared, but only 15 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17864]
WARNING: [Synth 8-7023] instance 'IDELAYE2_17' of module 'IDELAYE2' has 12 connections declared, but only 7 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17891]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_top' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_rf_top.v:3]
	Parameter RESET_PC bound to: 1'b0 
	Parameter WITH_CSR bound to: 1 - type: integer 
	Parameter RF_WIDTH bound to: 2 - type: integer 
	Parameter RF_L2D bound to: 10 - type: integer 
	Parameter CSR_REGS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'serv_rf_ram_if' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_rf_ram_if.v:2]
	Parameter width bound to: 2 - type: integer 
	Parameter csr_regs bound to: 4 - type: integer 
	Parameter depth bound to: 576 - type: integer 
	Parameter l2w bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_ram_if' (20#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_rf_ram_if.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_ram' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_rf_ram.v:1]
	Parameter width bound to: 2 - type: integer 
	Parameter csr_regs bound to: 4 - type: integer 
	Parameter depth bound to: 576 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_ram' (21#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_rf_ram.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_top' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_top.v:3]
	Parameter WITH_CSR bound to: 1 - type: integer 
	Parameter RESET_PC bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'serv_csr' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_csr.v:2]
	Parameter CSR_SOURCE_CSR bound to: 2'b00 
	Parameter CSR_SOURCE_EXT bound to: 2'b01 
	Parameter CSR_SOURCE_SET bound to: 2'b10 
	Parameter CSR_SOURCE_CLR bound to: 2'b11 
	Parameter CSR_MSCRATCH bound to: 2'b00 
	Parameter CSR_MTVEC bound to: 2'b01 
	Parameter CSR_MEPC bound to: 2'b10 
	Parameter CSR_MTVAL bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'serv_csr' (22#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_csr.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_state' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_state.v:1]
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_state' (23#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_state.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_decode' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_decode.v:2]
	Parameter CSR_SOURCE_CSR bound to: 2'b00 
	Parameter CSR_SOURCE_EXT bound to: 2'b01 
	Parameter CSR_SOURCE_SET bound to: 2'b10 
	Parameter CSR_SOURCE_CLR bound to: 2'b11 
	Parameter CSR_MSCRATCH bound to: 2'b00 
	Parameter CSR_MTVEC bound to: 2'b01 
	Parameter CSR_MEPC bound to: 2'b10 
	Parameter CSR_MTVAL bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'serv_decode' (24#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_decode.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_bufreg' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_bufreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'serv_bufreg' (25#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_bufreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_ctrl' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_ctrl.v:2]
	Parameter RESET_PC bound to: 1'b0 
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_ctrl' (26#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_ctrl.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_alu' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_alu.v:2]
	Parameter BOOL_LUT bound to: 16'b1000111010010110 
INFO: [Synth 8-6157] synthesizing module 'serv_shift' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_shift.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_shift' (27#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_shift.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_alu' (28#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_if' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_rf_if.v:2]
	Parameter WITH_CSR bound to: 1 - type: integer 
	Parameter CSR_SOURCE_CSR bound to: 2'b00 
	Parameter CSR_SOURCE_EXT bound to: 2'b01 
	Parameter CSR_SOURCE_SET bound to: 2'b10 
	Parameter CSR_SOURCE_CLR bound to: 2'b11 
	Parameter CSR_MSCRATCH bound to: 2'b00 
	Parameter CSR_MTVEC bound to: 2'b01 
	Parameter CSR_MEPC bound to: 2'b10 
	Parameter CSR_MTVAL bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_if' (29#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_rf_if.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_mem_if' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_mem_if.v:2]
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_mem_if' (30#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_mem_if.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_top' (31#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_top' (32#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/serv_1.0.2/serv_rf_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (33#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV' of module 'PLLE2_ADV' has 21 connections declared, but only 8 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:18127]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV__parameterized0' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV__parameterized0' (33#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV_1' of module 'PLLE2_ADV' has 21 connections declared, but only 6 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:18146]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13648]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (34#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13648]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_dfi_p2_rddata_valid_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:13779]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_dfi_p3_rddata_valid_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:13780]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine0_cmd_buffer_source_first_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:13988]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine0_cmd_buffer_source_last_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:13989]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine1_cmd_buffer_source_first_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:14034]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine1_cmd_buffer_source_last_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:14035]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine2_cmd_buffer_source_first_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:14080]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine2_cmd_buffer_source_last_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:14081]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine3_cmd_buffer_source_first_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:14126]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine3_cmd_buffer_source_last_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:14127]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine4_cmd_buffer_source_first_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:14172]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine4_cmd_buffer_source_last_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:14173]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine5_cmd_buffer_source_first_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:14218]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine5_cmd_buffer_source_last_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:14219]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine6_cmd_buffer_source_first_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:14264]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine6_cmd_buffer_source_last_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:14265]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine7_cmd_buffer_source_first_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:14310]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine7_cmd_buffer_source_last_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:14311]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_dfi_p0_rddata_en_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:3659]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_dfi_p1_wrdata_en_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:3673]
WARNING: [Synth 8-6014] Unused sequential element soc_write_aw_buffer_source_first_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15048]
WARNING: [Synth 8-6014] Unused sequential element soc_write_aw_buffer_source_last_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15049]
WARNING: [Synth 8-6014] Unused sequential element soc_write_aw_buffer_source_payload_lock_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15054]
WARNING: [Synth 8-6014] Unused sequential element soc_write_aw_buffer_source_payload_prot_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15055]
WARNING: [Synth 8-6014] Unused sequential element soc_write_aw_buffer_source_payload_cache_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15056]
WARNING: [Synth 8-6014] Unused sequential element soc_write_aw_buffer_source_payload_qos_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15057]
WARNING: [Synth 8-6014] Unused sequential element soc_read_ar_buffer_source_first_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15139]
WARNING: [Synth 8-6014] Unused sequential element soc_read_ar_buffer_source_last_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15140]
WARNING: [Synth 8-6014] Unused sequential element soc_read_ar_buffer_source_payload_lock_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15145]
WARNING: [Synth 8-6014] Unused sequential element soc_read_ar_buffer_source_payload_prot_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15146]
WARNING: [Synth 8-6014] Unused sequential element soc_read_ar_buffer_source_payload_cache_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15147]
WARNING: [Synth 8-6014] Unused sequential element soc_read_ar_buffer_source_payload_qos_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15148]
WARNING: [Synth 8-6014] Unused sequential element soc_litedramcore_soccontroller_scratch_re_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15290]
WARNING: [Synth 8-6014] Unused sequential element soc_init_done_re_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15305]
WARNING: [Synth 8-6014] Unused sequential element soc_init_error_re_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15309]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_half_sys8x_taps_re_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15348]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_wlevel_en_re_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15352]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_dly_sel_re_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15356]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_re_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15446]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_phaseinjector0_command_re_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15450]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_phaseinjector0_address_re_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15457]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_phaseinjector0_baddress_re_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15461]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_phaseinjector0_wrdata_re_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15474]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_phaseinjector1_command_re_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15478]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_phaseinjector1_address_re_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15485]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_phaseinjector1_baddress_re_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15489]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_phaseinjector1_wrdata_re_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15502]
WARNING: [Synth 8-6014] Unused sequential element soc_litedramcore_timer_load_re_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15571]
WARNING: [Synth 8-6014] Unused sequential element soc_litedramcore_timer_reload_re_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15584]
WARNING: [Synth 8-6014] Unused sequential element soc_litedramcore_timer_en_re_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15588]
WARNING: [Synth 8-6014] Unused sequential element soc_litedramcore_timer_eventmanager_re_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15596]
WARNING: [Synth 8-6014] Unused sequential element soc_litedramcore_uart_eventmanager_re_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15623]
WARNING: [Synth 8-6014] Unused sequential element soc_litedramcore_re_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15653]
WARNING: [Synth 8-6014] Unused sequential element memdat_1_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15965]
WARNING: [Synth 8-6014] Unused sequential element memdat_3_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15982]
WARNING: [Synth 8-6014] Unused sequential element memdat_5_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17913]
WARNING: [Synth 8-6014] Unused sequential element memdat_6_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17927]
WARNING: [Synth 8-6014] Unused sequential element memdat_7_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17941]
WARNING: [Synth 8-6014] Unused sequential element memdat_8_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17955]
WARNING: [Synth 8-6014] Unused sequential element memdat_9_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17969]
WARNING: [Synth 8-6014] Unused sequential element memdat_10_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17983]
WARNING: [Synth 8-6014] Unused sequential element memdat_11_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:17997]
WARNING: [Synth 8-6014] Unused sequential element memdat_12_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:18011]
WARNING: [Synth 8-6014] Unused sequential element memdat_13_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:18026]
WARNING: [Synth 8-6014] Unused sequential element memdat_15_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:18042]
WARNING: [Synth 8-6014] Unused sequential element memdat_16_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:18056]
WARNING: [Synth 8-6014] Unused sequential element memdat_17_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:18071]
WARNING: [Synth 8-6014] Unused sequential element memdat_19_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:18087]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip14_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:2888]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip13_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:2886]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip12_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:2884]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip11_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:2882]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip10_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:2880]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip9_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:2878]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip8_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:2876]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip7_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:2874]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip6_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:2872]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip5_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:2870]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip4_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:2868]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip3_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:2866]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip2_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:2864]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip1_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:2862]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip0_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:2860]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip15_o_reg' and it is trimmed from '8' to '4' bits. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:2890]
INFO: [Synth 8-4471] merging register 'soc_a7ddrphy_dfi_p1_rddata_valid_reg' into 'soc_a7ddrphy_dfi_p0_rddata_valid_reg' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:3645]
INFO: [Synth 8-4471] merging register 'soc_sdram_dfi_p1_cs_n_reg' into 'soc_sdram_dfi_p0_cs_n_reg' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:3665]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_dfi_p1_rddata_valid_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:3645]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_dfi_p1_cs_n_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:3665]
INFO: [Synth 8-6155] done synthesizing module 'litedram_core' (35#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:4]
INFO: [Synth 8-6155] done synthesizing module 'litedram_top' (36#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_top.v:27]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.sv:183]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78135]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (37#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78135]
INFO: [Synth 8-6157] synthesizing module 'bscan_tap' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/bscanTAP/bscan_tap.sv:16]
	Parameter AWIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (38#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized0' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized0' (38#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized1' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized1' (38#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
INFO: [Synth 8-6155] done synthesizing module 'bscan_tap' (39#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/bscanTAP/bscan_tap.sv:16]
INFO: [Synth 8-6157] synthesizing module 'swervolf_core' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/swervolf_core.v:25]
	Parameter bootrom_file bound to: (null) - type: string 
	Parameter BOOTROM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_intercon' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:4]
	Parameter NoMasters bound to: 3 - type: integer 
	Parameter NoSlaves bound to: 2 - type: integer 
	Parameter AxiIdWidthMasters bound to: 4 - type: integer 
	Parameter AxiIdUsed bound to: 4 - type: integer 
	Parameter AxiIdWidthSlaves bound to: 32'b00000000000000000000000000000110 
	Parameter AxiAddrWidth bound to: 32 - type: integer 
	Parameter AxiDataWidth bound to: 64 - type: integer 
	Parameter AxiStrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter AxiUserWidth bound to: 32'b00000000000000000000000000000001 
	Parameter xbar_cfg[NoSlvPorts] bound to: 3 - type: integer 
	Parameter xbar_cfg[NoMstPorts] bound to: 2 - type: integer 
	Parameter xbar_cfg[MaxMstTrans] bound to: 10 - type: integer 
	Parameter xbar_cfg[MaxSlvTrans] bound to: 6 - type: integer 
	Parameter xbar_cfg[FallThrough] bound to: 1'b0 
	Parameter xbar_cfg[LatencyMode] bound to: 10'b1001010010 
	Parameter xbar_cfg[AxiIdWidthSlvPorts] bound to: 4 - type: integer 
	Parameter xbar_cfg[AxiIdUsedSlvPorts] bound to: 4 - type: integer 
	Parameter xbar_cfg[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter xbar_cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter xbar_cfg[NoAddrRules] bound to: 2 - type: integer 
	Parameter AddrMap bound to: 192'b000000000000000000000000000000001000000000000000000000000000000010000000000000000100000000000000000000000000000000000000000000010000000000000000000000000000000000001000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'axi_xbar' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_xbar.sv:15]
	Parameter Cfg[NoSlvPorts] bound to: 3 - type: integer 
	Parameter Cfg[NoMstPorts] bound to: 2 - type: integer 
	Parameter Cfg[MaxMstTrans] bound to: 10 - type: integer 
	Parameter Cfg[MaxSlvTrans] bound to: 6 - type: integer 
	Parameter Cfg[FallThrough] bound to: 1'b0 
	Parameter Cfg[LatencyMode] bound to: 10'b1001010010 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter Cfg[NoAddrRules] bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'addr_decode' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/addr_decode.sv:43]
	Parameter NoIndices bound to: 2 - type: integer 
	Parameter NoRules bound to: 2 - type: integer 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'addr_decode' (40#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/addr_decode.sv:43]
INFO: [Synth 8-6157] synthesizing module 'axi_demux' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:17]
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000011 
	Parameter MaxTrans bound to: 10 - type: integer 
	Parameter AxiLookBits bound to: 4 - type: integer 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000010 
	Parameter IdCounterWidth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized2' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized2' (40#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'axi_demux_id_counters' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:531]
	Parameter AxiIdBits bound to: 4 - type: integer 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000100 
	Parameter NoCounters bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-6157] synthesizing module 'delta_counter' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter' (41#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/delta_counter.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:581]
INFO: [Synth 8-6155] done synthesizing module 'axi_demux_id_counters' (42#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:531]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 10 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter FIFO_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3' (43#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized3' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized3' (43#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized4' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized4' (43#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/rr_arb_tree.sv:34]
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree' (44#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/rr_arb_tree.sv:34]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized5' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized5' (44#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized6' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized6' (44#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized0' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/rr_arb_tree.sv:34]
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized0' (44#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/rr_arb_tree.sv:34]
WARNING: [Synth 8-5858] RAM mst_reqs_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'axi_demux' (45#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_demux.sv:17]
INFO: [Synth 8-6157] synthesizing module 'axi_err_slv' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_err_slv.sv:16]
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter Resp bound to: 2'b11 
	Parameter RespWidth bound to: 64 - type: integer 
	Parameter RespData bound to: 64'b1100101000010001101010110001111010111010110111001010101100011110 
	Parameter ATOPs bound to: 1'b1 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'axi_atop_filter' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_atop_filter.sv:36]
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter AxiMaxWriteTxns bound to: 32'b00000000000000000000000000000100 
	Parameter COUNTER_WIDTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_atop_filter.sv:117]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_atop_filter.sv:267]
INFO: [Synth 8-6157] synthesizing module 'stream_register' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/stream_register.sv:14]
INFO: [Synth 8-6157] synthesizing module 'fifo_v2' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/deprecated/fifo_v2.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_EMPTY_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ALM_FULL_TH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized0' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000001 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:113]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized0' (45#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'fifo_v2' (46#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/deprecated/fifo_v2.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'stream_register' (47#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/stream_register.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'axi_atop_filter' (48#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_atop_filter.sv:36]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized1' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized1' (48#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized2' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized2' (48#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized3' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FIFO_DEPTH bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-5858] RAM mem_n_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mem_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized3' (48#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/counter.sv:14]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized0' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized0' (48#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter' (49#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/counter.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'axi_err_slv' (50#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_err_slv.sv:16]
INFO: [Synth 8-6157] synthesizing module 'axi_mux' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_mux.sv:25]
	Parameter SlvAxiIDWidth bound to: 4 - type: integer 
	Parameter NoSlvPorts bound to: 3 - type: integer 
	Parameter MaxWTrans bound to: 6 - type: integer 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
	Parameter MstIdxBits bound to: 32'b00000000000000000000000000000010 
	Parameter MstAxiIDWidth bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6157] synthesizing module 'axi_id_prepend' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_id_prepend.sv:16]
	Parameter NoBus bound to: 1 - type: integer 
	Parameter AxiIdWidthSlvPort bound to: 4 - type: integer 
	Parameter AxiIdWidthMstPort bound to: 32'b00000000000000000000000000000110 
	Parameter PreIdWidth bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-5858] RAM mst_aw_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mst_ar_chans_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'axi_id_prepend' (51#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_id_prepend.sv:16]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized1' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/rr_arb_tree.sv:34]
	Parameter NumIn bound to: 3 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized1' (51#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/rr_arb_tree.sv:34]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized4' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 6 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized4' (51#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized7' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized7' (51#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized8' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized8' (51#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized2' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/rr_arb_tree.sv:34]
	Parameter NumIn bound to: 3 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized2' (51#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/rr_arb_tree.sv:34]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized9' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized9' (51#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized10' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized10' (51#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'axi_mux' (52#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_mux.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'axi_xbar' (53#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_xbar.sv:15]
WARNING: [Synth 8-689] width (32) of port connection 'default_mst_port_i' does not match port width (3) of module 'axi_xbar' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:471]
WARNING: [Synth 8-3848] Net masters_req[2][aw][user] in module/entity axi_intercon does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[2][w][user] in module/entity axi_intercon does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[2][ar][user] in module/entity axi_intercon does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[1][aw][user] in module/entity axi_intercon does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[1][w][user] in module/entity axi_intercon does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[1][ar][user] in module/entity axi_intercon does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[0][aw][user] in module/entity axi_intercon does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[0][w][user] in module/entity axi_intercon does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net masters_req[0][ar][user] in module/entity axi_intercon does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:236]
WARNING: [Synth 8-3848] Net slaves_resp[1][b][user] in module/entity axi_intercon does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:239]
WARNING: [Synth 8-3848] Net slaves_resp[1][r][user] in module/entity axi_intercon does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:239]
WARNING: [Synth 8-3848] Net slaves_resp[0][b][user] in module/entity axi_intercon does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:239]
WARNING: [Synth 8-3848] Net slaves_resp[0][r][user] in module/entity axi_intercon does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:239]
INFO: [Synth 8-6155] done synthesizing module 'axi_intercon' (54#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:4]
INFO: [Synth 8-6157] synthesizing module 'wb_intercon' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb_mux' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2/wb_mux.v:45]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter num_slaves bound to: 10 - type: integer 
	Parameter MATCH_ADDR bound to: 320'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000100000100000000000000000000000001000100000000000000000000000000010010000000000000000000000000000101000000000000000000000000000001010100000000000000000000000000010110000000000000000000000000000110000000000000000000000000000010000000000000 
	Parameter MATCH_MASK bound to: 320'b11111111111111111111000000000000111111111111111111111111110000001111111111111111111111111100000011111111111111111111111111000000111111111111111111111111110000001111111111111111111111111100000011111111111111111111111111000000111111111111111111111111110000001111111111111111111111111100000011111111111111111111000000000000 
	Parameter slave_sel_bits bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_mux' (55#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2/wb_mux.v:45]
INFO: [Synth 8-6155] done synthesizing module 'wb_intercon' (56#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi2wb' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:25]
	Parameter AW bound to: 16 - type: integer 
	Parameter STATESIZE bound to: 4 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter AWACK bound to: 4'b0001 
	Parameter WBWACK bound to: 4'b0010 
	Parameter WBRACK1 bound to: 4'b0011 
	Parameter WBR2 bound to: 4'b0100 
	Parameter WBRACK2 bound to: 4'b0101 
	Parameter BAXI bound to: 4'b0110 
	Parameter RRAXI bound to: 4'b0111 
WARNING: [Synth 8-6014] Unused sequential element aw_req_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:118]
WARNING: [Synth 8-6014] Unused sequential element w_req_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:119]
WARNING: [Synth 8-6014] Unused sequential element ar_req_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:120]
WARNING: [Synth 8-6014] Unused sequential element hi_32b_w_reg was removed.  [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:151]
INFO: [Synth 8-6155] done synthesizing module 'axi2wb' (57#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:25]
INFO: [Synth 8-6157] synthesizing module 'wb_mem_wrapper' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/BootROM/wb_mem_wrapper.v:25]
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter mem_clear bound to: 0 - type: integer 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6157] synthesizing module 'dpram64' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/BootROM/dpram64.v:24]
	Parameter SIZE bound to: 4096 - type: integer 
	Parameter mem_clear bound to: 0 - type: integer 
	Parameter memfile bound to: (null) - type: string 
	Parameter AW bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dpram64' (58#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/BootROM/dpram64.v:24]
INFO: [Synth 8-6155] done synthesizing module 'wb_mem_wrapper' (59#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/BootROM/wb_mem_wrapper.v:25]
INFO: [Synth 8-6157] synthesizing module 'swervolf_syscon' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:164]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:235]
INFO: [Synth 8-6157] synthesizing module 'SevSegDisplays_Controller' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:303]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/counter.sv:14]
	Parameter WIDTH bound to: 32'b00000000000000000000000000010100 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized1' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000010100 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized1' (59#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (59#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/counter.sv:14]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized1' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/counter.sv:14]
	Parameter WIDTH bound to: 32'b00000000000000000000000000011110 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized2' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000011110 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized2' (59#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized1' (59#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/counter.sv:14]
INFO: [Synth 8-6157] synthesizing module 'SevenSegDecoder' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:399]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:404]
INFO: [Synth 8-226] default block is never used [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:426]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegDecoder' (60#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:399]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N_IN bound to: 8 - type: integer 
	Parameter SEL_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SevSegMux' (61#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:452]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter N_IN bound to: 8 - type: integer 
	Parameter SEL_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SevSegMux__parameterized0' (61#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:452]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter N_IN bound to: 8 - type: integer 
	Parameter SEL_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SevSegMux__parameterized1' (61#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:452]
INFO: [Synth 8-6155] done synthesizing module 'SevSegDisplays_Controller' (62#1) [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:303]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net timerOutput in module/entity swervolf_syscon does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:65]
	Parameter SS_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v:147]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v:147]
	Parameter dw bound to: 8 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v:244]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v:244]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v:279]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v:279]
	Parameter SIM bound to: 0 - type: integer 
	Parameter debug bound to: 0 - type: integer 
	Parameter SIM bound to: 0 - type: integer 
	Parameter SIM bound to: 0 - type: integer 
	Parameter s_idle bound to: 3'b000 
	Parameter s_send_start bound to: 3'b001 
	Parameter s_send_byte bound to: 3'b010 
	Parameter s_send_parity bound to: 3'b011 
	Parameter s_send_stop bound to: 3'b100 
	Parameter s_pop_byte bound to: 3'b101 
	Parameter fifo_width bound to: 8 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_pointer_w bound to: 4 - type: integer 
	Parameter fifo_counter_w bound to: 5 - type: integer 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter depth bound to: 16 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter sr_idle bound to: 4'b0000 
	Parameter sr_rec_start bound to: 4'b0001 
	Parameter sr_rec_bit bound to: 4'b0010 
	Parameter sr_rec_parity bound to: 4'b0011 
	Parameter sr_rec_stop bound to: 4'b0100 
	Parameter sr_check_parity bound to: 4'b0101 
	Parameter sr_rec_prepare bound to: 4'b0110 
	Parameter sr_end_bit bound to: 4'b0111 
	Parameter sr_ca_lc_parity bound to: 4'b1000 
	Parameter sr_wait1 bound to: 4'b1001 
	Parameter sr_push bound to: 4'b1010 
	Parameter fifo_width bound to: 11 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_pointer_w bound to: 4 - type: integer 
	Parameter fifo_counter_w bound to: 5 - type: integer 
	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer 
	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer 
	Parameter CNTR_WIDTH bound to: 32 - type: integer 
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer 
	Parameter pb0_in bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/debounce.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/debounce.v:105]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/debounce.v:106]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/debounce.v:107]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/debounce.v:108]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/debounce.v:109]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/debounce.v:112]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/debounce.v:113]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/debounce.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/debounce.v:115]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/debounce.v:116]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/debounce.v:117]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/debounce.v:118]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/debounce.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/debounce.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/debounce.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/debounce.v:122]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/debounce.v:123]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/debounce.v:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/debounce.v:125]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/debounce.v:126]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/debounce.v:127]
WARNING: [Synth 8-689] width (5) of port connection 'pbtn_db' does not match port width (6) of module 'debounce' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/swervolf_core.v:391]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 8 - type: integer 
	Parameter gw bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/gpio/gpio_top.v:987]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/gpio/gpio_top.v:987]
WARNING: [Synth 8-689] width (1) of port connection 'ext_pad_o' does not match port width (32) of module 'gpio_top' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/swervolf_core.v:412]
WARNING: [Synth 8-7023] instance 'gpio_rojobot_i' of module 'gpio_top' has 17 connections declared, but only 15 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/swervolf_core.v:397]
WARNING: [Synth 8-689] width (16) of port connection 'ext_pad_o' does not match port width (32) of module 'gpio_top' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/swervolf_core.v:432]
WARNING: [Synth 8-7023] instance 'gpio_rojobot' of module 'gpio_top' has 17 connections declared, but only 15 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/swervolf_core.v:417]
WARNING: [Synth 8-689] width (5) of port connection 'ext_pad_o' does not match port width (32) of module 'gpio_top' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/swervolf_core.v:451]
WARNING: [Synth 8-7023] instance 'gpio_pushbutton' of module 'gpio_top' has 17 connections declared, but only 15 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/swervolf_core.v:436]
WARNING: [Synth 8-7023] instance 'gpio_module' of module 'gpio_top' has 17 connections declared, but only 15 given [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/swervolf_core.v:454]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 16 - type: integer 
	Parameter cw bound to: 32 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v:311]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v:311]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v:313]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v:314]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v:317]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter TAGWIDTH bound to: 2 - type: integer 
	Parameter IDWIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 31 - type: integer 
	Parameter WIDTH bound to: 31 - type: integer 
	Parameter WIDTH bound to: 31 - type: integer 
	Parameter PC4 bound to: 4 - type: integer 
	Parameter BOFF bound to: 3 - type: integer 
	Parameter CALL bound to: 2 - type: integer 
	Parameter RET bound to: 1 - type: integer 
	Parameter BV bound to: 0 - type: integer 
	Parameter LRU_SIZE bound to: 4 - type: integer 
	Parameter NUM_BHT_LOOP bound to: 16 - type: integer 
	Parameter NUM_BHT_LOOP_INNER_HI bound to: 7 - type: integer 
	Parameter NUM_BHT_LOOP_OUTER_LO bound to: 4 - type: integer 
	Parameter BHT_NO_ADDR_MATCH bound to: 1'b1 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_bp_ctl.sv:1075]
	Parameter WIDTH bound to: 28 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
	Parameter WIDTH bound to: 28 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter MHI bound to: 52 - type: integer 
	Parameter MSIZE bound to: 53 - type: integer 
	Parameter BRDATA_SIZE bound to: 48 - type: integer 
	Parameter BRDATA_WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 53 - type: integer 
	Parameter WIDTH bound to: 53 - type: integer 
	Parameter WIDTH bound to: 53 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter NUM_OF_BEATS bound to: 8 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter GPR_BANKS bound to: 1 - type: integer 
	Parameter GPR_BANKS_LOG2 bound to: 1 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
	Parameter WIDTH bound to: 68 - type: integer 
	Parameter WIDTH bound to: 68 - type: integer 
	Parameter WIDTH bound to: 68 - type: integer 
	Parameter NBLOAD_SIZE bound to: 8 - type: integer 
	Parameter NBLOAD_SIZE_MSB bound to: 7 - type: integer 
	Parameter NBLOAD_TAG_MSB bound to: 2 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
WARNING: [Synth 8-5858] RAM cam_in_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 39 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter GPR_BANKS bound to: 1 - type: integer 
	Parameter GPR_BANKS_LOG2 bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 74 - type: integer 
	Parameter WIDTH bound to: 74 - type: integer 
	Parameter WIDTH bound to: 74 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 76 - type: integer 
	Parameter WIDTH bound to: 76 - type: integer 
	Parameter WIDTH bound to: 76 - type: integer 
	Parameter WIDTH bound to: 63 - type: integer 
	Parameter WIDTH bound to: 63 - type: integer 
	Parameter WIDTH bound to: 63 - type: integer 
WARNING: [Synth 8-3848] Net exu_mp_pkt[valid] in module/entity exu does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu.sv:159]
WARNING: [Synth 8-3848] Net exu_mp_pkt[br_error] in module/entity exu does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu.sv:159]
WARNING: [Synth 8-3848] Net exu_mp_pkt[br_start_error] in module/entity exu does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu.sv:159]
WARNING: [Synth 8-3848] Net exu_mp_pkt[prett] in module/entity exu does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu.sv:159]
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_REGION bound to: 4'b1111 
	Parameter PIC_REGION bound to: 4'b1111 
	Parameter ICCM_REGION bound to: 4'b1110 
	Parameter ICCM_ENABLE bound to: 1'b0 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter CCM_SADR bound to: -268173312 - type: integer 
	Parameter CCM_SIZE bound to: 64 - type: integer 
	Parameter REGION_BITS bound to: 4 - type: integer 
	Parameter MASK_BITS bound to: 16 - type: integer 
	Parameter CCM_SADR bound to: -267649024 - type: integer 
	Parameter CCM_SIZE bound to: 32 - type: integer 
	Parameter REGION_BITS bound to: 4 - type: integer 
	Parameter MASK_BITS bound to: 15 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter DCCM_WIDTH_BITS bound to: 2 - type: integer 
	Parameter PIC_BITS bound to: 15 - type: integer 
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter DEPTH_LOG2 bound to: 3 - type: integer 
	Parameter TIMER bound to: 8 - type: integer 
	Parameter TIMER_LOG2 bound to: 3 - type: integer 
	Parameter TIMER_MAX bound to: 3'sb111 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter NUM_LEVELS bound to: 4 - type: integer 
	Parameter INTPRIORITY_BASE_ADDR bound to: -267649024 - type: integer 
	Parameter INTPEND_BASE_ADDR bound to: -267644928 - type: integer 
	Parameter INTENABLE_BASE_ADDR bound to: -267640832 - type: integer 
	Parameter EXT_INTR_PIC_CONFIG bound to: -267636736 - type: integer 
	Parameter EXT_INTR_GW_CONFIG bound to: -267632640 - type: integer 
	Parameter EXT_INTR_GW_CLEAR bound to: -267628544 - type: integer 
	Parameter INTPEND_SIZE bound to: 32 - type: integer 
	Parameter INT_GRPS bound to: 1 - type: integer 
	Parameter INTPRIORITY_BITS bound to: 4 - type: integer 
	Parameter ID_BITS bound to: 8 - type: integer 
	Parameter GW_CONFIG bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ID_BITS bound to: 8 - type: integer 
	Parameter INTPRIORITY_BITS bound to: 4 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DEPTH_PTR bound to: 2 - type: integer 
	Parameter NACK_COUNT bound to: 7 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_ENABLE bound to: 1'b1 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter DCCM_WIDTH_BITS bound to: 2 - type: integer 
	Parameter DCCM_INDEX_BITS bound to: 11 - type: integer 
	Parameter TOTAL_INT bound to: 9 - type: integer 
	Parameter DCCM_BITS bound to: 16 - type: integer 
	Parameter DCCM_BANK_BITS bound to: 3 - type: integer 
	Parameter DCCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter DCCM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DCCM_FDATA_WIDTH bound to: 39 - type: integer 
	Parameter DCCM_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter DCCM_ECC_WIDTH bound to: 7 - type: integer 
	Parameter LSU_RDBUF_DEPTH bound to: 8 - type: integer 
	Parameter DMA_BUF_DEPTH bound to: 4 - type: integer 
	Parameter LSU_STBUF_DEPTH bound to: 8 - type: integer 
	Parameter LSU_SB_BITS bound to: 16 - type: integer 
	Parameter DEC_INSTBUF_DEPTH bound to: 4 - type: integer 
	Parameter ICCM_SIZE bound to: 512 - type: integer 
	Parameter ICCM_BITS bound to: 19 - type: integer 
	Parameter ICCM_NUM_BANKS bound to: 8 - type: integer 
	Parameter ICCM_BANK_BITS bound to: 3 - type: integer 
	Parameter ICCM_INDEX_BITS bound to: 14 - type: integer 
	Parameter ICCM_BANK_HI bound to: 4 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter LSU_BUS_TAG bound to: 4 - type: integer 
	Parameter DMA_BUS_TAG bound to: 1 - type: integer 
	Parameter SB_BUS_TAG bound to: 1 - type: integer 
	Parameter IFU_BUS_TAG bound to: 3 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_TAG_DEPTH bound to: 64 - type: integer 
	Parameter TOP_BITS bound to: 0 - type: integer 
	Parameter NUM_WAYS bound to: 4 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter ICACHE_TAG_HIGH bound to: 12 - type: integer 
	Parameter ICACHE_TAG_LOW bound to: 6 - type: integer 
	Parameter ICACHE_IC_DEPTH bound to: 8 - type: integer 
	Parameter NUM_WAYS bound to: 4 - type: integer 
	Parameter NUM_SUBBANKS bound to: 4 - type: integer 
WARNING: [Synth 8-3848] Net io_bresp in module/entity swervolf_core does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.vh:129]
WARNING: [Synth 8-3848] Net io_rresp in module/entity swervolf_core does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.vh:134]
WARNING: [Synth 8-3848] Net wb_m2s_io_cti in module/entity swervolf_core does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:7]
WARNING: [Synth 8-3848] Net wb_m2s_io_bte in module/entity swervolf_core does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:8]
WARNING: [Synth 8-3848] Net wb_s2m_rom_err in module/entity swervolf_core does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:23]
WARNING: [Synth 8-3848] Net wb_s2m_rom_rty in module/entity swervolf_core does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:24]
WARNING: [Synth 8-3848] Net wb_s2m_spi_flash_err in module/entity swervolf_core does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:35]
WARNING: [Synth 8-3848] Net wb_s2m_spi_flash_rty in module/entity swervolf_core does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:36]
WARNING: [Synth 8-3848] Net wb_s2m_sys_err in module/entity swervolf_core does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:47]
WARNING: [Synth 8-3848] Net wb_s2m_sys_rty in module/entity swervolf_core does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:48]
WARNING: [Synth 8-3848] Net wb_s2m_uart_err in module/entity swervolf_core does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:59]
WARNING: [Synth 8-3848] Net wb_s2m_uart_rty in module/entity swervolf_core does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:60]
WARNING: [Synth 8-3848] Net wb_s2m_gpio_rty in module/entity swervolf_core does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:74]
WARNING: [Synth 8-3848] Net wb_s2m_gpio_rojobot_rty in module/entity swervolf_core does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:102]
WARNING: [Synth 8-3848] Net wb_s2m_gpio_rojobot_i_rty in module/entity swervolf_core does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:116]
WARNING: [Synth 8-3848] Net wb_s2m_gpio_pb_rty in module/entity swervolf_core does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:88]
WARNING: [Synth 8-3848] Net wb_s2m_ptc_rty in module/entity swervolf_core does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:130]
WARNING: [Synth 8-3848] Net wb_s2m_spi_accel_err in module/entity swervolf_core does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:143]
WARNING: [Synth 8-3848] Net wb_s2m_spi_accel_rty in module/entity swervolf_core does not have driver. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh:144]
INFO: [Synth 8-226] default block is never used [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/icon.sv:104]
	Parameter HORIZ_PIXELS bound to: 1024 - type: integer 
	Parameter HCNT_MAX bound to: 1327 - type: integer 
	Parameter HSYNC_START bound to: 1053 - type: integer 
	Parameter HSYNC_END bound to: 1189 - type: integer 
	Parameter VERT_PIXELS bound to: 768 - type: integer 
	Parameter VCNT_MAX bound to: 805 - type: integer 
	Parameter VSYNC_START bound to: 773 - type: integer 
	Parameter VSYNC_END bound to: 779 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/colorizer.sv:13]
INFO: [Synth 8-226] default block is never used [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/colorizer.sv:15]
WARNING: [Synth 8-3848] Net pix_column_scaled in module/entity scale does not have driver. [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:30]
WARNING: [Synth 8-3331] design scale has unconnected port vid_addr[6]
WARNING: [Synth 8-3331] design scale has unconnected port vid_addr[5]
WARNING: [Synth 8-3331] design scale has unconnected port vid_addr[4]
WARNING: [Synth 8-3331] design scale has unconnected port vid_addr[3]
WARNING: [Synth 8-3331] design scale has unconnected port vid_addr[2]
WARNING: [Synth 8-3331] design scale has unconnected port vid_addr[1]
WARNING: [Synth 8-3331] design scale has unconnected port vid_addr[0]
WARNING: [Synth 8-3331] design scale has unconnected port pixel_column[11]
WARNING: [Synth 8-3331] design scale has unconnected port pixel_column[10]
WARNING: [Synth 8-3331] design scale has unconnected port pixel_column[9]
WARNING: [Synth 8-3331] design scale has unconnected port pixel_column[8]
WARNING: [Synth 8-3331] design scale has unconnected port pixel_column[7]
WARNING: [Synth 8-3331] design scale has unconnected port pixel_column[6]
WARNING: [Synth 8-3331] design scale has unconnected port pixel_column[5]
WARNING: [Synth 8-3331] design scale has unconnected port pixel_column[4]
WARNING: [Synth 8-3331] design scale has unconnected port pixel_column[3]
WARNING: [Synth 8-3331] design scale has unconnected port pixel_column[2]
WARNING: [Synth 8-3331] design scale has unconnected port pixel_column[1]
WARNING: [Synth 8-3331] design scale has unconnected port pixel_column[0]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[7]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[6]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[5]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[4]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[3]
WARNING: [Synth 8-3331] design rvoclkhdr has unconnected port en
WARNING: [Synth 8-3331] design rvoclkhdr has unconnected port scan_mode
WARNING: [Synth 8-3331] design IC_TAG has unconnected port dec_tlu_core_ecc_disable
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_addr[5]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_addr[4]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_addr[3]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_addr[2]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[33]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[11]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[10]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[9]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[8]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[7]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[6]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[5]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[4]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[3]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[2]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[1]
WARNING: [Synth 8-3331] design IC_TAG has unconnected port ic_debug_wr_data[0]
WARNING: [Synth 8-3331] design ifu_ic_mem has unconnected port ic_debug_addr[15]
WARNING: [Synth 8-3331] design ifu_ic_mem has unconnected port ic_debug_addr[14]
WARNING: [Synth 8-3331] design ifu_ic_mem has unconnected port ic_debug_addr[13]
WARNING: [Synth 8-3331] design ifu_ic_mem has unconnected port ic_debug_addr[12]
WARNING: [Synth 8-3331] design lsu_dccm_mem has unconnected port dccm_wr_addr[1]
WARNING: [Synth 8-3331] design lsu_dccm_mem has unconnected port dccm_wr_addr[0]
WARNING: [Synth 8-3331] design lsu_dccm_mem has unconnected port dccm_rd_addr_lo[1]
WARNING: [Synth 8-3331] design lsu_dccm_mem has unconnected port dccm_rd_addr_lo[0]
WARNING: [Synth 8-3331] design lsu_dccm_mem has unconnected port dccm_rd_addr_hi[1]
WARNING: [Synth 8-3331] design lsu_dccm_mem has unconnected port dccm_rd_addr_hi[0]
WARNING: [Synth 8-3331] design rvdffe__parameterized0 has unconnected port scan_mode
WARNING: [Synth 8-3331] design rvdffe has unconnected port scan_mode
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[14]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[13]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[12]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[11]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[10]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[9]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[8]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[7]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[6]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[5]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[4]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[3]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[2]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[1]
WARNING: [Synth 8-3331] design rvrangecheck__parameterized0 has unconnected port addr[0]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[15]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[14]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[13]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[12]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[11]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[10]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[9]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[8]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[7]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[6]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[5]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[4]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[3]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[2]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[1]
WARNING: [Synth 8-3331] design rvrangecheck has unconnected port addr[0]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awprot[2]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awprot[1]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awprot[0]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awlen[7]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awlen[6]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awlen[5]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awlen[4]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awlen[3]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awlen[2]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awlen[1]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awlen[0]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awburst[1]
WARNING: [Synth 8-3331] design dma_ctrl has unconnected port dma_axi_awburst[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1424.316 ; gain = 771.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1444.020 ; gain = 791.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1444.020 ; gain = 791.473
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1444.020 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/ip/rojobot31_0/rojobot31_0/rojobot31_0_in_context.xdc] for cell 'rojobot31_0_module'
Finished Parsing XDC File [c:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/ip/rojobot31_0/rojobot31_0/rojobot31_0_in_context.xdc] for cell 'rojobot31_0_module'
Parsing XDC File [c:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen_75hz_module'
Finished Parsing XDC File [c:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen_75hz_module'
Parsing XDC File [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/liteDRAM.xdc]
Finished Parsing XDC File [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/liteDRAM.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/liteDRAM.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rvfpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rvfpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.xdc]
Finished Parsing XDC File [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rvfpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rvfpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1722.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.366 . Memory (MB): peak = 1722.363 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:07 ; elapsed = 00:01:04 . Memory (MB): peak = 1722.363 ; gain = 1069.816
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:07 ; elapsed = 00:01:04 . Memory (MB): peak = 1722.363 ; gain = 1069.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for rojobot31_0_module. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_gen_75hz_module. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:04 . Memory (MB): peak = 1722.363 ; gain = 1069.816
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:4591]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:7071]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:7691]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:8311]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:8931]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:6451]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:5831]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:11540]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:11454]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:11340]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:5211]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:2682]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:2643]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:11437]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:11398]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:11598]
INFO: [Synth 8-5544] ROM "soc_sdram_cmd_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_sdram_choose_req_want_reads" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_sdram_choose_req_want_writes" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_sdram_choose_cmd_cmd_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_sdram_steerer_sel0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_sdram_steerer_sel1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'vns_refresher_state_reg' in module 'litedram_core'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/delta_counter.sv:59]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:84]
INFO: [Synth 8-802] inferred FSM for state register 'r_state_q_reg' in module 'axi_atop_filter'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_q_reg' in module 'axi_atop_filter'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/delta_counter.sv:59]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/fifo_v3.sv:84]
INFO: [Synth 8-4471] merging register 'o_wb_stb_reg' into 'o_wb_cyc_reg' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:111]
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'axi2wb'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/delta_counter.sv:59]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/delta_counter.sv:59]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'simple_spi'
INFO: [Synth 8-802] inferred FSM for state register 'wbstate_reg' in module 'uart_wb'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/uart/uart_tfifo.v:207]
INFO: [Synth 8-802] inferred FSM for state register 'tstate_reg' in module 'uart_transmitter'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/uart/uart_rfifo.v:250]
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'uart_receiver'
INFO: [Synth 8-5544] ROM "toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rparity_xor" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/Peripherals/uart/uart_regs.v:692]
INFO: [Synth 8-5544] ROM "block_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger_level" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'vns_refresher_state_reg' using encoding 'one-hot' in module 'litedram_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           R_FEEDTHROUGH |                               00 |                               00
                  R_HOLD |                               01 |                               10
                INJECT_R |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           W_FEEDTHROUGH |                              000 |                              000
                BLOCK_AW |                              001 |                              001
                ABSORB_W |                              010 |                              010
                  HOLD_B |                              011 |                              011
                INJECT_B |                              100 |                              100
                  WAIT_R |                              101 |                              101
                  iSTATE |                              110 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_q_reg' using encoding 'sequential' in module 'axi_atop_filter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                   AWACK |                              001 |                             0001
                  WBWACK |                              010 |                             0010
                    BAXI |                              011 |                             0110
                 WBRACK1 |                              100 |                             0011
                    WBR2 |                              101 |                             0100
                 WBRACK2 |                              110 |                             0101
                   RRAXI |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'axi2wb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE2 |                               01 |                               01
                 iSTATE0 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'simple_spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wbstate_reg' using encoding 'one-hot' in module 'uart_wb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
              s_pop_byte |                              001 |                              101
            s_send_start |                              010 |                              001
             s_send_byte |                              011 |                              010
           s_send_parity |                              100 |                              011
             s_send_stop |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tstate_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sr_idle |                             0000 |                             0000
            sr_rec_start |                             0001 |                             0001
          sr_rec_prepare |                             0010 |                             0110
              sr_rec_bit |                             0011 |                             0010
              sr_end_bit |                             0100 |                             0111
           sr_rec_parity |                             0101 |                             0011
         sr_ca_lc_parity |                             0110 |                             1000
         sr_check_parity |                             0111 |                             0101
                sr_wait1 |                             1000 |                             1001
             sr_rec_stop |                             1001 |                             0100
                 sr_push |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'uart_receiver'
WARNING: [Synth 8-327] inferring latch for variable 'en_ff_reg' [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:94]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:41 ; elapsed = 00:01:41 . Memory (MB): peak = 1722.363 ; gain = 1069.816
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'swervolf/swerv_eh1/swerv/dbg/axi_bready_ff' (rvdffs) to 'swervolf/swerv_eh1/swerv/dbg/axi_rready_ff'
INFO: [Synth 8-223] decloning instance 'swervolf/swerv_eh1/swerv/exu/div_e1/dividend_c' (rvtwoscomp) to 'swervolf/swerv_eh1/swerv/exu/div_e1/q_ff_c'
INFO: [Synth 8-223] decloning instance 'swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_axi_bready_ff' (rvdff) to 'swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_axi_rready_ff'
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |litedram_core__GC0  |           1|     11760|
|2     |litedram_top__GC0   |           1|         7|
|3     |dec__GB0            |           1|     37987|
|4     |dec__GB1            |           1|     23272|
|5     |lsu__GB0            |           1|     29996|
|6     |lsu__GB1            |           1|     18148|
|7     |swerv__GCB0         |           1|     40572|
|8     |exu                 |           1|     22017|
|9     |mem                 |           1|      3303|
|10    |swervolf_core__GCB0 |           1|     34315|
|11    |swervolf_core__GCB1 |           1|     23464|
|12    |icon__GB0           |           1|     18488|
|13    |south               |           1|     17586|
|14    |north               |           1|     18391|
|15    |east                |           1|     18779|
|16    |south_east          |           1|     19525|
|17    |north_east          |           1|     19447|
|18    |south_west          |           1|     19451|
|19    |north_west          |           1|     19193|
|20    |rvfpga__GC0         |           1|      3653|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 3     
	   3 Input     33 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 11    
	   2 Input     31 Bit       Adders := 9     
	   3 Input     31 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 5     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 14    
	   2 Input     13 Bit       Adders := 203   
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 26    
	   3 Input      5 Bit       Adders := 96    
	   2 Input      4 Bit       Adders := 62    
	   8 Input      4 Bit       Adders := 5     
	  14 Input      4 Bit       Adders := 1     
	  11 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 51    
	   4 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 3     
	   3 Input      2 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 60    
	   2 Input      1 Bit       Adders := 14    
+---XORs : 
	   2 Input     39 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 8     
	   2 Input      9 Bit         XORs := 5     
	   2 Input      4 Bit         XORs := 1     
	   3 Input      2 Bit         XORs := 6     
	   2 Input      2 Bit         XORs := 28    
	   2 Input      1 Bit         XORs := 61    
	   4 Input      1 Bit         XORs := 3     
	  16 Input      1 Bit         XORs := 5     
	  19 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 3     
	  10 Input      1 Bit         XORs := 6     
	   7 Input      1 Bit         XORs := 2     
	  17 Input      1 Bit         XORs := 1     
	  18 Input      1 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 3     
	               20 Bit    Wide XORs := 5     
	               16 Bit    Wide XORs := 8     
	                9 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 3     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 20    
+---Registers : 
	              128 Bit    Registers := 3     
	               80 Bit    Registers := 1     
	               76 Bit    Registers := 6     
	               74 Bit    Registers := 22    
	               68 Bit    Registers := 8     
	               67 Bit    Registers := 5     
	               64 Bit    Registers := 18    
	               63 Bit    Registers := 2     
	               53 Bit    Registers := 3     
	               48 Bit    Registers := 3     
	               41 Bit    Registers := 2     
	               39 Bit    Registers := 9     
	               37 Bit    Registers := 5     
	               34 Bit    Registers := 18    
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 272   
	               31 Bit    Registers := 35    
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 44    
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 13    
	               20 Bit    Registers := 9     
	               18 Bit    Registers := 6     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 33    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 14    
	               12 Bit    Registers := 8     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 20    
	                9 Bit    Registers := 13    
	                8 Bit    Registers := 93    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 37    
	                5 Bit    Registers := 143   
	                4 Bit    Registers := 245   
	                3 Bit    Registers := 243   
	                2 Bit    Registers := 442   
	                1 Bit    Registers := 1039  
+---Multipliers : 
	                33x33  Multipliers := 1     
+---RAMs : 
	              78K Bit         RAMs := 8     
	              32K Bit         RAMs := 2     
	               8K Bit         RAMs := 16    
	               1K Bit         RAMs := 7     
	              384 Bit         RAMs := 8     
	              160 Bit         RAMs := 3     
	              128 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input    136 Bit        Muxes := 4     
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     76 Bit        Muxes := 6     
	   2 Input     74 Bit        Muxes := 15    
	   2 Input     68 Bit        Muxes := 6     
	   2 Input     67 Bit        Muxes := 5     
	   2 Input     64 Bit        Muxes := 55    
	   5 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 6     
	   4 Input     64 Bit        Muxes := 2     
	  11 Input     64 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     53 Bit        Muxes := 3     
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input     37 Bit        Muxes := 5     
	   2 Input     34 Bit        Muxes := 5     
	   2 Input     33 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 377   
	   5 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 60    
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 44    
	   5 Input     26 Bit        Muxes := 8     
	   2 Input     24 Bit        Muxes := 2     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 12    
	   2 Input     20 Bit        Muxes := 8     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 8     
	   8 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 11    
	   4 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 21    
	   2 Input     11 Bit        Muxes := 21    
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      8 Bit        Muxes := 182   
	   4 Input      8 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 8     
	  11 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	  32 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 42    
	   2 Input      5 Bit        Muxes := 332   
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 231   
	   6 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 32    
	   2 Input      3 Bit        Muxes := 343   
	   6 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 5     
	  11 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 608   
	   3 Input      2 Bit        Muxes := 18    
	   4 Input      2 Bit        Muxes := 5     
	  11 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	  26 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 96    
	   7 Input      2 Bit        Muxes := 3     
	  91 Input      2 Bit        Muxes := 1     
	  93 Input      2 Bit        Muxes := 2     
	  94 Input      2 Bit        Muxes := 2     
	  85 Input      2 Bit        Muxes := 1     
	  90 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2031  
	   4 Input      1 Bit        Muxes := 39    
	  11 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 72    
	   5 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 134   
	   6 Input      1 Bit        Muxes := 245   
	   8 Input      1 Bit        Muxes := 35    
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rvfpga 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module serv_rf_ram_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module serv_rf_ram 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module serv_csr 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
Module serv_state 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
Module serv_decode 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module serv_bufreg 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module serv_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module serv_shift 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module serv_alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module serv_rf_if 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module serv_mem_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module serv_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module litedram_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 18    
	   2 Input      4 Bit       Adders := 49    
	   2 Input      3 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 9     
	   2 Input      1 Bit       Adders := 5     
+---Registers : 
	               80 Bit    Registers := 1     
	               74 Bit    Registers := 1     
	               32 Bit    Registers := 15    
	               30 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               21 Bit    Registers := 8     
	               16 Bit    Registers := 16    
	               13 Bit    Registers := 13    
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 14    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 41    
	                3 Bit    Registers := 33    
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 124   
+---RAMs : 
	              32K Bit         RAMs := 1     
	               1K Bit         RAMs := 2     
	              384 Bit         RAMs := 8     
	              160 Bit         RAMs := 3     
	              128 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 17    
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 11    
	   4 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 13    
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 17    
	   3 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 195   
	  11 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 104   
	   4 Input      1 Bit        Muxes := 8     
Module litedram_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module rvdff__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized19__2 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module rvdffs__parameterized17__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module rvdff__parameterized19__3 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module rvdffs__parameterized17__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module rvdff__parameterized20__1 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
Module rvdffs__parameterized18__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     68 Bit        Muxes := 1     
Module rvdff__parameterized20__2 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
Module rvdffs__parameterized18__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     68 Bit        Muxes := 1     
Module rvdff__parameterized2__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdff__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized19__4 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module rvdffs__parameterized17__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module rvdff__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module rvdffs__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module rvdff__parameterized20__3 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
Module rvdffs__parameterized18__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     68 Bit        Muxes := 1     
Module rvdff__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
Module rvdffs__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     68 Bit        Muxes := 1     
Module rvdff__parameterized2__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module dec_ib_ctl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rvdffs__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module rvdff__parameterized19__1 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module rvdffs__parameterized17__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module rvdff__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rvdffs__parameterized15__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module rvdff__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized22__1 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module rvdffs__parameterized19__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
Module rvdff__parameterized22__2 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module rvdffs__parameterized19__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
Module rvdff__parameterized22__3 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module rvdffs__parameterized19__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
Module rvdff__parameterized22__4 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module rvdffs__parameterized19__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
Module rvdff__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module rvdffs__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
Module rvdff__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rvdffs__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module rvdff__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized2__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized23__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module rvdffs__parameterized20__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module rvdff__parameterized23__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module rvdffs__parameterized20__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module rvdff__parameterized2__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__10 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__11 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__12 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__13 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__14 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__15 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__16 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvbradder__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rvdff__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized21__8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized21__9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized21__10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized21__11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized21__12 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized21__13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized21__14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module dec_decode_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 26    
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 21    
	   2 Input      4 Bit        Muxes := 16    
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 62    
Module rvdff__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dec_timer_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
Module rvdff__parameterized17__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module rvdff__parameterized17__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module rvdff__parameterized14__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdff__parameterized16__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module rvdff__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module rvdff__parameterized21__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
Module rvdff__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized18__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
Module rvdff__parameterized26__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module rvdff__parameterized21__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdff__parameterized16__2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module rvdff__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdff__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module rvdff__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized17__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module rvdff__parameterized17__8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module rvdff__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__17 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdff__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__parameterized2__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rvdffs__parameterized15__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module rvdff__parameterized28__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module rvdffs__parameterized21__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module rvdff__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized24__1 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module rvdffs__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
Module rvdff__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdffs__parameterized12__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module rvdff__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdff__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdff__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdff__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module rvdffs__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module rvdff__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module rvdffs__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module rvdff__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized21__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized21__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized21__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized21__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rvdff__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized17__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module rvdffs__parameterized24__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module rvdff__parameterized17__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module rvdffs__parameterized24__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module rvdff__parameterized17__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module rvdffs__parameterized24__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module rvdff__parameterized17__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module rvdffs__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module rvdff__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized21__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module dec_tlu_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
Module rvmaskandmatch__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvmaskandmatch__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvmaskandmatch__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvmaskandmatch__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvmaskandmatch__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvmaskandmatch__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvmaskandmatch__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvmaskandmatch__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvdff__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized2__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__74 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__76 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__77 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__78 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__79 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__80 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__81 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__82 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__83 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__84 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__85 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__86 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__87 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__88 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__89 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__90 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__91 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__157 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__625 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__407 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__616 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__617 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__618 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__619 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__620 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized2__155 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__156 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__612 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__621 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized30__4 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rvdffs__parameterized25__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module rvdff__parameterized30__5 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rvdffs__parameterized25__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module rvdff__622 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module exu_mul_ctl 
Detailed RTL Component Info : 
+---Multipliers : 
	                33x33  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module rvdff__613 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__614 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__615 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module rvdff__parameterized3__57 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rvdff__parameterized30__1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rvdffs__parameterized25__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module rvdff__parameterized30__2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rvdffs__parameterized25__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module rvdff__parameterized30__3 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rvdffs__parameterized25__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module rvtwoscomp__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvtwoscomp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvdff__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module exu_div_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__626 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__408 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized2__161 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__146 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__160 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__145 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized6__31 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized23__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module rvdffs__parameterized20__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module rvdff__parameterized31__6 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 1     
Module rvdffs__parameterized26__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module rvbradder__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module exu_alu_ctl__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rvdff__627 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__409 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized2__163 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__148 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__162 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__147 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized6__32 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized23__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module rvdffs__parameterized20__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module rvdff__parameterized31__7 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 1     
Module rvdffs__parameterized26__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module rvbradder__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module exu_alu_ctl__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rvdff__parameterized31__2 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 1     
Module rvdffs__parameterized26__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module rvdff__parameterized31__3 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 1     
Module rvdffs__parameterized26__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module rvdff__parameterized31__4 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 1     
Module rvdffs__parameterized26__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module rvdff__parameterized31__5 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 1     
Module rvdffs__parameterized26__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module rvdff__parameterized32__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module rvdffs__parameterized27__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module rvdff__parameterized32__2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module rvdffs__parameterized27__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module rvdff__parameterized32__3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module rvdffs__parameterized27__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module rvdff__parameterized32__4 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module rvdffs__parameterized27__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module rvdff__parameterized32__5 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module rvdffs__parameterized27__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module rvdff__parameterized32__6 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module rvdffs__parameterized27__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module rvdff__parameterized32__7 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module rvdffs__parameterized27__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module rvdff__parameterized32__8 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module rvdffs__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module rvdff__parameterized33__1 
Detailed RTL Component Info : 
+---Registers : 
	               76 Bit    Registers := 1     
Module rvdffs__parameterized28__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     76 Bit        Muxes := 1     
Module rvdff__parameterized33__2 
Detailed RTL Component Info : 
+---Registers : 
	               76 Bit    Registers := 1     
Module rvdffs__parameterized28__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     76 Bit        Muxes := 1     
Module rvdff__parameterized33__3 
Detailed RTL Component Info : 
+---Registers : 
	               76 Bit    Registers := 1     
Module rvdffs__parameterized28__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     76 Bit        Muxes := 1     
Module rvdff__parameterized33__4 
Detailed RTL Component Info : 
+---Registers : 
	               76 Bit    Registers := 1     
Module rvdffs__parameterized28__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     76 Bit        Muxes := 1     
Module rvdff__parameterized33__5 
Detailed RTL Component Info : 
+---Registers : 
	               76 Bit    Registers := 1     
Module rvdffs__parameterized28__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     76 Bit        Muxes := 1     
Module rvdff__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	               76 Bit    Registers := 1     
Module rvdffs__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     76 Bit        Muxes := 1     
Module rvdff__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rvdffs__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module rvdff__parameterized4__186 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__153 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rvdff__623 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__628 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__410 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized2__165 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__150 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__164 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__149 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized6__33 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized23__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module rvdffs__parameterized20__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module rvdff__parameterized31__8 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 1     
Module rvdffs__parameterized26__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module rvbradder__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module exu_alu_ctl__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rvdff__624 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__406 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized2__153 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__154 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized6__30 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module rvdffs__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module rvdff__parameterized31__1 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 1     
Module rvdffs__parameterized26__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module rvbradder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module exu_alu_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rvdff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 1     
Module rvdffs__parameterized26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module rvdff__parameterized2__158 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
Module rvdffs__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module rvdff__parameterized34__1 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
Module rvdffs__parameterized29__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
Module rvdff__parameterized2__159 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
Module rvdffs__parameterized29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
Module rvdff__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized4__187 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__154 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__184 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__185 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized4__188 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module exu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     31 Bit        Muxes := 11    
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 36    
Module rvdff__parameterized2__120 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized23__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module rvdffs__parameterized20__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module rvlsadder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rvdff__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized26__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module rvdffs__parameterized30__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module rvdff__parameterized26__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module rvdffs__parameterized30__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module rvdff__parameterized26__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module rvdffs__parameterized30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module rvdff__parameterized26__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module rvdff__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module rvdff__parameterized2__95 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized4__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__parameterized2__96 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__parameterized2__97 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__parameterized2__121 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__122 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__98 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__parameterized2__99 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__parameterized2__123 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__92 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__100 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__parameterized2__124 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lsu_lsc_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module rvdff__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized2__101 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized3__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__102 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized3__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized3__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized2__103 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized14__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdffs__parameterized12__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module rvdff__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdff__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized4__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized3__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdff__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized2__93 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized14__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized2__104 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized3__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__105 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized14__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized2__106 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized3__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__107 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized14__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized2__108 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized3__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__109 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized14__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized2__110 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized3__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__111 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized14__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized2__112 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized3__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__113 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized14__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized2__114 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized3__31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__115 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized14__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized2__116 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized3__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__117 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized14__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized2__118 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__119 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module lsu_bus_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 3     
	  14 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 44    
	   6 Input     32 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 28    
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 31    
	   7 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 15    
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 81    
	   6 Input      1 Bit        Muxes := 40    
Module rvdff__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized2__94 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized3__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdff__parameterized3__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdff__parameterized3__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module lsu_bus_intf 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 24    
Module rvmaskandmatch__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvmaskandmatch__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvmaskandmatch__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvmaskandmatch 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module rvecc_decode__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     39 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 2     
	  19 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
Module rvecc_decode 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     39 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 2     
	  19 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
Module rvecc_encode 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	  17 Input      1 Bit         XORs := 1     
	  18 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
Module lsu_ecc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
Module rvdff__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized1__33 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized1__32 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized3__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdff__parameterized3__43 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdff__parameterized2__128 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__129 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized9__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized3__36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__130 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized9__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized3__37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__131 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized9__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized3__38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__132 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized9__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized3__39 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__133 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized9__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized3__40 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__134 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__210 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized9__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized3__41 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__135 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__212 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__214 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized9__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized3__42 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__136 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__216 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized9__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized3__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__parameterized2__125 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lsu_stbuf 
Detailed RTL Component Info : 
+---Adders : 
	  11 Input      4 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 22    
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 14    
Module rvdff__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized2__126 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__parameterized2__137 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__parameterized35__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module rvdff__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module rvdff__parameterized2__127 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lsu_dccm_ctl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 32    
Module rvdff__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__217 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__559 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__391 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__560 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__392 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__561 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__393 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rvdffs__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module rvdff__parameterized1__119 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized2__147 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__148 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__149 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized3__55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__562 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__394 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__265 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__563 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__395 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__611 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__219 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__564 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__396 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__120 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized2__150 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__151 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized2__140 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized1__34 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized2__138 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized3__44 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__565 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__397 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__566 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__398 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__567 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__399 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__568 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__400 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__569 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__401 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__570 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__402 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__571 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__403 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__572 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__404 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__41 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__218 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__405 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__183 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized4__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module dbg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  11 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 4     
Module rvdff__parameterized4__38 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized1__43 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized6__28 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized4__39 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rvdff__parameterized4__40 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized6__18 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__29 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdff__parameterized1__44 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ifu_ifc_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvbtb_addr_hash__5 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      2 Bit         XORs := 1     
Module rvbtb_addr_hash 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      2 Bit         XORs := 1     
Module rvdff__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module rvdff__parameterized9__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rvdff__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module rvdffs__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module rvbradder__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rvbradder__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rvbtb_tag_hash 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
Module rvdff__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rvbtb_ghr_hash__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
Module rvbtb_ghr_hash__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
Module rvbtb_ghr_hash__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
Module rvbtb_ghr_hash 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
Module rvdff__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__7 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__8 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__9 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__10 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__11 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__12 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__parameterized6__24 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__25 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__26 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__27 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized7__13 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__14 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__15 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__16 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__17 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__18 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__19 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__20 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__21 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__22 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__23 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__24 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__25 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__26 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__27 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__28 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__29 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__30 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__31 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__32 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__33 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__34 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__35 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__36 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__37 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__38 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__39 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__40 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__41 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__42 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7__43 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rvdffs__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module rvdff__parameterized4__56 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__57 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__58 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__59 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__60 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__61 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__62 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__63 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__64 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__65 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__66 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__67 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__68 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__69 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__70 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__71 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__72 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__73 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__74 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__75 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__76 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__77 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__78 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__79 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__80 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__81 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__82 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__83 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__84 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__85 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__86 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__87 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__88 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__89 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__90 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__91 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__92 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__93 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__94 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__95 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__96 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__97 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__98 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__99 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__100 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__101 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__102 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__103 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__104 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__105 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__106 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__107 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__108 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__109 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__110 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__111 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__112 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__113 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__114 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__115 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__116 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__117 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__118 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__119 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__120 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__121 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__122 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__123 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__124 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__125 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__126 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__127 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__128 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__129 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__130 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__131 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__132 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__133 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__134 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__135 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__136 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__137 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__138 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__139 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__140 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__141 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__142 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__143 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__144 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__145 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__146 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__147 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__148 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__149 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__150 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__151 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__152 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__153 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__154 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__155 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__156 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__157 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__158 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__159 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__160 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__161 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__162 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__163 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__164 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__165 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__166 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__167 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__168 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__169 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__170 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__171 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__172 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__173 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__174 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__175 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__176 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__145 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__177 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__146 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__178 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__147 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__179 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__148 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__180 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__149 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__181 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__150 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__182 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__151 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__152 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ifu_bp_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   5 Input     26 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 259   
	   2 Input      1 Bit        Muxes := 5     
Module rvdff__parameterized4__36 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized4__37 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized1__40 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized1__41 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized1__42 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 1     
Module rvdffs__parameterized10__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     53 Bit        Muxes := 1     
Module rvdff__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 1     
Module rvdffs__parameterized10__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     53 Bit        Muxes := 1     
Module rvdff__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 1     
Module rvdffs__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     53 Bit        Muxes := 1     
Module rvdff__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module rvdffs__parameterized11__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module rvdff__parameterized13__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module rvdffs__parameterized11__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module rvdff__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module rvdffs__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module rvdff__parameterized6__21 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__22 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized6__23 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized14__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized14__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized14__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdffs__parameterized12__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module rvdff__parameterized14__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdffs__parameterized12__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module rvdff__parameterized14__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdffs__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module rvdff__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module rvdffs__parameterized13__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rvdff__parameterized15__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module rvdffs__parameterized13__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rvdff__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module rvdffs__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module rvbtb_addr_hash__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      2 Bit         XORs := 1     
Module rvbtb_addr_hash__2 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      2 Bit         XORs := 1     
Module rvbtb_addr_hash__3 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      2 Bit         XORs := 1     
Module rvbtb_addr_hash__4 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      2 Bit         XORs := 1     
Module rvbtb_tag_hash__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
Module rvbtb_tag_hash__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
Module rvbtb_tag_hash__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
Module rvbtb_tag_hash__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
Module rvdff__parameterized9__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rvdffs__parameterized8__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module rvdff__264 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rveven_paritycheck__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	               16 Bit    Wide XORs := 1     
Module rveven_paritycheck__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	               16 Bit    Wide XORs := 1     
Module rveven_paritycheck__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	               16 Bit    Wide XORs := 1     
Module rveven_paritycheck 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	               16 Bit    Wide XORs := 1     
Module ifu_aln_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 3     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__233 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized1__52 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__234 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__235 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized6__19 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__236 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized6__20 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
Module rvdffs__parameterized5__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module rvdff__parameterized1__35 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized3__46 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdff__237 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__238 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__239 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__240 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__241 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__242 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__243 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized5__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized4__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__244 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__245 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized5__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized4__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__246 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__247 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__248 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module rvdff__249 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__250 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized16__3 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module rvdffs__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module rvdff__parameterized1__53 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__251 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__252 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__253 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__254 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__255 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__256 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized4__35 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized1__36 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized5__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdff__parameterized1__37 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized1__54 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__38 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__257 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__258 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__259 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized17__9 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module rvdff__260 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized1__39 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdff__parameterized17__10 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module rvdff__parameterized3__56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdff__261 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rvdff__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rvdffs__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module rvdff__262 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
Module rvdffs__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module rvdff__263 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rveven_paritygen__1 
Detailed RTL Component Info : 
+---XORs : 
	               16 Bit    Wide XORs := 1     
Module rveven_paritygen__2 
Detailed RTL Component Info : 
+---XORs : 
	               16 Bit    Wide XORs := 1     
Module rveven_paritygen__3 
Detailed RTL Component Info : 
+---XORs : 
	               16 Bit    Wide XORs := 1     
Module rveven_paritygen 
Detailed RTL Component Info : 
+---XORs : 
	               16 Bit    Wide XORs := 1     
Module rvdff__parameterized1__55 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__56 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__57 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__58 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__59 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__60 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__61 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__62 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__63 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__64 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__65 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__66 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__67 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__68 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__69 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__70 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__71 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__72 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__73 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__74 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__75 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__76 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__77 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__78 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__79 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__80 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__81 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__82 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__83 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__84 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__85 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__86 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__87 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__88 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__89 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__90 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__91 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__92 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__93 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__94 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__95 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__96 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__97 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__98 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__99 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__100 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__101 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__102 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__103 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__104 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__105 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__106 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__107 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__108 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__109 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__110 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__111 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__112 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__113 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__114 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__115 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__116 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__117 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1__118 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__303 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__304 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__305 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__306 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__307 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__308 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__309 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__310 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__311 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__312 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__313 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__145 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__314 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__146 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__315 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__147 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__316 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__148 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__317 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__149 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__318 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__150 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__319 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__151 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__320 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__152 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__321 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__153 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__322 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__154 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__323 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__155 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__324 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__156 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__325 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__157 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__326 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__158 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__327 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__159 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__328 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__160 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__329 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__161 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__330 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__162 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__331 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__163 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__332 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__164 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__333 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__165 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__334 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__166 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__335 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__167 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__336 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__168 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__337 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__169 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__338 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__170 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__339 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__171 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__340 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__172 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__341 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__173 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__342 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__174 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__343 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__175 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__344 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__176 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__345 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__177 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__346 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__178 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__347 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__179 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__348 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__180 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__349 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__181 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__350 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__182 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__351 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__183 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__352 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__184 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__353 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__185 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__354 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__186 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__355 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__187 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__356 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__188 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__357 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__189 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__358 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__190 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__359 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__191 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__360 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__192 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__361 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__193 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__362 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__194 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__363 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__195 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__364 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__196 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__365 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__197 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__366 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__198 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__367 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__199 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__368 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__200 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__369 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__201 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__370 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__202 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__371 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__203 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__372 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__204 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__373 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__205 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__374 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__206 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__375 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__207 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__376 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__208 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__377 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__209 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__378 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__210 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__379 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__211 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__380 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__212 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__381 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__213 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__382 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__214 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__383 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__215 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__384 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__216 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__385 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__217 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__386 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__218 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__387 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__219 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__388 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__220 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__389 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__221 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__390 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__222 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__391 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__223 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__392 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__224 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__393 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__225 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__394 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__226 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__395 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__227 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__396 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__228 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__397 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__229 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__398 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__230 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__399 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__231 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__400 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__232 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__401 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__233 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__402 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__234 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__403 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__235 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__404 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__236 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__405 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__237 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__406 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__238 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__407 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__239 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__408 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__240 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__409 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__241 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__410 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__242 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__411 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__243 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__412 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__244 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__413 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__245 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__414 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__246 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__415 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__247 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__416 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__248 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__417 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__249 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__418 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__250 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__419 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__251 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__420 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__252 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__421 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__253 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__422 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__254 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__423 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__255 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__424 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__256 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__425 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__257 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__426 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__258 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__427 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__259 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__428 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__260 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__429 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__261 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__430 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__262 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__431 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__263 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__432 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__264 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__433 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__265 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__434 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__266 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__435 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__267 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__436 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__268 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__437 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__269 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__438 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__270 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__439 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__271 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__440 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__272 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__441 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__273 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__442 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__274 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__443 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__275 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__444 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__276 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__445 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__277 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__446 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__278 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__447 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__279 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__448 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__280 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__449 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__281 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__450 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__282 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__451 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__283 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__452 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__284 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__453 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__285 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__454 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__286 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__455 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__287 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__456 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__288 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__457 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__289 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__458 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__290 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__459 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__291 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__460 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__292 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__461 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__293 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__462 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__294 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__463 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__295 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__464 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__296 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__465 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__297 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__466 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__298 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__467 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__299 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__468 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__300 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__469 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__301 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__470 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__302 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__471 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__303 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__472 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__304 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__473 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__305 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__474 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__306 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__475 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__307 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__476 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__308 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__477 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__309 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__478 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__310 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__479 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__311 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__480 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__312 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__481 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__313 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__482 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__314 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__483 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__315 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__484 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__316 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__485 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__317 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__486 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__318 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__487 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__319 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__488 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__320 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__489 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__321 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__490 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__322 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__491 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__323 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__492 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__324 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__493 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__325 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__494 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__326 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__495 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__327 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__496 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__328 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__497 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__329 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__498 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__330 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__499 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__331 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__500 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__332 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__501 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__333 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__502 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__334 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__503 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__335 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__504 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__336 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__505 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__337 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__506 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__338 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__507 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__339 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__508 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__340 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__509 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__341 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__510 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__342 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__511 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__343 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__512 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__344 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__513 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__345 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__514 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__346 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__515 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__347 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__516 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__348 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__517 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__349 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__518 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__350 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__519 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__351 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__520 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__352 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__521 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__353 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__522 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__354 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__523 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__355 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__524 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__356 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__525 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__357 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__526 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__358 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__527 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__359 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__528 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__360 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__529 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__361 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__530 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__362 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__531 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__363 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__532 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__364 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__533 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__365 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__534 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__366 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__535 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__367 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__536 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__368 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__537 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__369 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__538 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__370 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__539 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__371 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__540 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__372 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__541 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__373 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__542 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__374 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__543 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__375 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__544 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__376 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__545 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__377 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__546 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__378 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__547 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__379 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__548 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__380 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__549 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__381 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__550 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__382 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__551 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__383 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__552 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__384 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__553 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__385 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__554 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__386 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__555 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__387 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__556 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__388 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__557 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__389 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__558 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__390 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ifu_mem_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 3     
Module rvdff__parameterized2__139 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__228 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__229 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__230 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized2__152 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdff__parameterized14__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized14__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__294 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized14__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdff__parameterized3__45 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdff__231 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__232 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__parameterized3__47 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__295 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__48 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__604 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module configurable_gw__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rvdff__parameterized3__48 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__296 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__49 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__605 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module configurable_gw__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rvdff__parameterized3__49 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__297 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__50 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__606 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module configurable_gw__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rvdff__parameterized3__50 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__298 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__51 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__607 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module configurable_gw__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rvdff__parameterized3__51 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__299 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__52 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__608 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module configurable_gw__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rvdff__parameterized3__52 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__300 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__53 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__609 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module configurable_gw__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rvdff__parameterized3__53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__301 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__54 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__610 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module configurable_gw__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rvdff__parameterized3__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module rvdffs__parameterized3__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module rvdff__302 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__55 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__227 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module configurable_gw 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module cmp_and_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module cmp_and_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module cmp_and_mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module cmp_and_mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module cmp_and_mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module cmp_and_mux__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module cmp_and_mux__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module cmp_and_mux__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module cmp_and_mux__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module cmp_and_mux__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module cmp_and_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module pic_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	  26 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__45 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__46 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__47 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffs__parameterized7__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__parameterized4__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized4__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized4__34 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized1__45 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__220 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__221 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__222 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__223 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__224 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__573 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__574 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__266 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__267 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__46 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized2__141 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized4__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__parameterized14__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rvdffs__parameterized12__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module rvdff__575 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__268 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized1__47 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized2__142 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__269 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__225 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__226 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdff__576 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__42 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffsc__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__577 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__270 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__271 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__578 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__579 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__580 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__581 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__582 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized2__143 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized1__48 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__272 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__273 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__274 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized4__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__275 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__583 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__43 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffsc__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__584 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__276 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__277 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__585 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__586 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__587 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__588 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__589 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized2__144 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized1__49 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__278 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__279 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__280 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized5__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized4__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__281 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__590 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__44 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffsc__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__591 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__282 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__283 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__592 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__593 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__594 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__595 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__596 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized2__145 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized1__50 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__284 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__285 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__286 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized5__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized4__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__287 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__597 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized4__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdffsc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module rvdff__598 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__288 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__289 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__599 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__600 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__601 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__602 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__603 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffsc__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized2__146 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rvdffs__parameterized2__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized1__51 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__290 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__291 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__292 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rvdff__parameterized5__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module rvdffs__parameterized4__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module rvdff__293 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rvdffs__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dma_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 13    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module swerv 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rvdff__parameterized1__121 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module rvdff__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rvdffs__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module ram_2048x39__1 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
+---RAMs : 
	              78K Bit         RAMs := 1     
Module ram_2048x39__2 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
+---RAMs : 
	              78K Bit         RAMs := 1     
Module ram_2048x39__3 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
+---RAMs : 
	              78K Bit         RAMs := 1     
Module ram_2048x39__4 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
+---RAMs : 
	              78K Bit         RAMs := 1     
Module ram_2048x39__5 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
+---RAMs : 
	              78K Bit         RAMs := 1     
Module ram_2048x39__6 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
+---RAMs : 
	              78K Bit         RAMs := 1     
Module ram_2048x39__7 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
+---RAMs : 
	              78K Bit         RAMs := 1     
Module ram_2048x39 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
+---RAMs : 
	              78K Bit         RAMs := 1     
Module lsu_dccm_mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 16    
Module rveven_paritygen__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	               20 Bit    Wide XORs := 1     
Module rvdff__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module rvdff__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ram_64x21__1 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module rveven_paritycheck__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	               20 Bit    Wide XORs := 1     
Module ram_64x21__2 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module rveven_paritycheck__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	               20 Bit    Wide XORs := 1     
Module ram_64x21__3 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module rveven_paritycheck__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	               20 Bit    Wide XORs := 1     
Module ram_64x21 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module rveven_paritycheck__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	               20 Bit    Wide XORs := 1     
Module IC_TAG 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module rvdff__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module rvdff__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module ram_256x34__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module ram_256x34__2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module ram_256x34__3 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module ram_256x34__4 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module ram_256x34__5 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module ram_256x34__6 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module ram_256x34__7 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module ram_256x34__8 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module ram_256x34__9 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module ram_256x34__10 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module ram_256x34__11 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module ram_256x34__12 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module ram_256x34__13 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module ram_256x34__14 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module ram_256x34__15 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module ram_256x34 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module IC_DATA 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    136 Bit        Muxes := 4     
	   2 Input     34 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module wb_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
Module dpram64 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 1     
Module wb_mem_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module delta_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module SevenSegDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input      7 Bit        Muxes := 1     
Module swervolf_syscon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  11 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  11 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	  11 Input      8 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 27    
	  12 Input      1 Bit        Muxes := 1     
Module fifo4__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module fifo4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module simple_spi__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 6     
Module uart_wb 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 3     
Module uart_tfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module uart_transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 10    
Module uart_sync_flops 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module uart_rfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   4 Input      1 Bit        Muxes := 19    
Module uart_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                9 Bit    Wide XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	  11 Input     11 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	  11 Input      4 Bit        Muxes := 3     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 11    
Module uart_regs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 22    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 22    
Module gpio_top__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 14    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gpio_top__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 14    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gpio_top__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 14    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gpio_top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 14    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ptc_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module fifo4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module fifo4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module simple_spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 6     
Module axi2wb 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   8 Input     14 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 17    
Module addr_decode__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module addr_decode__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module spill_register__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__63 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__62 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__61 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__60 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__59 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__58 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__57 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__56 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__55 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__54 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__53 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__52 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__51 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__50 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__49 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__48 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 32    
Module fifo_v3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module rr_arb_tree__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module spill_register__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__47 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__46 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__45 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__44 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__43 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__42 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__41 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__40 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__39 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 32    
Module rr_arb_tree__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module axi_demux__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module fifo_v3__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module fifo_v3__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module delta_counter__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module addr_decode__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module spill_register__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__95 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__94 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__93 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__92 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__91 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__90 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__89 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__88 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__87 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__86 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__85 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__84 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__83 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__82 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__81 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__80 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 32    
Module fifo_v3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module rr_arb_tree__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module spill_register__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__79 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__78 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__77 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__76 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__75 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__74 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__73 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__72 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__71 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__70 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__69 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__68 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__67 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__66 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__65 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__64 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 32    
Module rr_arb_tree__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module axi_demux__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module fifo_v3__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module fifo_v3__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module delta_counter__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module addr_decode__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module addr_decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module spill_register__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 32    
Module fifo_v3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module rr_arb_tree 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module spill_register__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module delta_counter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_demux_id_counters 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 32    
Module rr_arb_tree__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module axi_demux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module fifo_v3__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_atop_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 10    
Module fifo_v3__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module fifo_v3__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_v3__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module delta_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_err_slv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module rr_arb_tree__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_v3__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
Module spill_register__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module rr_arb_tree__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module spill_register__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_mux__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module rr_arb_tree__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_v3__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
Module spill_register__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module rr_arb_tree__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module spill_register__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module axi_xbar 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
Module swervolf_core 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module north 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 21    
+---Muxes : 
	  91 Input      2 Bit        Muxes := 1     
Module north_east 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 27    
+---Muxes : 
	  93 Input      2 Bit        Muxes := 1     
Module north_west 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 26    
+---Muxes : 
	  94 Input      2 Bit        Muxes := 1     
Module south 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 22    
+---Muxes : 
	  85 Input      2 Bit        Muxes := 1     
Module south_east 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 28    
+---Muxes : 
	  94 Input      2 Bit        Muxes := 1     
Module south_west 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 27    
+---Muxes : 
	  93 Input      2 Bit        Muxes := 1     
Module east 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 22    
+---Muxes : 
	  90 Input      2 Bit        Muxes := 1     
Module west 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 21    
+---Muxes : 
	  90 Input      2 Bit        Muxes := 1     
Module clk_gen_nexys 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gray_to_binary__15 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__14 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
Module sync__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               74 Bit    Registers := 2     
	                2 Bit    Registers := 1     
Module gray_to_binary__13 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
Module gray_to_binary__12 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
Module spill_register__1 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module sync__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module gray_to_binary__19 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__18 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
Module sync__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               74 Bit    Registers := 2     
	                2 Bit    Registers := 1     
Module gray_to_binary__17 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
Module gray_to_binary__16 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
Module spill_register__2 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module sync__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module gray_to_binary__11 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
Module gray_to_binary 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
Module binary_to_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
Module sync__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
Module gray_to_binary__9 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
Module gray_to_binary__10 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
Module spill_register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sync__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module gray_to_binary__7 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__8 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
Module sync__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
Module gray_to_binary__5 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
Module gray_to_binary__6 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
Module spill_register__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 1     
Module sync__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 1     
Module gray_to_binary__3 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
Module gray_to_binary__4 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
Module sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               74 Bit    Registers := 2     
	                2 Bit    Registers := 1     
Module gray_to_binary__1 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
Module binary_to_gray__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
Module gray_to_binary__2 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
Module spill_register 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_dst 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module bscan_tap 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module dtg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module colorizer 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
Module scale 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_0/cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][2]' (FDE) to 'i_0/cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'i_0/cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][2]' (FDE) to 'i_0/cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][3] )
INFO: [Synth 8-3886] merging instance 'i_0/cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[2]' (FDCE) to 'i_0/cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[3] )
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_4_reg' and it is trimmed from '10' to '8' bits. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15987]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_2_reg' and it is trimmed from '10' to '8' bits. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:15970]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM rf_ram/memory_reg to conserve power
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_18_reg' and it is trimmed from '74' to '66' bits. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/LiteDRAM/litedram_core.v:18076]
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (serv_rf_top/\cpu/csr/timer_irq_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_sdram_postponer_count_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (serv_rf_top/\cpu/state/irq_sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vns_interface1_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vns_interface1_bank_bus_dat_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vns_interface1_bank_bus_dat_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vns_interface1_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vns_interface1_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vns_interface1_bank_bus_dat_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vns_interface1_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_sdram_cmd_payload_ba_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_sdram_cmd_payload_ba_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_sdram_cmd_payload_ba_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_sdram_cmd_payload_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_sdram_cmd_payload_a_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_sdram_cmd_payload_a_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_sdram_cmd_payload_a_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_sdram_cmd_payload_a_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_sdram_cmd_payload_a_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_sdram_cmd_payload_a_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_sdram_cmd_payload_a_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_sdram_cmd_payload_a_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_sdram_cmd_payload_a_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_sdram_cmd_payload_a_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_sdram_cmd_payload_a_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (soc_sdram_sequencer_count_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_a7ddrphy_dqspattern_o1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_a7ddrphy_dqspattern_o1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_a7ddrphy_dqspattern_o1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_a7ddrphy_dqspattern_o1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (serv_rf_top/\cpu/state/o_pending_irq_reg )
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'decode/freeze_before_ff/dout_reg[0]' (FDC) to 'decode/freezeff/dout_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlu/\mip_ff/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (arf/\bankid_ff/dffs/dout_reg[0] )
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[31] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[30] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[29] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[28] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[27] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[26] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[25] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[24] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[23] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[22] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[21] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[20] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[19] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[18] driven by constant 1
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[17] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[16] driven by constant 0
WARNING: [Synth 8-3917] design lsu__GB1 has port picm_addr[15] driven by constant 0
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ifu/mem_ctl/\dma_ok_prev_ff/dout_reg[0] )
INFO: [Synth 8-3886] merging instance 'ifu/ifc/fbwrite_ff/dout_reg[3]' (FDC) to 'ifu/ifc/fbwrite_ff/dout_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ifu/mem_ctl/\ifu_iccm_acc_ff/dout_reg[0] )
INFO: [Synth 8-3886] merging instance 'pic_ctrl_inst/claimid_ff/dout_reg[4]' (FDC) to 'pic_ctrl_inst/claimid_ff/dout_reg[7]'
INFO: [Synth 8-3886] merging instance 'pic_ctrl_inst/claimid_ff/dout_reg[5]' (FDC) to 'pic_ctrl_inst/claimid_ff/dout_reg[7]'
INFO: [Synth 8-3886] merging instance 'pic_ctrl_inst/claimid_ff/dout_reg[6]' (FDC) to 'pic_ctrl_inst/claimid_ff/dout_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pic_ctrl_inst/\claimid_ff/dout_reg[7] )
INFO: [Synth 8-3886] merging instance 'ifu/mem_ctl/ifu_pmu_sigs_ff/dout_reg[4]' (FDC) to 'ifu/mem_ctl/act_miss_ff/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'ifu/mem_ctl/dma_ok_prev_ff/dout_reg[0]' (FDC) to 'ifu/mem_ctl/sbiccm_err_ff/dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'ifu/mem_ctl/perr_state_ff/dffs/dout_reg[2]' (FDC) to 'ifu/mem_ctl/sbiccm_err_ff/dout_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ifu/mem_ctl/\sbiccm_err_ff/dout_reg[0] )
WARNING: [Synth 8-3332] Sequential element (debug_c1_cgc/clkhdr/en_ff_reg) is unused and will be removed from module ifu_mem_ctl.
WARNING: [Synth 8-3332] Sequential element (byp_data_first_c1_cgc/clkhdr/en_ff_reg) is unused and will be removed from module ifu_mem_ctl.
WARNING: [Synth 8-3332] Sequential element (byp_data_second_c1_cgc/clkhdr/en_ff_reg) is unused and will be removed from module ifu_mem_ctl.
WARNING: [Synth 8-3332] Sequential element (debug_data_c1_cgc/clkhdr/en_ff_reg) is unused and will be removed from module ifu_mem_ctl.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu_mul_ctl.sv:104]
DSP Report: Generating DSP prod_e20, operation Mode is: A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: Generating DSP prod_e20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: Generating DSP prod_e20, operation Mode is: A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: Generating DSP prod_e20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
DSP Report: operator prod_e20 is absorbed into DSP prod_e20.
INFO: [Synth 8-5544] ROM "regs/receiver/toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs/receiver/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_clk_reg' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot/sync_clk_reg' (FDC) to 'gpio_rojobot/wb_err_o_reg'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_clk_reg' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_module/sync_clk_reg' (FDC) to 'gpio_module/wb_err_o_reg'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[30]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[30]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[14]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[14]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[22]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[22]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[6]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[6]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[26]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[26]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[10]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[10]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[18]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[18]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[2]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[28]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[28]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[12]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[12]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[20]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[20]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[4]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[24]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[24]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[8]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[8]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[16]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[16]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[29]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[29]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[13]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[13]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[21]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[21]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[5]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[5]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[25]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[25]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[9]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[9]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[17]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[17]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[27]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[27]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[11]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[11]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[19]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[19]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[3]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[23]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[23]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[7]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[7]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[15]' (FDC) to 'gpio_rojobot_i/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[15]' (FDC) to 'gpio_pushbutton/sync_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/clk_s_reg' (FDC) to 'gpio_pushbutton/ext_pad_s_reg[15]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/sync_reg[31]' (FDC) to 'gpio_pushbutton/wb_err_o_reg'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/clk_s_reg' (FDC) to 'gpio_rojobot_i/ext_pad_s_reg[15]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/sync_reg[31]' (FDC) to 'gpio_rojobot_i/wb_err_o_reg'
INFO: [Synth 8-3886] merging instance 'uart16550_0/regs/delayed_modem_signals_reg[0]' (FDC) to 'uart16550_0/regs/delayed_modem_signals_reg[1]'
INFO: [Synth 8-3886] merging instance 'uart16550_0/regs/delayed_modem_signals_reg[1]' (FDC) to 'uart16550_0/regs/delayed_modem_signals_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart16550_0/regs/delayed_modem_signals_reg[2]' (FDC) to 'uart16550_0/regs/delayed_modem_signals_reg[3]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/ext_pad_s_reg[30]' (FDC) to 'gpio_rojobot_i/ext_pad_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/ext_pad_s_reg[30]' (FDC) to 'gpio_pushbutton/ext_pad_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/ext_pad_s_reg[14]' (FDC) to 'gpio_rojobot_i/ext_pad_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/ext_pad_s_reg[14]' (FDC) to 'gpio_pushbutton/ext_pad_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/ext_pad_s_reg[22]' (FDC) to 'gpio_rojobot_i/ext_pad_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/ext_pad_s_reg[22]' (FDC) to 'gpio_pushbutton/ext_pad_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/ext_pad_s_reg[6]' (FDC) to 'gpio_rojobot_i/ext_pad_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/ext_pad_s_reg[6]' (FDC) to 'gpio_pushbutton/ext_pad_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/ext_pad_s_reg[26]' (FDC) to 'gpio_rojobot_i/ext_pad_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/ext_pad_s_reg[26]' (FDC) to 'gpio_pushbutton/ext_pad_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/ext_pad_s_reg[10]' (FDC) to 'gpio_rojobot_i/ext_pad_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/ext_pad_s_reg[10]' (FDC) to 'gpio_pushbutton/ext_pad_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/ext_pad_s_reg[18]' (FDC) to 'gpio_rojobot_i/ext_pad_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/ext_pad_s_reg[18]' (FDC) to 'gpio_pushbutton/ext_pad_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/ext_pad_s_reg[2]' (FDC) to 'gpio_rojobot_i/ext_pad_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/ext_pad_s_reg[28]' (FDC) to 'gpio_rojobot_i/ext_pad_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/ext_pad_s_reg[28]' (FDC) to 'gpio_pushbutton/ext_pad_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/ext_pad_s_reg[12]' (FDC) to 'gpio_rojobot_i/ext_pad_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/ext_pad_s_reg[12]' (FDC) to 'gpio_pushbutton/ext_pad_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/ext_pad_s_reg[20]' (FDC) to 'gpio_rojobot_i/ext_pad_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_pushbutton/ext_pad_s_reg[20]' (FDC) to 'gpio_pushbutton/ext_pad_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/ext_pad_s_reg[4]' (FDC) to 'gpio_rojobot_i/ext_pad_s_reg[31]'
INFO: [Synth 8-3886] merging instance 'gpio_rojobot_i/ext_pad_s_reg[24]' (FDC) to 'gpio_rojobot_i/ext_pad_s_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_module/wb_err_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pushbutton/wb_err_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_rojobot_i/wb_err_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_rojobot/wb_err_o_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (spi2/\spcr_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (spi/\spcr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_pushbutton/clk_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_rojobot/clk_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_rojobot_i/clk_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpio_module/clk_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_w_fifo/read_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_w_fifo/read_pointer_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_err_slv /\i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/write_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/mem_q_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/mem_q_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/mem_q_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/read_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/mem_q_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_full_q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_select][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_select][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][atop][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/status_cnt_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_b_fifo/status_cnt_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_b_mux/gen_int_rr.rr_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_b_mux/gen_int_rr.rr_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/read_pointer_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/read_pointer_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/read_pointer_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_w_fifo/read_pointer_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][atop][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[1].i_axi_demux /\gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][atop][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_w_fifo/status_cnt_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_w_fifo/status_cnt_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_w_fifo/status_cnt_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_atop_filter/w_cnt_q_reg[cnt][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_atop_filter/w_cnt_q_reg[cnt][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_atop_filter/w_cnt_q_reg[cnt][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_w_fifo/mem_q_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_w_fifo/mem_q_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_w_fifo/mem_q_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_w_fifo/mem_q_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_demux /\gen_demux.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_atop_filter/id_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_r_fifo/mem_q_reg[3][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_r_fifo/mem_q_reg[2][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_r_fifo/mem_q_reg[1][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[0].i_axi_err_slv /\i_r_fifo/mem_q_reg[0][id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/mem_q_reg[0][len][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/mem_q_reg[0][len][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_intercon/axi_xbar /\gen_slv_port_demux[2].i_axi_err_slv /\i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/mem_q_reg[0][len][4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (i_atop_filter/FSM_sequential_w_state_q_reg[2]) is unused and will be removed from module axi_err_slv__1.
WARNING: [Synth 8-3332] Sequential element (i_atop_filter/FSM_sequential_w_state_q_reg[1]) is unused and will be removed from module axi_err_slv__1.
WARNING: [Synth 8-3332] Sequential element (i_atop_filter/FSM_sequential_w_state_q_reg[0]) is unused and will be removed from module axi_err_slv__1.
WARNING: [Synth 8-3917] design icon__GB0 has port O10[2] driven by constant 1
WARNING: [Synth 8-3917] design icon__GB0 has port O10[1] driven by constant 0
WARNING: [Synth 8-3917] design icon__GB0 has port O10[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:16 ; elapsed = 00:06:10 . Memory (MB): peak = 1722.363 ; gain = 1069.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-------------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object                                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|serv_rf_top              | rf_ram/memory_reg                                                     | 1 K x 2(READ_FIRST)    | W |   | 1 K x 2(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|litedram_core__GC0       | storage_10_reg                                                        | 16 x 80(READ_FIRST)    | W |   | 16 x 80(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|litedram_core__GC0       | storage_13_reg                                                        | 16 x 66(READ_FIRST)    | W |   | 16 x 66(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|litedram_core__GC0       | mem_1_reg                                                             | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
|\swervolf/swerv_eh1/mem  | Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg               | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem  | Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg               | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem  | Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg               | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem  | Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg               | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem  | Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg               | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem  | Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg               | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem  | Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg               | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem  | Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg               | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem  | icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg          | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg          | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg          | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg          | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[2].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[2].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[2].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|bootrom                  | ram/mem_reg                                                           | 512 x 64(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+-------------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+-------------------+----------------------------------------+-----------+----------------------+-------------+
|Module Name        | RTL Object                             | Inference | Size (Depth x Width) | Primitives  | 
+-------------------+----------------------------------------+-----------+----------------------+-------------+
|litedram_core__GC0 | storage_reg                            | Implied   | 16 x 8               | RAM32M x 2	 | 
|litedram_core__GC0 | storage_6_reg                          | Implied   | 16 x 22              | RAM32M x 4	 | 
|litedram_core__GC0 | storage_7_reg                          | Implied   | 16 x 22              | RAM32M x 4	 | 
|litedram_core__GC0 | storage_4_reg                          | Implied   | 16 x 22              | RAM32M x 4	 | 
|litedram_core__GC0 | storage_3_reg                          | Implied   | 16 x 22              | RAM32M x 4	 | 
|litedram_core__GC0 | storage_9_reg                          | Implied   | 16 x 22              | RAM32M x 4	 | 
|litedram_core__GC0 | storage_8_reg                          | Implied   | 16 x 22              | RAM32M x 4	 | 
|litedram_core__GC0 | storage_5_reg                          | Implied   | 16 x 22              | RAM32M x 4	 | 
|litedram_core__GC0 | storage_2_reg                          | Implied   | 16 x 22              | RAM32M x 4	 | 
|litedram_core__GC0 | storage_11_reg                         | Implied   | 16 x 6               | RAM32M x 1	 | 
|litedram_core__GC0 | storage_12_reg                         | Implied   | 16 x 6               | RAM32M x 2	 | 
|litedram_core__GC0 | storage_14_reg                         | Implied   | 16 x 8               | RAM32M x 2	 | 
|litedram_core__GC0 | storage_1_reg                          | Implied   | 16 x 8               | RAM32M x 2	 | 
|spi                | wfifo/mem_reg                          | Implied   | 4 x 8                | RAM32M x 2	 | 
|spi                | rfifo/mem_reg                          | Implied   | 4 x 8                | RAM32M x 2	 | 
|uart16550_0        | regs/receiver/fifo_rx/rfifo/ram_reg    | Implied   | 16 x 8               | RAM32M x 2	 | 
|uart16550_0        | regs/transmitter/fifo_tx/tfifo/ram_reg | Implied   | 16 x 8               | RAM32M x 2	 | 
|spi2               | wfifo/mem_reg                          | Implied   | 4 x 8                | RAM32M x 2	 | 
|spi2               | rfifo/mem_reg                          | Implied   | 4 x 8                | RAM32M x 2	 | 
+-------------------+----------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|exu_mul_ctl | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_mul_ctl | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:37]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv:37]

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |litedram_core__GC0  |           1|      9622|
|2     |litedram_top__GC0   |           1|         6|
|3     |dec__GB0            |           1|     35389|
|4     |dec__GB1            |           1|     19562|
|5     |lsu__GB0            |           1|     24085|
|6     |lsu__GB1            |           1|      9147|
|7     |swerv__GCB0         |           1|     35285|
|8     |exu                 |           1|     18127|
|9     |mem                 |           1|      3266|
|10    |swervolf_core__GCB0 |           1|      8627|
|11    |swervolf_core__GCB1 |           1|     10209|
|12    |icon__GB0           |           1|      1022|
|13    |south               |           1|      1416|
|14    |north               |           1|       988|
|15    |east                |           1|      1210|
|16    |south_east          |           1|      1159|
|17    |north_east          |           1|      1496|
|18    |south_west          |           1|      1220|
|19    |north_west          |           1|      1188|
|20    |rvfpga__GC0         |           1|      3205|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 8 of C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.xdc. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.xdc:8]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:33 ; elapsed = 00:06:27 . Memory (MB): peak = 1722.363 ; gain = 1069.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (axi_clk/clkhdr/en_ff_reg) is unused and will be removed from module ifu_mem_ctl.
WARNING: [Synth 8-3332] Sequential element (dma_bus_cgc/clkhdr/en_ff_reg) is unused and will be removed from module dma_ctrl.
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_0/i_24/i_11' with timing assertions on output pin 'O'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:36 ; elapsed = 00:07:30 . Memory (MB): peak = 1722.363 ; gain = 1069.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object                                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|serv_rf_top              | rf_ram/memory_reg                                                     | 1 K x 2(READ_FIRST)    | W |   | 1 K x 2(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|litedram_core__GC0       | storage_10_reg                                                        | 16 x 80(READ_FIRST)    | W |   | 16 x 80(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|litedram_core__GC0       | storage_13_reg                                                        | 16 x 66(READ_FIRST)    | W |   | 16 x 66(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|litedram_core__GC0       | mem_1_reg                                                             | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
|\swervolf/swerv_eh1/mem  | Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg               | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem  | Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg               | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem  | Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg               | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem  | Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg               | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem  | Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg               | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem  | Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg               | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem  | Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg               | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem  | Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg               | 2 K x 39(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|\swervolf/swerv_eh1/mem  | icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg          | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg          | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg          | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg          | 64 x 21(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[2].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[2].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[2].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|\swervolf/swerv_eh1/mem  | icm/ic_data_inst/WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg | 256 x 34(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|bootrom                  | ram/mem_reg                                                           | 512 x 64(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+-------------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+-------------------+----------------------------------------+-----------+----------------------+-------------+
|Module Name        | RTL Object                             | Inference | Size (Depth x Width) | Primitives  | 
+-------------------+----------------------------------------+-----------+----------------------+-------------+
|litedram_core__GC0 | storage_6_reg                          | Implied   | 16 x 22              | RAM32M x 4	 | 
|litedram_core__GC0 | storage_7_reg                          | Implied   | 16 x 22              | RAM32M x 4	 | 
|litedram_core__GC0 | storage_4_reg                          | Implied   | 16 x 22              | RAM32M x 4	 | 
|litedram_core__GC0 | storage_3_reg                          | Implied   | 16 x 22              | RAM32M x 4	 | 
|litedram_core__GC0 | storage_9_reg                          | Implied   | 16 x 22              | RAM32M x 4	 | 
|litedram_core__GC0 | storage_8_reg                          | Implied   | 16 x 22              | RAM32M x 4	 | 
|litedram_core__GC0 | storage_5_reg                          | Implied   | 16 x 22              | RAM32M x 4	 | 
|litedram_core__GC0 | storage_2_reg                          | Implied   | 16 x 22              | RAM32M x 4	 | 
|litedram_core__GC0 | storage_11_reg                         | Implied   | 16 x 6               | RAM32M x 1	 | 
|litedram_core__GC0 | storage_12_reg                         | Implied   | 16 x 6               | RAM32M x 2	 | 
|litedram_core__GC0 | storage_14_reg                         | Implied   | 16 x 8               | RAM32M x 2	 | 
|litedram_core__GC0 | storage_1_reg                          | Implied   | 16 x 8               | RAM32M x 2	 | 
|spi                | wfifo/mem_reg                          | Implied   | 4 x 8                | RAM32M x 2	 | 
|spi                | rfifo/mem_reg                          | Implied   | 4 x 8                | RAM32M x 2	 | 
|uart16550_0        | regs/receiver/fifo_rx/rfifo/ram_reg    | Implied   | 16 x 8               | RAM32M x 2	 | 
|uart16550_0        | regs/transmitter/fifo_tx/tfifo/ram_reg | Implied   | 16 x 8               | RAM32M x 2	 | 
|spi2               | wfifo/mem_reg                          | Implied   | 4 x 8                | RAM32M x 2	 | 
|spi2               | rfifo/mem_reg                          | Implied   | 4 x 8                | RAM32M x 2	 | 
+-------------------+----------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |litedram_core__GC0  |           1|      9342|
|2     |litedram_top__GC0   |           1|         6|
|3     |dec__GB0            |           1|     32198|
|4     |dec__GB1            |           1|     19562|
|5     |lsu__GB0            |           1|     23960|
|6     |lsu__GB1            |           1|      9039|
|7     |swerv__GCB0         |           1|     34210|
|8     |exu                 |           1|     17849|
|9     |mem                 |           1|      3266|
|10    |swervolf_core__GCB0 |           1|      8627|
|11    |swervolf_core__GCB1 |           1|      8447|
|12    |icon__GB0           |           1|      1020|
|13    |south               |           1|      1369|
|14    |north               |           1|       964|
|15    |east                |           1|      1173|
|16    |south_east          |           1|      1133|
|17    |north_east          |           1|      1466|
|18    |south_west          |           1|      1192|
|19    |north_west          |           1|      1159|
|20    |rvfpga__GC0         |           1|      3005|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_0/i_589/O (LUT2)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     1: i_0/i_589/I1 (LUT2)
     2: i_0/i_580/O (LUT5)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     3: i_0/i_580/I4 (LUT5)
     4: i_0/i_590/O (LUT2)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     5: i_0/i_590/I1 (LUT2)
     6: i_0/i_582/O (LUT3)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     7: i_0/i_582/I1 (LUT3)
     8: i_0/i_589/O (LUT2)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.sv:86]
Inferred a: "set_disable_timing -from I1 -to O i_0/i_589"
Found timing loop:
     0: i_0/i_589/O (LUT2)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     1: i_0/i_589/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.sv:86]
Found timing loop:
     0: i_0/i_588/O (LUT2)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     1: i_0/i_588/I1 (LUT2)
     2: i_0/i_578/O (LUT5)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     3: i_0/i_578/I4 (LUT5)
     4: i_0/i_589/O (LUT2)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     5: i_0/i_589/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.sv:86]
Inferred a: "set_disable_timing -from I1 -to O i_0/i_588"
Found timing loop:
     0: i_0/i_590/O (LUT2)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     1: i_0/i_590/I0 (LUT2)
     2: i_0/i_583/O (LUT5)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     3: i_0/i_583/I4 (LUT5)
     4: i_0/i_589/O (LUT2)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     5: i_0/i_589/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.sv:86]
Inferred a: "set_disable_timing -from I0 -to O i_0/i_590"
Found timing loop:
     0: i_0/i_587/O (LUT2)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     1: i_0/i_587/I1 (LUT2)
     2: i_0/i_577/O (LUT5)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     3: i_0/i_577/I4 (LUT5)
     4: i_0/i_588/O (LUT2)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     5: i_0/i_588/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.sv:86]
Inferred a: "set_disable_timing -from I1 -to O i_0/i_587"
Found timing loop:
     0: i_0/i_589/O (LUT2)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     1: i_0/i_589/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.sv:86]
Found timing loop:
     0: i_0/i_588/O (LUT2)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     1: i_0/i_588/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.sv:86]
Found timing loop:
     0: i_0/i_588/O (LUT2)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     1: i_0/i_588/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.sv:86]
Found timing loop:
     0: i_0/i_576/O (LUT1)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     1: i_0/i_576/I0 (LUT1)
     2: i_0/i_587/O (LUT2)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     3: i_0/i_587/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.sv:86]
Inferred a: "set_disable_timing -from I0 -to O i_0/i_576"
Found timing loop:
     0: i_0/i_588/O (LUT2)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     1: i_0/i_588/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.sv:86]
Found timing loop:
     0: i_0/i_586/O (LUT3)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     1: i_0/i_586/I2 (LUT3)
     2: i_0/i_576/O (LUT1)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     3: i_0/i_576/O (LUT1)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.sv:86]
Inferred a: "set_disable_timing -from I2 -to O i_0/i_586"
Found timing loop:
     0: i_0/i_587/O (LUT2)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     1: i_0/i_587/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.sv:86]
Found timing loop:
     0: i_0/i_586/O (LUT3)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     1: i_0/i_586/I1 (LUT3)
     2: i_0/i_575/O (LUT3)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     3: i_0/i_575/I2 (LUT3)
     4: i_0/i_588/O (LUT2)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     5: i_0/i_588/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.sv:86]
Inferred a: "set_disable_timing -from I1 -to O i_0/i_586"
Found timing loop:
     0: i_0/i_586/O (LUT3)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     1: i_0/i_586/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.sv:86]
Found timing loop:
     0: i_0/i_586/O (LUT3)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     1: i_0/i_586/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.sv:86]
Found timing loop:
     0: i_0/i_587/O (LUT2)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     1: i_0/i_587/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.sv:86]
Found timing loop:
     0: i_0/i_587/O (LUT2)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     1: i_0/i_587/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.sv:86]
Found timing loop:
     0: i_0/i_586/O (LUT3)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     1: i_0/i_586/I0 (LUT3)
     2: i_0/i_574/O (LUT2)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     3: i_0/i_574/I0 (LUT2)
     4: i_0/i_586/O (LUT3)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.sv:86]
Inferred a: "set_disable_timing -from I0 -to O i_0/i_586"
Found timing loop:
     0: i_0/i_588/O (LUT2)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     1: i_0/i_588/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.sv:86]
Found timing loop:
     0: i_0/i_587/O (LUT2)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     1: i_0/i_587/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.sv:86]
Found timing loop:
     0: i_0/i_587/O (LUT2)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     1: i_0/i_587/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.sv:86]
Found timing loop:
     0: i_0/i_587/O (LUT2)
      [C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.srcs/sources_1/new/scale.sv:23]
     1: i_0/i_587/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/sonal/OneDrive/Documents/ECE540_Winter/RVfpgaR1_0-main/src/rvfpga.sv:86]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_582 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_581 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_579 -from I0 -to O'
INFO: [Synth 8-7053] The timing for the instance ldci_1/serv_rf_top/rf_ram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ldci_1/storage_10_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ldci_1/storage_10_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ldci_1/storage_13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ldci_1/mem_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ldci_1/memdat_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ldci_1/memdat_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ldci_1/memdat_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ldci_1/memdat_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ldci_1/memdat_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ldci_1/memdat_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ldci_1/memdat_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ldci_1/memdat_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[1].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[2].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[4].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[5].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[6].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[7].dccm_bank/ram_core_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[1].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[2].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[3].ICACHE_SZ_16.ic_way_tag/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[2].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolfi_8/bootrom/ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance swervolfi_8/bootrom/ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
ERROR: [Synth 8-729] Failed to open 'C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.runs/synth_1/.Xil/Vivado-16164-DESKTOP-8V60PG5/realtime/tmp///147755826B0.rtd.straps.rtd': No such file or directory
ERROR: [Synth 8-787] cannot access rtd files in 'C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.runs/synth_1/.Xil/Vivado-16164-DESKTOP-8V60PG5/realtime/tmp///', this is a FATAL ERROR! Please make sure the directory is readable and writable by the program and do not delete files from this directory while the program is running.
ERROR: [Synth 8-787] cannot access rtd files in 'C:/Users/sonal/Documents/GitHub/ECE540_Project2/project_2/project_2.runs/synth_1/.Xil/Vivado-16164-DESKTOP-8V60PG5/realtime/tmp///', this is a FATAL ERROR! Please make sure the directory is readable and writable by the program and do not delete files from this directory while the program is running.
