===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.4080 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2623 ( 14.9%)    0.2623 ( 18.6%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.2145 ( 12.2%)    0.2145 ( 15.2%)    Parse modules
    0.0437 (  2.5%)    0.0437 (  3.1%)    Verify circuit
    1.1466 ( 65.2%)    0.7952 ( 56.5%)  'firrtl.circuit' Pipeline
    0.1198 (  6.8%)    0.0657 (  4.7%)    'firrtl.module' Pipeline
    0.1088 (  6.2%)    0.0597 (  4.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0109 (  0.6%)    0.0060 (  0.4%)      LowerCHIRRTLPass
    0.0141 (  0.8%)    0.0141 (  1.0%)    InferWidths
    0.0609 (  3.5%)    0.0609 (  4.3%)    InferResets
    0.0045 (  0.3%)    0.0045 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0102 (  0.6%)    0.0102 (  0.7%)    WireDFT
    0.0110 (  0.6%)    0.0110 (  0.8%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0630 (  3.6%)    0.0630 (  4.5%)    LowerFIRRTLTypes
    0.6475 ( 36.8%)    0.3500 ( 24.9%)    'firrtl.module' Pipeline
    0.0780 (  4.4%)    0.0436 (  3.1%)      ExpandWhens
    0.0012 (  0.1%)    0.0006 (  0.0%)      RemoveInvalid
    0.5358 ( 30.5%)    0.2882 ( 20.5%)      Canonicalizer
    0.0323 (  1.8%)    0.0175 (  1.2%)      InferReadWrite
    0.0263 (  1.5%)    0.0263 (  1.9%)    Inliner
    0.0264 (  1.5%)    0.0264 (  1.9%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0011 (  0.1%)    0.0011 (  0.1%)    BlackBoxReader
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1316 (  7.5%)    0.1316 (  9.3%)    'firrtl.module' Pipeline
    0.1316 (  7.5%)    0.1316 (  9.3%)      Canonicalizer
    0.0108 (  0.6%)    0.0108 (  0.8%)    RemoveUnusedPorts
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0101 (  0.6%)    0.0101 (  0.7%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1132 (  6.4%)    0.1132 (  8.0%)  LowerFIRRTLToHW
    0.0011 (  0.1%)    0.0011 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0941 (  5.4%)    0.0941 (  6.7%)  'hw.module' Pipeline
    0.0236 (  1.3%)    0.0236 (  1.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0601 (  3.4%)    0.0601 (  4.3%)    Canonicalizer
    0.0104 (  0.6%)    0.0104 (  0.7%)    HWCleanup
    0.0144 (  0.8%)    0.0144 (  1.0%)  'hw.module' Pipeline
    0.0008 (  0.0%)    0.0008 (  0.1%)    HWLegalizeModules
    0.0135 (  0.8%)    0.0135 (  1.0%)    PrettifyVerilog
    0.1240 (  7.0%)    0.1240 (  8.8%)  ExportVerilog
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    1.7594 (100.0%)    1.4080 (100.0%)  Total

{
  totalTime: 1.417,
  maxMemory: 72208384
}
