Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 13 17:04:39 2022
| Host         : DESKTOP-1PKIODA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file clock_control_sets_placed.rpt
| Design       : clock
| Device       : xc7k70t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      3 |            2 |
|      4 |            6 |
|     11 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            8 |
| No           | No                    | Yes                    |              12 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              15 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------------+------------------+------------------+----------------+
|  u2/cout_reg_0 |                             |                  |                1 |              1 |
|  u1/CLK        |                             |                  |                1 |              1 |
|  u1/cp_reg_0   |                             |                  |                1 |              1 |
|  u1/CLK        | u6/temp0_inferred__1/i__n_0 | u2/AR[0]         |                1 |              3 |
|  en_IBUF_BUFG  |                             |                  |                1 |              3 |
|  u2/cout_reg_0 |                             | u4/clr           |                1 |              4 |
|  u2/cout_reg_0 | u3/eqOp                     | u4/clr           |                1 |              4 |
|  u3/m_clk      |                             | u4/clr           |                2 |              4 |
|  u3/m_clk      | u4/num1[3]_i_1_n_0          | u4/clr           |                1 |              4 |
|  u1/cp_reg_0   |                             | u4/clr           |                1 |              4 |
|  u1/cp_reg_0   | u2/num1[3]_i_1__1_n_0       | u4/clr           |                1 |              4 |
|  clk_IBUF_BUFG |                             |                  |                4 |             11 |
+----------------+-----------------------------+------------------+------------------+----------------+


