[connectivity]
sp=atax_0_0_1.m_axi_gmem0:DDR[0]
sp=atax_0_0_1.m_axi_gmem1:DDR[1]
sp=atax_0_0_1.m_axi_gmem2:DDR[3]
sp=atax_0_0_1.m_axi_gmem3:DDR[2]
slr=atax_0_0_1:SLR0
