#ifndef RCC_TYPES_H
#define RCC_TYPES_H




/*Encoding: TWO BYTES
0x 0PMSS 
Byte(1) decides peripheal ID
Byte(0).High decides Mode  (0==RUN  1==Sleep  2==DeepSleep)
Byte(0).LOW  decides SubPeripheral Offset*/
typedef enum 
{
	PERIPH_WDG_XX_YY               			=0x0000,
/*Timers_16_32*/				
	PERIPH_TIMER_16_32_RUN_TIMER0       	=0x0100,
	PERIPH_TIMER_16_32_RUN_TIMER1       	=0x0101,
	PERIPH_TIMER_16_32_RUN_TIMER2       	=0x0102,
	PERIPH_TIMER_16_32_RUN_TIMER3       	=0x0103,
	PERIPH_TIMER_16_32_RUN_TIMER4       	=0x0104,
	PERIPH_TIMER_16_32_RUN_TIMER5       	=0x0105,
/*GPIO*/
	PERIPH_GPIO_RUN_PA       				=0x0200,
    PERIPH_GPIO_RUN_PB       				=0x0201,
    PERIPH_GPIO_RUN_PC       				=0x0202,
    PERIPH_GPIO_RUN_PD       				=0x0203,
    PERIPH_GPIO_RUN_PE       				=0x0204,
    PERIPH_GPIO_RUN_PF       				=0x0205,				
	PERIPH_GPIO_SLEEP_PA       				=0x0210,
    PERIPH_GPIO_SLEEP_PB       				=0x0211,
    PERIPH_GPIO_SLEEP_PC       				=0x0212,
    PERIPH_GPIO_SLEEP_PD       				=0x0213,
    PERIPH_GPIO_SLEEP_PE       				=0x0214,
    PERIPH_GPIO_SLEEP_PF       				=0x0215,			
    PERIPH_GPIO_DEEPSLEEP_PA       			=0x0220,
    PERIPH_GPIO_DEEPSLEEP_PB       			=0x0221,
    PERIPH_GPIO_DEEPSLEEP_PC       			=0x0222,
    PERIPH_GPIO_DEEPSLEEP_PD       			=0x0223,
    PERIPH_GPIO_DEEPSLEEP_PE       			=0x0224,
    PERIPH_GPIO_DEEPSLEEP_PF       			=0x0225,


	PERIPH_DMA               				=0x30,
				
	PERIPH_HIBERNATION       				=0x40,

	PERIPH_UART              				=0x50,
				
	PERIPH_SPI               				=0x60,
				
	PERIPH_I2C               				=0x70,
				
	PERIPH_USB               				=0x80,
				
	PERIPH_CAN               				=0x90,
				
	PERIPH_ADC               				=0xA0,

	PERIPH_ANALOG_COMPARATOR			    =0xB0,

	PERIPH_PWM              				=0xC0,
				
	PERIPH_QUADRATURE       				=0xD0,
				
	PERIPH_EEPROM           				=0xE0,

/*Wide Timer*/		
	PERIPH_TIMER_32_64_RUN_TIMER0  			=0x0F00,
	PERIPH_TIMER_32_64_RUN_TIMER1 			=0x0F01,
	PERIPH_TIMER_32_64_RUN_TIMER2  			=0x0F02,
	PERIPH_TIMER_32_64_RUN_TIMER3  			=0x0F03,
	PERIPH_TIMER_32_64_RUN_TIMER4  			=0x0F04,
	PERIPH_TIMER_32_64_RUN_TIMER5  			=0x0F05,
	PERIPH_TIMER_32_64_SLEEP_TIMER0  		=0x0F10,
	PERIPH_TIMER_32_64_SLEEP_TIMER1 		=0x0F11,
	PERIPH_TIMER_32_64_SLEEP_TIMER2  		=0x0F12,
	PERIPH_TIMER_32_64_SLEEP_TIMER3  		=0x0F13,
	PERIPH_TIMER_32_64_SLEEP_TIMER4  		=0x0F14,
	PERIPH_TIMER_32_64_SLEEP_TIMER5  		=0x0F15,
	PERIPH_TIMER_32_64_DEEPSLEEP_TIMER0  	=0x0F20,
	PERIPH_TIMER_32_64_DEEPSLEEP_TIMER1 	=0x0F21,
	PERIPH_TIMER_32_64_DEEPSLEEP_TIMER2  	=0x0F22,
	PERIPH_TIMER_32_64_DEEPSLEEP_TIMER3  	=0x0F23,
	PERIPH_TIMER_32_64_DEEPSLEEP_TIMER4  	=0x0F24,
	PERIPH_TIMER_32_64_DEEPSLEEP_TIMER5  	=0x0F25
}Rcc_PeripheralType;


#endif /* RCC_TYPES_H */
