#! /home/mathieu/embedded_system_design/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555555f73f00 .scope module, "ramDmaCi_tb" "ramDmaCi_tb" 2 3;
 .timescale -12 -12;
v0x555555fc5e50_0 .var "address_data_in", 31 0;
v0x555555fc5f30_0 .net "address_data_out", 31 0, L_0x555555fdb240;  1 drivers
v0x555555fc6000_0 .net "begin_transaction_out", 0 0, L_0x555555fdc1a0;  1 drivers
v0x555555fc6100_0 .net "burst_size_out", 7 0, L_0x555555fdb930;  1 drivers
v0x555555fc61d0_0 .var "busy_in", 0 0;
v0x555555fc62c0_0 .net "byte_enables_out", 3 0, L_0x555555fdb560;  1 drivers
v0x555555fc6390_0 .var "clock", 0 0;
v0x555555fc6480_0 .var "data_valid_in", 0 0;
L_0x7291b5e6db10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555fc6520_0 .net "data_valid_out", 0 0, L_0x7291b5e6db10;  1 drivers
v0x555555fc65f0_0 .net "done", 0 0, L_0x555555fd8510;  1 drivers
v0x555555fc66c0_0 .var "end_transaction_in", 0 0;
v0x555555fc6790_0 .net "end_transaction_out", 0 0, L_0x555555fdc5f0;  1 drivers
v0x555555fc6860_0 .var "error_in", 0 0;
v0x555555fc6930_0 .var "granted", 0 0;
v0x555555fc6a00_0 .net "read_n_write_out", 0 0, L_0x555555fdbd60;  1 drivers
v0x555555fc6ad0_0 .net "request", 0 0, L_0x555555fdadf0;  1 drivers
v0x555555fc6ba0_0 .net "result", 31 0, L_0x555555fdaa00;  1 drivers
v0x555555fc6c70_0 .var "s_ciN", 7 0;
v0x555555fc6d40_0 .var "s_reset", 0 0;
v0x555555fc6e10_0 .var "s_start", 0 0;
v0x555555fc6ee0_0 .var "s_valueA", 31 0;
v0x555555fc6fb0_0 .var "s_valueB", 31 0;
E_0x555555f6c8e0 .event negedge, v0x555555fa4630_0;
E_0x555555f6a720 .event posedge, v0x555555fc4cb0_0;
S_0x555555f2b020 .scope module, "DUT" "ramDmaCi" 2 29, 3 1 0, S_0x555555f73f00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /INPUT 1 "granted";
    .port_info 9 /INPUT 32 "address_data_in";
    .port_info 10 /INPUT 1 "end_transaction_in";
    .port_info 11 /INPUT 1 "data_valid_in";
    .port_info 12 /INPUT 1 "busy_in";
    .port_info 13 /INPUT 1 "error_in";
    .port_info 14 /OUTPUT 1 "request";
    .port_info 15 /OUTPUT 32 "address_data_out";
    .port_info 16 /OUTPUT 4 "byte_enables_out";
    .port_info 17 /OUTPUT 8 "burst_size_out";
    .port_info 18 /OUTPUT 1 "read_n_write_out";
    .port_info 19 /OUTPUT 1 "begin_transaction_out";
    .port_info 20 /OUTPUT 1 "end_transaction_out";
    .port_info 21 /OUTPUT 1 "data_valid_out";
P_0x555555f71590 .param/l "ERROR" 1 3 65, C4<101>;
P_0x555555f715d0 .param/l "IDLE" 1 3 65, C4<000>;
P_0x555555f71610 .param/l "READING" 1 3 65, C4<011>;
P_0x555555f71650 .param/l "REQUEST" 1 3 65, C4<001>;
P_0x555555f71690 .param/l "START_READ" 1 3 65, C4<010>;
P_0x555555f716d0 .param/l "customId" 0 3 2, C4<00001110>;
L_0x555555fa3e80 .functor AND 1, L_0x555555fc71c0, L_0x555555fd7660, C4<1>, C4<1>;
L_0x555555fa41f0 .functor AND 1, L_0x555555fa3e80, L_0x555555fd78b0, C4<1>, C4<1>;
L_0x555555fa4520 .functor AND 1, L_0x555555fa41f0, L_0x555555fd7450, C4<1>, C4<1>;
L_0x555555fa4850 .functor AND 1, L_0x555555fc71c0, L_0x555555fd7bd0, C4<1>, C4<1>;
L_0x555555fa4d00 .functor NOT 1, L_0x555555fd7d90, C4<0>, C4<0>, C4<0>;
L_0x555555f89300 .functor AND 1, L_0x555555fa4850, L_0x555555fa4d00, C4<1>, C4<1>;
L_0x555555f8ab40 .functor AND 1, L_0x555555f89300, L_0x555555fd7450, C4<1>, C4<1>;
L_0x555555fd7fc0 .functor AND 1, L_0x555555fc71c0, L_0x555555fd7450, C4<1>, C4<1>;
L_0x555555fd82d0 .functor NOT 1, v0x555555fc6390_0, C4<0>, C4<0>, C4<0>;
L_0x555555fd83d0 .functor NOT 1, L_0x555555f8ab40, C4<0>, C4<0>, C4<0>;
L_0x555555fd84a0 .functor AND 1, L_0x555555fc71c0, L_0x555555fd83d0, C4<1>, C4<1>;
L_0x555555fd8510 .functor OR 1, v0x555555fc4a70_0, L_0x555555fd84a0, C4<0>, C4<0>;
L_0x555555fd8690 .functor AND 1, L_0x555555fc71c0, L_0x555555fd7450, C4<1>, C4<1>;
L_0x555555fd87a0 .functor NOT 1, L_0x555555fd8700, C4<0>, C4<0>, C4<0>;
L_0x555555fd8620 .functor AND 1, L_0x555555fd8690, L_0x555555fd87a0, C4<1>, C4<1>;
L_0x7291b5e6d018 .functor BUFT 1, C4<00001110>, C4<0>, C4<0>, C4<0>;
v0x555555fbef10_0 .net/2u *"_ivl_0", 7 0, L_0x7291b5e6d018;  1 drivers
L_0x7291b5e6d0a8 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555fbf010_0 .net/2u *"_ivl_10", 18 0, L_0x7291b5e6d0a8;  1 drivers
v0x555555fbf0f0_0 .net *"_ivl_101", 2 0, L_0x555555fd9380;  1 drivers
L_0x7291b5e6d408 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x555555fbf1b0_0 .net/2u *"_ivl_102", 2 0, L_0x7291b5e6d408;  1 drivers
v0x555555fbf290_0 .net *"_ivl_104", 0 0, L_0x555555fd9510;  1 drivers
v0x555555fbf350_0 .net *"_ivl_106", 31 0, L_0x555555fd9680;  1 drivers
L_0x7291b5e6d450 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555fbf430_0 .net *"_ivl_109", 23 0, L_0x7291b5e6d450;  1 drivers
v0x555555fbf510_0 .net *"_ivl_111", 2 0, L_0x555555fd9870;  1 drivers
L_0x7291b5e6d498 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x555555fbf5f0_0 .net/2u *"_ivl_112", 2 0, L_0x7291b5e6d498;  1 drivers
v0x555555fbf6d0_0 .net *"_ivl_114", 0 0, L_0x555555fd9a50;  1 drivers
v0x555555fbf790_0 .net *"_ivl_116", 31 0, L_0x555555fd9ca0;  1 drivers
L_0x7291b5e6d4e0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555fbf870_0 .net *"_ivl_119", 29 0, L_0x7291b5e6d4e0;  1 drivers
L_0x7291b5e6d528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555fbf950_0 .net/2u *"_ivl_120", 31 0, L_0x7291b5e6d528;  1 drivers
v0x555555fbfa30_0 .net *"_ivl_122", 31 0, L_0x555555fd9dc0;  1 drivers
v0x555555fbfb10_0 .net *"_ivl_124", 31 0, L_0x555555fda070;  1 drivers
v0x555555fbfbf0_0 .net *"_ivl_126", 31 0, L_0x555555fda200;  1 drivers
v0x555555fbfcd0_0 .net *"_ivl_128", 31 0, L_0x555555fda490;  1 drivers
v0x555555fbfdb0_0 .net *"_ivl_130", 31 0, L_0x555555fda620;  1 drivers
L_0x7291b5e6d570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555fbfe90_0 .net/2u *"_ivl_132", 31 0, L_0x7291b5e6d570;  1 drivers
v0x555555fbff70_0 .net *"_ivl_134", 31 0, L_0x555555fda870;  1 drivers
L_0x7291b5e6d5b8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x555555fc0050_0 .net/2u *"_ivl_138", 2 0, L_0x7291b5e6d5b8;  1 drivers
v0x555555fc0130_0 .net *"_ivl_140", 0 0, L_0x555555fdad00;  1 drivers
L_0x7291b5e6d600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555fc01f0_0 .net/2u *"_ivl_142", 0 0, L_0x7291b5e6d600;  1 drivers
L_0x7291b5e6d648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555fc02d0_0 .net/2u *"_ivl_144", 0 0, L_0x7291b5e6d648;  1 drivers
L_0x7291b5e6d690 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x555555fc03b0_0 .net/2u *"_ivl_148", 2 0, L_0x7291b5e6d690;  1 drivers
v0x555555fc0490_0 .net *"_ivl_15", 2 0, L_0x555555fd75c0;  1 drivers
v0x555555fc0570_0 .net *"_ivl_150", 0 0, L_0x555555fdb100;  1 drivers
L_0x7291b5e6d6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555fc0630_0 .net/2u *"_ivl_152", 31 0, L_0x7291b5e6d6d8;  1 drivers
L_0x7291b5e6d720 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x555555fc0710_0 .net/2u *"_ivl_156", 2 0, L_0x7291b5e6d720;  1 drivers
v0x555555fc07f0_0 .net *"_ivl_158", 0 0, L_0x555555fdb470;  1 drivers
L_0x7291b5e6d0f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555555fc08b0_0 .net/2u *"_ivl_16", 2 0, L_0x7291b5e6d0f0;  1 drivers
L_0x7291b5e6d768 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x555555fc0990_0 .net/2u *"_ivl_160", 3 0, L_0x7291b5e6d768;  1 drivers
L_0x7291b5e6d7b0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555555fc0a70_0 .net/2u *"_ivl_162", 3 0, L_0x7291b5e6d7b0;  1 drivers
L_0x7291b5e6d7f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x555555fc0b50_0 .net/2u *"_ivl_166", 2 0, L_0x7291b5e6d7f8;  1 drivers
v0x555555fc0c30_0 .net *"_ivl_168", 0 0, L_0x555555fdb890;  1 drivers
L_0x7291b5e6d840 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555555fc0cf0_0 .net/2u *"_ivl_170", 7 0, L_0x7291b5e6d840;  1 drivers
L_0x7291b5e6d888 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x555555fc0dd0_0 .net/2u *"_ivl_174", 2 0, L_0x7291b5e6d888;  1 drivers
v0x555555fc0eb0_0 .net *"_ivl_176", 0 0, L_0x555555fdbc70;  1 drivers
L_0x7291b5e6d8d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555fc0f70_0 .net/2u *"_ivl_178", 0 0, L_0x7291b5e6d8d0;  1 drivers
v0x555555fc1050_0 .net *"_ivl_18", 0 0, L_0x555555fd7660;  1 drivers
L_0x7291b5e6d918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555fc1110_0 .net/2u *"_ivl_180", 0 0, L_0x7291b5e6d918;  1 drivers
L_0x7291b5e6d960 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x555555fc11f0_0 .net/2u *"_ivl_184", 2 0, L_0x7291b5e6d960;  1 drivers
v0x555555fc12d0_0 .net *"_ivl_186", 0 0, L_0x555555fdc0b0;  1 drivers
L_0x7291b5e6d9a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555fc1390_0 .net/2u *"_ivl_188", 0 0, L_0x7291b5e6d9a8;  1 drivers
L_0x7291b5e6d9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555fc1470_0 .net/2u *"_ivl_190", 0 0, L_0x7291b5e6d9f0;  1 drivers
L_0x7291b5e6da38 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x555555fc1550_0 .net/2u *"_ivl_194", 2 0, L_0x7291b5e6da38;  1 drivers
v0x555555fc1630_0 .net *"_ivl_196", 0 0, L_0x555555fdc500;  1 drivers
L_0x7291b5e6da80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555fc16f0_0 .net/2u *"_ivl_198", 0 0, L_0x7291b5e6da80;  1 drivers
v0x555555fc17d0_0 .net *"_ivl_2", 0 0, L_0x555555fc7050;  1 drivers
v0x555555fc1890_0 .net *"_ivl_20", 0 0, L_0x555555fa3e80;  1 drivers
L_0x7291b5e6dac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555fc1970_0 .net/2u *"_ivl_200", 0 0, L_0x7291b5e6dac8;  1 drivers
v0x555555fc1a50_0 .net *"_ivl_23", 0 0, L_0x555555fd78b0;  1 drivers
v0x555555fc1b30_0 .net *"_ivl_24", 0 0, L_0x555555fa41f0;  1 drivers
v0x555555fc1c10_0 .net *"_ivl_29", 2 0, L_0x555555fd7a90;  1 drivers
L_0x7291b5e6d138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555555fc1cf0_0 .net/2u *"_ivl_30", 2 0, L_0x7291b5e6d138;  1 drivers
v0x555555fc1dd0_0 .net *"_ivl_32", 0 0, L_0x555555fd7bd0;  1 drivers
v0x555555fc1e90_0 .net *"_ivl_34", 0 0, L_0x555555fa4850;  1 drivers
v0x555555fc1f70_0 .net *"_ivl_37", 0 0, L_0x555555fd7d90;  1 drivers
v0x555555fc2050_0 .net *"_ivl_38", 0 0, L_0x555555fa4d00;  1 drivers
L_0x7291b5e6d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555fc2130_0 .net/2u *"_ivl_4", 0 0, L_0x7291b5e6d060;  1 drivers
v0x555555fc2210_0 .net *"_ivl_40", 0 0, L_0x555555f89300;  1 drivers
v0x555555fc22f0_0 .net *"_ivl_44", 0 0, L_0x555555fd7fc0;  1 drivers
v0x555555fc23d0_0 .net *"_ivl_47", 8 0, L_0x555555fd8080;  1 drivers
L_0x7291b5e6d180 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x555555fc24b0_0 .net/2u *"_ivl_48", 8 0, L_0x7291b5e6d180;  1 drivers
v0x555555fc2590_0 .net *"_ivl_60", 0 0, L_0x555555fd83d0;  1 drivers
v0x555555fc2670_0 .net *"_ivl_62", 0 0, L_0x555555fd84a0;  1 drivers
v0x555555fc2750_0 .net *"_ivl_66", 0 0, L_0x555555fd8690;  1 drivers
v0x555555fc2830_0 .net *"_ivl_69", 0 0, L_0x555555fd8700;  1 drivers
v0x555555fc2910_0 .net *"_ivl_70", 0 0, L_0x555555fd87a0;  1 drivers
v0x555555fc29f0_0 .net *"_ivl_72", 0 0, L_0x555555fd8620;  1 drivers
v0x555555fc2ad0_0 .net *"_ivl_75", 2 0, L_0x555555fd8980;  1 drivers
L_0x7291b5e6d2a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x555555fc2bb0_0 .net/2u *"_ivl_76", 2 0, L_0x7291b5e6d2a0;  1 drivers
v0x555555fc2c90_0 .net *"_ivl_78", 0 0, L_0x555555fd8aa0;  1 drivers
v0x555555fc2d50_0 .net *"_ivl_81", 2 0, L_0x555555fd8be0;  1 drivers
L_0x7291b5e6d2e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x555555fc2e30_0 .net/2u *"_ivl_82", 2 0, L_0x7291b5e6d2e8;  1 drivers
v0x555555fc2f10_0 .net *"_ivl_84", 0 0, L_0x555555fd8d10;  1 drivers
v0x555555fc2fd0_0 .net *"_ivl_86", 31 0, L_0x555555fd8e50;  1 drivers
L_0x7291b5e6d330 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555fc30b0_0 .net *"_ivl_89", 22 0, L_0x7291b5e6d330;  1 drivers
v0x555555fc3190_0 .net *"_ivl_9", 18 0, L_0x555555fc7350;  1 drivers
v0x555555fc3270_0 .net *"_ivl_91", 2 0, L_0x555555fd9010;  1 drivers
L_0x7291b5e6d378 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x555555fc3350_0 .net/2u *"_ivl_92", 2 0, L_0x7291b5e6d378;  1 drivers
v0x555555fc3430_0 .net *"_ivl_94", 0 0, L_0x555555fd90e0;  1 drivers
v0x555555fc34f0_0 .net *"_ivl_96", 31 0, L_0x555555fd8f20;  1 drivers
L_0x7291b5e6d3c0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555fc35d0_0 .net *"_ivl_99", 21 0, L_0x7291b5e6d3c0;  1 drivers
v0x555555fc36b0_0 .net "active", 0 0, L_0x555555fc71c0;  1 drivers
v0x555555fc3770_0 .net "address_A", 8 0, L_0x555555fd8120;  1 drivers
v0x555555fc3830_0 .net "address_data_in", 31 0, v0x555555fc5e50_0;  1 drivers
v0x555555fc38f0_0 .net "address_data_out", 31 0, L_0x555555fdb240;  alias, 1 drivers
v0x555555fc39d0_0 .net "begin_transaction_out", 0 0, L_0x555555fdc1a0;  alias, 1 drivers
v0x555555fc3a90_0 .var "block_count", 9 0;
v0x555555fc3b70_0 .var "block_size", 9 0;
v0x555555fc3c50_0 .var "burst_count", 7 0;
v0x555555fc3d30_0 .var "burst_size", 7 0;
v0x555555fc3e10_0 .net "burst_size_out", 7 0, L_0x555555fdb930;  alias, 1 drivers
v0x555555fc3ef0_0 .var "bus_start_address", 31 0;
v0x555555fc3fd0_0 .net "busy_in", 0 0, v0x555555fc61d0_0;  1 drivers
v0x555555fc4090_0 .net "byte_enables_out", 3 0, L_0x555555fdb560;  alias, 1 drivers
v0x555555fc4170_0 .net "ciN", 7 0, v0x555555fc6c70_0;  1 drivers
v0x555555fc4250_0 .net "clock", 0 0, v0x555555fc6390_0;  1 drivers
v0x555555fc42f0_0 .var "control_register", 1 0;
v0x555555fc43b0_0 .net "data_out_A", 31 0, v0x555555f8ac10_0;  1 drivers
v0x555555fc4470_0 .net "data_valid_in", 0 0, v0x555555fc6480_0;  1 drivers
v0x555555fc4510_0 .net "data_valid_out", 0 0, L_0x7291b5e6db10;  alias, 1 drivers
v0x555555fc45d0_0 .net "done", 0 0, L_0x555555fd8510;  alias, 1 drivers
v0x555555fc4690_0 .net "end_transaction_in", 0 0, v0x555555fc66c0_0;  1 drivers
v0x555555fc4750_0 .net "end_transaction_out", 0 0, L_0x555555fdc5f0;  alias, 1 drivers
v0x555555fc4810_0 .net "error_in", 0 0, v0x555555fc6860_0;  1 drivers
v0x555555fc48d0_0 .net "granted", 0 0, v0x555555fc6930_0;  1 drivers
v0x555555fc4990_0 .var "memory_start_address", 8 0;
v0x555555fc4a70_0 .var "read_data_ready", 0 0;
v0x555555fc4b30_0 .net "read_enable", 0 0, L_0x555555f8ab40;  1 drivers
v0x555555fc4bf0_0 .net "read_n_write_out", 0 0, L_0x555555fdbd60;  alias, 1 drivers
v0x555555fc4cb0_0 .net "request", 0 0, L_0x555555fdadf0;  alias, 1 drivers
v0x555555fc4d70_0 .net "reset", 0 0, v0x555555fc6d40_0;  1 drivers
v0x555555fc4e30_0 .net "result", 31 0, L_0x555555fdaa00;  alias, 1 drivers
v0x555555fc4f10_0 .net "start", 0 0, v0x555555fc6e10_0;  1 drivers
v0x555555fc4fd0_0 .var "state", 2 0;
v0x555555fc50b0_0 .var "status_register", 1 0;
v0x555555fc5190_0 .net "valueA", 31 0, v0x555555fc6ee0_0;  1 drivers
v0x555555fc5270_0 .net "valueA_valid", 0 0, L_0x555555fd7450;  1 drivers
v0x555555fc5330_0 .net "valueB", 31 0, v0x555555fc6fb0_0;  1 drivers
v0x555555fc53f0_0 .net "write_enable", 0 0, L_0x555555fa4520;  1 drivers
L_0x555555fc7050 .cmp/eq 8, v0x555555fc6c70_0, L_0x7291b5e6d018;
L_0x555555fc71c0 .functor MUXZ 1, L_0x7291b5e6d060, v0x555555fc6e10_0, L_0x555555fc7050, C4<>;
L_0x555555fc7350 .part v0x555555fc6ee0_0, 13, 19;
L_0x555555fd7450 .cmp/eq 19, L_0x555555fc7350, L_0x7291b5e6d0a8;
L_0x555555fd75c0 .part v0x555555fc6ee0_0, 10, 3;
L_0x555555fd7660 .cmp/eq 3, L_0x555555fd75c0, L_0x7291b5e6d0f0;
L_0x555555fd78b0 .part v0x555555fc6ee0_0, 9, 1;
L_0x555555fd7a90 .part v0x555555fc6ee0_0, 10, 3;
L_0x555555fd7bd0 .cmp/eq 3, L_0x555555fd7a90, L_0x7291b5e6d138;
L_0x555555fd7d90 .part v0x555555fc6ee0_0, 9, 1;
L_0x555555fd8080 .part v0x555555fc6ee0_0, 0, 9;
L_0x555555fd8120 .functor MUXZ 9, L_0x7291b5e6d180, L_0x555555fd8080, L_0x555555fd7fc0, C4<>;
L_0x555555fd8700 .part v0x555555fc6ee0_0, 9, 1;
L_0x555555fd8980 .part v0x555555fc6ee0_0, 10, 3;
L_0x555555fd8aa0 .cmp/eq 3, L_0x555555fd8980, L_0x7291b5e6d2a0;
L_0x555555fd8be0 .part v0x555555fc6ee0_0, 10, 3;
L_0x555555fd8d10 .cmp/eq 3, L_0x555555fd8be0, L_0x7291b5e6d2e8;
L_0x555555fd8e50 .concat [ 9 23 0 0], v0x555555fc4990_0, L_0x7291b5e6d330;
L_0x555555fd9010 .part v0x555555fc6ee0_0, 10, 3;
L_0x555555fd90e0 .cmp/eq 3, L_0x555555fd9010, L_0x7291b5e6d378;
L_0x555555fd8f20 .concat [ 10 22 0 0], v0x555555fc3b70_0, L_0x7291b5e6d3c0;
L_0x555555fd9380 .part v0x555555fc6ee0_0, 10, 3;
L_0x555555fd9510 .cmp/eq 3, L_0x555555fd9380, L_0x7291b5e6d408;
L_0x555555fd9680 .concat [ 8 24 0 0], v0x555555fc3d30_0, L_0x7291b5e6d450;
L_0x555555fd9870 .part v0x555555fc6ee0_0, 10, 3;
L_0x555555fd9a50 .cmp/eq 3, L_0x555555fd9870, L_0x7291b5e6d498;
L_0x555555fd9ca0 .concat [ 2 30 0 0], v0x555555fc50b0_0, L_0x7291b5e6d4e0;
L_0x555555fd9dc0 .functor MUXZ 32, L_0x7291b5e6d528, L_0x555555fd9ca0, L_0x555555fd9a50, C4<>;
L_0x555555fda070 .functor MUXZ 32, L_0x555555fd9dc0, L_0x555555fd9680, L_0x555555fd9510, C4<>;
L_0x555555fda200 .functor MUXZ 32, L_0x555555fda070, L_0x555555fd8f20, L_0x555555fd90e0, C4<>;
L_0x555555fda490 .functor MUXZ 32, L_0x555555fda200, L_0x555555fd8e50, L_0x555555fd8d10, C4<>;
L_0x555555fda620 .functor MUXZ 32, L_0x555555fda490, v0x555555fc3ef0_0, L_0x555555fd8aa0, C4<>;
L_0x555555fda870 .functor MUXZ 32, L_0x7291b5e6d570, v0x555555f8ac10_0, v0x555555fc4a70_0, C4<>;
L_0x555555fdaa00 .functor MUXZ 32, L_0x555555fda870, L_0x555555fda620, L_0x555555fd8620, C4<>;
L_0x555555fdad00 .cmp/eq 3, v0x555555fc4fd0_0, L_0x7291b5e6d5b8;
L_0x555555fdadf0 .functor MUXZ 1, L_0x7291b5e6d648, L_0x7291b5e6d600, L_0x555555fdad00, C4<>;
L_0x555555fdb100 .cmp/eq 3, v0x555555fc4fd0_0, L_0x7291b5e6d690;
L_0x555555fdb240 .functor MUXZ 32, L_0x7291b5e6d6d8, v0x555555fc3ef0_0, L_0x555555fdb100, C4<>;
L_0x555555fdb470 .cmp/eq 3, v0x555555fc4fd0_0, L_0x7291b5e6d720;
L_0x555555fdb560 .functor MUXZ 4, L_0x7291b5e6d7b0, L_0x7291b5e6d768, L_0x555555fdb470, C4<>;
L_0x555555fdb890 .cmp/eq 3, v0x555555fc4fd0_0, L_0x7291b5e6d7f8;
L_0x555555fdb930 .functor MUXZ 8, L_0x7291b5e6d840, v0x555555fc3d30_0, L_0x555555fdb890, C4<>;
L_0x555555fdbc70 .cmp/eq 3, v0x555555fc4fd0_0, L_0x7291b5e6d888;
L_0x555555fdbd60 .functor MUXZ 1, L_0x7291b5e6d918, L_0x7291b5e6d8d0, L_0x555555fdbc70, C4<>;
L_0x555555fdc0b0 .cmp/eq 3, v0x555555fc4fd0_0, L_0x7291b5e6d960;
L_0x555555fdc1a0 .functor MUXZ 1, L_0x7291b5e6d9f0, L_0x7291b5e6d9a8, L_0x555555fdc0b0, C4<>;
L_0x555555fdc500 .cmp/eq 3, v0x555555fc4fd0_0, L_0x7291b5e6da38;
L_0x555555fdc5f0 .functor MUXZ 1, L_0x7291b5e6dac8, L_0x7291b5e6da80, L_0x555555fdc500, C4<>;
S_0x555555f51300 .scope module, "ssram" "dualPortSSRAM" 3 51, 4 1 0, S_0x555555f2b020;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x555555f09a30 .param/l "bitwidth" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x555555f09a70 .param/l "nrOfEntries" 0 4 3, +C4<00000000000000000000001000000000>;
P_0x555555f09ab0 .param/l "readAfterWrite" 0 4 4, +C4<00000000000000000000000000000000>;
v0x555555fa3f90_0 .net "addressA", 8 0, L_0x555555fd8120;  alias, 1 drivers
L_0x7291b5e6d210 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x555555fa4300_0 .net "addressB", 8 0, L_0x7291b5e6d210;  1 drivers
v0x555555fa4630_0 .net "clockA", 0 0, v0x555555fc6390_0;  alias, 1 drivers
v0x555555fa49a0_0 .net "clockB", 0 0, L_0x555555fd82d0;  1 drivers
v0x555555fa4e10_0 .net "dataInA", 31 0, v0x555555fc6fb0_0;  alias, 1 drivers
L_0x7291b5e6d258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555f89410_0 .net "dataInB", 31 0, L_0x7291b5e6d258;  1 drivers
v0x555555f8ac10_0 .var "dataOutA", 31 0;
v0x555555fbea50_0 .var "dataOutB", 31 0;
v0x555555fbeb30 .array "memoryContent", 511 0, 31 0;
v0x555555fbebf0_0 .net "writeEnableA", 0 0, L_0x555555fa4520;  alias, 1 drivers
L_0x7291b5e6d1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555fbecb0_0 .net "writeEnableB", 0 0, L_0x7291b5e6d1c8;  1 drivers
E_0x555555f6a980 .event posedge, v0x555555fa49a0_0;
E_0x555555f1be20 .event posedge, v0x555555fa4630_0;
S_0x555555fc5740 .scope autotask, "test" "test" 2 54, 2 54 0, S_0x555555f73f00;
 .timescale -12 -12;
v0x555555fc58f0_0 .var "ciN", 7 0;
v0x555555fc59d0_0 .var "expDone", 0 0;
v0x555555fc5a90_0 .var "expRes", 31 0;
v0x555555fc5b80_0 .var "start", 0 0;
v0x555555fc5c40_0 .var "valA", 31 0;
v0x555555fc5d70_0 .var "valB", 31 0;
TD_ramDmaCi_tb.test ;
    %load/vec4 v0x555555fc5b80_0;
    %store/vec4 v0x555555fc6e10_0, 0, 1;
    %load/vec4 v0x555555fc58f0_0;
    %store/vec4 v0x555555fc6c70_0, 0, 8;
    %load/vec4 v0x555555fc5c40_0;
    %store/vec4 v0x555555fc6ee0_0, 0, 32;
    %load/vec4 v0x555555fc5d70_0;
    %store/vec4 v0x555555fc6fb0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x555555fc65f0_0;
    %load/vec4 v0x555555fc59d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v0x555555fc6ba0_0;
    %load/vec4 v0x555555fc5a90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 67 "$write", "\033[1;32m" {0 0 0};
    %vpi_call 2 68 "$display", "[PASSED] start=%b, ciN=%0d, valueA=0x%0h, valueB=0x%0h => done=%b (exp. %b), result=0x%0h (exp. 0x%0h)", v0x555555fc6e10_0, v0x555555fc6c70_0, v0x555555fc6ee0_0, v0x555555fc6fb0_0, v0x555555fc65f0_0, v0x555555fc59d0_0, v0x555555fc6ba0_0, v0x555555fc5a90_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 72 "$write", "\033[1;31m" {0 0 0};
    %vpi_call 2 73 "$display", "[FAILED] start=%b, ciN=%0d, valueA=0x%0h, valueB=0x%0h => done=%b (exp. %b), result=0x%0h (exp. 0x%0h)", v0x555555fc6e10_0, v0x555555fc6c70_0, v0x555555fc6ee0_0, v0x555555fc6fb0_0, v0x555555fc65f0_0, v0x555555fc59d0_0, v0x555555fc6ba0_0, v0x555555fc5a90_0 {0 0 0};
T_0.1 ;
    %vpi_call 2 77 "$write", "\033[0m" {0 0 0};
    %end;
    .scope S_0x555555f51300;
T_1 ;
    %wait E_0x555555f1be20;
    %load/vec4 v0x555555fa3f90_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x555555fbeb30, 4;
    %assign/vec4 v0x555555f8ac10_0, 0;
    %load/vec4 v0x555555fbebf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x555555fa4e10_0;
    %load/vec4 v0x555555fa3f90_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x555555fbeb30, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555555f51300;
T_2 ;
    %wait E_0x555555f6a980;
    %load/vec4 v0x555555fa4300_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x555555fbeb30, 4;
    %assign/vec4 v0x555555fbea50_0, 0;
    %load/vec4 v0x555555fbecb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x555555f89410_0;
    %load/vec4 v0x555555fa4300_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x555555fbeb30, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555555f2b020;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc3ef0_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555555fc4990_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x555555fc3b70_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555fc3d30_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555fc50b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555fc42f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc4a70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555fc4fd0_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x555555fc3a90_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555fc3c50_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x555555f2b020;
T_4 ;
    %wait E_0x555555f1be20;
    %load/vec4 v0x555555fc4b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555fc4a70_0, 0;
T_4.0 ;
    %load/vec4 v0x555555fc45d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555fc4a70_0, 0;
T_4.2 ;
    %load/vec4 v0x555555fc36b0_0;
    %load/vec4 v0x555555fc5270_0;
    %and;
    %load/vec4 v0x555555fc5190_0;
    %parti/s 1, 9, 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x555555fc5190_0;
    %parti/s 3, 10, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %jmp T_4.12;
T_4.6 ;
    %load/vec4 v0x555555fc5330_0;
    %assign/vec4 v0x555555fc3ef0_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %load/vec4 v0x555555fc5330_0;
    %parti/s 9, 0, 2;
    %assign/vec4 v0x555555fc4990_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0x555555fc5330_0;
    %parti/s 10, 0, 2;
    %assign/vec4 v0x555555fc3b70_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0x555555fc5330_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x555555fc3d30_0, 0;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x555555fc4fd0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.13, 4;
    %load/vec4 v0x555555fc5330_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x555555fc42f0_0, 0;
T_4.13 ;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
T_4.4 ;
    %load/vec4 v0x555555fc4fd0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_4.15, 4;
    %load/vec4 v0x555555fc4470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %load/vec4 v0x555555fc3a90_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x555555fc3a90_0, 0;
    %load/vec4 v0x555555fc3c50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555555fc3c50_0, 0;
    %load/vec4 v0x555555fc3ef0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x555555fc3ef0_0, 0;
    %load/vec4 v0x555555fc4990_0;
    %addi 4, 0, 9;
    %assign/vec4 v0x555555fc4990_0, 0;
T_4.17 ;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v0x555555fc4fd0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.19, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555fc3c50_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x555555fc3a90_0, 0;
    %jmp T_4.20;
T_4.19 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555fc3c50_0, 0;
T_4.20 ;
T_4.16 ;
    %load/vec4 v0x555555fc4fd0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_4.21, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.22, 8;
T_4.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_4.22, 8;
 ; End of false expr.
    %blend;
T_4.22;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555fc50b0_0, 4, 5;
    %load/vec4 v0x555555fc4fd0_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_4.23, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.24, 8;
T_4.23 ; End of true expr.
    %load/vec4 v0x555555fc4fd0_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 9, 4;
    %jmp/0 T_4.25, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.26, 9;
T_4.25 ; End of true expr.
    %load/vec4 v0x555555fc50b0_0;
    %parti/s 1, 1, 2;
    %jmp/0 T_4.26, 9;
 ; End of false expr.
    %blend;
T_4.26;
    %jmp/0 T_4.24, 8;
 ; End of false expr.
    %blend;
T_4.24;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555fc50b0_0, 4, 5;
    %load/vec4 v0x555555fc4fd0_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_4.27, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555fc42f0_0, 0;
T_4.27 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555555f2b020;
T_5 ;
    %wait E_0x555555f1be20;
    %load/vec4 v0x555555fc4fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555fc4fd0_0, 0;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x555555fc42f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555555fc3b70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %load/vec4 v0x555555fc4fd0_0;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %assign/vec4 v0x555555fc4fd0_0, 0;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x555555fc48d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %load/vec4 v0x555555fc4fd0_0;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %assign/vec4 v0x555555fc4fd0_0, 0;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555555fc4fd0_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x555555fc4810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x555555fc4fd0_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x555555fc3c50_0;
    %load/vec4 v0x555555fc3d30_0;
    %addi 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555555fc4690_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %load/vec4 v0x555555fc3a90_0;
    %load/vec4 v0x555555fc3b70_0;
    %cmp/e;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555fc4fd0_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555fc4fd0_0, 0;
T_5.16 ;
T_5.13 ;
T_5.12 ;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555fc4fd0_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555555f73f00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc6e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc6390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc6d40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc6ee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc6fb0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555fc6c70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc6930_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5e50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc66c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc6480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc61d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc6860_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x555555f73f00;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc6390_0, 0, 1;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x555555fc6390_0;
    %inv;
    %store/vec4 v0x555555fc6390_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x555555f73f00;
T_8 ;
    %vpi_call 2 82 "$dumpfile", "dma_signals.vcd" {0 0 0};
    %vpi_call 2 83 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x555555f2b020 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x555555f73f00;
T_9 ;
    %vpi_call 2 88 "$display", "Activation" {0 0 0};
    %alloc S_0x555555fc5740;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc5b80_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x555555fc58f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5d70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc59d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5a90_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555fc5740;
    %join;
    %free S_0x555555fc5740;
    %alloc S_0x555555fc5740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc5b80_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x555555fc58f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5d70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc59d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5a90_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555fc5740;
    %join;
    %free S_0x555555fc5740;
    %alloc S_0x555555fc5740;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc5b80_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555fc58f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5d70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc59d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5a90_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555fc5740;
    %join;
    %free S_0x555555fc5740;
    %vpi_call 2 94 "$display", "Write/read address 0" {0 0 0};
    %alloc S_0x555555fc5740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc5b80_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555fc58f0_0, 0, 8;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0x555555fc5c40_0, 0, 32;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x555555fc5d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc59d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5a90_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555fc5740;
    %join;
    %free S_0x555555fc5740;
    %wait E_0x555555f6c8e0;
    %alloc S_0x555555fc5740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc5b80_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555fc58f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5d70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc59d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5a90_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555fc5740;
    %join;
    %free S_0x555555fc5740;
    %wait E_0x555555f6c8e0;
    %alloc S_0x555555fc5740;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc5b80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555fc58f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc59d0_0, 0, 1;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x555555fc5a90_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555fc5740;
    %join;
    %free S_0x555555fc5740;
    %wait E_0x555555f6c8e0;
    %vpi_call 2 103 "$display", "Write/read address 0x37" {0 0 0};
    %alloc S_0x555555fc5740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc5b80_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555fc58f0_0, 0, 8;
    %pushi/vec4 567, 0, 32;
    %store/vec4 v0x555555fc5c40_0, 0, 32;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x555555fc5d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc59d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5a90_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555fc5740;
    %join;
    %free S_0x555555fc5740;
    %wait E_0x555555f6c8e0;
    %alloc S_0x555555fc5740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc5b80_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555fc58f0_0, 0, 8;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x555555fc5c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5d70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc59d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5a90_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555fc5740;
    %join;
    %free S_0x555555fc5740;
    %wait E_0x555555f6c8e0;
    %alloc S_0x555555fc5740;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc5b80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555fc58f0_0, 0, 8;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x555555fc5c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc59d0_0, 0, 1;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x555555fc5a90_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555fc5740;
    %join;
    %free S_0x555555fc5740;
    %wait E_0x555555f6c8e0;
    %vpi_call 2 112 "$display", "Bus start address" {0 0 0};
    %alloc S_0x555555fc5740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc5b80_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555fc58f0_0, 0, 8;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x555555fc5c40_0, 0, 32;
    %pushi/vec4 41, 0, 32;
    %store/vec4 v0x555555fc5d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc59d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5a90_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555fc5740;
    %join;
    %free S_0x555555fc5740;
    %wait E_0x555555f6c8e0;
    %alloc S_0x555555fc5740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc5b80_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555fc58f0_0, 0, 8;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x555555fc5c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc59d0_0, 0, 1;
    %pushi/vec4 41, 0, 32;
    %store/vec4 v0x555555fc5a90_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555fc5740;
    %join;
    %free S_0x555555fc5740;
    %wait E_0x555555f6c8e0;
    %alloc S_0x555555fc5740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc5b80_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555fc58f0_0, 0, 8;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x555555fc5c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc59d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5a90_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555fc5740;
    %join;
    %free S_0x555555fc5740;
    %wait E_0x555555f6c8e0;
    %vpi_call 2 121 "$display", "Memory start address" {0 0 0};
    %alloc S_0x555555fc5740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc5b80_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555fc58f0_0, 0, 8;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x555555fc5c40_0, 0, 32;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x555555fc5d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc59d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5a90_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555fc5740;
    %join;
    %free S_0x555555fc5740;
    %wait E_0x555555f6c8e0;
    %alloc S_0x555555fc5740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc5b80_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555fc58f0_0, 0, 8;
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0x555555fc5c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc59d0_0, 0, 1;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x555555fc5a90_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555fc5740;
    %join;
    %free S_0x555555fc5740;
    %wait E_0x555555f6c8e0;
    %alloc S_0x555555fc5740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc5b80_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555fc58f0_0, 0, 8;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x555555fc5c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc59d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5a90_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555fc5740;
    %join;
    %free S_0x555555fc5740;
    %wait E_0x555555f6c8e0;
    %vpi_call 2 130 "$display", "Block size" {0 0 0};
    %alloc S_0x555555fc5740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc5b80_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555fc58f0_0, 0, 8;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x555555fc5c40_0, 0, 32;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x555555fc5d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc59d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5a90_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555fc5740;
    %join;
    %free S_0x555555fc5740;
    %wait E_0x555555f6c8e0;
    %alloc S_0x555555fc5740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc5b80_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555fc58f0_0, 0, 8;
    %pushi/vec4 3072, 0, 32;
    %store/vec4 v0x555555fc5c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc59d0_0, 0, 1;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x555555fc5a90_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555fc5740;
    %join;
    %free S_0x555555fc5740;
    %wait E_0x555555f6c8e0;
    %alloc S_0x555555fc5740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc5b80_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555fc58f0_0, 0, 8;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x555555fc5c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc59d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5a90_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555fc5740;
    %join;
    %free S_0x555555fc5740;
    %wait E_0x555555f6c8e0;
    %vpi_call 2 139 "$display", "Burst size" {0 0 0};
    %alloc S_0x555555fc5740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc5b80_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555fc58f0_0, 0, 8;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x555555fc5c40_0, 0, 32;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x555555fc5d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc59d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5a90_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555fc5740;
    %join;
    %free S_0x555555fc5740;
    %wait E_0x555555f6c8e0;
    %alloc S_0x555555fc5740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc5b80_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555fc58f0_0, 0, 8;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x555555fc5c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc59d0_0, 0, 1;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x555555fc5a90_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555fc5740;
    %join;
    %free S_0x555555fc5740;
    %wait E_0x555555f6c8e0;
    %alloc S_0x555555fc5740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc5b80_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555fc58f0_0, 0, 8;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x555555fc5c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc59d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc5a90_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555555fc5740;
    %join;
    %free S_0x555555fc5740;
    %wait E_0x555555f6c8e0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555fc6c70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc6e10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc6ee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc6fb0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555f6c8e0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555fc6c70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc6e10_0, 0, 1;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x555555fc6ee0_0, 0, 32;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0x555555fc6fb0_0, 0, 32;
    %wait E_0x555555f6c8e0;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x555555fc6ee0_0, 0, 32;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x555555fc6fb0_0, 0, 32;
    %wait E_0x555555f6c8e0;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x555555fc6ee0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x555555fc6fb0_0, 0, 32;
    %wait E_0x555555f6c8e0;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x555555fc6ee0_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x555555fc6fb0_0, 0, 32;
    %wait E_0x555555f6c8e0;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x555555fc6ee0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555555fc6fb0_0, 0, 32;
    %wait E_0x555555f6c8e0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555fc6c70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc6e10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc6ee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc6fb0_0, 0, 32;
    %load/vec4 v0x555555fc6ad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %wait E_0x555555f6a720;
T_9.2 ;
    %pushi/vec4 2, 0, 32;
T_9.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.5, 5;
    %jmp/1 T_9.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555f6c8e0;
    %jmp T_9.4;
T_9.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc6930_0, 0, 1;
    %wait E_0x555555f6c8e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc6930_0, 0, 1;
    %wait E_0x555555f6c8e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc6480_0, 0, 1;
    %wait E_0x555555f6c8e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc6480_0, 0, 1;
    %wait E_0x555555f6c8e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc6480_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_9.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.7, 5;
    %jmp/1 T_9.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555f6c8e0;
    %jmp T_9.6;
T_9.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc6480_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_9.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.9, 5;
    %jmp/1 T_9.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555f6c8e0;
    %jmp T_9.8;
T_9.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc6480_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.11, 5;
    %jmp/1 T_9.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555f6c8e0;
    %jmp T_9.10;
T_9.11 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc6480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc66c0_0, 0, 1;
    %wait E_0x555555f6c8e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc66c0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.13, 5;
    %jmp/1 T_9.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x555555fc6ad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %wait E_0x555555f6a720;
T_9.14 ;
    %pushi/vec4 2, 0, 32;
T_9.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.17, 5;
    %jmp/1 T_9.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555f6c8e0;
    %jmp T_9.16;
T_9.17 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc6930_0, 0, 1;
    %wait E_0x555555f6c8e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc6930_0, 0, 1;
    %wait E_0x555555f6c8e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc6480_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_9.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.19, 5;
    %jmp/1 T_9.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555f6c8e0;
    %jmp T_9.18;
T_9.19 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc6480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc66c0_0, 0, 1;
    %wait E_0x555555f6c8e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc66c0_0, 0, 1;
    %jmp T_9.12;
T_9.13 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555555fc6c70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc6e10_0, 0, 1;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x555555fc6ee0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x555555fc6fb0_0, 0, 32;
    %wait E_0x555555f6c8e0;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x555555fc6ee0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555555fc6fb0_0, 0, 32;
    %wait E_0x555555f6c8e0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555fc6c70_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc6e10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc6ee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555fc6fb0_0, 0, 32;
    %load/vec4 v0x555555fc6ad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.20, 8;
    %wait E_0x555555f6a720;
T_9.20 ;
    %pushi/vec4 2, 0, 32;
T_9.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.23, 5;
    %jmp/1 T_9.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555f6c8e0;
    %jmp T_9.22;
T_9.23 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc6930_0, 0, 1;
    %wait E_0x555555f6c8e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc6930_0, 0, 1;
    %wait E_0x555555f6c8e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc6480_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.25, 5;
    %jmp/1 T_9.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555555f6c8e0;
    %jmp T_9.24;
T_9.25 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc6480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555fc6860_0, 0, 1;
    %wait E_0x555555f6c8e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555fc6860_0, 0, 1;
    %wait E_0x555555f6c8e0;
    %delay 20, 0;
    %vpi_call 2 273 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ramDmaCi_tb.v";
    "ramDmaCi.v";
    "dualPortSSRAM.v";
