#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa24bf05b40 .scope module, "rsi_tb" "rsi_tb" 2 4;
 .timescale -9 -12;
v0x7fa24bf16ca0_0 .var "RSI", 31 0;
v0x7fa24bf16d50 .array "data", 0 2, 31 0;
v0x7fa24bf16df0_0 .var/i "f", 31 0;
v0x7fa24bf16e90_0 .var/i "i", 31 0;
v0x7fa24bf16f40_0 .net "w_o1", 0 0, v0x7fa24bf16b40_0;  1 drivers
v0x7fa24bf17010_0 .net "w_o2", 0 0, v0x7fa24bf16bd0_0;  1 drivers
S_0x7fa24bf05ca0 .scope module, "uut" "rsi" 2 9, 3 3 0, S_0x7fa24bf05b40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out1"
    .port_info 1 /OUTPUT 1 "out2"
    .port_info 2 /INPUT 32 "RSI"
v0x7fa24bf16790_0 .net "RSI", 31 0, v0x7fa24bf16ca0_0;  1 drivers
v0x7fa24bf16880_0 .net "c1_b", 0 0, v0x7fa24bf161d0_0;  1 drivers
v0x7fa24bf16910_0 .net "c1_s", 0 0, v0x7fa24bf16690_0;  1 drivers
v0x7fa24bf169e0_0 .var "high", 31 0;
v0x7fa24bf16a70_0 .var "low", 31 0;
v0x7fa24bf16b40_0 .var "out1", 0 0;
v0x7fa24bf16bd0_0 .var "out2", 0 0;
E_0x7fa24bf05420 .event edge, v0x7fa24bf16690_0, v0x7fa24bf161d0_0;
S_0x7fa24bf05e50 .scope module, "c1_b_c" "fp_gt" 3 12, 4 10 0, S_0x7fa24bf05ca0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 32 "f1"
    .port_info 2 /INPUT 32 "f2"
v0x7fa24bf06060_0 .net "f1", 31 0, v0x7fa24bf16a70_0;  1 drivers
v0x7fa24bf16120_0 .net "f2", 31 0, v0x7fa24bf16ca0_0;  alias, 1 drivers
v0x7fa24bf161d0_0 .var "out", 0 0;
E_0x7fa24bf058a0 .event edge, v0x7fa24bf06060_0, v0x7fa24bf16120_0;
S_0x7fa24bf162d0 .scope module, "c1_s_c" "fp_gt" 3 14, 4 10 0, S_0x7fa24bf05ca0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 32 "f1"
    .port_info 2 /INPUT 32 "f2"
v0x7fa24bf16520_0 .net "f1", 31 0, v0x7fa24bf16ca0_0;  alias, 1 drivers
v0x7fa24bf165f0_0 .net "f2", 31 0, v0x7fa24bf169e0_0;  1 drivers
v0x7fa24bf16690_0 .var "out", 0 0;
E_0x7fa24bf164e0 .event edge, v0x7fa24bf16120_0, v0x7fa24bf165f0_0;
    .scope S_0x7fa24bf05e50;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa24bf161d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fa24bf05e50;
T_1 ;
    %wait E_0x7fa24bf058a0;
    %load/vec4 v0x7fa24bf06060_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa24bf16120_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fa24bf16120_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x7fa24bf06060_0;
    %parti/s 31, 0, 2;
    %cmp/u;
    %jmp/0xz  T_1.2, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa24bf161d0_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa24bf161d0_0, 0, 1;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fa24bf06060_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa24bf16120_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fa24bf16120_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x7fa24bf06060_0;
    %parti/s 31, 0, 2;
    %cmp/u;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa24bf161d0_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa24bf161d0_0, 0, 1;
T_1.7 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fa24bf06060_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa24bf161d0_0, 0, 1;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa24bf161d0_0, 0, 1;
T_1.9 ;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fa24bf162d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa24bf16690_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fa24bf162d0;
T_3 ;
    %wait E_0x7fa24bf164e0;
    %load/vec4 v0x7fa24bf16520_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa24bf165f0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fa24bf165f0_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x7fa24bf16520_0;
    %parti/s 31, 0, 2;
    %cmp/u;
    %jmp/0xz  T_3.2, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa24bf16690_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa24bf16690_0, 0, 1;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fa24bf16520_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa24bf165f0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x7fa24bf165f0_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x7fa24bf16520_0;
    %parti/s 31, 0, 2;
    %cmp/u;
    %jmp/0xz  T_3.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa24bf16690_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa24bf16690_0, 0, 1;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fa24bf16520_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa24bf16690_0, 0, 1;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa24bf16690_0, 0, 1;
T_3.9 ;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fa24bf05ca0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa24bf16b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa24bf16bd0_0, 0, 1;
    %pushi/vec4 1106247680, 0, 32;
    %store/vec4 v0x7fa24bf16a70_0, 0, 32;
    %pushi/vec4 1116471296, 0, 32;
    %store/vec4 v0x7fa24bf169e0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x7fa24bf05ca0;
T_5 ;
    %wait E_0x7fa24bf05420;
    %load/vec4 v0x7fa24bf16910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa24bf16b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa24bf16bd0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fa24bf16880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa24bf16b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa24bf16bd0_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa24bf16b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa24bf16bd0_0, 0, 1;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fa24bf05b40;
T_6 ;
    %vpi_func 2 13 "$fopen" 32, "rsi_out.txt", "w" {0 0 0};
    %store/vec4 v0x7fa24bf16df0_0, 0, 32;
    %vpi_call 2 14 "$monitor", "RSI=%d, OUT1=%b, OUT2=%b", v0x7fa24bf16ca0_0, v0x7fa24bf16f40_0, v0x7fa24bf17010_0 {0 0 0};
    %vpi_call 2 15 "$dumpfile", "rsi.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa24bf05b40 {0 0 0};
    %vpi_call 2 18 "$readmemh", "data.hex", v0x7fa24bf16d50 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa24bf16e90_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x7fa24bf16e90_0;
    %cmpi/s 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x7fa24bf16e90_0;
    %pad/s 33;
    %addi 0, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fa24bf16d50, 4;
    %store/vec4 v0x7fa24bf16ca0_0, 0, 32;
    %delay 1000000, 0;
    %vpi_call 2 24 "$fwrite", v0x7fa24bf16df0_0, "RSI=%d, OUT1=%b, OUT2=%b", v0x7fa24bf16ca0_0, v0x7fa24bf16f40_0, v0x7fa24bf17010_0 {0 0 0};
    %delay 1000000, 0;
    %load/vec4 v0x7fa24bf16e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa24bf16e90_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %vpi_call 2 27 "$fclose", v0x7fa24bf16df0_0 {0 0 0};
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "rsi_tb.v";
    "./rsi.v";
    "./../../fpu/fp_gt.v";
