=====
SETUP
0.366
17.597
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s5
10.642
11.212
u_exp_slot0/n28_s1
11.215
11.732
w_sdram_address_22_s7
12.520
13.075
w_sdram_address_22_s1
13.503
14.020
u_sdram/n1341_s3
14.569
15.139
u_sdram/n1341_s2
15.141
15.658
u_sdram/ff_do_main_state_s4
16.324
16.873
u_sdram/ff_do_main_state_s2
17.597
=====
SETUP
0.729
17.233
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s5
10.642
11.212
u_exp_slot0/n28_s1
11.215
11.732
w_sdram_address_22_s7
12.520
13.075
w_sdram_address_22_s1
13.503
14.020
u_sdram/n1341_s3
14.569
15.139
u_sdram/n1341_s2
15.141
15.658
u_sdram/n1341_s4
15.910
16.459
u_sdram/ff_address_6_s0
17.233
=====
SETUP
0.729
17.233
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s5
10.642
11.212
u_exp_slot0/n28_s1
11.215
11.732
w_sdram_address_22_s7
12.520
13.075
w_sdram_address_22_s1
13.503
14.020
u_sdram/n1341_s3
14.569
15.139
u_sdram/n1341_s2
15.141
15.658
u_sdram/n1341_s4
15.910
16.459
u_sdram/ff_address_9_s0
17.233
=====
SETUP
0.733
17.230
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s5
10.642
11.212
u_exp_slot0/n28_s1
11.215
11.732
w_sdram_address_22_s7
12.520
13.075
w_sdram_address_22_s1
13.503
14.020
u_sdram/n1341_s3
14.569
15.139
u_sdram/n1341_s2
15.141
15.658
u_sdram/n1341_s4
15.910
16.459
u_sdram/ff_address_10_s0
17.230
=====
SETUP
0.736
17.227
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s5
10.642
11.212
u_exp_slot0/n28_s1
11.215
11.732
w_sdram_address_22_s7
12.520
13.075
w_sdram_address_22_s1
13.503
14.020
u_sdram/n1341_s3
14.569
15.139
u_sdram/n1341_s2
15.141
15.658
u_sdram/n1341_s4
15.910
16.459
u_sdram/ff_address_11_s0
17.227
=====
SETUP
0.767
17.196
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/exchangeaf_Z_s0
8.135
8.652
u_z80/u_cz80/n1289_s8
9.881
10.343
u_z80/n279_s12
10.346
10.717
u_z80/n279_s7
11.401
11.772
u_z80/n279_s4
12.428
12.799
d_7_s8
13.690
14.143
u_ppi/u_ppi_0/n82_s2
14.941
15.496
u_ppi/u_ppi_0/ff_port_c_5_s3
15.923
16.472
u_ppi/u_ppi_0/ff_port_c_5_s1
17.196
=====
SETUP
0.767
17.195
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s5
10.642
11.212
u_exp_slot0/n28_s1
11.215
11.732
w_sdram_address_22_s7
12.520
13.075
w_sdram_address_22_s1
13.503
14.020
u_sdram/n1341_s3
14.569
15.139
u_sdram/n1341_s2
15.141
15.658
u_sdram/n1341_s4
15.910
16.459
u_sdram/ff_address_14_s0
17.195
=====
SETUP
0.768
17.194
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s5
10.642
11.212
u_exp_slot0/n28_s1
11.215
11.732
w_sdram_address_22_s7
12.520
13.075
w_sdram_address_22_s1
13.503
14.020
u_sdram/n1341_s3
14.569
15.139
u_sdram/n1341_s2
15.141
15.658
u_sdram/n1341_s4
15.910
16.459
u_sdram/ff_address_16_s0
17.194
=====
SETUP
0.917
17.046
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s5
10.642
11.212
u_exp_slot0/n28_s1
11.215
11.732
w_sdram_address_22_s7
12.520
13.075
w_sdram_address_22_s1
13.503
14.020
u_sdram/n1341_s3
14.569
15.139
u_sdram/n1341_s2
15.141
15.658
u_sdram/n1341_s4
15.910
16.459
u_sdram/ff_address_8_s0
17.046
=====
SETUP
0.920
17.043
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s5
10.642
11.212
u_exp_slot0/n28_s1
11.215
11.732
w_sdram_address_22_s7
12.520
13.075
w_sdram_address_22_s1
13.503
14.020
u_sdram/n1341_s3
14.569
15.139
u_sdram/n1341_s2
15.141
15.658
u_sdram/n1341_s4
15.910
16.459
u_sdram/ff_address_21_s0
17.043
=====
SETUP
0.920
17.043
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s5
10.642
11.212
u_exp_slot0/n28_s1
11.215
11.732
w_sdram_address_22_s7
12.520
13.075
w_sdram_address_22_s1
13.503
14.020
u_sdram/n1341_s3
14.569
15.139
u_sdram/n1341_s2
15.141
15.658
u_sdram/n1341_s4
15.910
16.459
u_sdram/ff_address_22_s0
17.043
=====
SETUP
0.920
17.042
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s5
10.642
11.212
u_exp_slot0/n28_s1
11.215
11.732
w_sdram_address_22_s7
12.520
13.075
w_sdram_address_22_s1
13.503
14.020
u_sdram/n1341_s3
14.569
15.139
u_sdram/n1341_s2
15.141
15.658
u_sdram/n1341_s4
15.910
16.459
u_sdram/ff_address_18_s0
17.042
=====
SETUP
0.920
17.042
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s5
10.642
11.212
u_exp_slot0/n28_s1
11.215
11.732
w_sdram_address_22_s7
12.520
13.075
w_sdram_address_22_s1
13.503
14.020
u_sdram/n1341_s3
14.569
15.139
u_sdram/n1341_s2
15.141
15.658
u_sdram/n1341_s4
15.910
16.459
u_sdram/ff_address_19_s0
17.042
=====
SETUP
0.945
17.017
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s5
10.642
11.212
u_exp_slot0/n28_s1
11.215
11.732
w_sdram_address_22_s7
12.520
13.075
w_sdram_address_22_s1
13.503
14.020
u_sdram/n1341_s3
14.569
15.139
u_sdram/n1341_s2
15.141
15.658
u_sdram/n1341_s4
15.910
16.459
u_sdram/ff_address_3_s0
17.017
=====
SETUP
0.945
17.017
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s5
10.642
11.212
u_exp_slot0/n28_s1
11.215
11.732
w_sdram_address_22_s7
12.520
13.075
w_sdram_address_22_s1
13.503
14.020
u_sdram/n1341_s3
14.569
15.139
u_sdram/n1341_s2
15.141
15.658
u_sdram/n1341_s4
15.910
16.459
u_sdram/ff_address_7_s0
17.017
=====
SETUP
0.952
17.011
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s5
10.642
11.212
u_exp_slot0/n28_s1
11.215
11.732
w_sdram_address_22_s7
12.520
13.075
w_sdram_address_22_s1
13.503
14.020
u_sdram/n1341_s3
14.569
15.139
u_sdram/n1341_s2
15.141
15.658
u_sdram/n1341_s4
15.910
16.459
u_sdram/ff_address_2_s0
17.011
=====
SETUP
0.952
17.010
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s5
10.642
11.212
u_exp_slot0/n28_s1
11.215
11.732
w_sdram_address_22_s7
12.520
13.075
w_sdram_address_22_s1
13.503
14.020
u_sdram/n1341_s3
14.569
15.139
u_sdram/n1341_s2
15.141
15.658
u_sdram/n1341_s4
15.910
16.459
u_sdram/ff_address_17_s0
17.010
=====
SETUP
0.955
17.008
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s5
10.642
11.212
u_exp_slot0/n28_s1
11.215
11.732
w_sdram_address_22_s7
12.520
13.075
w_sdram_address_22_s1
13.503
14.020
u_sdram/n1341_s3
14.569
15.139
u_sdram/n1341_s2
15.141
15.658
u_sdram/n1341_s4
15.910
16.459
u_sdram/ff_address_20_s0
17.008
=====
SETUP
0.955
17.008
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s5
10.642
11.212
u_exp_slot0/n28_s1
11.215
11.732
w_sdram_address_22_s7
12.520
13.075
w_sdram_address_22_s1
13.503
14.020
u_sdram/n1341_s3
14.569
15.139
u_sdram/n1341_s2
15.141
15.658
u_sdram/n1341_s4
15.910
16.459
u_sdram/ff_address_4_s0
17.008
=====
SETUP
0.955
17.008
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s5
10.642
11.212
u_exp_slot0/n28_s1
11.215
11.732
w_sdram_address_22_s7
12.520
13.075
w_sdram_address_22_s1
13.503
14.020
u_sdram/n1341_s3
14.569
15.139
u_sdram/n1341_s2
15.141
15.658
u_sdram/n1341_s4
15.910
16.459
u_sdram/ff_address_5_s0
17.008
=====
SETUP
0.974
16.989
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s5
10.642
11.212
u_exp_slot0/n28_s1
11.215
11.732
w_sdram_address_22_s7
12.520
13.075
w_sdram_address_22_s1
13.503
14.020
u_sdram/n1341_s3
14.569
15.139
u_sdram/n1341_s2
15.141
15.658
u_sdram/n1341_s4
15.910
16.459
u_sdram/ff_address_0_s0
16.989
=====
SETUP
0.974
16.989
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s5
10.642
11.212
u_exp_slot0/n28_s1
11.215
11.732
w_sdram_address_22_s7
12.520
13.075
w_sdram_address_22_s1
13.503
14.020
u_sdram/n1341_s3
14.569
15.139
u_sdram/n1341_s2
15.141
15.658
u_sdram/n1341_s4
15.910
16.459
u_sdram/ff_address_1_s0
16.989
=====
SETUP
0.980
16.983
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s5
10.642
11.212
u_exp_slot0/n28_s1
11.215
11.732
w_sdram_address_22_s7
12.520
13.075
w_sdram_address_22_s1
13.503
14.020
u_sdram/n1341_s3
14.569
15.139
u_sdram/n1341_s2
15.141
15.658
u_sdram/n1341_s4
15.910
16.459
u_sdram/ff_address_13_s0
16.983
=====
SETUP
1.089
16.873
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s5
10.642
11.212
u_exp_slot0/n28_s1
11.215
11.732
w_sdram_address_22_s7
12.520
13.075
w_sdram_address_22_s1
13.503
14.020
u_sdram/n1341_s3
14.569
15.139
u_sdram/n1341_s2
15.141
15.658
u_sdram/n446_s7
16.324
16.873
u_sdram/ff_main_state_0_s0
16.873
=====
SETUP
1.096
16.867
17.963
u_z80/u_cz80/ff_a_0_s0
6.375
6.607
u_exp_slot0/n28_s5
10.642
11.212
u_exp_slot0/n28_s1
11.215
11.732
w_sdram_address_22_s7
12.520
13.075
w_sdram_address_22_s1
13.503
14.020
u_sdram/n1341_s3
14.569
15.139
u_sdram/n179_s1
15.141
15.658
u_sdram/ff_is_write_s3
16.077
16.539
u_sdram/ff_is_write_s1
16.867
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_7_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_6_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_5_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_3_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_2_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_1_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_video_out/i182/u_double_buffer/u_buf_odd/ff_we_s0
5.615
5.816
u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_video_out/i182/u_double_buffer/u_buf_even/ff_we_s0
5.615
5.816
u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.074
5.937
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_1_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.937
=====
HOLD
0.076
5.940
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_2_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
5.940
=====
HOLD
0.202
6.066
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.066
=====
HOLD
0.202
6.066
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.066
=====
HOLD
0.202
6.066
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.066
=====
HOLD
0.202
6.066
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.066
=====
HOLD
0.202
6.066
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_1_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.066
=====
HOLD
0.211
5.944
5.733
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_1_s5
5.615
5.816
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
5.944
=====
HOLD
0.213
6.077
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.077
=====
HOLD
0.213
6.077
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_2_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.077
