library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity buffer_3_state_Generico is
    generic (
        larguraDados : natural := 1
    );
    port (DIN : in std_logic_vector(larguraDados-1 downto 0);
       DOUT : out std_logic_vector(larguraDados-1 downto 0);
       ENABLE : in std_logic;
       CLK : in std_logic
        );
end entity;

architecture comportamento of buffer_3_state_Generico is
begin
    
end architecture;