// Seed: 1004493535
module module_0 (
    input wor id_0,
    output wor id_1
    , id_10,
    input uwire id_2,
    input supply1 id_3,
    input tri id_4,
    input wand id_5,
    input supply0 id_6,
    output wor id_7,
    input wand id_8
);
  wire id_11;
  wire id_12;
  assign module_1.id_5 = 0;
  assign id_1 = -1;
  logic id_13;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    output wor id_2,
    input wire id_3,
    input wor id_4,
    input wire id_5,
    input wor id_6,
    input wor id_7,
    input wor id_8,
    output wand id_9,
    input wire id_10,
    input supply1 id_11
    , id_21,
    output tri1 id_12,
    output tri id_13,
    output supply1 id_14,
    input uwire id_15,
    output supply1 id_16,
    input wor id_17,
    output wire id_18,
    input tri id_19
);
  module_0 modCall_1 (
      id_0,
      id_13,
      id_7,
      id_8,
      id_3,
      id_3,
      id_6,
      id_18,
      id_0
  );
endmodule
