// Seed: 4089870775
module module_0;
  supply1 id_1 = id_1 == ~id_1;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  module_0 modCall_1 ();
  input wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(1 or negedge id_4) begin : LABEL_0
    $clog2(26);
    ;
  end
  wire id_9;
  wire id_10;
  parameter id_11 = 1;
endmodule
