// Generated by CIRCT unknown git version
module MC6502Accumulator(	// file.cleaned.mlir:2:3
  input  [7:0] i_a,	// file.cleaned.mlir:2:35
               i_m,	// file.cleaned.mlir:2:49
  input        i_c,	// file.cleaned.mlir:2:63
               i_d,	// file.cleaned.mlir:2:77
               i_s,	// file.cleaned.mlir:2:91
  output [7:0] o_a,	// file.cleaned.mlir:2:106
  output       o_n,	// file.cleaned.mlir:2:120
               o_z,	// file.cleaned.mlir:2:134
               o_c,	// file.cleaned.mlir:2:148
               o_v	// file.cleaned.mlir:2:162
);

  wire [7:0] w_m = {8{i_s}} ^ i_m;	// file.cleaned.mlir:10:10, :11:10
  wire [4:0] _GEN = {1'h0, i_a[3:0]} + {1'h0, w_m[3:0]} + {4'h0, i_c};	// file.cleaned.mlir:3:14, :5:14, :11:10, :13:10, :14:10, :15:10, :16:10, :17:10, :18:10
  wire       _GEN_0 = _GEN > 5'h9;	// file.cleaned.mlir:7:14, :18:10, :19:10
  wire [4:0] _GEN_1 = {1'h0, i_s ? 4'hA : 4'h6};	// file.cleaned.mlir:5:14, :8:14, :9:15, :12:10, :20:11
  wire [4:0] _GEN_2 = i_d & _GEN_0 ? _GEN + _GEN_1 : _GEN;	// file.cleaned.mlir:18:10, :19:10, :20:11, :21:11, :22:11, :23:11
  wire [4:0] _GEN_3 =
    {1'h0, i_a[7:4]} + {1'h0, w_m[7:4]} + {4'h0, i_d ? _GEN_0 ^ i_s : _GEN_2[4]};	// file.cleaned.mlir:3:14, :5:14, :11:10, :19:10, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11
  wire [4:0] w_sum_high = ~i_d | _GEN_3[3:0] < 4'hA ? _GEN_3 : _GEN_3 + _GEN_1;	// file.cleaned.mlir:9:15, :20:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11
  wire [7:0] _GEN_4 = {w_sum_high[3:0], _GEN_2[3:0]};	// file.cleaned.mlir:23:11, :38:11, :39:11, :40:11, :41:11
  assign o_a = _GEN_4;	// file.cleaned.mlir:41:11, :50:5
  assign o_n = w_sum_high[3];	// file.cleaned.mlir:38:11, :42:11, :50:5
  assign o_z = _GEN_4 == 8'h0;	// file.cleaned.mlir:6:14, :41:11, :43:11, :50:5
  assign o_c = w_sum_high[4];	// file.cleaned.mlir:38:11, :44:11, :50:5
  assign o_v = (i_a[7] ^ ~(w_m[7])) & (i_a[7] ^ w_sum_high[3]);	// file.cleaned.mlir:11:10, :38:11, :42:11, :45:11, :46:11, :47:11, :48:11, :49:11, :50:5
endmodule

