@W: MT420 |Found inferred clock RAM_based_shift_reg_top_sync|clk with period 1.20ns. Please declare a user-defined clock on port clk.
