WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500112 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000112 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 47 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250113 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250113 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14409510 heartbeat IPC: 1.063 cumulative IPC: 0.6128 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 30700110 heartbeat IPC: 0.6139 cumulative IPC: 0.6135 (Simulation time: 00 hr 02 min 36 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 46979066 heartbeat IPC: 0.6143 cumulative IPC: 0.6138 (Simulation time: 00 hr 03 min 41 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 63210098 heartbeat IPC: 0.6161 cumulative IPC: 0.6145 (Simulation time: 00 hr 04 min 46 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 79391867 heartbeat IPC: 0.618 cumulative IPC: 0.6152 (Simulation time: 00 hr 05 min 51 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 95672176 heartbeat IPC: 0.6142 cumulative IPC: 0.6151 (Simulation time: 00 hr 06 min 56 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv605.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000000 cycles: 111828092 heartbeat IPC: 0.619 cumulative IPC: 0.6157 (Simulation time: 00 hr 08 min 01 sec)
Heartbeat CPU 0 instructions: 100000002 cycles: 128029147 heartbeat IPC: 0.6172 cumulative IPC: 0.6159 (Simulation time: 00 hr 09 min 06 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 144239672 heartbeat IPC: 0.6169 cumulative IPC: 0.616 (Simulation time: 00 hr 10 min 11 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 160464373 heartbeat IPC: 0.6163 cumulative IPC: 0.616 (Simulation time: 00 hr 11 min 16 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 162317799 cumulative IPC: 0.6161 (Simulation time: 00 hr 11 min 48 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 162317799 cumulative IPC: 0.6161 (Simulation time: 00 hr 11 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv605.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6161 instructions: 100000002 cycles: 162317799
CPU 0 Branch Prediction Accuracy: 70.77% MPKI: 51.89 Average ROB Occupancy at Mispredict: 3.503
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.53
BRANCH_INDIRECT: 36.1
BRANCH_CONDITIONAL: 10
BRANCH_DIRECT_CALL: 1.64
BRANCH_INDIRECT_CALL: 2.26
BRANCH_RETURN: 1.35

L1D TOTAL        ACCESS:   34883332 HIT:   31156961 MISS:    3726371
L1D LOAD         ACCESS:   20878207 HIT:   18794545 MISS:    2083662
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   14004471 HIT:   12362413 MISS:    1642058
L1D TRANSLATION  ACCESS:        654 HIT:          3 MISS:        651
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 6.702 cycles
L1I TOTAL        ACCESS:   13604726 HIT:    5292865 MISS:    8311861
L1I LOAD         ACCESS:   13604726 HIT:    5292865 MISS:    8311861
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.264 cycles
L2C TOTAL        ACCESS:   10017709 HIT:    9700824 MISS:     316885
L2C LOAD         ACCESS:    8311421 HIT:    8003667 MISS:     307754
L2C RFO          ACCESS:     589174 HIT:     585180 MISS:       3994
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1116463 HIT:    1111755 MISS:       4708
L2C TRANSLATION  ACCESS:        651 HIT:        222 MISS:        429
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 24.98 cycles
LLC TOTAL        ACCESS:     321148 HIT:     312687 MISS:       8461
LLC LOAD         ACCESS:     307754 HIT:     299381 MISS:       8373
LLC RFO          ACCESS:       3994 HIT:       3963 MISS:         31
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       8971 HIT:       8967 MISS:          4
LLC TRANSLATION  ACCESS:        429 HIT:        376 MISS:         53
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 196.7 cycles
cpu0_DTLB TOTAL        ACCESS:   27838836 HIT:   26706894 MISS:    1131942
cpu0_DTLB LOAD         ACCESS:   27838836 HIT:   26706894 MISS:    1131942
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.723 cycles
cpu0_ITLB TOTAL        ACCESS:   12062969 HIT:    9692081 MISS:    2370888
cpu0_ITLB LOAD         ACCESS:   12062969 HIT:    9692081 MISS:    2370888
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.955 cycles
cpu0_STLB TOTAL        ACCESS:    2121613 HIT:    2120969 MISS:        644
cpu0_STLB LOAD         ACCESS:    2121613 HIT:    2120969 MISS:        644
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 68.57 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3935
  ROW_BUFFER_MISS:       4522
 AVG DBUS CONGESTED CYCLE: 3.953
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
