Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 00:07:39 2020
| Host         : DESKTOP-D6U3LDD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s15
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      4 |            1 |
|      8 |            3 |
|     10 |            1 |
|     12 |            2 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             138 |           41 |
| No           | No                    | Yes                    |               7 |            3 |
| No           | Yes                   | No                     |             106 |           34 |
| Yes          | No                    | No                     |              92 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                        Enable Signal                       |                                     Set/Reset Signal                                     | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+
|  Driver_ADC0/Signal_Pulse                                 |                                                            | ADC_part/Driver_ADC0/Freq_Cal0/Delta_Clear_Flag                                          |                1 |              1 |
|  Lab_9/clk_5_10/inst/clk_out2                             |                                                            |                                                                                          |                1 |              1 |
|  ADC_part/clk_10/inst/clk_out1                            |                                                            | ADC_part/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |
|  ADC_part/clk_10/inst/clk_out1                            |                                                            | ADC_part/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |
|  Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Clk |                                                            |                                                                                          |                2 |              8 |
|  Driver_ADC0/Signal_Pulse                                 | ADC_part/Driver_ADC0/Freq_Cal0/Period[7]_i_1_n_0           |                                                                                          |                2 |              8 |
|  ADC_part/clk_10/inst/clk_out1                            | ADC_part/Driver_HDMI0/Set_X0_carry__0_n_2                  |                                                                                          |                3 |              8 |
|  ADC_part/clk_10/inst/clk_out1                            |                                                            | ADC_part/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                3 |             10 |
|  ADC_part/clk_10/inst/clk_out1                            | ADC_part/Driver_HDMI0/VSync_Cnt0                           |                                                                                          |                3 |             12 |
|  ADC_part/clk_10/inst/clk_out1                            | ADC_part/Driver_HDMI0/Set_Y0_carry__0_n_2                  |                                                                                          |                3 |             12 |
|  ADC_part/Driver_ADC0/Clk_Division_ADC/clka               |                                                            |                                                                                          |                3 |             16 |
|  ADC_part/clk_10/inst/clk_out1                            |                                                            | ADC_part/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               15 |             32 |
|  ADC_part/clk_10/inst/clk_out2                            |                                                            | ADC_part/Driver_ADC0/Clk_Division_ADC/Count0                                             |                8 |             32 |
|  Lab_9/clk_5_10/inst/clk_out2                             |                                                            | Lab_9/Driver_DAC0/DDS_Addr_Generator0/Clk_Division_1/Count0                              |                8 |             32 |
|  ADC_part/clk_10/inst/clk_out2                            |                                                            |                                                                                          |               10 |             34 |
|  Driver_ADC0/Signal_Pulse                                 | ADC_part/Driver_ADC0/Freq_Cal0/Measure_Num_Cnt[19]_i_1_n_0 |                                                                                          |               12 |             52 |
|  ADC_part/clk_10/inst/clk_out1                            |                                                            |                                                                                          |               25 |             79 |
+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+


