component arith_counter_gray
  generic (
    bits : positive;
    init : natural
  );
  port (
    clk : in std_logic;
    rst : in std_logic;
    inc : in std_logic;
    dec : in std_logic;
    val : out std_logic_vector(bits-1 downto 0);
    cry : out std_logic
  );
end component;
