=====================
Opened log file
=====================
Created pcores directory
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

Copied C:/Xilinx/14.7/ISE_DS/EDK/data/xflow/bitgen_zynq.ut to etc directory
Copied file C:/Xilinx/14.7/ISE_DS/EDK/data/xflow/fast_runtime_zynq.opt to etc
directory

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Checking platform address map ...
Created backup of etc/bitgen.ut to etc/bitgen.ut.virtex5
Copied C:/Xilinx/14.7/ISE_DS/EDK/data/xflow/bitgen_zynq.ut to etc directory
Created backup of etc/fast_runtime.opt to etc/fast_runtime.opt.virtex5
Copied file C:/Xilinx/14.7/ISE_DS/EDK/data/xflow/fast_runtime_zynq.opt to etc
directory
No changes to be saved in MHS file
Saved project XMP file
Saved Make file
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver generic 1.00.a for instance processing_system7_0
processing_system7_0 has been added to the project
INFO:EDK:3901 - please connect bus interface, set up port and generate address manually
Writing filter settings....
Done writing filter settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013


Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver cpu 1.15.a for instance microblaze_0
microblaze_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Assigned Driver generic 1.00.a for instance microblaze_0_axi_mem
Assigned Driver generic 1.00.a for instance microblaze_0_axi_periph
Assigned Driver bram 3.03.a for instance microblaze_0_d_bram_cntlr
Assigned Driver bram 3.03.a for instance microblaze_0_i_bram_cntlr
Address Map for Processor processing_system7_0
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
Address Map for Processor processing_system7_0
Address Map for Processor processing_system7_0
Address Map for Processor processing_system7_0
Address Map for Processor processing_system7_0
Address Map for Processor processing_system7_0
Address Map for Processor processing_system7_0
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_mem - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_IC -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: proc_sys_reset, INSTANCE: microblaze_0_reset, PORT: Dcm_locked - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_mem - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_IC -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: proc_sys_reset, INSTANCE: microblaze_0_reset, PORT: Dcm_locked - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_mem - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_IC -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: proc_sys_reset, INSTANCE: microblaze_0_reset, PORT: Dcm_locked - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:EDK - Data Cache is disabled
INFO:EDK - Create new axi_interconnect IP instance microblaze_0_axi_mem
INFO:EDK - Create new proc_sys_reset IP instance microblaze_0_reset
INFO:EDK - Create new axi_interconnect IP instance microblaze_0_axi_periph
INFO:EDK - Create new lmb_v10 IP instance microblaze_0_dlmb
INFO:EDK - Create new lmb_bram_if_cntlr IP instance microblaze_0_d_bram_cntlr
INFO:EDK - Create new bram_block IP instance microblaze_0_bram_block
INFO:EDK - Create new lmb_v10 IP instance microblaze_0_ilmb
INFO:EDK - Create new lmb_bram_if_cntlr IP instance microblaze_0_i_bram_cntlr
INFO:EDK - MicroBlaze debug option is disabled. debug ip is not instantiated.WARNING:EDK - Can not connect clock ports for MicroBlaze and related IPs, please run Clock Wizard to set up clock ports.INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: microblaze_0
WARNING:EDK - AXI bus interface: M_AXI_IP in microblaze_0 is not connected
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_mem - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_DP -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: proc_sys_reset, INSTANCE: microblaze_0_reset, PORT: Dcm_locked - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_mem - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_DP -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: proc_sys_reset, INSTANCE: microblaze_0_reset, PORT: Dcm_locked - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_mem - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_instruction - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_DP -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_IP -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: proc_sys_reset, INSTANCE: microblaze_0_reset, PORT: Dcm_locked - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_instruction - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_data - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_IP -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_DP -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: proc_sys_reset, INSTANCE: microblaze_0_reset, PORT: Dcm_locked - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_instruction - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_data - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_IP -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: proc_sys_reset, INSTANCE: microblaze_0_reset, PORT: Dcm_locked - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_instruction - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_data - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: proc_sys_reset, INSTANCE: microblaze_0_reset, PORT: Dcm_locked - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_instruction - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_data - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: proc_sys_reset, INSTANCE: microblaze_0_reset, PORT: Dcm_locked - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_instruction - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_data - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: proc_sys_reset, INSTANCE: microblaze_0_reset, PORT: Dcm_locked - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_instruction - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_data - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: proc_sys_reset, INSTANCE: microblaze_0_reset, PORT: Dcm_locked - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_instruction - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_data - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4125 - IPNAME: proc_sys_reset, INSTANCE: microblaze_0_reset, PORT: Dcm_locked - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_instruction - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4125 - IPNAME: proc_sys_reset, INSTANCE: microblaze_0_reset, PORT: Dcm_locked - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: proc_sys_reset, INSTANCE: microblaze_0_reset, PORT: Dcm_locked - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_data
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_instruction
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_data
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_instruction
ERROR:EDK:4125 - IPNAME: proc_sys_reset, INSTANCE: microblaze_0_reset, PORT: Dcm_locked - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Error in overriding syslevel props. 

Checking platform address map ...
ERROR:EDK:3830 - CLK S_AXI_HP1_ACLK on INSTANCE processing_system7_0 is not connected. All AXI master/slaves are required to be clocked.
ERROR:EDK:3830 - CLK S_AXI_HP0_ACLK on INSTANCE processing_system7_0 is not connected. All AXI master/slaves are required to be clocked.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_instruction - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_data - 1 master(s) : 1 slave(s) 
ERROR:EDK:4125 - IPNAME: proc_sys_reset, INSTANCE: microblaze_0_reset, PORT: Dcm_locked - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: proc_sys_reset, INSTANCE: microblaze_0_reset, PORT: Dcm_locked - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_PACKAGE_NAME value to clg400 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ENDIANNESS value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ICACHE_USE_FSL value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_USE_FSL value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_instruction - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_data - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_i_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_d_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_data
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_instruction
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_data
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_instruction
ERROR:EDK:4125 - IPNAME: proc_sys_reset, INSTANCE: microblaze_0_reset, PORT: Dcm_locked - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is overriding PARAMETER C_MEMSIZE value to 0x8000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
Error in overriding syslevel props. 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_instruction - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_data - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port will be driven to GND - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 415 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found. Port will be driven to GND - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 416 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_AXI value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 235 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
ERROR:EDK:3900 - issued from TCL procedure "check_error" line 12
C_MASK (IPNAME:lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_cntlr) - Can not generate mask for the LMB peripherals! An address decode mask is assigned to all LMB peripherals connected to the MicroBlaze processor. The address decode mask is based on a set of decode bits that distinguish the LMB address space from the OPB/PLB/AXI address space. The error message indicates that a set of decode bits can not be found to generate a mask. Please modify the address map of the slaves connected to OPB/PLB/AXI to use a common address bit. 
ERROR:EDK:4114 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_cntlr - error computing override value for C_MASK using tcl - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

ERROR:EDK:4125 - IPNAME: proc_sys_reset, INSTANCE: microblaze_0_reset, PORT: Dcm_locked - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: proc_sys_reset, INSTANCE: microblaze_0_reset, PORT: Dcm_locked - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: proc_sys_reset, INSTANCE: microblaze_0_reset, PORT: Dcm_locked - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_data
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_instruction
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_data
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_instruction

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_data - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_instruction - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port will be driven to GND - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 415 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found. Port will be driven to GND - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 416 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_AXI value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 235 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_data.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_data - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_instruction.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_instruction - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
ERROR:EDK:3900 - issued from TCL procedure "check_error" line 12
C_MASK (IPNAME:lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_cntlr) - Can not generate mask for the LMB peripherals! An address decode mask is assigned to all LMB peripherals connected to the MicroBlaze processor. The address decode mask is based on a set of decode bits that distinguish the LMB address space from the OPB/PLB/AXI address space. The error message indicates that a set of decode bits can not be found to generate a mask. Please modify the address map of the slaves connected to OPB/PLB/AXI to use a common address bit. 
ERROR:EDK:4114 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_cntlr - error computing override value for C_MASK using tcl - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_PACKAGE_NAME value to clg400 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ENDIANNESS value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ICACHE_USE_FSL value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_USE_FSL value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_data - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_instruction - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_i_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_d_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_data
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_instruction
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_data
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_instruction
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is overriding PARAMETER C_MEMSIZE value to 0x8000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_data - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_instruction - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port will be driven to GND - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 415 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found. Port will be driven to GND - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 416 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_AXI value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 235 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_data.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_data - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_instruction.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_instruction - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Aug 01 00:21:14 2014
 make -f sensor.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa   -toplevel no -ti sensor_i -msg __xps/ise/xmsgprops.lst sensor.mhs

Command Line: platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa -toplevel no
-ti sensor_i -msg __xps/ise/xmsgprops.lst sensor.mhs 

Parse
C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sens
or/sensor.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 182 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 182 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_data - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_instruction
   - tcl is overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_data
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_instruction
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_data
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_instruction
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_data - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_instruction - 1 master(s) :
1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 415 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 416 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 235 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_data.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_data - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
microblaze_0_axi_instruction.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_instruction
   - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
ERROR:EDK:3900 - issued from TCL procedure "check_error" line 12
   C_MASK (IPNAME:lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_cntlr) - Can
   not generate mask for the LMB peripherals! An address decode mask is assigned
   to all LMB peripherals connected to the MicroBlaze processor. The address
   decode mask is based on a set of decode bits that distinguish the LMB address
   space from the OPB/PLB/AXI address space. The error message indicates that a
   set of decode bits can not be found to generate a mask. Please modify the
   address map of the slaves connected to OPB/PLB/AXI to use a common address
   bit. 
ERROR:EDK:4114 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_cntlr
   - error computing override value for C_MASK using tcl -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Fri Aug 01 00:29:37 2014
 make -f sensor.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa   -toplevel no -ti sensor_i -msg __xps/ise/xmsgprops.lst sensor.mhs

Command Line: platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa -toplevel no
-ti sensor_i -msg __xps/ise/xmsgprops.lst sensor.mhs 

Parse
C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sens
or/sensor.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 186 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 186 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_data - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_instruction
   - tcl is overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_data
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_instruction
  (0xe0000000-0xe0003fff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0xe0000000-0xe0003fff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_data
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_instruction
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_data - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_instruction - 1 master(s) :
1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 415 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 416 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 235 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_data.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_data - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect
microblaze_0_axi_instruction.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_instruction
   - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_cntlr -
   tcl is overriding PARAMETER C_MASK value to 0x20040000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_cntlr -
   tcl is overriding PARAMETER C_MASK value to 0x20040000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_data.
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_instruction.
INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 186 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 29 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_axi_data -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 143 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_reset -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 150 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_axi_instruction -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 162 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_dlmb -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 170 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_d_bram_cntlr -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 177 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_bram_block -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 186 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_ilmb -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 193 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_i_bram_cntlr -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 200 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:sensor_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_microblaze_0_wrapper.ngc
../sensor_microblaze_0_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/microblaze_0_wrapper/sensor_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_microblaze_0_axi_data_wrapper INSTANCE:microblaze_0_axi_data -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
sensor_microblaze_0_axi_data_wrapper.ngc ../sensor_microblaze_0_axi_data_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/microblaze_0_axi_data_wrapper/sensor_microblaze_0_axi_data_wr
apper.ngc" ...
Loading design module
"../sensor_microblaze_0_axi_data_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../sensor_microblaze_0_axi_data_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_axi_data_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_microblaze_0_axi_data_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_microblaze_0_axi_instruction_wrapper
INSTANCE:microblaze_0_axi_instruction -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 162 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
sensor_microblaze_0_axi_instruction_wrapper.ngc
../sensor_microblaze_0_axi_instruction_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/microblaze_0_axi_instruction_wrapper/sensor_microblaze_0_axi_
instruction_wrapper.ngc" ...
Loading design module
"../sensor_microblaze_0_axi_instruction_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../sensor_microblaze_0_axi_instruction_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_axi_instruction_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file
"../sensor_microblaze_0_axi_instruction_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 170 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_microblaze_0_dlmb_wrapper.ngc
../sensor_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/microblaze_0_dlmb_wrapper/sensor_microblaze_0_dlmb_wrapper.ng
c" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../sensor_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 193 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_microblaze_0_ilmb_wrapper.ngc
../sensor_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/microblaze_0_ilmb_wrapper/sensor_microblaze_0_ilmb_wrapper.ng
c" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/sensor.ucf file.

Rebuilding cache ...

Total run time: 1083.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "sensor_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 186 
WARNING:EDK - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 186 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_data - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_instruction - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_data
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_instruction
  (0xe0000000-0xe0003fff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0xe0000000-0xe0003fff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_data
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_instruction
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_data - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_instruction - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_data
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_instruction
  (0xe0000000-0xe0003fff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0xe0000000-0xe0003fff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_data
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_instruction
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 186 
WARNING:EDK - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 186 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_data - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_instruction - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_data
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_instruction
  (0xe0000000-0xe0003fff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0xe0000000-0xe0003fff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_data
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_instruction
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_data - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_instruction - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_data
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_instruction
  (0xe0000000-0xe0003fff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0xe0000000-0xe0003fff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_data
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_instruction
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_data - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_instruction - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_data
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_instruction
  (0xe0000000-0xe0003fff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0xe0000000-0xe0003fff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_data
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_instruction
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 186 
WARNING:EDK - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 186 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_data - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_instruction - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_data
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_instruction
  (0xe0000000-0xe0003fff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0xe0000000-0xe0003fff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_data
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_instruction
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_data - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_instruction - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_data
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_instruction
  (0xe0000000-0xe0003fff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0xe0000000-0xe0003fff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_data
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_instruction
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 186 
WARNING:EDK - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 186 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_data - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_instruction - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_data
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_instruction
  (0xe0000000-0xe0003fff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0xe0000000-0xe0003fff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_data
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_instruction
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_data - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_instruction - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_data
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_instruction
  (0xe0000000-0xe0003fff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0xe0000000-0xe0003fff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_data
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_instruction
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_data - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_instruction - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_data
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_instruction
  (0xe0000000-0xe0003fff) microblaze_0_d_bram_cntlr	microblaze_0_dlmb
  (0xe0000000-0xe0003fff) microblaze_0_i_bram_cntlr	microblaze_0_ilmb
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_data
  (0xfffc0000-0xffffffff) processing_system7_0	microblaze_0_axi_instruction
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

microblaze_0_bram_block has been deleted from the project
microblaze_0_i_bram_cntlr has been deleted from the project
microblaze_0_d_bram_cntlr has been deleted from the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_IP -  is not connected to any slave. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_IP -  is not connected to any slave. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
microblaze_0_axi_instruction has been deleted from the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
microblaze_0_dlmb has been deleted from the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Deleting Internal port microblaze_0_reset:BUS_STRUCT_RESET 
Deleting Internal port microblaze_0_ilmb:SYS_RST 
microblaze_0_ilmb has been deleted from the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0xfffc0000-0xffffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0xfffc0000-0xffffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0xfffc0000-0xffffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0xfffc0000-0xffffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0xfffc0000-0xffffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0xfffc0000-0xffffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0xfffc0000-0xffffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0xfffc0000-0xffffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0xfffc0000-0xffffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0xfffc0000-0xffffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0xfffc0000-0xffffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0xfffc0000-0xffffffff - address space overlap!
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Assigned Driver uartlite 2.01.a for instance debug_module_0
debug_module_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral debug_module_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:3759 - AddresGen MHS Error Address Generator can not generate address map for your design. Please check if there is address conflict, clear the conflict and re-generate the address map.Please consult the online help for how to let Address Generator to overwrite the address. If Address Generator still can not generate the address map, please provide the address map manually.
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
INFO:EDK - Use processing_system7_0 as reference
INFO:EDK - Connect bus interface S_AXI to microblaze_0_axi_ipc
INFO:EDK - Set master to microblaze_0.M_AXI_IP
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - External IO port grouping doneWARNING:EDK - Generate address failed during auto bus connection
INFO:EDK - Successfully finished auto bus connection for IP instance: debug_module_0, however there is problem when generating address, please generate address manually
Assigned Driver generic 1.00.a for instance axi_interconnect_0
axi_interconnect_0 has been added to the project
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_periph - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_periph, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral debug_module_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral debug_module_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
clock_generator_0 has been added to the project
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral debug_module_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral debug_module_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral debug_module_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral debug_module_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral debug_module_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral debug_module_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral debug_module_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral debug_module_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral debug_module_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral debug_module_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral debug_module_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral debug_module_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral debug_module_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_DC -  is not connected to any slave. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral debug_module_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_DC -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_IC -  is not connected to any slave. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral debug_module_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_IC -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_DC -  is not connected to any slave. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral debug_module_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_IC -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_DC -  is not connected to any slave. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral debug_module_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_IC -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_DC -  is not connected to any slave. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_IC -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_DC -  is not connected to any slave. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_IC -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_DC -  is not connected to any slave. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_IC -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_DC -  is not connected to any slave. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4058 - INSTANCE: microblaze_0, BUS_INTERFACE: M_AXI_DC -  is not connected to any slave. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:3759 - AddresGen MHS Error Address Generator can not generate address map for your design. Please check if there is address conflict, clear the conflict and re-generate the address map.Please consult the online help for how to let Address Generator to overwrite the address. If Address Generator still can not generate the address map, please provide the address map manually.
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:2225 - Property C_DDR_RAM_HIGHADDR already added to instance processing_system7_0
ERROR:EDK - dump.mhs line 100	PARAMETER is already added.
ERROR:EDK:2225 - Property C_DDR_RAM_HIGHADDR already added to instance processing_system7_0
ERROR:EDK - dump.mhs line 100	PARAMETER is already added.
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
ERROR:EDK:3759 - AddresGen MHS Error C_S_AXI_HP0_BASEADDR of processing_system7_0 has no high address in MHS.

Writing filter settings....
Done writing filter settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
bram_block_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Assigned Driver bram 3.03.a for instance bram_cntlr_0
bram_cntlr_0 has been added to the project
ERROR:EDK - bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:2137 - Peripheral bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - bram_cntlr_instruction (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:2137 - Peripheral bram_cntlr_instruction is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver bram 3.03.a for instance bram_cntlr_0
bram_cntlr_0 has been added to the project
ERROR:EDK - bram_cntlr_instruction (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:2137 - Peripheral bram_cntlr_instruction is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - bram_cntlr_instruction (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_data (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:2137 - Peripheral bram_cntlr_instruction is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral bram_cntlr_data is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - bram_cntlr_instruction (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_data (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:2137 - Peripheral bram_cntlr_instruction is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral bram_cntlr_data is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - bram_cntlr_instruction (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_data (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:2137 - Peripheral bram_cntlr_instruction is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral bram_cntlr_data is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - bram_cntlr_instruction (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_data (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:2137 - Peripheral bram_cntlr_instruction is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral bram_cntlr_data is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - bram_cntlr_instruction (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_data (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:2137 - Peripheral bram_cntlr_instruction is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral bram_cntlr_data is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - bram_cntlr_instruction (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_data (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:2137 - Peripheral bram_cntlr_instruction is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral bram_cntlr_data is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - bram_cntlr_instruction (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_data (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:2137 - Peripheral bram_cntlr_instruction is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral bram_cntlr_data is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - bram_cntlr_instruction (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_data (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:2137 - Peripheral bram_cntlr_instruction is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral bram_cntlr_data is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - bram_cntlr_instruction (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_data (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:2137 - Peripheral bram_cntlr_instruction is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral bram_cntlr_data is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - bram_cntlr_instruction (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_data (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: lmb_v10_0, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: lmb_v10_0, PORT: SYS_Rst - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral bram_cntlr_instruction is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral bram_cntlr_data is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - bram_cntlr_instruction (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_data (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: lmb_v10_0, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: lmb_v10_0, PORT: SYS_Rst - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral bram_cntlr_data is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - bram_cntlr_instruction (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_data (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: lmb_v10_0, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: lmb_v10_0, PORT: SYS_Rst - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: lmb_v10_1, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: lmb_v10_1, PORT: SYS_Rst - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral bram_cntlr_data is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - bram_cntlr_instruction (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_data (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: lmb_v10_0, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: lmb_v10_0, PORT: SYS_Rst - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: lmb_v10_1, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: lmb_v10_1, PORT: SYS_Rst - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK - bram_cntlr_instruction (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_data (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: lmb_v10_0, PORT: SYS_Rst - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: lmb_v10_1, PORT: LMB_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: lmb_v10_1, PORT: SYS_Rst - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK - bram_cntlr_instruction (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_data (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: lmb_v10_0, PORT: SYS_Rst - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: lmb_v10_1, PORT: SYS_Rst - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK - bram_cntlr_instruction (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_data (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4125 - IPNAME: lmb_v10, INSTANCE: lmb_v10_1, PORT: SYS_Rst - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK - bram_cntlr_instruction (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_data (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
ERROR:EDK:4056 - INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff and INST:processing_system7_0 BASEADDR-HIGHADDR:0000000000-0x1fffffff - address space overlap!
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 

********************************************************************************
At Local date and time: Sun Aug 03 15:13:05 2014
 make -f sensor.make netlistclean started...
rm -f implementation/sensor.ngc
rm -f implementation/sensor_processing_system7_0_wrapper.ngc implementation/sensor_microblaze_0_reset_wrapper.ngc implementation/sensor_microblaze_0_axi_periph_wrapper.ngc implementation/sensor_microblaze_0_axi_ipc_wrapper.ngc implementation/sensor_microblaze_0_wrapper.ngc implementation/sensor_debug_module_0_wrapper.ngc implementation/sensor_clock_generator_0_wrapper.ngc implementation/sensor_bram_block_prgm_wrapper.ngc implementation/sensor_bram_cntlr_instruction_wrapper.ngc implementation/sensor_bram_cntlr_data_wrapper.ngc implementation/sensor_lmb_v10_0_wrapper.ngc implementation/sensor_lmb_v10_1_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/sensor.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Sun Aug 03 15:13:10 2014
 make -f sensor.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa   -toplevel no -ti sensor_i -msg __xps/ise/xmsgprops.lst sensor.mhs

Command Line: platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa -toplevel no
-ti sensor_i -msg __xps/ise/xmsgprops.lst sensor.mhs 

Parse
C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sens
or/sensor.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 195 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_PRGM -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 206 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 195 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_PRGM -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 206 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_PRGM - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1
slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   microblaze_0_reset_Peripheral_Reset - floating connection -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 134 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl
   is overriding PARAMETER C_MASK value to 0x60000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is
   overriding PARAMETER C_MASK value to 0x60000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_periph.
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_ipc.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_0.
INFO: The lmb_v10_0 core has constraints automatically generated by XPS in
implementation/lmb_v10_0_wrapper/lmb_v10_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_1.
INFO: The lmb_v10_1 core has constraints automatically generated by XPS in
implementation/lmb_v10_1_wrapper/lmb_v10_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_PRGM -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 206 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 195 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 29 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_reset -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 123 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_axi_periph -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_axi_ipc -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 145 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 152 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:debug_module_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 183 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:clock_generator_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 195 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_block_prgm -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 206 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_cntlr_instruction -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 213 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_cntlr_data -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 222 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:lmb_v10_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 231 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:lmb_v10_1 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 238 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:sensor_microblaze_0_axi_periph_wrapper INSTANCE:microblaze_0_axi_periph -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 137 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
sensor_microblaze_0_axi_periph_wrapper.ngc
../sensor_microblaze_0_axi_periph_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/microblaze_0_axi_periph_wrapper/sensor_microblaze_0_axi_perip
h_wrapper.ngc" ...
Loading design module
"../sensor_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../sensor_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_axi_periph_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../sensor_microblaze_0_axi_periph_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_microblaze_0_axi_ipc_wrapper INSTANCE:microblaze_0_axi_ipc -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 145 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
sensor_microblaze_0_axi_ipc_wrapper.ngc ../sensor_microblaze_0_axi_ipc_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/microblaze_0_axi_ipc_wrapper/sensor_microblaze_0_axi_ipc_wrap
per.ngc" ...
Loading design module
"../sensor_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../sensor_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_axi_ipc_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../sensor_microblaze_0_axi_ipc_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 152 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_microblaze_0_wrapper.ngc
../sensor_microblaze_0_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/microblaze_0_wrapper/sensor_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 195 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_clock_generator_0_wrapper.ngc
../sensor_clock_generator_0_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/clock_generator_0_wrapper/sensor_clock_generator_0_wrapper.ng
c" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../sensor_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_lmb_v10_0_wrapper INSTANCE:lmb_v10_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 231 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_lmb_v10_0_wrapper.ngc
../sensor_lmb_v10_0_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/lmb_v10_0_wrapper/sensor_lmb_v10_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_lmb_v10_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../sensor_lmb_v10_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_lmb_v10_1_wrapper INSTANCE:lmb_v10_1 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 238 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_lmb_v10_1_wrapper.ngc
../sensor_lmb_v10_1_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/lmb_v10_1_wrapper/sensor_lmb_v10_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_lmb_v10_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../sensor_lmb_v10_1_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/sensor.ucf file.

Rebuilding cache ...

Total run time: 1125.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "sensor_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 195 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_PRGM - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 206 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 195 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_PRGM - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 206 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_PRGM - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_PRGM - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_PRGM - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 195 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_PRGM - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 206 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 195 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_PRGM - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 206 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_PRGM - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_PRGM - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_PRGM - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 195 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_PRGM - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 206 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 195 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_PRGM - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 206 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_PRGM - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_PRGM - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Writing filter settings....
Done writing filter settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 

********************************************************************************
At Local date and time: Sun Aug 03 18:54:15 2014
 make -f sensor.make netlistclean started...
rm -f implementation/sensor.ngc
rm -f implementation/sensor_processing_system7_0_wrapper.ngc implementation/sensor_microblaze_0_reset_wrapper.ngc implementation/sensor_microblaze_0_axi_periph_wrapper.ngc implementation/sensor_microblaze_0_axi_ipc_wrapper.ngc implementation/sensor_microblaze_0_wrapper.ngc implementation/sensor_debug_module_0_wrapper.ngc implementation/sensor_clock_generator_0_wrapper.ngc implementation/sensor_bram_block_0_wrapper.ngc implementation/sensor_bram_cntlr_instruction_wrapper.ngc implementation/sensor_bram_cntlr_data_wrapper.ngc implementation/sensor_lmb_v10_0_wrapper.ngc implementation/sensor_lmb_v10_1_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/sensor.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Sun Aug 03 18:54:20 2014
 make -f sensor.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa   -toplevel no -ti sensor_i -msg __xps/ise/xmsgprops.lst sensor.mhs

Command Line: platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa -toplevel no
-ti sensor_i -msg __xps/ise/xmsgprops.lst sensor.mhs 

Parse
C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sens
or/sensor.mhs ...

Read MPD definitions ...
WARNING:EDK:676 - BusIf Connector bram_cntlr_instruction is already used as
   instance name of IP lmb_bram_if_cntlr
WARNING:EDK:676 - BusIf Connector bram_cntlr_data is already used as instance
   name of IP lmb_bram_if_cntlr
WARNING:EDK:676 - BusIf Connector bram_cntlr_instruction is already used as
   instance name of IP lmb_bram_if_cntlr
WARNING:EDK:676 - BusIf Connector bram_cntlr_data is already used as instance
   name of IP lmb_bram_if_cntlr
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 195 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 206 
WARNING:EDK:676 - BusIf Connector bram_cntlr_instruction is already used as
   instance name of IP lmb_bram_if_cntlr
WARNING:EDK:676 - BusIf Connector bram_cntlr_data is already used as instance
   name of IP lmb_bram_if_cntlr
WARNING:EDK:676 - BusIf Connector bram_cntlr_instruction is already used as
   instance name of IP lmb_bram_if_cntlr
WARNING:EDK:676 - BusIf Connector bram_cntlr_data is already used as instance
   name of IP lmb_bram_if_cntlr
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 195 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 206 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1
slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   microblaze_0_reset_Peripheral_Reset - floating connection -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 134 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl
   is overriding PARAMETER C_MASK value to 0x60000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is
   overriding PARAMETER C_MASK value to 0x60000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_periph.
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_ipc.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_0.
INFO: The lmb_v10_0 core has constraints automatically generated by XPS in
implementation/lmb_v10_0_wrapper/lmb_v10_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_1.
INFO: The lmb_v10_1 core has constraints automatically generated by XPS in
implementation/lmb_v10_1_wrapper/lmb_v10_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 206 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 195 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 29 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_reset -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 123 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_axi_periph -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_axi_ipc -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 145 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
INSTANCE:microblaze_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 152 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:debug_module_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 183 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:clock_generator_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 195 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_block_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 206 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_cntlr_instruction -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 213 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_cntlr_data -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 222 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:lmb_v10_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 231 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:lmb_v10_1 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 238 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:sensor_microblaze_0_axi_periph_wrapper INSTANCE:microblaze_0_axi_periph -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 137 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
sensor_microblaze_0_axi_periph_wrapper.ngc
../sensor_microblaze_0_axi_periph_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/microblaze_0_axi_periph_wrapper/sensor_microblaze_0_axi_perip
h_wrapper.ngc" ...
Loading design module
"../sensor_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../sensor_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_axi_periph_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_microblaze_0_axi_periph_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_microblaze_0_axi_ipc_wrapper INSTANCE:microblaze_0_axi_ipc -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 145 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
sensor_microblaze_0_axi_ipc_wrapper.ngc ../sensor_microblaze_0_axi_ipc_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/microblaze_0_axi_ipc_wrapper/sensor_microblaze_0_axi_ipc_wrap
per.ngc" ...
Loading design module
"../sensor_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../sensor_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_axi_ipc_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_microblaze_0_axi_ipc_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 152 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_microblaze_0_wrapper.ngc
../sensor_microblaze_0_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/microblaze_0_wrapper/sensor_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  14 sec
Total CPU time to NGCBUILD completion:   14 sec

Writing NGCBUILD log file "../sensor_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 195 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_clock_generator_0_wrapper.ngc
../sensor_clock_generator_0_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/clock_generator_0_wrapper/sensor_clock_generator_0_wrapper.ng
c" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_lmb_v10_0_wrapper INSTANCE:lmb_v10_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 231 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_lmb_v10_0_wrapper.ngc
../sensor_lmb_v10_0_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/lmb_v10_0_wrapper/sensor_lmb_v10_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_lmb_v10_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_lmb_v10_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_lmb_v10_1_wrapper INSTANCE:lmb_v10_1 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 238 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_lmb_v10_1_wrapper.ngc
../sensor_lmb_v10_1_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/lmb_v10_1_wrapper/sensor_lmb_v10_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_lmb_v10_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_lmb_v10_1_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/sensor.ucf file.

Rebuilding cache ...

Total run time: 1234.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "sensor_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 

********************************************************************************
At Local date and time: Sun Aug 03 19:59:10 2014
 make -f sensor.make netlistclean started...
rm -f implementation/sensor.ngc
rm -f implementation/sensor_processing_system7_0_wrapper.ngc implementation/sensor_microblaze_0_reset_wrapper.ngc implementation/sensor_microblaze_0_axi_periph_wrapper.ngc implementation/sensor_microblaze_0_axi_ipc_wrapper.ngc implementation/sensor_microblaze_0_wrapper.ngc implementation/sensor_debug_module_0_wrapper.ngc implementation/sensor_clock_generator_0_wrapper.ngc implementation/sensor_bram_block_0_wrapper.ngc implementation/sensor_bram_cntlr_instruction_wrapper.ngc implementation/sensor_bram_cntlr_data_wrapper.ngc implementation/sensor_lmb_v10_0_wrapper.ngc implementation/sensor_lmb_v10_1_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/sensor.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Sun Aug 03 19:59:14 2014
 make -f sensor.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa   -toplevel no -ti sensor_i -msg __xps/ise/xmsgprops.lst sensor.mhs

Command Line: platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa -toplevel no
-ti sensor_i -msg __xps/ise/xmsgprops.lst sensor.mhs 

Parse
C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sens
or/sensor.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 195 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 206 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 195 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 206 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1
slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   microblaze_0_reset_Peripheral_Reset - floating connection -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 134 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl
   is overriding PARAMETER C_MASK value to 0x60000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is
   overriding PARAMETER C_MASK value to 0x60000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_periph.
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_ipc.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_0.
INFO: The lmb_v10_0 core has constraints automatically generated by XPS in
implementation/lmb_v10_0_wrapper/lmb_v10_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_1.
INFO: The lmb_v10_1 core has constraints automatically generated by XPS in
implementation/lmb_v10_1_wrapper/lmb_v10_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 206 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 195 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 29 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_reset -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 123 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_axi_periph -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_axi_ipc -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 145 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 152 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:debug_module_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 183 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:clock_generator_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 195 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_block_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 206 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_cntlr_instruction -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 213 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_cntlr_data -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 222 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:lmb_v10_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 231 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:lmb_v10_1 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 238 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:sensor_microblaze_0_axi_periph_wrapper INSTANCE:microblaze_0_axi_periph -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 137 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
sensor_microblaze_0_axi_periph_wrapper.ngc
../sensor_microblaze_0_axi_periph_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/microblaze_0_axi_periph_wrapper/sensor_microblaze_0_axi_perip
h_wrapper.ngc" ...
Loading design module
"../sensor_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../sensor_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_axi_periph_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  14 sec
Total CPU time to NGCBUILD completion:   14 sec

Writing NGCBUILD log file "../sensor_microblaze_0_axi_periph_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_microblaze_0_axi_ipc_wrapper INSTANCE:microblaze_0_axi_ipc -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 145 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
sensor_microblaze_0_axi_ipc_wrapper.ngc ../sensor_microblaze_0_axi_ipc_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/microblaze_0_axi_ipc_wrapper/sensor_microblaze_0_axi_ipc_wrap
per.ngc" ...
Loading design module
"../sensor_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../sensor_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_axi_ipc_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  14 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_microblaze_0_axi_ipc_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 152 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_microblaze_0_wrapper.ngc
../sensor_microblaze_0_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/microblaze_0_wrapper/sensor_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  14 sec
Total CPU time to NGCBUILD completion:   14 sec

Writing NGCBUILD log file "../sensor_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 195 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_clock_generator_0_wrapper.ngc
../sensor_clock_generator_0_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/clock_generator_0_wrapper/sensor_clock_generator_0_wrapper.ng
c" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_lmb_v10_0_wrapper INSTANCE:lmb_v10_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 231 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_lmb_v10_0_wrapper.ngc
../sensor_lmb_v10_0_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/lmb_v10_0_wrapper/sensor_lmb_v10_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_lmb_v10_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_lmb_v10_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_lmb_v10_1_wrapper INSTANCE:lmb_v10_1 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 238 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_lmb_v10_1_wrapper.ngc
../sensor_lmb_v10_1_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/lmb_v10_1_wrapper/sensor_lmb_v10_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_lmb_v10_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_lmb_v10_1_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/sensor.ucf file.

Rebuilding cache ...

Total run time: 1249.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "sensor_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 195 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 206 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 195 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 206 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 195 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 206 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 195 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 206 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 

********************************************************************************
At Local date and time: Sun Aug 03 20:57:09 2014
 make -f sensor.make netlistclean started...
rm -f implementation/sensor.ngc
rm -f implementation/sensor_processing_system7_0_wrapper.ngc implementation/sensor_microblaze_0_reset_wrapper.ngc implementation/sensor_microblaze_0_axi_periph_wrapper.ngc implementation/sensor_microblaze_0_axi_ipc_wrapper.ngc implementation/sensor_microblaze_0_wrapper.ngc implementation/sensor_debug_module_0_wrapper.ngc implementation/sensor_clock_generator_0_wrapper.ngc implementation/sensor_bram_block_0_wrapper.ngc implementation/sensor_bram_cntlr_instruction_wrapper.ngc implementation/sensor_bram_cntlr_data_wrapper.ngc implementation/sensor_lmb_v10_0_wrapper.ngc implementation/sensor_lmb_v10_1_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/sensor.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Sun Aug 03 20:57:41 2014
 make -f sensor.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa   -toplevel no -ti sensor_i -msg __xps/ise/xmsgprops.lst sensor.mhs

Command Line: platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa -toplevel no
-ti sensor_i -msg __xps/ise/xmsgprops.lst sensor.mhs 

Parse
C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sens
or/sensor.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 195 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 206 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 195 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 206 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1
slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   microblaze_0_reset_Peripheral_Reset - floating connection -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 134 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl
   is overriding PARAMETER C_MASK value to 0x60000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is
   overriding PARAMETER C_MASK value to 0x60000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_periph.
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_ipc.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_0.
INFO: The lmb_v10_0 core has constraints automatically generated by XPS in
implementation/lmb_v10_0_wrapper/lmb_v10_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_1.
INFO: The lmb_v10_1 core has constraints automatically generated by XPS in
implementation/lmb_v10_1_wrapper/lmb_v10_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 206 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 195 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 29 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_reset -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 123 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_axi_periph -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_axi_ipc -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 145 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 152 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:debug_module_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 183 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:clock_generator_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 195 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_block_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 206 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_cntlr_instruction -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 213 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_cntlr_data -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 222 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:lmb_v10_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 231 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:lmb_v10_1 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 238 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:sensor_microblaze_0_axi_periph_wrapper INSTANCE:microblaze_0_axi_periph -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 137 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
sensor_microblaze_0_axi_periph_wrapper.ngc
../sensor_microblaze_0_axi_periph_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/microblaze_0_axi_periph_wrapper/sensor_microblaze_0_axi_perip
h_wrapper.ngc" ...
Loading design module
"../sensor_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../sensor_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_axi_periph_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  14 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_microblaze_0_axi_periph_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_microblaze_0_axi_ipc_wrapper INSTANCE:microblaze_0_axi_ipc -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 145 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
sensor_microblaze_0_axi_ipc_wrapper.ngc ../sensor_microblaze_0_axi_ipc_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/microblaze_0_axi_ipc_wrapper/sensor_microblaze_0_axi_ipc_wrap
per.ngc" ...
Loading design module
"../sensor_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../sensor_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_axi_ipc_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  14 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_microblaze_0_axi_ipc_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 152 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_microblaze_0_wrapper.ngc
../sensor_microblaze_0_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/microblaze_0_wrapper/sensor_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  14 sec
Total CPU time to NGCBUILD completion:   14 sec

Writing NGCBUILD log file "../sensor_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 195 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_clock_generator_0_wrapper.ngc
../sensor_clock_generator_0_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/clock_generator_0_wrapper/sensor_clock_generator_0_wrapper.ng
c" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_lmb_v10_0_wrapper INSTANCE:lmb_v10_0 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 231 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_lmb_v10_0_wrapper.ngc
../sensor_lmb_v10_0_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/lmb_v10_0_wrapper/sensor_lmb_v10_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_lmb_v10_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_lmb_v10_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_lmb_v10_1_wrapper INSTANCE:lmb_v10_1 -
C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sens
or\sensor.mhs line 238 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_lmb_v10_1_wrapper.ngc
../sensor_lmb_v10_1_wrapper

Reading NGO file
"C:/Users/lixun/Documents/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sen
sor/implementation/lmb_v10_1_wrapper/sensor_lmb_v10_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_lmb_v10_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_lmb_v10_1_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/sensor.ucf file.

Rebuilding cache ...

Total run time: 1263.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "sensor_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 195 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 206 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 195 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 206 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 195 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 206 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 195 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 206 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 195 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 206 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 195 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\s
   ensor\sensor.mhs line 206 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Writing filter settings....
Done writing filter settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\_xps_tempmhsfilename.mhs line 195 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\_xps_tempmhsfilename.mhs line 206 
Writing filter settings....
Done writing filter settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Assigned Driver generic 1.00.a for instance fsl_i2s_0
fsl_i2s_0 has been added to the project
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
fsl_v20_0 has been added to the project
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
The project's MHS file has changed on disk.
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 200 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 211 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 200 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 211 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 200 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 211 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Writing filter settings....
Done writing filter settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	C:\Users\lixun\Documents\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Overriding Xilinx file <TextEditor.cfg> with local file <D:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
fsl_v20_0 has been added to the project
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Assigned Driver generic 1.00.a for instance fsl_i2s_1
fsl_i2s_1 has been added to the project
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
The project's MHS file has changed on disk.
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No driver found. Port will be driven to GND - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No driver found. Port will be driven to GND - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No driver found. Port will be driven to GND - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No driver found. Port will be driven to GND - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: microblaze_0_reset_Peripheral_Reset - floating connection - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk - floating connection - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk - floating connection - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_FAULT_TOLERANT value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl is overriding PARAMETER C_MASK value to 0x60000000 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is overriding PARAMETER C_MASK value to 0x60000000 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No driver found. Port will be driven to GND - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No driver found. Port will be driven to GND - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No driver found. Port will be driven to GND - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No driver found. Port will be driven to GND - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: microblaze_0_reset_Peripheral_Reset - floating connection - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk - floating connection - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk - floating connection - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_FAULT_TOLERANT value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl is overriding PARAMETER C_MASK value to 0x60000000 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is overriding PARAMETER C_MASK value to 0x60000000 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_PACKAGE_NAME value to clg400 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ENDIANNESS value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ICACHE_USE_FSL value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_USE_FSL value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter: fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding PARAMETER C_MEMSIZE value to 0x4000 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding PARAMETER C_PORT_DWIDTH value to 40 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding PARAMETER C_NUM_WE value to 5 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No driver found. Port will be driven to GND - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No driver found. Port will be driven to GND - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No driver found. Port will be driven to GND - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No driver found. Port will be driven to GND - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: microblaze_0_reset_Peripheral_Reset - floating connection - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk - floating connection - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk - floating connection - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_FAULT_TOLERANT value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl is overriding PARAMETER C_MASK value to 0x60000000 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is overriding PARAMETER C_MASK value to 0x60000000 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Mon May 04 16:08:53 2015
 make -f sensor.make netlistclean started...
rm -f implementation/sensor.ngc
rm -f implementation/sensor_processing_system7_0_wrapper.ngc implementation/sensor_microblaze_0_reset_wrapper.ngc implementation/sensor_microblaze_0_axi_periph_wrapper.ngc implementation/sensor_microblaze_0_axi_ipc_wrapper.ngc implementation/sensor_microblaze_0_wrapper.ngc implementation/sensor_debug_module_0_wrapper.ngc implementation/sensor_clock_generator_0_wrapper.ngc implementation/sensor_bram_block_0_wrapper.ngc implementation/sensor_bram_cntlr_instruction_wrapper.ngc implementation/sensor_bram_cntlr_data_wrapper.ngc implementation/sensor_lmb_v10_0_wrapper.ngc implementation/sensor_lmb_v10_1_wrapper.ngc implementation/sensor_fsl_i2s_0_wrapper.ngc implementation/sensor_fsl_v20_0_i2s_mb0_wrapper.ngc implementation/sensor_fsl_v20_1_i2s_mb0_wrapper.ngc implementation/sensor_fsl_i2s_1_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/sensor.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Mon May 04 16:09:38 2015
 make -f sensor.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang vhdl -intstyle default   -toplevel no -ti sensor_i -msg __xps/ise/xmsgprops.lst sensor.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z010clg400-1 -lang vhdl -intstyle default -toplevel
no -ti sensor_i -msg __xps/ise/xmsgprops.lst sensor.mhs 

Parse
D:/Workspace/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sensor/sensor.mh
s ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor
   .mhs line 205 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor
   .mhs line 216 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor
   .mhs line 205 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor
   .mhs line 216 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_PORT_DWIDTH value to 40 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_NUM_WE value to 5 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1
slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\pcores
   \fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\pcores
   \fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\pcores
   \fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\pcores
   \fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   microblaze_0_reset_Peripheral_Reset - floating connection -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor
   .mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_FAULT_TOLERANT value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 195 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl
   is overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is
   overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_periph.
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_ipc.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_0.
INFO: The lmb_v10_0 core has constraints automatically generated by XPS in
implementation/lmb_v10_0_wrapper/lmb_v10_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_1.
INFO: The lmb_v10_1 core has constraints automatically generated by XPS in
implementation/lmb_v10_1_wrapper/lmb_v10_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_0_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_0_i2s_mb0_wrapper/fsl_v20_0_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_1_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_1_i2s_mb0_wrapper/fsl_v20_1_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 216 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 205 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 35 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_reset -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 129 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_axi_periph -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 143 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_axi_ipc -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 151 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 158 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:debug_module_0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 193 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:clock_generator_0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 205 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_block_0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 216 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_cntlr_instruction -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 223 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_cntlr_data -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 233 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:lmb_v10_0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 243 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:lmb_v10_1 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 250 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:fsl_i2s_0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 257 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:fsl_v20_0_i2s_mb0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 266 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:fsl_v20_1_i2s_mb0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 278 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:fsl_i2s_1 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 290 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:sensor_microblaze_0_axi_periph_wrapper INSTANCE:microblaze_0_axi_periph -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
sensor_microblaze_0_axi_periph_wrapper.ngc
../sensor_microblaze_0_axi_periph_wrapper

Reading NGO file
"D:/Workspace/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sensor/implemen
tation/microblaze_0_axi_periph_wrapper/sensor_microblaze_0_axi_periph_wrapper.ng
c" ...
Loading design module
"../sensor_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../sensor_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_axi_periph_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_microblaze_0_axi_periph_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_microblaze_0_axi_ipc_wrapper INSTANCE:microblaze_0_axi_ipc -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 151 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
sensor_microblaze_0_axi_ipc_wrapper.ngc ../sensor_microblaze_0_axi_ipc_wrapper

Reading NGO file
"D:/Workspace/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sensor/implemen
tation/microblaze_0_axi_ipc_wrapper/sensor_microblaze_0_axi_ipc_wrapper.ngc" ...
Loading design module
"../sensor_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../sensor_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_axi_ipc_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_microblaze_0_axi_ipc_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 158 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_microblaze_0_wrapper.ngc
../sensor_microblaze_0_wrapper

Reading NGO file
"D:/Workspace/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sensor/implemen
tation/microblaze_0_wrapper/sensor_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 205 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_clock_generator_0_wrapper.ngc
../sensor_clock_generator_0_wrapper

Reading NGO file
"D:/Workspace/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sensor/implemen
tation/clock_generator_0_wrapper/sensor_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../sensor_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_lmb_v10_0_wrapper INSTANCE:lmb_v10_0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 243 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_lmb_v10_0_wrapper.ngc
../sensor_lmb_v10_0_wrapper

Reading NGO file
"D:/Workspace/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sensor/implemen
tation/lmb_v10_0_wrapper/sensor_lmb_v10_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_lmb_v10_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_lmb_v10_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_lmb_v10_1_wrapper INSTANCE:lmb_v10_1 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 250 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_lmb_v10_1_wrapper.ngc
../sensor_lmb_v10_1_wrapper

Reading NGO file
"D:/Workspace/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sensor/implemen
tation/lmb_v10_1_wrapper/sensor_lmb_v10_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_lmb_v10_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_lmb_v10_1_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_fsl_v20_0_i2s_mb0_wrapper INSTANCE:fsl_v20_0_i2s_mb0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 266 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_fsl_v20_0_i2s_mb0_wrapper.ngc
../sensor_fsl_v20_0_i2s_mb0_wrapper

Reading NGO file
"D:/Workspace/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sensor/implemen
tation/fsl_v20_0_i2s_mb0_wrapper/sensor_fsl_v20_0_i2s_mb0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_fsl_v20_0_i2s_mb0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../sensor_fsl_v20_0_i2s_mb0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_fsl_v20_1_i2s_mb0_wrapper INSTANCE:fsl_v20_1_i2s_mb0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 278 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_fsl_v20_1_i2s_mb0_wrapper.ngc
../sensor_fsl_v20_1_i2s_mb0_wrapper

Reading NGO file
"D:/Workspace/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sensor/implemen
tation/fsl_v20_1_i2s_mb0_wrapper/sensor_fsl_v20_1_i2s_mb0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_fsl_v20_1_i2s_mb0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../sensor_fsl_v20_1_i2s_mb0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/sensor.ucf file.

Rebuilding cache ...

Total run time: 1516.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "sensor_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor
   .mhs line 205 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor
   .mhs line 216 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor
   .mhs line 205 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor
   .mhs line 216 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_PORT_DWIDTH value to 40 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_NUM_WE value to 5 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_PORT_DWIDTH value to 40 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_NUM_WE value to 5 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_PORT_DWIDTH value to 40 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_NUM_WE value to 5 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor
   .mhs line 205 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor
   .mhs line 216 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor
   .mhs line 205 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor
   .mhs line 216 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_PORT_DWIDTH value to 40 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_NUM_WE value to 5 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_PORT_DWIDTH value to 40 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_NUM_WE value to 5 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_PORT_DWIDTH value to 40 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_NUM_WE value to 5 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor
   .mhs line 205 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor
   .mhs line 216 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor
   .mhs line 205 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor
   .mhs line 216 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_PORT_DWIDTH value to 40 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_NUM_WE value to 5 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_PORT_DWIDTH value to 40 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_NUM_WE value to 5 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_PORT_DWIDTH value to 40 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 79 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_NUM_WE value to 5 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Writing filter settings....
Done writing filter settings to:
	D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Overriding Xilinx file <TextEditor.cfg> with local file <D:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No driver found. Port will be driven to GND - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No driver found. Port will be driven to GND - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No driver found. Port will be driven to GND - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No driver found. Port will be driven to GND - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: microblaze_0_reset_Peripheral_Reset - floating connection - D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk - floating connection - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk - floating connection - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl is overriding PARAMETER C_MASK value to 0x60000000 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is overriding PARAMETER C_MASK value to 0x60000000 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Tue May 05 00:51:43 2015
 make -f sensor.make netlistclean started...
rm -f implementation/sensor.ngc
rm -f implementation/sensor_processing_system7_0_wrapper.ngc implementation/sensor_microblaze_0_reset_wrapper.ngc implementation/sensor_microblaze_0_axi_periph_wrapper.ngc implementation/sensor_microblaze_0_axi_ipc_wrapper.ngc implementation/sensor_microblaze_0_wrapper.ngc implementation/sensor_debug_module_0_wrapper.ngc implementation/sensor_clock_generator_0_wrapper.ngc implementation/sensor_bram_block_0_wrapper.ngc implementation/sensor_bram_cntlr_instruction_wrapper.ngc implementation/sensor_bram_cntlr_data_wrapper.ngc implementation/sensor_lmb_v10_0_wrapper.ngc implementation/sensor_lmb_v10_1_wrapper.ngc implementation/sensor_fsl_i2s_0_wrapper.ngc implementation/sensor_fsl_v20_0_i2s_mb0_wrapper.ngc implementation/sensor_fsl_v20_1_i2s_mb0_wrapper.ngc implementation/sensor_fsl_i2s_1_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/sensor.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Tue May 05 00:51:58 2015
 make -f sensor.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa   -toplevel no -ti sensor_i -msg __xps/ise/xmsgprops.lst sensor.mhs

Command Line: platgen -p xc7z010clg400-1 -lang vhdl -intstyle pa -toplevel no
-ti sensor_i -msg __xps/ise/xmsgprops.lst sensor.mhs 

Parse
D:/Workspace/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sensor/sensor.mh
s ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor
   .mhs line 205 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor
   .mhs line 216 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor
   .mhs line 205 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor
   .mhs line 216 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1
slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\pcores
   \fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\pcores
   \fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\pcores
   \fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\pcores
   \fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   microblaze_0_reset_Peripheral_Reset - floating connection -
   D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor
   .mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl
   is overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is
   overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_periph.
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_ipc.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_0.
INFO: The lmb_v10_0 core has constraints automatically generated by XPS in
implementation/lmb_v10_0_wrapper/lmb_v10_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_1.
INFO: The lmb_v10_1 core has constraints automatically generated by XPS in
implementation/lmb_v10_1_wrapper/lmb_v10_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_0_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_0_i2s_mb0_wrapper/fsl_v20_0_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_1_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_1_i2s_mb0_wrapper/fsl_v20_1_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 216 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 205 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 35 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_reset -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 129 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_axi_periph -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 143 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_axi_ipc -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 151 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 158 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:debug_module_0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 193 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:clock_generator_0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 205 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_block_0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 216 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_cntlr_instruction -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 223 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_cntlr_data -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 233 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:lmb_v10_0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 243 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:lmb_v10_1 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 250 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:fsl_i2s_0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 257 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:fsl_v20_0_i2s_mb0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 266 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:fsl_v20_1_i2s_mb0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 278 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:fsl_i2s_1 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 290 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:sensor_microblaze_0_axi_periph_wrapper INSTANCE:microblaze_0_axi_periph -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
sensor_microblaze_0_axi_periph_wrapper.ngc
../sensor_microblaze_0_axi_periph_wrapper

Reading NGO file
"D:/Workspace/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sensor/implemen
tation/microblaze_0_axi_periph_wrapper/sensor_microblaze_0_axi_periph_wrapper.ng
c" ...
Loading design module
"../sensor_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../sensor_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_axi_periph_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  14 sec
Total CPU time to NGCBUILD completion:   14 sec

Writing NGCBUILD log file "../sensor_microblaze_0_axi_periph_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_microblaze_0_axi_ipc_wrapper INSTANCE:microblaze_0_axi_ipc -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 151 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
sensor_microblaze_0_axi_ipc_wrapper.ngc ../sensor_microblaze_0_axi_ipc_wrapper

Reading NGO file
"D:/Workspace/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sensor/implemen
tation/microblaze_0_axi_ipc_wrapper/sensor_microblaze_0_axi_ipc_wrapper.ngc" ...
Loading design module
"../sensor_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../sensor_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_axi_ipc_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  15 sec
Total CPU time to NGCBUILD completion:   14 sec

Writing NGCBUILD log file "../sensor_microblaze_0_axi_ipc_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 158 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_microblaze_0_wrapper.ngc
../sensor_microblaze_0_wrapper

Reading NGO file
"D:/Workspace/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sensor/implemen
tation/microblaze_0_wrapper/sensor_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  15 sec
Total CPU time to NGCBUILD completion:   14 sec

Writing NGCBUILD log file "../sensor_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 205 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_clock_generator_0_wrapper.ngc
../sensor_clock_generator_0_wrapper

Reading NGO file
"D:/Workspace/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sensor/implemen
tation/clock_generator_0_wrapper/sensor_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  14 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_lmb_v10_0_wrapper INSTANCE:lmb_v10_0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 243 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_lmb_v10_0_wrapper.ngc
../sensor_lmb_v10_0_wrapper

Reading NGO file
"D:/Workspace/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sensor/implemen
tation/lmb_v10_0_wrapper/sensor_lmb_v10_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_lmb_v10_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  14 sec
Total CPU time to NGCBUILD completion:   14 sec

Writing NGCBUILD log file "../sensor_lmb_v10_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_lmb_v10_1_wrapper INSTANCE:lmb_v10_1 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 250 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_lmb_v10_1_wrapper.ngc
../sensor_lmb_v10_1_wrapper

Reading NGO file
"D:/Workspace/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sensor/implemen
tation/lmb_v10_1_wrapper/sensor_lmb_v10_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_lmb_v10_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  14 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_lmb_v10_1_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_fsl_v20_0_i2s_mb0_wrapper INSTANCE:fsl_v20_0_i2s_mb0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 266 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_fsl_v20_0_i2s_mb0_wrapper.ngc
../sensor_fsl_v20_0_i2s_mb0_wrapper

Reading NGO file
"D:/Workspace/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sensor/implemen
tation/fsl_v20_0_i2s_mb0_wrapper/sensor_fsl_v20_0_i2s_mb0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_fsl_v20_0_i2s_mb0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  14 sec
Total CPU time to NGCBUILD completion:   14 sec

Writing NGCBUILD log file "../sensor_fsl_v20_0_i2s_mb0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_fsl_v20_1_i2s_mb0_wrapper INSTANCE:fsl_v20_1_i2s_mb0 -
D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\sensor.mh
s line 278 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_fsl_v20_1_i2s_mb0_wrapper.ngc
../sensor_fsl_v20_1_i2s_mb0_wrapper

Reading NGO file
"D:/Workspace/Hardware/zynq7010/InGaAs/InGaAs.srcs/sources_1/edk/sensor/implemen
tation/fsl_v20_1_i2s_mb0_wrapper/sensor_fsl_v20_1_i2s_mb0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_fsl_v20_1_i2s_mb0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  14 sec
Total CPU time to NGCBUILD completion:   14 sec

Writing NGCBUILD log file "../sensor_fsl_v20_1_i2s_mb0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/sensor.ucf file.

Rebuilding cache ...

Total run time: 1580.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "sensor_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 

********************************************************************************
At Local date and time: Tue May 05 11:59:55 2015
 make -f sensor.make netlistclean started...
rm -f implementation/sensor.ngc
rm -f implementation/sensor_processing_system7_0_wrapper.ngc implementation/sensor_microblaze_0_reset_wrapper.ngc implementation/sensor_microblaze_0_axi_periph_wrapper.ngc implementation/sensor_microblaze_0_axi_ipc_wrapper.ngc implementation/sensor_microblaze_0_wrapper.ngc implementation/sensor_debug_module_0_wrapper.ngc implementation/sensor_clock_generator_0_wrapper.ngc implementation/sensor_bram_block_0_wrapper.ngc implementation/sensor_bram_cntlr_instruction_wrapper.ngc implementation/sensor_bram_cntlr_data_wrapper.ngc implementation/sensor_lmb_v10_0_wrapper.ngc implementation/sensor_lmb_v10_1_wrapper.ngc implementation/sensor_fsl_i2s_0_wrapper.ngc implementation/sensor_fsl_v20_0_i2s_mb0_wrapper.ngc implementation/sensor_fsl_v20_1_i2s_mb0_wrapper.ngc implementation/sensor_fsl_i2s_1_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/sensor.bmm
rm -rf implementation/cache
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Overriding Xilinx file <TextEditor.cfg> with local file <D:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Tue May 05 12:40:29 2015
 make -f sensor.make netlistclean started...
rm -f implementation/sensor.ngc
rm -f implementation/sensor_processing_system7_0_wrapper.ngc implementation/sensor_microblaze_0_reset_wrapper.ngc implementation/sensor_microblaze_0_axi_periph_wrapper.ngc implementation/sensor_microblaze_0_axi_ipc_wrapper.ngc implementation/sensor_microblaze_0_wrapper.ngc implementation/sensor_debug_module_0_wrapper.ngc implementation/sensor_clock_generator_0_wrapper.ngc implementation/sensor_bram_block_0_wrapper.ngc implementation/sensor_bram_cntlr_instruction_wrapper.ngc implementation/sensor_bram_cntlr_data_wrapper.ngc implementation/sensor_lmb_v10_0_wrapper.ngc implementation/sensor_lmb_v10_1_wrapper.ngc implementation/sensor_fsl_i2s_0_wrapper.ngc implementation/sensor_fsl_v20_0_i2s_mb0_wrapper.ngc implementation/sensor_fsl_v20_1_i2s_mb0_wrapper.ngc implementation/sensor_fsl_i2s_1_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/sensor.bmm
rm -rf implementation/cache
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	D:\Workspace\Hardware\zynq7010\InGaAs\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Overriding Xilinx file <TextEditor.cfg> with local file <D:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
The project's MHS file has changed on disk.
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No driver found. Port will be driven to GND - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No driver found. Port will be driven to GND - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No driver found. Port will be driven to GND - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No driver found. Port will be driven to GND - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: microblaze_0_reset_Peripheral_Reset - floating connection - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk - floating connection - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk - floating connection - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl is overriding PARAMETER C_MASK value to 0x60000000 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is overriding PARAMETER C_MASK value to 0x60000000 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_PACKAGE_NAME value to clg400 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ENDIANNESS value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ICACHE_USE_FSL value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_USE_FSL value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter: fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding PARAMETER C_MEMSIZE value to 0x4000 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No driver found. Port will be driven to GND - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No driver found. Port will be driven to GND - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No driver found. Port will be driven to GND - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No driver found. Port will be driven to GND - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: microblaze_0_reset_Peripheral_Reset - floating connection - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk - floating connection - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk - floating connection - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl is overriding PARAMETER C_MASK value to 0x60000000 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is overriding PARAMETER C_MASK value to 0x60000000 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Wed May 06 12:08:01 2015
 make -f sensor.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang vhdl -intstyle default   -toplevel no -ti sensor_i -msg __xps/ise/xmsgprops.lst sensor.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z010clg400-1 -lang vhdl -intstyle default -toplevel
no -ti sensor_i -msg __xps/ise/xmsgprops.lst sensor.mhs 

Parse D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/sensor.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1
slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\da
   ta\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\da
   ta\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\da
   ta\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\da
   ta\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   microblaze_0_reset_Peripheral_Reset - floating connection -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl
   is overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is
   overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_periph.
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_ipc.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_0.
INFO: The lmb_v10_0 core has constraints automatically generated by XPS in
implementation/lmb_v10_0_wrapper/lmb_v10_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_1.
INFO: The lmb_v10_1 core has constraints automatically generated by XPS in
implementation/lmb_v10_1_wrapper/lmb_v10_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_0_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_0_i2s_mb0_wrapper/fsl_v20_0_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_1_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_1_i2s_mb0_wrapper/fsl_v20_1_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 35 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_reset -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 129 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_axi_periph -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 143 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_axi_ipc -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 151 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 158 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:debug_module_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 193 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_cntlr_instruction -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 223 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_cntlr_data -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 233 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:lmb_v10_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 243 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:lmb_v10_1 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 250 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:fsl_i2s_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 257 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:fsl_v20_0_i2s_mb0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 266 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:fsl_v20_1_i2s_mb0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 278 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:fsl_i2s_1 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 290 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:sensor_microblaze_0_axi_periph_wrapper INSTANCE:microblaze_0_axi_periph -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 143 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
sensor_microblaze_0_axi_periph_wrapper.ngc
../sensor_microblaze_0_axi_periph_wrapper

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/microblaze_0
_axi_periph_wrapper/sensor_microblaze_0_axi_periph_wrapper.ngc" ...
Loading design module
"../sensor_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../sensor_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_axi_periph_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_microblaze_0_axi_periph_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_microblaze_0_axi_ipc_wrapper INSTANCE:microblaze_0_axi_ipc -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 151 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
sensor_microblaze_0_axi_ipc_wrapper.ngc ../sensor_microblaze_0_axi_ipc_wrapper

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/microblaze_0
_axi_ipc_wrapper/sensor_microblaze_0_axi_ipc_wrapper.ngc" ...
Loading design module
"../sensor_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../sensor_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_axi_ipc_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_microblaze_0_axi_ipc_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 158 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_microblaze_0_wrapper.ngc
../sensor_microblaze_0_wrapper

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/microblaze_0
_wrapper/sensor_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_clock_generator_0_wrapper.ngc
../sensor_clock_generator_0_wrapper

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/clock_genera
tor_0_wrapper/sensor_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../sensor_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_lmb_v10_0_wrapper INSTANCE:lmb_v10_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 243 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_lmb_v10_0_wrapper.ngc
../sensor_lmb_v10_0_wrapper

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/lmb_v10_0_wr
apper/sensor_lmb_v10_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_lmb_v10_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../sensor_lmb_v10_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_lmb_v10_1_wrapper INSTANCE:lmb_v10_1 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 250 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_lmb_v10_1_wrapper.ngc
../sensor_lmb_v10_1_wrapper

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/lmb_v10_1_wr
apper/sensor_lmb_v10_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_lmb_v10_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../sensor_lmb_v10_1_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_fsl_v20_0_i2s_mb0_wrapper INSTANCE:fsl_v20_0_i2s_mb0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 266 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_fsl_v20_0_i2s_mb0_wrapper.ngc
../sensor_fsl_v20_0_i2s_mb0_wrapper

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/fsl_v20_0_i2
s_mb0_wrapper/sensor_fsl_v20_0_i2s_mb0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_fsl_v20_0_i2s_mb0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../sensor_fsl_v20_0_i2s_mb0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_fsl_v20_1_i2s_mb0_wrapper INSTANCE:fsl_v20_1_i2s_mb0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 278 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_fsl_v20_1_i2s_mb0_wrapper.ngc
../sensor_fsl_v20_1_i2s_mb0_wrapper

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/fsl_v20_1_i2
s_mb0_wrapper/sensor_fsl_v20_1_i2s_mb0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_fsl_v20_1_i2s_mb0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../sensor_fsl_v20_1_i2s_mb0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/sensor.ucf file.

Rebuilding cache ...

Total run time: 1489.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "sensor_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013

Xilinx EDK 14.7 Build EDK_P.20131013

WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 
WARNING:EDK - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Overriding Xilinx file <TextEditor.cfg> with local file <D:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
The project's MHS file has changed on disk.
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production version not verified on hardware for architecture 'zynq' - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_PACKAGE_NAME value to clg400 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ENDIANNESS value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ICACHE_USE_FSL value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_USE_FSL value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter: fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding PARAMETER C_MEMSIZE value to 0x4000 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No driver found. Port will be driven to GND - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No driver found. Port will be driven to GND - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No driver found. Port will be driven to GND - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No driver found. Port will be driven to GND - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: microblaze_0_reset_Peripheral_Reset - floating connection - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk - floating connection - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk - floating connection - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl is overriding PARAMETER C_MASK value to 0x60000000 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is overriding PARAMETER C_MASK value to 0x60000000 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Wed May 06 14:30:38 2015
 make -f sensor.make hwclean started...
rm -f implementation/sensor.ngc
rm -f implementation/sensor_processing_system7_0_wrapper.ngc implementation/sensor_microblaze_0_reset_wrapper.ngc implementation/sensor_microblaze_0_axi_periph_wrapper.ngc implementation/sensor_microblaze_0_axi_ipc_wrapper.ngc implementation/sensor_microblaze_0_wrapper.ngc implementation/sensor_debug_module_0_wrapper.ngc implementation/sensor_clock_generator_0_wrapper.ngc implementation/sensor_bram_block_0_wrapper.ngc implementation/sensor_bram_cntlr_instruction_wrapper.ngc implementation/sensor_bram_cntlr_data_wrapper.ngc implementation/sensor_lmb_v10_0_wrapper.ngc implementation/sensor_lmb_v10_1_wrapper.ngc implementation/sensor_fsl_i2s_0_wrapper.ngc implementation/sensor_fsl_v20_0_i2s_mb0_wrapper.ngc implementation/sensor_fsl_v20_1_i2s_mb0_wrapper.ngc implementation/sensor_fsl_i2s_1_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/sensor.bmm
rm -rf implementation/cache
rm -f implementation/sensor.bit
rm -f implementation/sensor.ncd
rm -f implementation/sensor_bd.bmm 
rm -f implementation/sensor_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/sensor_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp sensor.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Wed May 06 14:30:46 2015
 make -f sensor.make bitsclean started...
rm -f implementation/sensor.bit
rm -f implementation/sensor.ncd
rm -f implementation/sensor_bd.bmm 
rm -f implementation/sensor_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/sensor_bits
Done!

********************************************************************************
At Local date and time: Wed May 06 14:30:53 2015
 make -f sensor.make netlistclean started...
rm -f implementation/sensor.ngc
rm -f implementation/sensor_processing_system7_0_wrapper.ngc implementation/sensor_microblaze_0_reset_wrapper.ngc implementation/sensor_microblaze_0_axi_periph_wrapper.ngc implementation/sensor_microblaze_0_axi_ipc_wrapper.ngc implementation/sensor_microblaze_0_wrapper.ngc implementation/sensor_debug_module_0_wrapper.ngc implementation/sensor_clock_generator_0_wrapper.ngc implementation/sensor_bram_block_0_wrapper.ngc implementation/sensor_bram_cntlr_instruction_wrapper.ngc implementation/sensor_bram_cntlr_data_wrapper.ngc implementation/sensor_lmb_v10_0_wrapper.ngc implementation/sensor_lmb_v10_1_wrapper.ngc implementation/sensor_fsl_i2s_0_wrapper.ngc implementation/sensor_fsl_v20_0_i2s_mb0_wrapper.ngc implementation/sensor_fsl_v20_1_i2s_mb0_wrapper.ngc implementation/sensor_fsl_i2s_1_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/sensor.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Wed May 06 14:31:29 2015
 make -f sensor.make clean started...
rm -f implementation/sensor.ngc
rm -f implementation/sensor_processing_system7_0_wrapper.ngc implementation/sensor_microblaze_0_reset_wrapper.ngc implementation/sensor_microblaze_0_axi_periph_wrapper.ngc implementation/sensor_microblaze_0_axi_ipc_wrapper.ngc implementation/sensor_microblaze_0_wrapper.ngc implementation/sensor_debug_module_0_wrapper.ngc implementation/sensor_clock_generator_0_wrapper.ngc implementation/sensor_bram_block_0_wrapper.ngc implementation/sensor_bram_cntlr_instruction_wrapper.ngc implementation/sensor_bram_cntlr_data_wrapper.ngc implementation/sensor_lmb_v10_0_wrapper.ngc implementation/sensor_lmb_v10_1_wrapper.ngc implementation/sensor_fsl_i2s_0_wrapper.ngc implementation/sensor_fsl_v20_0_i2s_mb0_wrapper.ngc implementation/sensor_fsl_v20_1_i2s_mb0_wrapper.ngc implementation/sensor_fsl_i2s_1_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/sensor.bmm
rm -rf implementation/cache
rm -f implementation/sensor.bit
rm -f implementation/sensor.ncd
rm -f implementation/sensor_bd.bmm 
rm -f implementation/sensor_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/sensor_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp sensor.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Wed May 06 14:31:45 2015
 make -f sensor.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang vhdl -intstyle default   -toplevel no -ti sensor_i -msg __xps/ise/xmsgprops.lst sensor.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z010clg400-1 -lang vhdl -intstyle default -toplevel
no -ti sensor_i -msg __xps/ise/xmsgprops.lst sensor.mhs 

Parse D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/sensor.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1
slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\da
   ta\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\da
   ta\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\da
   ta\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\da
   ta\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   microblaze_0_reset_Peripheral_Reset - floating connection -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl
   is overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is
   overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_periph.
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_ipc.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_0.
INFO: The lmb_v10_0 core has constraints automatically generated by XPS in
implementation/lmb_v10_0_wrapper/lmb_v10_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_1.
INFO: The lmb_v10_1 core has constraints automatically generated by XPS in
implementation/lmb_v10_1_wrapper/lmb_v10_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_0_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_0_i2s_mb0_wrapper/fsl_v20_0_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_1_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_1_i2s_mb0_wrapper/fsl_v20_1_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 35 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_reset -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 129 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_axi_periph -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 143 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_axi_ipc -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 151 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 158 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:debug_module_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 193 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_cntlr_instruction -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 223 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_cntlr_data -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 233 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:lmb_v10_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 243 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:lmb_v10_1 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 250 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:fsl_i2s_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 257 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:fsl_v20_0_i2s_mb0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 266 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:fsl_v20_1_i2s_mb0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 278 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:fsl_i2s_1 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 290 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:sensor_microblaze_0_axi_periph_wrapper INSTANCE:microblaze_0_axi_periph -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 143 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
sensor_microblaze_0_axi_periph_wrapper.ngc
../sensor_microblaze_0_axi_periph_wrapper

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/microblaze_0
_axi_periph_wrapper/sensor_microblaze_0_axi_periph_wrapper.ngc" ...
Loading design module
"../sensor_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../sensor_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_axi_periph_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../sensor_microblaze_0_axi_periph_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_microblaze_0_axi_ipc_wrapper INSTANCE:microblaze_0_axi_ipc -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 151 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
sensor_microblaze_0_axi_ipc_wrapper.ngc ../sensor_microblaze_0_axi_ipc_wrapper

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/microblaze_0
_axi_ipc_wrapper/sensor_microblaze_0_axi_ipc_wrapper.ngc" ...
Loading design module
"../sensor_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../sensor_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_axi_ipc_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../sensor_microblaze_0_axi_ipc_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 158 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_microblaze_0_wrapper.ngc
../sensor_microblaze_0_wrapper

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/microblaze_0
_wrapper/sensor_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../sensor_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_clock_generator_0_wrapper.ngc
../sensor_clock_generator_0_wrapper

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/clock_genera
tor_0_wrapper/sensor_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../sensor_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_lmb_v10_0_wrapper INSTANCE:lmb_v10_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 243 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_lmb_v10_0_wrapper.ngc
../sensor_lmb_v10_0_wrapper

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/lmb_v10_0_wr
apper/sensor_lmb_v10_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_lmb_v10_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../sensor_lmb_v10_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_lmb_v10_1_wrapper INSTANCE:lmb_v10_1 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 250 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_lmb_v10_1_wrapper.ngc
../sensor_lmb_v10_1_wrapper

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/lmb_v10_1_wr
apper/sensor_lmb_v10_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_lmb_v10_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../sensor_lmb_v10_1_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_fsl_v20_0_i2s_mb0_wrapper INSTANCE:fsl_v20_0_i2s_mb0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 266 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_fsl_v20_0_i2s_mb0_wrapper.ngc
../sensor_fsl_v20_0_i2s_mb0_wrapper

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/fsl_v20_0_i2
s_mb0_wrapper/sensor_fsl_v20_0_i2s_mb0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_fsl_v20_0_i2s_mb0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../sensor_fsl_v20_0_i2s_mb0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_fsl_v20_1_i2s_mb0_wrapper INSTANCE:fsl_v20_1_i2s_mb0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 278 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_fsl_v20_1_i2s_mb0_wrapper.ngc
../sensor_fsl_v20_1_i2s_mb0_wrapper

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/fsl_v20_1_i2
s_mb0_wrapper/sensor_fsl_v20_1_i2s_mb0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_fsl_v20_1_i2s_mb0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../sensor_fsl_v20_1_i2s_mb0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/sensor.ucf file.

Rebuilding cache ...

Total run time: 1281.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "sensor_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Overriding Xilinx file <TextEditor.cfg> with local file <D:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed May 06 17:23:54 2015
 make -f sensor.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z010clg400-1 -implement xflow.opt sensor.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z010clg400-1 -implement xflow.opt sensor.ngc 
 
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
.... Copying flowfile D:/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation 

Using Flow File:
D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/fpga.flw 
Using Option File(s): 
 D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z010clg400-1 -nt timestamp -bm sensor.bmm
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor.ngc"
-uc sensor.ucf sensor.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z010clg400-1 -nt timestamp -bm sensor.bmm
D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor.ngc
-uc sensor.ucf sensor.ngd

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor.ngc"
...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_proce
ssing_system7_0_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_micro
blaze_0_reset_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_clock
_generator_0_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_fsl_i
2s_0_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_fsl_v
20_0_i2s_mb0_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_fsl_v
20_1_i2s_mb0_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_fsl_i
2s_1_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_micro
blaze_0_axi_ipc_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_lmb_v
10_0_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_lmb_v
10_1_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_micro
blaze_0_axi_periph_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_micro
blaze_0_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_bram_
cntlr_instruction_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_bram_
cntlr_data_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_debug
_module_0_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_bram_
block_0_wrapper.ngc"...
Applying constraints in
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_proce
ssing_system7_0_wrapper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_micro
blaze_0_axi_ipc_wrapper.ncf" to module "microblaze_0_axi_ipc"...
Checking Constraint Associations...
Applying constraints in
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_lmb_v
10_0_wrapper.ncf" to module "lmb_v10_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_lmb_v
10_1_wrapper.ncf" to module "lmb_v10_1"...
Checking Constraint Associations...
Applying constraints in
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_micro
blaze_0_axi_periph_wrapper.ncf" to module "microblaze_0_axi_periph"...
Checking Constraint Associations...
Applying constraints in
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_micro
blaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "sensor.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /sensor/EXPANDED/sensor/microblaze_0_axi_periph/microblaze_0_axi_periph\/si_c
   onverter_bank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<
   2>_inv1_INV_0 TNM = FFS:microblaze_0_a...>: No instances of type FFS were
   found under block
   "microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /sensor/EXPANDED/sensor/microblaze_0_axi_ipc/microblaze_0_axi_ipc\/si_convert
   er_bank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv
   1_INV_0 TNM = FFS:microblaze_0_axi_ipc...>: No instances of type FFS were
   found under block
   "microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   microblaze_0_axi_ipc_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   microblaze_0_axi_periph_reset_source = FFS PADS CPUS;>: CPUS "*" does not
   match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'microblaze_0_axi_periph_reset_resync',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'microblaze_0_axi_ipc_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'clk_fpga_0', used in period specification
   'TS_clk_fpga_0', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_clk_fpga_0
   * 1.25 HIGH 50>

Done...

Processing BMM file "sensor.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'fsl_v20_0_i2s_mb0_FSL_M_Control' has no
   driver
WARNING:NgdBuild:452 - logical net 'fsl_v20_1_i2s_mb0_FSL_M_Control' has no
   driver
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 136

Writing NGD file "sensor.ngd" ...
Total REAL time to NGDBUILD completion: 2 min  23 sec
Total CPU time to NGDBUILD completion:  2 min  22 sec

Writing NGDBUILD log file "sensor.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o sensor_map.ncd -w -pr b -ol high -timing -detail sensor.ngd sensor.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z010clg400-1".
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Wed May 06 17:26:55 2015
 make -f sensor.make bitsclean started...
rm -f implementation/sensor.bit
rm -f implementation/sensor.ncd
rm -f implementation/sensor_bd.bmm 
rm -f implementation/sensor_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/sensor_bits
Done!

********************************************************************************
At Local date and time: Wed May 06 17:27:01 2015
 make -f sensor.make hwclean started...
rm -f implementation/sensor.ngc
rm -f implementation/sensor_processing_system7_0_wrapper.ngc implementation/sensor_microblaze_0_reset_wrapper.ngc implementation/sensor_microblaze_0_axi_periph_wrapper.ngc implementation/sensor_microblaze_0_axi_ipc_wrapper.ngc implementation/sensor_microblaze_0_wrapper.ngc implementation/sensor_debug_module_0_wrapper.ngc implementation/sensor_clock_generator_0_wrapper.ngc implementation/sensor_bram_block_0_wrapper.ngc implementation/sensor_bram_cntlr_instruction_wrapper.ngc implementation/sensor_bram_cntlr_data_wrapper.ngc implementation/sensor_lmb_v10_0_wrapper.ngc implementation/sensor_lmb_v10_1_wrapper.ngc implementation/sensor_fsl_i2s_0_wrapper.ngc implementation/sensor_fsl_v20_0_i2s_mb0_wrapper.ngc implementation/sensor_fsl_v20_1_i2s_mb0_wrapper.ngc implementation/sensor_fsl_i2s_1_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/sensor.bmm
rm -rf implementation/cache
rm -f implementation/sensor.bit
rm -f implementation/sensor.ncd
rm -f implementation/sensor_bd.bmm 
rm -f implementation/sensor_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/sensor_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp sensor.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Wed May 06 17:33:52 2015
 make -f sensor.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
pscgen -mhs sensor.mhs -expdir SDK\SDK_Export\hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp sensor.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/sensor.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
Conversion to XML complete.
xdsgen -inp sensor.xmp -report SDK\SDK_Export\hw/sensor.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing processing_system7_0.jpg.....
Rasterizing microblaze_0_reset.jpg.....
Rasterizing microblaze_0_axi_periph.jpg.....
Rasterizing microblaze_0_axi_ipc.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing bram_cntlr_instruction.jpg.....
Rasterizing bram_cntlr_data.jpg.....
Rasterizing lmb_v10_0.jpg.....
Rasterizing lmb_v10_1.jpg.....
Rasterizing fsl_i2s_0.jpg.....
Rasterizing fsl_v20_0_i2s_mb0.jpg.....
Rasterizing fsl_v20_1_i2s_mb0.jpg.....
Rasterizing fsl_i2s_1.jpg.....
Rasterizing sensor_blkd.jpg.....
Report generated.
Report generation completed.
""
"WARNING: The option to export bit and bmm files to SDK is set to false. Existing bit and bmm files in the SDK\SDK_Export\hw directory (if any) will be deleted."
""
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Writing filter settings....
Done writing filter settings to:
	D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
Overriding Xilinx file <TextEditor.cfg> with local file <D:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed May 06 20:08:34 2015
 make -f sensor.make clean started...
rm -f implementation/sensor.ngc
rm -f implementation/sensor_processing_system7_0_wrapper.ngc implementation/sensor_microblaze_0_reset_wrapper.ngc implementation/sensor_microblaze_0_axi_periph_wrapper.ngc implementation/sensor_microblaze_0_axi_ipc_wrapper.ngc implementation/sensor_microblaze_0_wrapper.ngc implementation/sensor_debug_module_0_wrapper.ngc implementation/sensor_clock_generator_0_wrapper.ngc implementation/sensor_bram_block_0_wrapper.ngc implementation/sensor_bram_cntlr_instruction_wrapper.ngc implementation/sensor_bram_cntlr_data_wrapper.ngc implementation/sensor_lmb_v10_0_wrapper.ngc implementation/sensor_lmb_v10_1_wrapper.ngc implementation/sensor_fsl_i2s_0_wrapper.ngc implementation/sensor_fsl_v20_0_i2s_mb0_wrapper.ngc implementation/sensor_fsl_v20_1_i2s_mb0_wrapper.ngc implementation/sensor_fsl_i2s_1_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/sensor.bmm
rm -rf implementation/cache
rm -f implementation/sensor.bit
rm -f implementation/sensor.ncd
rm -f implementation/sensor_bd.bmm 
rm -f implementation/sensor_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/sensor_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp sensor.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_PACKAGE_NAME value to clg400 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ENDIANNESS value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ICACHE_USE_FSL value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_USE_FSL value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter: fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding PARAMETER C_MEMSIZE value to 0x4000 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No driver found. Port will be driven to GND - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No driver found. Port will be driven to GND - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No driver found. Port will be driven to GND - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No driver found. Port will be driven to GND - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: microblaze_0_reset_Peripheral_Reset - floating connection - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk - floating connection - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk - floating connection - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl is overriding PARAMETER C_MASK value to 0x60000000 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is overriding PARAMETER C_MASK value to 0x60000000 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Wed May 06 20:08:55 2015
 make -f sensor.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z010clg400-1 -lang vhdl -intstyle default   -toplevel no -ti sensor_i -msg __xps/ise/xmsgprops.lst sensor.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z010clg400-1 -lang vhdl -intstyle default -toplevel
no -ti sensor_i -msg __xps/ise/xmsgprops.lst sensor.mhs 

Parse D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/sensor.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_PACKAGE_NAME value to clg400 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 185 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK_pin' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_instruction:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_data:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1_i2s_mb0:C_READ_CLOCK_PERIOD. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
Address Map for Processor microblaze_0
  (0000000000-0x1fffffff) processing_system7_0	microblaze_0_axi_ipc
  (0x20000000-0x20003fff) bram_cntlr_data	lmb_v10_1
  (0x20000000-0x20003fff) bram_cntlr_instruction	lmb_v10_0
  (0x40000000-0x4000ffff) debug_module_0	microblaze_0_axi_periph
  (0xe0000000-0xffffffff) processing_system7_0	microblaze_0_axi_periph
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0,
   PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD.
   Its value should not be overwritten in the MHS. 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_0 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:lmb_v10_1 - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 2
slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1
slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\da
   ta\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\da
   ta\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\da
   ta\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No
   driver found. Port will be driven to GND -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\da
   ta\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   microblaze_0_reset_Peripheral_Reset - floating connection -
   D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk -
   floating connection -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl
   is overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl
   is overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is
   overriding PARAMETER C_MASK value to 0x60000000 -
   D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_periph.
INFO: No asynchronous clock conversions in axi_interconnect
microblaze_0_axi_ipc.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_0.
INFO: The lmb_v10_0 core has constraints automatically generated by XPS in
implementation/lmb_v10_0_wrapper/lmb_v10_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for lmb_v10_1.
INFO: The lmb_v10_1 core has constraints automatically generated by XPS in
implementation/lmb_v10_1_wrapper/lmb_v10_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_0_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_0_i2s_mb0_wrapper/fsl_v20_0_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_1_i2s_mb0 core has constraints automatically generated by XPS
in implementation/fsl_v20_1_i2s_mb0_wrapper/fsl_v20_1_i2s_mb0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 35 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_reset -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 129 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_axi_periph -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 143 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0_axi_ipc -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 151 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:microblaze_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 158 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:debug_module_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 193 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_block_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 216 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_cntlr_instruction -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 223 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:bram_cntlr_data -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 233 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:lmb_v10_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 243 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:lmb_v10_1 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 250 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:fsl_i2s_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 257 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:fsl_v20_0_i2s_mb0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 266 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:fsl_v20_1_i2s_mb0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 278 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:fsl_i2s_1 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 290 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:sensor_microblaze_0_axi_periph_wrapper INSTANCE:microblaze_0_axi_periph -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 143 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
sensor_microblaze_0_axi_periph_wrapper.ngc
../sensor_microblaze_0_axi_periph_wrapper

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/microblaze_0
_axi_periph_wrapper/sensor_microblaze_0_axi_periph_wrapper.ngc" ...
Loading design module
"../sensor_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../sensor_microblaze_0_axi_periph_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_axi_periph_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../sensor_microblaze_0_axi_periph_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_microblaze_0_axi_ipc_wrapper INSTANCE:microblaze_0_axi_ipc -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 151 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd ..
sensor_microblaze_0_axi_ipc_wrapper.ngc ../sensor_microblaze_0_axi_ipc_wrapper

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/microblaze_0
_axi_ipc_wrapper/sensor_microblaze_0_axi_ipc_wrapper.ngc" ...
Loading design module
"../sensor_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../sensor_microblaze_0_axi_ipc_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_axi_ipc_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../sensor_microblaze_0_axi_ipc_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 158 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_microblaze_0_wrapper.ngc
../sensor_microblaze_0_wrapper

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/microblaze_0
_wrapper/sensor_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../sensor_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 205 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_clock_generator_0_wrapper.ngc
../sensor_clock_generator_0_wrapper

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/clock_genera
tor_0_wrapper/sensor_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../sensor_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_lmb_v10_0_wrapper INSTANCE:lmb_v10_0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 243 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_lmb_v10_0_wrapper.ngc
../sensor_lmb_v10_0_wrapper

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/lmb_v10_0_wr
apper/sensor_lmb_v10_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_lmb_v10_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../sensor_lmb_v10_0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_lmb_v10_1_wrapper INSTANCE:lmb_v10_1 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 250 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_lmb_v10_1_wrapper.ngc
../sensor_lmb_v10_1_wrapper

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/lmb_v10_1_wr
apper/sensor_lmb_v10_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_lmb_v10_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../sensor_lmb_v10_1_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_fsl_v20_0_i2s_mb0_wrapper INSTANCE:fsl_v20_0_i2s_mb0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 266 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_fsl_v20_0_i2s_mb0_wrapper.ngc
../sensor_fsl_v20_0_i2s_mb0_wrapper

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/fsl_v20_0_i2
s_mb0_wrapper/sensor_fsl_v20_0_i2s_mb0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_fsl_v20_0_i2s_mb0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../sensor_fsl_v20_0_i2s_mb0_wrapper.blc"...

NGCBUILD done.
IPNAME:sensor_fsl_v20_1_i2s_mb0_wrapper INSTANCE:fsl_v20_1_i2s_mb0 -
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 278 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z010clg400-1 -intstyle silent -i -sd .. sensor_fsl_v20_1_i2s_mb0_wrapper.ngc
../sensor_fsl_v20_1_i2s_mb0_wrapper

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/fsl_v20_1_i2
s_mb0_wrapper/sensor_fsl_v20_1_i2s_mb0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../sensor_fsl_v20_1_i2s_mb0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../sensor_fsl_v20_1_i2s_mb0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/sensor.ucf file.

Rebuilding cache ...

Total run time: 1263.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "sensor_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Wed May 06 20:31:23 2015
 make -f sensor.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z010clg400-1 -implement xflow.opt sensor.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z010clg400-1 -implement xflow.opt sensor.ngc 
 
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
.... Copying flowfile D:/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation 

Using Flow File:
D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/fpga.flw 
Using Option File(s): 
 D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z010clg400-1 -nt timestamp -bm sensor.bmm
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor.ngc"
-uc sensor.ucf sensor.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z010clg400-1 -nt timestamp -bm sensor.bmm
D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor.ngc
-uc sensor.ucf sensor.ngd

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor.ngc"
...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_proce
ssing_system7_0_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_micro
blaze_0_reset_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_clock
_generator_0_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_fsl_i
2s_0_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_fsl_v
20_0_i2s_mb0_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_fsl_v
20_1_i2s_mb0_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_fsl_i
2s_1_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_micro
blaze_0_axi_ipc_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_lmb_v
10_0_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_lmb_v
10_1_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_micro
blaze_0_axi_periph_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_micro
blaze_0_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_bram_
cntlr_instruction_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_bram_
cntlr_data_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_debug
_module_0_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_bram_
block_0_wrapper.ngc"...
Applying constraints in
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_proce
ssing_system7_0_wrapper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_micro
blaze_0_axi_ipc_wrapper.ncf" to module "microblaze_0_axi_ipc"...
Checking Constraint Associations...
Applying constraints in
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_lmb_v
10_0_wrapper.ncf" to module "lmb_v10_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_lmb_v
10_1_wrapper.ncf" to module "lmb_v10_1"...
Checking Constraint Associations...
Applying constraints in
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_micro
blaze_0_axi_periph_wrapper.ncf" to module "microblaze_0_axi_periph"...
Checking Constraint Associations...
Applying constraints in
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_micro
blaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "sensor.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /sensor/EXPANDED/sensor/microblaze_0_axi_periph/microblaze_0_axi_periph\/si_c
   onverter_bank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<
   2>_inv1_INV_0 TNM = FFS:microblaze_0_a...>: No instances of type FFS were
   found under block
   "microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /sensor/EXPANDED/sensor/microblaze_0_axi_ipc/microblaze_0_axi_ipc\/si_convert
   er_bank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv
   1_INV_0 TNM = FFS:microblaze_0_axi_ipc...>: No instances of type FFS were
   found under block
   "microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   microblaze_0_axi_ipc_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   microblaze_0_axi_periph_reset_source = FFS PADS CPUS;>: CPUS "*" does not
   match any design objects.

WARNING:ConstraintSystem:119 - Constraint <NET "RESET"            LOC=R18 |>
   [sensor.ucf(38)]: This constraint cannot be distributed from the design
   objects matching 'NET "RESET"' because those design objects do not contain or
   drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "RESET"            LOC=R18 |> [sensor.ucf(38)]' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD=LVCMOS33 |>
   [sensor.ucf(38)]: This constraint cannot be distributed from the design
   objects matching 'NET "RESET"' because those design objects do not contain or
   drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <FAST;> [sensor.ucf(38)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "RESET"' because those design objects do not contain or drive any instances
   of the correct type.

WARNING:ConstraintSystem:119 - Constraint <NET "fsl_i2s_0_i2s_bck_pin"      
   LOC=V15 |> [sensor.ucf(114)]: This constraint cannot be distributed from the
   design objects matching 'NET "fsl_i2s_0_i2s_bck_pin"' because those design
   objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fsl_i2s_0_i2s_bck_pin"       LOC=V15 |> [sensor.ucf(114)]' could not
   be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD=LVCMOS33 |>
   [sensor.ucf(114)]: This constraint cannot be distributed from the design
   objects matching 'NET "fsl_i2s_0_i2s_bck_pin"' because those design objects
   do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <CLOCK_DEDICATED_ROUTE=FALSE |>
   [sensor.ucf(114)]: This constraint cannot be distributed from the design
   objects matching 'NET "fsl_i2s_0_i2s_bck_pin"' because those design objects
   do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <FAST;> [sensor.ucf(114)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fsl_i2s_0_i2s_bck_pin"' because those design objects do not contain or drive
   any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <NET "fsl_i2s_0_i2s_lrck_pin"      
   LOC=T11 |> [sensor.ucf(115)]: This constraint cannot be distributed from the
   design objects matching 'NET "fsl_i2s_0_i2s_lrck_pin"' because those design
   objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fsl_i2s_0_i2s_lrck_pin"       LOC=T11 |> [sensor.ucf(115)]' could not
   be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD=LVCMOS33 |>
   [sensor.ucf(115)]: This constraint cannot be distributed from the design
   objects matching 'NET "fsl_i2s_0_i2s_lrck_pin"' because those design objects
   do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <FAST;> [sensor.ucf(115)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fsl_i2s_0_i2s_lrck_pin"' because those design objects do not contain or
   drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <NET "fsl_i2s_0_i2s_dati_pin"      
   LOC=W14 |> [sensor.ucf(116)]: This constraint cannot be distributed from the
   design objects matching 'NET "fsl_i2s_0_i2s_dati_pin"' because those design
   objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fsl_i2s_0_i2s_dati_pin"       LOC=W14 |> [sensor.ucf(116)]' could not
   be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD=LVCMOS33 |>
   [sensor.ucf(116)]: This constraint cannot be distributed from the design
   objects matching 'NET "fsl_i2s_0_i2s_dati_pin"' because those design objects
   do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <FAST;> [sensor.ucf(116)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fsl_i2s_0_i2s_dati_pin"' because those design objects do not contain or
   drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <NET "fsl_i2s_1_i2s_bck_pin"      
   LOC=T14 |> [sensor.ucf(131)]: This constraint cannot be distributed from the
   design objects matching 'NET "fsl_i2s_1_i2s_bck_pin"' because those design
   objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fsl_i2s_1_i2s_bck_pin"       LOC=T14 |> [sensor.ucf(131)]' could not
   be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD=LVCMOS33 |>
   [sensor.ucf(131)]: This constraint cannot be distributed from the design
   objects matching 'NET "fsl_i2s_1_i2s_bck_pin"' because those design objects
   do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <CLOCK_DEDICATED_ROUTE=FALSE |>
   [sensor.ucf(131)]: This constraint cannot be distributed from the design
   objects matching 'NET "fsl_i2s_1_i2s_bck_pin"' because those design objects
   do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <FAST;> [sensor.ucf(131)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fsl_i2s_1_i2s_bck_pin"' because those design objects do not contain or drive
   any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <NET "fsl_i2s_1_i2s_lrck_pin"      
   LOC=P14 |> [sensor.ucf(132)]: This constraint cannot be distributed from the
   design objects matching 'NET "fsl_i2s_1_i2s_lrck_pin"' because those design
   objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fsl_i2s_1_i2s_lrck_pin"       LOC=P14 |> [sensor.ucf(132)]' could not
   be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD=LVCMOS33 |>
   [sensor.ucf(132)]: This constraint cannot be distributed from the design
   objects matching 'NET "fsl_i2s_1_i2s_lrck_pin"' because those design objects
   do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <FAST;> [sensor.ucf(132)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fsl_i2s_1_i2s_lrck_pin"' because those design objects do not contain or
   drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <NET "fsl_i2s_1_i2s_dati_pin"      
   LOC=U14 |> [sensor.ucf(133)]: This constraint cannot be distributed from the
   design objects matching 'NET "fsl_i2s_1_i2s_dati_pin"' because those design
   objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fsl_i2s_1_i2s_dati_pin"       LOC=U14 |> [sensor.ucf(133)]' could not
   be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD=LVCMOS33 |>
   [sensor.ucf(133)]: This constraint cannot be distributed from the design
   objects matching 'NET "fsl_i2s_1_i2s_dati_pin"' because those design objects
   do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <FAST;> [sensor.ucf(133)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fsl_i2s_1_i2s_dati_pin"' because those design objects do not contain or
   drive any instances of the correct type.

WARNING:ConstraintSystem:194 - The TNM 'microblaze_0_axi_periph_reset_resync',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'microblaze_0_axi_ipc_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'clk_fpga_0', used in period specification
   'TS_clk_fpga_0', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_clk_fpga_0
   * 1.25 HIGH 50>

INFO:ConstraintSystem - The Period constraint <NET "fsl_i2s_0_i2s_bck_pin"
   PERIOD = 50.0 ns;> [sensor.ucf(10)], is specified using the Net Period method
   which is not recommended. Please use the Timespec PERIOD method.

INFO:ConstraintSystem - The Period constraint <NET "fsl_i2s_1_i2s_bck_pin"
   PERIOD = 50.0 ns;> [sensor.ucf(11)], is specified using the Net Period method
   which is not recommended. Please use the Timespec PERIOD method.

Done...

Processing BMM file "sensor.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'fsl_v20_0_i2s_mb0_FSL_M_Control' has no
   driver
WARNING:NgdBuild:452 - logical net 'fsl_v20_1_i2s_mb0_FSL_M_Control' has no
   driver
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 166

Writing NGD file "sensor.ngd" ...
Total REAL time to NGDBUILD completion: 2 min  24 sec
Total CPU time to NGDBUILD completion:  2 min  24 sec

Writing NGDBUILD log file "sensor.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o sensor_map.ncd -w -pr b -ol high -timing -detail sensor.ngd sensor.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z010clg400-1".
Mapping design into LUTs...
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<0>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<0>) has input signal
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<0>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<10>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<10>) has input signal
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<10>" which will be trimmed. See
   Section 5 of the Map Report File for details about why the input signal will
   become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<11>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<11>) has input signal
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<11>" which will be trimmed. See
   Section 5 of the Map Report File for details about why the input signal will
   become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<1>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<1>) has input signal
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addr<2>" which will be trimmed. See Section 5
   of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<2>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<2>) has input signal
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<2>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<3>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<3>) has input signal
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<3>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<4>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<4>) has input signal
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<4>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<5>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<5>) has input signal
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<5>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<6>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<6>) has input signal
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<6>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<7>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<7>) has input signal
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<7>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<8>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<8>) has input signal
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<8>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<9>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<9>) has input signal
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<9>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<0>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<0>) has input signal
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<0>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<10>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<10>) has input signal
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<10>" which will be trimmed. See
   Section 5 of the Map Report File for details about why the input signal will
   become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<11>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<11>) has input signal
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<11>" which will be trimmed. See
   Section 5 of the Map Report File for details about why the input signal will
   become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<1>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<1>) has input signal
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addr<2>" which will be trimmed. See Section 5
   of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<2>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<2>) has input signal
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<2>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<3>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<3>) has input signal
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<3>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<4>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<4>) has input signal
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<4>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<5>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<5>) has input signal
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<5>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<6>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<6>) has input signal
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<6>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<7>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<7>) has input signal
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<7>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<8>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<8>) has input signal
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<8>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<9>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<9>) has input signal
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<9>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT2 symbol
   "microblaze_0_reset/microblaze_0_reset/EXT_LPF/External_System_Reset_MB_Debug_Sys_Rst_OR_8_o1" (output
   signal=microblaze_0_reset/microblaze_0_reset/EXT_LPF/External_System_Reset_MB
   _Debug_Sys_Rst_OR_8_o) has input signal "RESET" which will be trimmed. See
   Section 5 of the Map Report File for details about why the input signal will
   become undriven.
WARNING:MapLib:701 - Signal RESET connected to top level port RESET has been
   removed.
WARNING:MapLib:701 - Signal fsl_i2s_0_i2s_dati_pin connected to top level port
   fsl_i2s_0_i2s_dati_pin has been removed.
WARNING:MapLib:701 - Signal fsl_i2s_0_i2s_bck_pin connected to top level port
   fsl_i2s_0_i2s_bck_pin has been removed.
WARNING:MapLib:701 - Signal fsl_i2s_0_i2s_lrck_pin connected to top level port
   fsl_i2s_0_i2s_lrck_pin has been removed.
WARNING:MapLib:701 - Signal fsl_i2s_1_i2s_bck_pin connected to top level port
   fsl_i2s_1_i2s_bck_pin has been removed.
WARNING:MapLib:701 - Signal fsl_i2s_1_i2s_dati_pin connected to top level port
   fsl_i2s_1_i2s_dati_pin has been removed.
WARNING:MapLib:701 - Signal fsl_i2s_1_i2s_lrck_pin connected to top level port
   fsl_i2s_1_i2s_lrck_pin has been removed.
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<0>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<0>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<10>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<10>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<11>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<11>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<1>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<1>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<2>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<2>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<3>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<3>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<4>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<4>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<5>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<5>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<6>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<6>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<7>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<7>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<8>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<8>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<9>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<9>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<0>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<0>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<10>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<10>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<11>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<11>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<1>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<1>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<2>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<2>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<3>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<3>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<4>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<4>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<5>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<5>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<6>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<6>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<7>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<7>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<8>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<8>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<9>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<9>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT2 symbol
   "microblaze_0_reset/microblaze_0_reset/EXT_LPF/External_System_Reset_MB_Debug_Sys_Rst_OR_8_o1" (output
   signal=microblaze_0_reset/microblaze_0_reset/EXT_LPF/External_System_Reset_MB
   _Debug_Sys_Rst_OR_8_o) has an equation that uses input pin I0, which no
   longer has a connected signal. Please ensure that all the pins used in the
   equation for this LUT have signals that are not trimmed (see Section 5 of the
   Map Report File for details on which signals were trimmed).
WARNING:MapLib:39 - The timing specification "PERIOD=50000 pS HIGH 50" on net
   "fsl_i2s_0_i2s_bck_pin" has been discarded, because the net was optimized out
   of the design.
WARNING:MapLib:39 - The timing specification "PERIOD=50000 pS HIGH 50" on net
   "fsl_i2s_1_i2s_bck_pin" has been discarded, because the net was optimized out
   of the design.

Error found in mapping process, exiting...
Errors found during the mapping phase.  Please see map report file for more
details.  Output files will not be written.

Design Summary
--------------
Number of errors   :  50
Number of warnings :   9
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
Done!
WARNING:EDK:4123 - IPNAME: processing_system7, INSTANCE: processing_system7_0, PARAMETER: C_DDR_RAM_BASEADDR - ASSIGNMENT=CONSTANT is defined in the MPD. Its value should not be overwritten in the MHS. 

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_periph - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: microblaze_0_axi_ipc - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_0 - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: lmb_v10_1 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0_i2s_mb0 - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1_i2s_mb0 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_0_i2s_mb0_OPB_Rst - No driver found. Port will be driven to GND - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_M_Clk - No driver found. Port will be driven to GND - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4180 - PORT: FSL_Rst, CONNECTOR: fsl_v20_1_i2s_mb0_OPB_Rst - No driver found. Port will be driven to GND - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 26 
WARNING:EDK:4180 - PORT: FSL_M_Clk, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_M_Clk - No driver found. Port will be driven to GND - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\pcores\fsl_i2s_v1_00_a\data\fsl_i2s_v2_1_0.mpd line 32 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: microblaze_0_reset_Peripheral_Reset - floating connection - D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\sensor.mhs line 140 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0_i2s_mb0_FSL_S_Clk - floating connection - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1_i2s_mb0_FSL_S_Clk - floating connection - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 751 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_1_i2s_mb0, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect microblaze_0_axi_periph.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_periph - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect microblaze_0_axi_ipc; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:microblaze_0_axi_ipc - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_instruction - tcl is overriding PARAMETER C_MASK value to 0x60000000 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_data - tcl is overriding PARAMETER C_MASK value to 0x60000000 - D:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\synthesis\processing_system7_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for processing_system7_0
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\synthesis\microblaze_0_reset_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for microblaze_0_reset
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\synthesis\microblaze_0_axi_periph_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for microblaze_0_axi_periph
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\synthesis\microblaze_0_axi_ipc_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for microblaze_0_axi_ipc
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\synthesis\microblaze_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for microblaze_0
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\synthesis\debug_module_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for debug_module_0
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\synthesis\clock_generator_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for clock_generator_0
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\synthesis\bram_block_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for bram_block_0
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\synthesis\bram_cntlr_instruction_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for bram_cntlr_instruction
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\synthesis\bram_cntlr_data_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for bram_cntlr_data
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\synthesis\lmb_v10_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for lmb_v10_0
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\synthesis\lmb_v10_1_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for lmb_v10_1
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\synthesis\fsl_i2s_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for fsl_i2s_0
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\synthesis\fsl_v20_0_i2s_mb0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for fsl_v20_0_i2s_mb0
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\synthesis\fsl_v20_1_i2s_mb0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for fsl_v20_1_i2s_mb0
D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\synthesis\fsl_i2s_1_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for fsl_i2s_1
Generated Block Diagram.
Rasterizing processing_system7_0.jpg.....
Rasterizing microblaze_0_reset.jpg.....
Rasterizing microblaze_0_axi_periph.jpg.....
Rasterizing microblaze_0_axi_ipc.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing bram_cntlr_instruction.jpg.....
Rasterizing bram_cntlr_data.jpg.....
Rasterizing lmb_v10_0.jpg.....
Rasterizing lmb_v10_1.jpg.....
Rasterizing fsl_i2s_0.jpg.....
Rasterizing fsl_v20_0_i2s_mb0.jpg.....
Rasterizing fsl_v20_1_i2s_mb0.jpg.....
Rasterizing fsl_i2s_1.jpg.....
Rasterizing sensor_blkd.jpg.....
Report generated.

********************************************************************************
At Local date and time: Wed May 06 21:27:12 2015
 make -f sensor.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z010clg400-1 -implement xflow.opt sensor.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z010clg400-1 -implement xflow.opt sensor.ngc 
 
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File:
D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/fpga.flw 
Using Option File(s): 
 D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z010clg400-1 -nt timestamp -bm sensor.bmm
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor.ngc"
-uc sensor.ucf sensor.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <D:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z010clg400-1 -nt timestamp -bm sensor.bmm
D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor.ngc
-uc sensor.ucf sensor.ngd

Reading NGO file
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor.ngc"
...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_proce
ssing_system7_0_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_micro
blaze_0_reset_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_clock
_generator_0_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_fsl_i
2s_0_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_fsl_v
20_0_i2s_mb0_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_fsl_v
20_1_i2s_mb0_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_fsl_i
2s_1_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_micro
blaze_0_axi_ipc_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_lmb_v
10_0_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_lmb_v
10_1_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_micro
blaze_0_axi_periph_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_micro
blaze_0_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_bram_
cntlr_instruction_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_bram_
cntlr_data_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_debug
_module_0_wrapper.ngc"...
Loading design module
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_bram_
block_0_wrapper.ngc"...
Applying constraints in
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_proce
ssing_system7_0_wrapper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_micro
blaze_0_axi_ipc_wrapper.ncf" to module "microblaze_0_axi_ipc"...
Checking Constraint Associations...
Applying constraints in
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_lmb_v
10_0_wrapper.ncf" to module "lmb_v10_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_lmb_v
10_1_wrapper.ncf" to module "lmb_v10_1"...
Checking Constraint Associations...
Applying constraints in
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_micro
blaze_0_axi_periph_wrapper.ncf" to module "microblaze_0_axi_periph"...
Checking Constraint Associations...
Applying constraints in
"D:/Git/InstrumentX/InGaAs.srcs/sources_1/edk/sensor/implementation/sensor_micro
blaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "sensor.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /sensor/EXPANDED/sensor/microblaze_0_axi_periph/microblaze_0_axi_periph\/si_c
   onverter_bank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<
   2>_inv1_INV_0 TNM = FFS:microblaze_0_a...>: No instances of type FFS were
   found under block
   "microblaze_0_axi_periph/microblaze_0_axi_periph/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /sensor/EXPANDED/sensor/microblaze_0_axi_ipc/microblaze_0_axi_ipc\/si_convert
   er_bank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv
   1_INV_0 TNM = FFS:microblaze_0_axi_ipc...>: No instances of type FFS were
   found under block
   "microblaze_0_axi_ipc/microblaze_0_axi_ipc/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   microblaze_0_axi_ipc_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   microblaze_0_axi_periph_reset_source = FFS PADS CPUS;>: CPUS "*" does not
   match any design objects.

WARNING:ConstraintSystem:119 - Constraint <NET "RESET"            LOC=R18 |>
   [sensor.ucf(38)]: This constraint cannot be distributed from the design
   objects matching 'NET "RESET"' because those design objects do not contain or
   drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "RESET"            LOC=R18 |> [sensor.ucf(38)]' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD=LVCMOS33 |>
   [sensor.ucf(38)]: This constraint cannot be distributed from the design
   objects matching 'NET "RESET"' because those design objects do not contain or
   drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <FAST;> [sensor.ucf(38)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "RESET"' because those design objects do not contain or drive any instances
   of the correct type.

WARNING:ConstraintSystem:119 - Constraint <NET "fsl_i2s_0_i2s_bck_pin"      
   LOC=V15 |> [sensor.ucf(114)]: This constraint cannot be distributed from the
   design objects matching 'NET "fsl_i2s_0_i2s_bck_pin"' because those design
   objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fsl_i2s_0_i2s_bck_pin"       LOC=V15 |> [sensor.ucf(114)]' could not
   be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD=LVCMOS33 |>
   [sensor.ucf(114)]: This constraint cannot be distributed from the design
   objects matching 'NET "fsl_i2s_0_i2s_bck_pin"' because those design objects
   do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <CLOCK_DEDICATED_ROUTE=FALSE |>
   [sensor.ucf(114)]: This constraint cannot be distributed from the design
   objects matching 'NET "fsl_i2s_0_i2s_bck_pin"' because those design objects
   do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <FAST;> [sensor.ucf(114)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fsl_i2s_0_i2s_bck_pin"' because those design objects do not contain or drive
   any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <NET "fsl_i2s_0_i2s_lrck_pin"      
   LOC=T11 |> [sensor.ucf(115)]: This constraint cannot be distributed from the
   design objects matching 'NET "fsl_i2s_0_i2s_lrck_pin"' because those design
   objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fsl_i2s_0_i2s_lrck_pin"       LOC=T11 |> [sensor.ucf(115)]' could not
   be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD=LVCMOS33 |>
   [sensor.ucf(115)]: This constraint cannot be distributed from the design
   objects matching 'NET "fsl_i2s_0_i2s_lrck_pin"' because those design objects
   do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <FAST;> [sensor.ucf(115)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fsl_i2s_0_i2s_lrck_pin"' because those design objects do not contain or
   drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <NET "fsl_i2s_0_i2s_dati_pin"      
   LOC=W14 |> [sensor.ucf(116)]: This constraint cannot be distributed from the
   design objects matching 'NET "fsl_i2s_0_i2s_dati_pin"' because those design
   objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fsl_i2s_0_i2s_dati_pin"       LOC=W14 |> [sensor.ucf(116)]' could not
   be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD=LVCMOS33 |>
   [sensor.ucf(116)]: This constraint cannot be distributed from the design
   objects matching 'NET "fsl_i2s_0_i2s_dati_pin"' because those design objects
   do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <FAST;> [sensor.ucf(116)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fsl_i2s_0_i2s_dati_pin"' because those design objects do not contain or
   drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <NET "fsl_i2s_1_i2s_bck_pin"      
   LOC=T14 |> [sensor.ucf(131)]: This constraint cannot be distributed from the
   design objects matching 'NET "fsl_i2s_1_i2s_bck_pin"' because those design
   objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fsl_i2s_1_i2s_bck_pin"       LOC=T14 |> [sensor.ucf(131)]' could not
   be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD=LVCMOS33 |>
   [sensor.ucf(131)]: This constraint cannot be distributed from the design
   objects matching 'NET "fsl_i2s_1_i2s_bck_pin"' because those design objects
   do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <CLOCK_DEDICATED_ROUTE=FALSE |>
   [sensor.ucf(131)]: This constraint cannot be distributed from the design
   objects matching 'NET "fsl_i2s_1_i2s_bck_pin"' because those design objects
   do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <FAST;> [sensor.ucf(131)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fsl_i2s_1_i2s_bck_pin"' because those design objects do not contain or drive
   any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <NET "fsl_i2s_1_i2s_lrck_pin"      
   LOC=P14 |> [sensor.ucf(132)]: This constraint cannot be distributed from the
   design objects matching 'NET "fsl_i2s_1_i2s_lrck_pin"' because those design
   objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fsl_i2s_1_i2s_lrck_pin"       LOC=P14 |> [sensor.ucf(132)]' could not
   be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD=LVCMOS33 |>
   [sensor.ucf(132)]: This constraint cannot be distributed from the design
   objects matching 'NET "fsl_i2s_1_i2s_lrck_pin"' because those design objects
   do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <FAST;> [sensor.ucf(132)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fsl_i2s_1_i2s_lrck_pin"' because those design objects do not contain or
   drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <NET "fsl_i2s_1_i2s_dati_pin"      
   LOC=U14 |> [sensor.ucf(133)]: This constraint cannot be distributed from the
   design objects matching 'NET "fsl_i2s_1_i2s_dati_pin"' because those design
   objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fsl_i2s_1_i2s_dati_pin"       LOC=U14 |> [sensor.ucf(133)]' could not
   be found and so the Locate constraint will be removed.

WARNING:ConstraintSystem:119 - Constraint <IOSTANDARD=LVCMOS33 |>
   [sensor.ucf(133)]: This constraint cannot be distributed from the design
   objects matching 'NET "fsl_i2s_1_i2s_dati_pin"' because those design objects
   do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <FAST;> [sensor.ucf(133)]: This
   constraint cannot be distributed from the design objects matching 'NET
   "fsl_i2s_1_i2s_dati_pin"' because those design objects do not contain or
   drive any instances of the correct type.

WARNING:ConstraintSystem:194 - The TNM 'microblaze_0_axi_periph_reset_resync',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'microblaze_0_axi_ipc_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'clk_fpga_0', used in period specification
   'TS_clk_fpga_0', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_clk_fpga_0
   * 1.25 HIGH 50>

INFO:ConstraintSystem - The Period constraint <NET "fsl_i2s_0_i2s_bck_pin"
   PERIOD = 50.0 ns;> [sensor.ucf(10)], is specified using the Net Period method
   which is not recommended. Please use the Timespec PERIOD method.

INFO:ConstraintSystem - The Period constraint <NET "fsl_i2s_1_i2s_bck_pin"
   PERIOD = 50.0 ns;> [sensor.ucf(11)], is specified using the Net Period method
   which is not recommended. Please use the Timespec PERIOD method.

Done...

Processing BMM file "sensor.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'fsl_v20_0_i2s_mb0_FSL_M_Control' has no
   driver
WARNING:NgdBuild:452 - logical net 'fsl_v20_1_i2s_mb0_FSL_M_Control' has no
   driver
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 166

Writing NGD file "sensor.ngd" ...
Total REAL time to NGDBUILD completion: 2 min  24 sec
Total CPU time to NGDBUILD completion:  2 min  23 sec

Writing NGDBUILD log file "sensor.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o sensor_map.ncd -w -pr b -ol high -timing -detail -logic_opt on
-intstyle pa -register_duplication -xe n sensor.ngd sensor.pcf 
#----------------------------------------------#
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z010clg400-1".
Mapping design into LUTs...
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<0>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<0>) has input signal
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<0>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<10>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<10>) has input signal
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<10>" which will be trimmed. See
   Section 5 of the Map Report File for details about why the input signal will
   become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<11>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<11>) has input signal
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<11>" which will be trimmed. See
   Section 5 of the Map Report File for details about why the input signal will
   become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<1>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<1>) has input signal
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addr<2>" which will be trimmed. See Section 5
   of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<2>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<2>) has input signal
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<2>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<3>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<3>) has input signal
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<3>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<4>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<4>) has input signal
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<4>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<5>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<5>) has input signal
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<5>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<6>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<6>) has input signal
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<6>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<7>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<7>) has input signal
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<7>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<8>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<8>) has input signal
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<8>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<9>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<9>) has input signal
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<9>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<0>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<0>) has input signal
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<0>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<10>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<10>) has input signal
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<10>" which will be trimmed. See
   Section 5 of the Map Report File for details about why the input signal will
   become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<11>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<11>) has input signal
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<11>" which will be trimmed. See
   Section 5 of the Map Report File for details about why the input signal will
   become undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<1>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<1>) has input signal
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addr<2>" which will be trimmed. See Section 5
   of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<2>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<2>) has input signal
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<2>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<3>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<3>) has input signal
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<3>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<4>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<4>) has input signal
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<4>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<5>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<5>) has input signal
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<5>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<6>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<6>) has input signal
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<6>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<7>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<7>) has input signal
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<7>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<8>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<8>) has input signal
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<8>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<9>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<9>) has input signal
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_B
   RAM0.Async_FIFO_BRAM_I1/write_addrgray<9>" which will be trimmed. See Section
   5 of the Map Report File for details about why the input signal will become
   undriven.
ERROR:MapLib:979 - LUT2 symbol
   "microblaze_0_reset/microblaze_0_reset/EXT_LPF/External_System_Reset_MB_Debug_Sys_Rst_OR_8_o1" (output
   signal=microblaze_0_reset/microblaze_0_reset/EXT_LPF/External_System_Reset_MB
   _Debug_Sys_Rst_OR_8_o) has input signal "RESET" which will be trimmed. See
   Section 5 of the Map Report File for details about why the input signal will
   become undriven.
WARNING:MapLib:701 - Signal RESET connected to top level port RESET has been
   removed.
WARNING:MapLib:701 - Signal fsl_i2s_0_i2s_dati_pin connected to top level port
   fsl_i2s_0_i2s_dati_pin has been removed.
WARNING:MapLib:701 - Signal fsl_i2s_0_i2s_bck_pin connected to top level port
   fsl_i2s_0_i2s_bck_pin has been removed.
WARNING:MapLib:701 - Signal fsl_i2s_0_i2s_lrck_pin connected to top level port
   fsl_i2s_0_i2s_lrck_pin has been removed.
WARNING:MapLib:701 - Signal fsl_i2s_1_i2s_bck_pin connected to top level port
   fsl_i2s_1_i2s_bck_pin has been removed.
WARNING:MapLib:701 - Signal fsl_i2s_1_i2s_dati_pin connected to top level port
   fsl_i2s_1_i2s_dati_pin has been removed.
WARNING:MapLib:701 - Signal fsl_i2s_1_i2s_lrck_pin connected to top level port
   fsl_i2s_1_i2s_lrck_pin has been removed.
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<0>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<0>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<10>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<10>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<11>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<11>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<1>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<1>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<2>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<2>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<3>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<3>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<4>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<4>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<5>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<5>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<6>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<6>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<7>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<7>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<8>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<8>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<9>21" (output
   signal=fsl_v20_0_i2s_mb0/fsl_v20_0_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<9>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<0>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<0>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<10>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<10>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<11>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<11>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<1>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<1>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<2>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<2>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<3>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<3>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<4>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<4>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<5>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<5>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<6>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<6>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<7>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<7>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<8>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<8>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT4 symbol
   "fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data.Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<9>21" (output
   signal=fsl_v20_1_i2s_mb0/fsl_v20_1_i2s_mb0/Using_FIFO.Async_FIFO_Gen.Use_Data
   .Use_BRAM0.Async_FIFO_BRAM_I1/ecomp<9>) has an equation that uses input pin
   I0, which no longer has a connected signal. Please ensure that all the pins
   used in the equation for this LUT have signals that are not trimmed (see
   Section 5 of the Map Report File for details on which signals were trimmed).
ERROR:MapLib:978 - LUT2 symbol
   "microblaze_0_reset/microblaze_0_reset/EXT_LPF/External_System_Reset_MB_Debug_Sys_Rst_OR_8_o1" (output
   signal=microblaze_0_reset/microblaze_0_reset/EXT_LPF/External_System_Reset_MB
   _Debug_Sys_Rst_OR_8_o) has an equation that uses input pin I0, which no
   longer has a connected signal. Please ensure that all the pins used in the
   equation for this LUT have signals that are not trimmed (see Section 5 of the
   Map Report File for details on which signals were trimmed).
WARNING:MapLib:39 - The timing specification "PERIOD=50000 pS HIGH 50" on net
   "fsl_i2s_0_i2s_bck_pin" has been discarded, because the net was optimized out
   of the design.
WARNING:MapLib:39 - The timing specification "PERIOD=50000 pS HIGH 50" on net
   "fsl_i2s_1_i2s_bck_pin" has been discarded, because the net was optimized out
   of the design.

Error found in mapping process, exiting...
Errors found during the mapping phase.  Please see map report file for more
details.  Output files will not be written.

Design Summary
--------------
Number of errors   :  50
Number of warnings :   9
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.filters
Done writing Tab View settings to:
	D:\Git\InstrumentX\InGaAs.srcs\sources_1\edk\sensor\etc\sensor.gui
