<dec f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCFixupKinds.h' l='33' type='132'/>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCAsmBackend.cpp' l='38' c='_ZL16adjustFixupValuejm'/>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCAsmBackend.cpp' l='66' c='_ZL20getFixupKindNumBytesj'/>
<doc f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCFixupKinds.h' l='32'>/// 14-bit absolute relocation for conditional branches.</doc>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCELFObjectWriter.cpp' l='107' c='_ZNK12_GLOBAL__N_118PPCELFObjectWriter12getRelocTypeERN4llvm9MCContextERKNS1_7MCValueERKNS1_7MCFixupEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCELFObjectWriter.cpp' l='167' c='_ZNK12_GLOBAL__N_118PPCELFObjectWriter12getRelocTypeERN4llvm9MCContextERKNS1_7MCValueERKNS1_7MCFixupEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCCodeEmitter.cpp' l='93' u='r' c='_ZNK4llvm16PPCMCCodeEmitter20getAbsCondBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
