* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Dec 4 2021 00:32:22

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40UL640
    Package:       SWG16

Design statistics:
------------------
    FFs:                  302
    LUTs:                 690
    RAMs:                 14
    IOBs:                 1
    GBs:                  5
    PLLs:                 0
    Warm Boots:           0
    I2C_FIFOs:            0
    HFOSCs:               1
    LFOSCs:               0
    RGBA_DRVs:            0
    IR400_DRVs:           0
    IR500_DRVs:           0
    BARCODE_DRVs:         0
    LEDDA_IPs:            0
    IR_IPs:               0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 695/640
        Combinational Logic Cells: 393      out of   640       61.4063%
        Sequential Logic Cells:    302      out of   640       47.1875%
        Logic Tiles:               113      out of   156       72.4359%
    Registers: 
        Logic Registers:           302      out of   640       47.1875%
        IO Registers:              0        out of   240       0
    Block RAMs:                    14       out of   14        100%
    Warm Boots:                    0        out of   1         0%
    I2C_FIFOs:                     0        out of   1         0%
    HFOSCs:                        1        out of   1         100%
    LFOSCs:                        0        out of   1         0%
    RGBA_DRVs:                     0        out of   1         0%
    IR400_DRVs:                    0        out of   1         0%
    IR500_DRVs:                    0        out of   1         0%
    BARCODE_DRVs:                  0        out of   1         0%
    LEDDA_IPs:                     0        out of   1         0%
    IR_IPs:                        0        out of   1         0%
    Pins:
        Input Pins:                4        out of   10        40%
        Output Pins:               2        out of   10        20%
        InOut Pins:                0        out of   10        0%
    Global Buffers:                5        out of   8         62.5%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 0        out of   0         0%
    Bank 1: 0        out of   0         0%
    Bank 0: 5        out of   5         100%
    Bank 2: 1        out of   5         20%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                    Signal Name 
    ----------  ---------  -----------  -------  -------  -----------                    ----------- 
    A1          Input      SB_LVCMOS    No       0        Simple Input (Open-drain IO)   mosi_in     
    A2          Input      SB_LVCMOS    No       0        Simple Input (Open-drain IO)   reset_n_in  
    A4          Input      SB_LVCMOS    No       0        Simple Input (Open-drain IO)   cs_n_in     
    B4          Input      SB_LVCMOS    No       0        Simple Input (Open-drain IO)   clk_spi_in  

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                    Signal Name 
    ----------  ---------  -----------  -------  -------  -----------                    ----------- 
    C4          Output     SB_LVCMOS    No       0        Simple Output (Open-drain IO)  miso_out    
    D1          Output     SB_LVCMOS    No       2        Simple Output                  led_out     

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name                            
    -------------  -------  ---------  ------  -----------                            
    7              2                   25      sb_translator_1.state_g_1              
    1              0                   27      sb_translator_1.state_leds_2_sqmuxa_g  
    6              2                   276     reset_n_i_g                            
    3              0                   24      spi_slave_1.un3_mosi_data_out_g        
    5              2                   29      spi_slave_1.bitcnt_rxe_0_i_g           
