==27740== Cachegrind, a cache and branch-prediction profiler
==27740== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27740== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27740== Command: ./mser .
==27740== 
--27740-- warning: L3 cache found, using its data for the LL simulation.
--27740-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27740-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==27740== 
==27740== Process terminating with default action of signal 15 (SIGTERM)
==27740==    at 0x10D2C3: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27740==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27740== 
==27740== I   refs:      2,187,014,063
==27740== I1  misses:            1,249
==27740== LLi misses:            1,219
==27740== I1  miss rate:          0.00%
==27740== LLi miss rate:          0.00%
==27740== 
==27740== D   refs:        883,280,810  (597,479,326 rd   + 285,801,484 wr)
==27740== D1  misses:        4,501,662  (  3,145,283 rd   +   1,356,379 wr)
==27740== LLd misses:        2,001,726  (    774,586 rd   +   1,227,140 wr)
==27740== D1  miss rate:           0.5% (        0.5%     +         0.5%  )
==27740== LLd miss rate:           0.2% (        0.1%     +         0.4%  )
==27740== 
==27740== LL refs:           4,502,911  (  3,146,532 rd   +   1,356,379 wr)
==27740== LL misses:         2,002,945  (    775,805 rd   +   1,227,140 wr)
==27740== LL miss rate:            0.1% (        0.0%     +         0.4%  )
