// Seed: 3448151573
module module_0 (
    input supply1 id_0
);
endmodule
module module_1 (
    input  wor   id_0,
    input  logic id_1,
    input  tri0  id_2,
    output logic id_3,
    input  logic id_4,
    output uwire id_5
);
  assign id_5 = 1;
  assign id_3 = 1;
  wire id_7;
  assign id_5 = 1;
  module_0(
      id_0
  );
  assign id_3 = id_4;
  genvar id_8;
  wire id_9;
  tri1 id_10, id_11;
  reg id_12;
  always_comb begin
    if (1) begin
      id_10 = id_2;
      id_12 <= 1;
      {id_4, id_1} <= id_1;
    end
  end
  assign id_8[1'h0] = id_8;
endmodule
