
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000446                       # Number of seconds simulated
sim_ticks                                   446163057                       # Number of ticks simulated
final_tick                                  446163057                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  65045                       # Simulator instruction rate (inst/s)
host_op_rate                                   184184                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               32460403                       # Simulator tick rate (ticks/s)
host_mem_usage                                8780800                       # Number of bytes of host memory used
host_seconds                                    13.74                       # Real time elapsed on the host
sim_insts                                      894031                       # Number of instructions simulated
sim_ops                                       2531583                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         410048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          48704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         394496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          49344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         408960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          49280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         392320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1802304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        49152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        48704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        49344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        49280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        196480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        76416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           76416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            6407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            6164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst             771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data            6390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst             770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            6130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               28161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1194                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1194                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         110166001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         919054130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst         109161884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         884196918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst         110596337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         916615559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst         110452892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         879319777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4039563500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    110166001                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst    109161884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst    110596337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst    110452892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        440377115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       171273705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            171273705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       171273705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        110166001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        919054130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst        109161884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        884196918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst        110596337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        916615559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst        110452892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        879319777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4210837205                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                  43289                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            43289                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             2414                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               35537                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   5691                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               335                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups          35537                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits             13621                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses           21916                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         1824                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                      38337                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                      63333                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                          277                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                          675                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                      39801                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          162                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   26                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON      446163057                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                         1339830                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             62307                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        286796                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      43289                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             19312                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      1209065                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   4994                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                  76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          473                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          386                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                    39702                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 1019                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           1274810                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.601718                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.997533                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 1155125     90.61%     90.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    5447      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    8412      0.66%     91.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                    5445      0.43%     92.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    8730      0.68%     92.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    5395      0.42%     93.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    8641      0.68%     93.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    6191      0.49%     94.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   71424      5.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             1274810                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.032309                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.214054                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   52238                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              1123112                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    40781                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                56182                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  2497                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts                751285                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                  2497                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   68877                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 330272                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          3098                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    80080                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               789986                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                742194                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   81                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 77965                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                     2                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                705761                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            1010703                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              2315909                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         1507154                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups            35268                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               926474                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   84104                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                71                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            66                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   249569                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               41263                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              66469                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              508                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            1625                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    724707                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                366                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   705796                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              786                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          59840                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        80324                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           328                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      1274810                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.553648                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.251389                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             980805     76.94%     76.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             105456      8.27%     85.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              81587      6.40%     91.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              46280      3.63%     95.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              28472      2.23%     97.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5              17634      1.38%     98.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               7296      0.57%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               5748      0.45%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               1532      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        1274810                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   2396     87.57%     87.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     87.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     87.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   14      0.51%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     88.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                    78      2.85%     90.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                   86      3.14%     94.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                7      0.26%     94.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             155      5.67%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass            10058      1.43%      1.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               509894     72.24%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               19121      2.71%     76.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                62387      8.84%     85.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd               1063      0.15%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               37935      5.37%     90.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              31300      4.43%     95.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           1343      0.19%     95.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite         32695      4.63%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                705796                       # Type of FU issued
system.cpu0.iq.rate                          0.526780                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       2736                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003876                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           2619239                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           749057                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       663095                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads              70680                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes             35901                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses        35133                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                663075                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                  35399                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads            6637                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         7527                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         5378                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           46                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  2497                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   9155                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               318614                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             725073                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              131                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                41263                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               66469                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               161                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    25                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               318584                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            50                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           539                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         2708                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                3247                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               700441                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                38285                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             5350                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                      101614                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   35004                       # Number of branches executed
system.cpu0.iew.exec_stores                     63329                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.522783                       # Inst execution rate
system.cpu0.iew.wb_sent                        699215                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       698228                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   526397                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  1406877                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      0.521132                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.374160                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts          59857                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             2468                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      1265280                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.525699                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.435374                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       988939     78.16%     78.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       168950     13.35%     91.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        20651      1.63%     93.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        24394      1.93%     95.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        10861      0.86%     95.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        17490      1.38%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         7849      0.62%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         5434      0.43%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        20712      1.64%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      1265280                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              233820                       # Number of instructions committed
system.cpu0.commit.committedOps                665156                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         94821                       # Number of memory references committed
system.cpu0.commit.loads                        33731                       # Number of loads committed
system.cpu0.commit.membars                          8                       # Number of memory barriers committed
system.cpu0.commit.branches                     32393                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                     34893                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   654915                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                4918                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass         9261      1.39%      1.39% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          478706     71.97%     73.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          18967      2.85%     76.21% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           62365      9.38%     85.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd          1036      0.16%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.74% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          32466      4.88%     90.63% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         28617      4.30%     94.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         1265      0.19%     95.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite        32473      4.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           665156                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                20712                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     1969581                       # The number of ROB reads
system.cpu0.rob.rob_writes                    1459851                       # The number of ROB writes
system.cpu0.timesIdled                            433                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          65020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     233820                       # Number of Instructions Simulated
system.cpu0.committedOps                       665156                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.730177                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.730177                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.174515                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.174515                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 1434851                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 741102                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                    34938                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2350                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   553486                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  218894                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 173624                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements             5921                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          474.050162                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              85881                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             6433                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.350070                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           148518                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   474.050162                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.925879                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.925879                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           746033                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          746033                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data        31053                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          31053                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        54828                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         54828                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data        85881                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           85881                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        85881                       # number of overall hits
system.cpu0.dcache.overall_hits::total          85881                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          325                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          325                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         6244                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         6244                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data         6569                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          6569                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         6569                       # number of overall misses
system.cpu0.dcache.overall_misses::total         6569                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     22851126                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     22851126                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    374392566                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    374392566                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    397243692                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    397243692                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    397243692                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    397243692                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        31378                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        31378                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        61072                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        61072                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        92450                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        92450                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        92450                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        92450                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.010358                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010358                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.102240                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.102240                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.071055                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.071055                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.071055                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.071055                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 70311.156923                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 70311.156923                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 59960.372518                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59960.372518                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 60472.475567                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60472.475567                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 60472.475567                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60472.475567                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1302                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs   100.153846                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         5788                       # number of writebacks
system.cpu0.dcache.writebacks::total             5788                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          132                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          132                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data            3                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data          135                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data          135                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          193                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          193                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         6241                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         6241                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         6434                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6434                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         6434                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6434                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     13983003                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     13983003                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    370117512                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    370117512                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    384100515                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    384100515                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    384100515                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    384100515                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.006151                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006151                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.102191                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.102191                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.069594                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.069594                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.069594                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.069594                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 72450.792746                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 72450.792746                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 59304.199968                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 59304.199968                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 59698.556885                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59698.556885                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 59698.556885                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59698.556885                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements              329                       # number of replacements
system.cpu0.icache.tags.tagsinuse          493.085284                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              38659                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              840                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            46.022619                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            75591                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   493.085284                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.963057                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.963057                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           318456                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          318456                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst        38659                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          38659                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        38659                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           38659                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        38659                       # number of overall hits
system.cpu0.icache.overall_hits::total          38659                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         1043                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1043                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         1043                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1043                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         1043                       # number of overall misses
system.cpu0.icache.overall_misses::total         1043                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     60255681                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     60255681                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     60255681                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     60255681                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     60255681                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     60255681                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        39702                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        39702                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        39702                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        39702                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        39702                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        39702                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.026271                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.026271                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.026271                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.026271                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.026271                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.026271                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 57771.506232                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57771.506232                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 57771.506232                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57771.506232                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 57771.506232                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57771.506232                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1184                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    62.315789                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks          329                       # number of writebacks
system.cpu0.icache.writebacks::total              329                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          203                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          203                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          203                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          203                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          203                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          203                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          840                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          840                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          840                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          840                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          840                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          840                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     49653295                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     49653295                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     49653295                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     49653295                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     49653295                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     49653295                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.021158                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.021158                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.021158                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.021158                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.021158                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.021158                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 59111.065476                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 59111.065476                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 59111.065476                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 59111.065476                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 59111.065476                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 59111.065476                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements            3139                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        3025.350264                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs              6323                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            7193                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            0.879049                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks     2.919904                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst   418.452664                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  2603.977695                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.000713                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.102161                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.635737                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.738611                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4054                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3798                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.989746                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses           61265                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses          61265                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks         5788                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total         5788                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks          326                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total          326                       # number of WritebackClean hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data            6                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total            6                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst           69                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total           69                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data           14                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total           14                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst           69                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data           20                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total             89                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst           69                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data           20                       # number of overall hits
system.cpu0.l2cache.overall_hits::total            89                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::cpu0.data         6235                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         6235                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst          771                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total          771                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data          179                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          179                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst          771                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data         6414                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         7185                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst          771                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data         6414                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         7185                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data    363867102                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    363867102                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst     48640644                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     48640644                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data     13745907                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     13745907                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst     48640644                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data    377613009                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    426253653                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst     48640644                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data    377613009                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    426253653                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks         5788                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total         5788                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks          326                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total          326                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data         6241                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total         6241                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst          840                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total          840                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data          193                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total          193                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst          840                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data         6434                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total         7274                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst          840                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data         6434                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total         7274                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.999039                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.999039                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.917857                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.917857                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.927461                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.927461                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.917857                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.996892                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.987765                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.917857                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.996892                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.987765                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 58358.797434                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 58358.797434                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 63087.735409                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 63087.735409                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 76792.776536                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 76792.776536                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 63087.735409                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 58873.247428                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 59325.491023                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 63087.735409                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 58873.247428                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 59325.491023                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks         2386                       # number of writebacks
system.cpu0.l2cache.writebacks::total            2386                       # number of writebacks
system.cpu0.l2cache.ReadCleanReq_mshr_hits::cpu0.inst            1                       # number of ReadCleanReq MSHR hits
system.cpu0.l2cache.ReadCleanReq_mshr_hits::total            1                       # number of ReadCleanReq MSHR hits
system.cpu0.l2cache.demand_mshr_hits::cpu0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::cpu0.inst            1                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data         6235                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         6235                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst          770                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total          770                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data          179                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          179                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst          770                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data         6414                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         7184                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst          770                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data         6414                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         7184                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data    350375710                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    350375710                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst     46913496                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     46913496                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data     13359549                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     13359549                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst     46913496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data    363735259                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    410648755                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst     46913496                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data    363735259                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    410648755                       # number of overall MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.999039                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.999039                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.916667                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.927461                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.927461                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.916667                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.996892                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.987627                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.916667                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.996892                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.987627                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 56194.981556                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 56194.981556                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 60926.618182                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 60926.618182                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 74634.351955                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 74634.351955                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 60926.618182                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 56709.582008                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 57161.575028                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 60926.618182                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 56709.582008                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 57161.575028                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests        13524                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests         6250                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops          486                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops          486                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp         1033                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty         8174                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean          329                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict          918                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq         6241                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp         6240                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq          840                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq          193                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         2009                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side        18788                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total            20797                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        74816                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       782144                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total            856960                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                       3171                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic               152704                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples        10445                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.047104                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.211871                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0              9953     95.29%     95.29% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1               492      4.71%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total         10445                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy       8577414                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          1.9                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy       839492                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy      6426567                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          1.4                       # Layer utilization (%)
system.cpu1.branchPred.lookups                  40680                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            40680                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             2376                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               34573                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   5167                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               321                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups          34573                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits             13067                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses           21506                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         1795                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                      35367                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                      60660                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                          290                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                          607                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                      37611                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          201                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   26                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON      446163057                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                         1339830                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             61161                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        267157                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      40680                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             18234                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      1209587                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   5000                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 111                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          723                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          191                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    37472                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  992                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           1274279                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.554779                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.923597                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 1163762     91.33%     91.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    5000      0.39%     91.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    8010      0.63%     92.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    4871      0.38%     92.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    8190      0.64%     93.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    4901      0.38%     93.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    8357      0.66%     94.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    5601      0.44%     94.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   65587      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             1274279                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.030362                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.199396                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   51066                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              1131222                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    38483                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                51008                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  2500                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts                691169                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                  2500                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   66362                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 326110                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          3117                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    73958                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               802232                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                682065                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                   59                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 69764                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                     2                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                726897                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands             921060                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              2120870                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         1375546                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups            35141                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps               838842                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   82218                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                72                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            66                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   228726                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               38279                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              63847                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              446                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            1488                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    665442                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                369                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   646597                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              726                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          59082                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        79763                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           331                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      1274279                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.507422                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.209750                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            1004356     78.82%     78.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              98651      7.74%     86.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              73589      5.77%     92.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              41890      3.29%     95.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              25752      2.02%     97.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              16330      1.28%     98.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               6957      0.55%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               5334      0.42%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               1420      0.11%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        1274279                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   2239     86.45%     86.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     86.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     86.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   14      0.54%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     86.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                    73      2.82%     89.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  101      3.90%     93.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                6      0.23%     93.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             157      6.06%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass             9107      1.41%      1.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               465991     72.07%     73.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               17137      2.65%     76.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                55760      8.62%     84.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd               1050      0.16%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               35029      5.42%     90.33% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              28653      4.43%     94.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead           1223      0.19%     94.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         32647      5.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                646597                       # Type of FU issued
system.cpu1.iq.rate                          0.482596                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       2590                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004006                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           2500469                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           689187                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       604367                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads              70320                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes             35747                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses        34958                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                604861                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                  35219                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads            6047                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         7369                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores         5364                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  2500                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   8613                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               315050                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             665811                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               81                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                38279                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               63847                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               162                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    29                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               315019                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            44                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           539                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         2703                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                3242                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               641447                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                35320                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             5150                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                       95978                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   32716                       # Number of branches executed
system.cpu1.iew.exec_stores                     60658                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.478753                       # Inst execution rate
system.cpu1.iew.wb_sent                        640334                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       639325                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   479110                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  1270104                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      0.477169                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.377221                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts          59102                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             2472                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      1264831                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.479692                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.376070                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      1011443     79.97%     79.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       155337     12.28%     92.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        19112      1.51%     93.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        22545      1.78%     95.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         9812      0.78%     96.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        15756      1.25%     97.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         7092      0.56%     98.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         4919      0.39%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        18815      1.49%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      1264831                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              215149                       # Number of instructions committed
system.cpu1.commit.committedOps                606729                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         89393                       # Number of memory references committed
system.cpu1.commit.loads                        30910                       # Number of loads committed
system.cpu1.commit.membars                          8                       # Number of memory barriers committed
system.cpu1.commit.branches                     30116                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                     34657                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   597448                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                4445                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass         8301      1.37%      1.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          435304     71.75%     73.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          16954      2.79%     75.91% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           55741      9.19%     85.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd          1036      0.17%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.27% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          29763      4.91%     90.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         26128      4.31%     94.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead         1147      0.19%     94.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        32355      5.33%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           606729                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                18815                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     1911847                       # The number of ROB reads
system.cpu1.rob.rob_writes                    1341315                       # The number of ROB writes
system.cpu1.timesIdled                            435                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          65551                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                     215149                       # Number of Instructions Simulated
system.cpu1.committedOps                       606729                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.227452                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.227452                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.160579                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.160579                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 1304742                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 672079                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                    34856                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                    2226                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   501228                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  199801                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                 163506                       # number of misc regfile reads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements             5673                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          473.558056                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              81123                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             6185                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.116087                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           153513                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   473.558056                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.924918                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.924918                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           705665                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          705665                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data        28680                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          28680                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        52443                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         52443                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data        81123                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           81123                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        81123                       # number of overall hits
system.cpu1.dcache.overall_hits::total          81123                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          303                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          303                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         6009                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         6009                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data         6312                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6312                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         6312                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6312                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     21257721                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     21257721                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    376017273                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    376017273                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    397274994                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    397274994                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    397274994                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    397274994                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        28983                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        28983                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        58452                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        58452                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        87435                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        87435                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        87435                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        87435                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.010454                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010454                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.102802                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.102802                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.072191                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.072191                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.072191                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.072191                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 70157.495050                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70157.495050                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 62575.681977                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 62575.681977                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 62939.637833                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62939.637833                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 62939.637833                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62939.637833                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1001                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    83.416667                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         5547                       # number of writebacks
system.cpu1.dcache.writebacks::total             5547                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          123                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          126                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          126                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          180                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          180                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         6006                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         6006                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         6186                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6186                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         6186                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6186                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     12810510                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     12810510                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    371814147                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    371814147                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    384624657                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    384624657                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    384624657                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    384624657                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.006211                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006211                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.102751                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.102751                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.070750                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.070750                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.070750                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.070750                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 71169.500000                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71169.500000                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 61907.117383                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 61907.117383                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 62176.633851                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 62176.633851                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 62176.633851                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 62176.633851                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements              306                       # number of replacements
system.cpu1.icache.tags.tagsinuse          493.018982                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              36452                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              817                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            44.616891                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            80586                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   493.018982                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.962928                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.962928                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           300593                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          300593                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst        36452                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          36452                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        36452                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           36452                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        36452                       # number of overall hits
system.cpu1.icache.overall_hits::total          36452                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1020                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1020                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1020                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1020                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1020                       # number of overall misses
system.cpu1.icache.overall_misses::total         1020                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     61127810                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     61127810                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     61127810                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     61127810                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     61127810                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     61127810                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        37472                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        37472                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        37472                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        37472                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        37472                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        37472                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.027220                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.027220                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.027220                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.027220                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.027220                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.027220                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 59929.225490                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59929.225490                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 59929.225490                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59929.225490                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 59929.225490                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59929.225490                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          984                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    57.882353                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks          306                       # number of writebacks
system.cpu1.icache.writebacks::total              306                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          203                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          203                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          203                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          203                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          203                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          203                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          817                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          817                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          817                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          817                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          817                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          817                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     50248035                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     50248035                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     50248035                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     50248035                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     50248035                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     50248035                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.021803                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.021803                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.021803                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.021803                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.021803                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.021803                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 61503.102815                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61503.102815                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 61503.102815                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61503.102815                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 61503.102815                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61503.102815                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements            2889                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        3029.908691                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs              6032                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            6943                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            0.868789                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks     2.583586                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst   415.504483                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  2611.820623                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.000631                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.101442                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.637652                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.739724                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4054                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         3798                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.989746                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses           58847                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses          58847                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks         5547                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total         5547                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks          303                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total          303                       # number of WritebackClean hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data            4                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst           53                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total           53                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data           11                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total           11                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst           53                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data           15                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total             68                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst           53                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data           15                       # number of overall hits
system.cpu1.l2cache.overall_hits::total            68                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data         6002                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         6002                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst          764                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          764                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data          169                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total          169                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst          764                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data         6171                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         6935                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst          764                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data         6171                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         6935                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data    365803830                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    365803830                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst     49298652                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     49298652                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data     12593727                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total     12593727                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst     49298652                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data    378397557                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    427696209                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst     49298652                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data    378397557                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    427696209                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks         5547                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total         5547                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks          303                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total          303                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data         6006                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total         6006                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst          817                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          817                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data          180                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total          180                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst          817                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data         6186                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total         7003                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst          817                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data         6186                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total         7003                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.999334                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.999334                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.935129                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.935129                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.938889                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.938889                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.935129                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.997575                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.990290                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.935129                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.997575                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.990290                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 60946.989337                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 60946.989337                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 64527.031414                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 64527.031414                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 74519.094675                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 74519.094675                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 64527.031414                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 61318.677200                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 61672.128190                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 64527.031414                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 61318.677200                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 61672.128190                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks         2143                       # number of writebacks
system.cpu1.l2cache.writebacks::total            2143                       # number of writebacks
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data         6002                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         6002                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst          764                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          764                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data          169                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total          169                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst          764                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data         6171                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         6935                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst          764                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data         6171                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         6935                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data    352820842                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    352820842                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst     47644574                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     47644574                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data     12228404                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total     12228404                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst     47644574                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data    365049246                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    412693820                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst     47644574                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data    365049246                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    412693820                       # number of overall MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.999334                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.999334                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.935129                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.935129                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.938889                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.938889                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.935129                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.997575                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.990290                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.935129                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.997575                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.990290                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 58783.879040                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 58783.879040                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 62362.007853                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62362.007853                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 72357.420118                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72357.420118                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 62362.007853                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 59155.606223                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 59508.842105                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 62362.007853                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 59155.606223                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 59508.842105                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests        12982                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests         5979                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          480                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          480                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp          997                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty         7690                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean          306                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict          904                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq         6006                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp         6005                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq          817                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq          180                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         1940                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side        18044                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total            19984                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        71872                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       750848                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total            822720                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                       2921                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic               137152                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples         9924                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.048972                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.215821                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0              9438     95.10%     95.10% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               486      4.90%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total          9924                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy       8221104                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          1.8                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy       816183                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy      6178815                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          1.4                       # Layer utilization (%)
system.cpu2.branchPred.lookups                  43154                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            43154                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             2385                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               35442                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                   5610                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               305                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups          35442                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits             13566                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses           21876                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         1838                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                      38106                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                      63237                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                          236                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                          670                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                      39580                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          161                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   26                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON      446163057                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                         1339830                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles             61188                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                        286022                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      43154                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             19176                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      1207938                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   4932                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                  70                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          544                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          424                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                    39483                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                 1000                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples           1272636                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.600531                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.995689                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 1153382     90.63%     90.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    5431      0.43%     91.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    8378      0.66%     91.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    5417      0.43%     92.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                    8729      0.69%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    5353      0.42%     93.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    8650      0.68%     93.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    6130      0.48%     94.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   71166      5.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             1272636                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.032209                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.213476                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                   50964                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              1122607                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    40615                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                55984                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  2466                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts                748397                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                  2466                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                   67557                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 323837                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          3566                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    79768                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               795442                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                739321                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                   73                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 77638                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                     2                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                711559                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands            1006488                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              2307193                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         1500963                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups            35331                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps               922992                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   83367                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                76                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            72                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   248988                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads               41064                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              66314                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              540                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            1642                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                    721852                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                372                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                   703340                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              753                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          59317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        79055                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           334                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      1272636                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.552664                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.250802                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             979693     76.98%     76.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             105173      8.26%     85.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              81139      6.38%     91.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              46141      3.63%     95.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              28344      2.23%     97.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              17564      1.38%     98.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6               7347      0.58%     99.43% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               5692      0.45%     99.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               1543      0.12%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        1272636                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   2393     86.80%     86.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     86.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     86.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   14      0.51%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     87.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                    84      3.05%     90.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   96      3.48%     93.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                7      0.25%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             163      5.91%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass            10074      1.43%      1.43% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               508065     72.24%     73.67% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               19039      2.71%     76.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                62130      8.83%     85.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd               1074      0.15%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               37743      5.37%     90.73% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              31144      4.43%     95.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead           1343      0.19%     95.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite         32728      4.65%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                703340                       # Type of FU issued
system.cpu2.iq.rate                          0.524947                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       2757                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.003920                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           2612040                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes           745574                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses       660585                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads              70784                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes             36009                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses        35165                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                660572                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                  35451                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads            6608                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         7445                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores         5331                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           27                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           67                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  2466                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                   8717                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               312607                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts             722224                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts              113                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                41064                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts               66314                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               167                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                    25                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents               312578                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            45                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           511                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect         2735                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                3246                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts               697928                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                38067                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             5410                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                      101300                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   34950                       # Number of branches executed
system.cpu2.iew.exec_stores                     63233                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.520908                       # Inst execution rate
system.cpu2.iew.wb_sent                        696697                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                       695750                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   524367                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  1401301                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      0.519282                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.374200                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts          59345                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             2437                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      1263215                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.524721                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.433965                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0       987750     78.19%     78.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       168431     13.33%     91.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        20620      1.63%     93.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        24299      1.92%     95.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        10824      0.86%     95.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        17431      1.38%     97.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         7826      0.62%     97.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         5412      0.43%     98.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        20622      1.63%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      1263215                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts              233063                       # Number of instructions committed
system.cpu2.commit.committedOps                662835                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                         94602                       # Number of memory references committed
system.cpu2.commit.loads                        33619                       # Number of loads committed
system.cpu2.commit.membars                          8                       # Number of memory barriers committed
system.cpu2.commit.branches                     32304                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                     34883                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   652632                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                4900                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass         9223      1.39%      1.39% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          476979     71.96%     73.35% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          18885      2.85%     76.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv           62110      9.37%     85.57% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd          1036      0.16%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          32359      4.88%     90.61% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         28515      4.30%     94.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead         1260      0.19%     95.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite        32468      4.90%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           662835                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                20622                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                     1964773                       # The number of ROB reads
system.cpu2.rob.rob_writes                    1454052                       # The number of ROB writes
system.cpu2.timesIdled                            428                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          67194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                     233063                       # Number of Instructions Simulated
system.cpu2.committedOps                       662835                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.748789                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.748789                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.173950                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.173950                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 1429464                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 738148                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                    34986                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                    2359                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   551604                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                  218005                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                 173121                       # number of misc regfile reads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements             5899                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          473.258232                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              85604                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             6411                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.352675                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           143523                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   473.258232                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.924332                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.924332                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           743683                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          743683                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data        30877                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          30877                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data        54727                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         54727                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data        85604                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           85604                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data        85604                       # number of overall hits
system.cpu2.dcache.overall_hits::total          85604                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          320                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          320                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         6235                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         6235                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data         6555                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6555                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         6555                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6555                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     21913398                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     21913398                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    373705587                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    373705587                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    395618985                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    395618985                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    395618985                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    395618985                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data        31197                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        31197                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data        60962                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        60962                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data        92159                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        92159                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data        92159                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        92159                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.010257                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010257                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.102277                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.102277                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.071127                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.071127                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.071127                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.071127                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 68479.368750                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 68479.368750                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 59936.742101                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 59936.742101                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 60353.773455                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 60353.773455                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 60353.773455                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 60353.773455                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          915                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    57.187500                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         5775                       # number of writebacks
system.cpu2.dcache.writebacks::total             5775                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          140                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          140                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          143                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          143                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          143                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          143                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          180                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          180                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         6232                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         6232                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         6412                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         6412                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         6412                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         6412                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data     12585069                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     12585069                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    369407889                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    369407889                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    381992958                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    381992958                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    381992958                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    381992958                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.005770                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005770                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.102228                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.102228                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.069575                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.069575                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.069575                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.069575                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 69917.050000                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 69917.050000                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 59275.977054                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 59275.977054                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 59574.697130                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 59574.697130                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 59574.697130                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 59574.697130                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements              314                       # number of replacements
system.cpu2.icache.tags.tagsinuse          493.704903                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              38452                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              826                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            46.552058                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            70596                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   493.704903                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.964267                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.964267                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           316690                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          316690                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst        38452                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          38452                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        38452                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           38452                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        38452                       # number of overall hits
system.cpu2.icache.overall_hits::total          38452                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1031                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1031                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1031                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1031                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1031                       # number of overall misses
system.cpu2.icache.overall_misses::total         1031                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     62271996                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     62271996                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     62271996                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     62271996                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     62271996                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     62271996                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        39483                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        39483                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        39483                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        39483                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        39483                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        39483                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.026113                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.026113                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.026113                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.026113                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.026113                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.026113                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 60399.608147                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 60399.608147                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 60399.608147                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 60399.608147                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 60399.608147                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 60399.608147                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1263                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    66.473684                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks          314                       # number of writebacks
system.cpu2.icache.writebacks::total              314                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          205                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          205                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          205                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          205                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          205                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          205                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          826                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          826                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst          826                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          826                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst          826                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          826                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     50994952                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     50994952                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     50994952                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     50994952                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     50994952                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     50994952                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.020920                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.020920                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.020920                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.020920                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.020920                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.020920                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 61737.230024                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61737.230024                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 61737.230024                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61737.230024                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 61737.230024                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61737.230024                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements            3134                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        3019.776412                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs              6263                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs            7180                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            0.872284                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks     3.128112                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst   398.126275                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  2618.522025                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.000764                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.097199                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.639288                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.737250                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4046                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         3790                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.987793                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses           60960                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses          60960                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks         5775                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total         5775                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks          310                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total          310                       # number of WritebackClean hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data            5                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total            5                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst           54                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total           54                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data           10                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total           10                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst           54                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data           15                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total             69                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst           54                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data           15                       # number of overall hits
system.cpu2.l2cache.overall_hits::total            69                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::cpu2.data         6227                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         6227                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst          772                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total          772                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data          170                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total          170                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst          772                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data         6397                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total         7169                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst          772                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data         6397                       # number of overall misses
system.cpu2.l2cache.overall_misses::total         7169                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data    363168468                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    363168468                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst     50029254                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     50029254                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data     12373614                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total     12373614                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst     50029254                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data    375542082                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total    425571336                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst     50029254                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data    375542082                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total    425571336                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks         5775                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total         5775                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks          310                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total          310                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data         6232                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total         6232                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst          826                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total          826                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data          180                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total          180                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst          826                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data         6412                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total         7238                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst          826                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data         6412                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total         7238                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.999198                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.999198                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.934625                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.934625                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.944444                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.944444                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.934625                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.997661                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.990467                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.934625                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.997661                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.990467                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 58321.578288                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 58321.578288                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 64804.733161                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 64804.733161                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 72785.964706                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 72785.964706                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 64804.733161                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 58705.968735                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 59362.719487                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 64804.733161                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 58705.968735                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 59362.719487                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks         2359                       # number of writebacks
system.cpu2.l2cache.writebacks::total            2359                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data         6227                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         6227                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst          772                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total          772                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data          170                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total          170                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst          772                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data         6397                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total         7169                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst          772                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data         6397                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total         7169                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data    349692498                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    349692498                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst     48360648                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     48360648                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data     12006340                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total     12006340                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst     48360648                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data    361698838                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total    410059486                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst     48360648                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data    361698838                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total    410059486                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.999198                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.999198                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.934625                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.934625                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.944444                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.934625                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.997661                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.990467                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.934625                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.997661                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.990467                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 56157.459130                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 56157.459130                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 62643.326425                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62643.326425                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 70625.529412                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70625.529412                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 62643.326425                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 56541.947475                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 57198.979774                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 62643.326425                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 56541.947475                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 57198.979774                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests        13451                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests         6213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops          491                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops          491                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp         1006                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty         8134                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean          314                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict          931                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq         6232                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp         6231                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq          826                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq          180                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         1966                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side        18722                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total            20688                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side        72960                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side       779904                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total            852864                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                       3166                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic               150976                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples        10404                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.047770                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.213290                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0              9907     95.22%     95.22% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1               497      4.78%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total         10404                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy       8534457                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          1.9                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy       825506                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy      6404589                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          1.4                       # Layer utilization (%)
system.cpu3.branchPred.lookups                  40555                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            40555                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             2397                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               34473                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                   5128                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect               335                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups          34473                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits             12858                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses           21615                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         1803                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                      34922                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                      60257                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                          290                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                          598                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                      37279                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          172                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   26                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON      446163057                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                         1339830                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles             59143                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                        264807                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      40555                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             17986                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      1209891                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   4964                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                  71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          537                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles          275                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                    37173                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                  982                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples           1272405                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.548949                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.914109                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 1163192     91.42%     91.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    4938      0.39%     91.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    7867      0.62%     92.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                    4881      0.38%     92.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                    8115      0.64%     93.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    4826      0.38%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    8286      0.65%     94.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    5536      0.44%     94.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   64764      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             1272405                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.030269                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.197642                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                   48842                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              1132751                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    38095                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                50235                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  2482                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts                682441                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                  2482                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                   63916                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 328214                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          2503                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    73017                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               802273                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                673078                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                   46                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 68364                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                     2                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                728442                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands             907140                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              2090582                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups         1354804                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups            35157                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps               824042                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   83098                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                73                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            68                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   225292                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads               37914                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              63475                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              491                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            1490                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                    656243                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                378                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                   637294                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              724                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          59758                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        80642                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           340                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples      1272405                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.500858                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.204392                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            1006422     79.10%     79.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1              97572      7.67%     86.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              72124      5.67%     92.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              41151      3.23%     95.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              25494      2.00%     97.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              16013      1.26%     98.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6               6880      0.54%     99.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               5292      0.42%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1457      0.11%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        1272405                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   2245     87.59%     87.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     87.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     87.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   16      0.62%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     88.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                    59      2.30%     90.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   89      3.47%     93.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                7      0.27%     94.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             147      5.74%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass             8953      1.40%      1.40% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               459060     72.03%     73.44% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               16780      2.63%     76.07% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                54633      8.57%     84.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd               1073      0.17%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.81% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               34659      5.44%     90.25% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              28358      4.45%     94.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead           1202      0.19%     94.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite         32576      5.11%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                637294                       # Type of FU issued
system.cpu3.iq.rate                          0.475653                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       2563                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004022                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads           2480117                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes           680797                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses       594928                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads              70163                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes             35621                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses        34889                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                595761                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                  35143                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads            5958                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         7480                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores         5432                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           50                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  2482                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                   8862                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               316155                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts             656621                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               87                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                37914                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts               63475                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               166                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                    38                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents               316113                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            43                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           546                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect         2690                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                3236                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts               631968                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                34877                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             5326                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                       95132                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   32341                       # Number of branches executed
system.cpu3.iew.exec_stores                     60255                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.471678                       # Inst execution rate
system.cpu3.iew.wb_sent                        630803                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                       629817                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   471402                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  1247529                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      0.470072                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.377869                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts          59786                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             2455                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples      1262960                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.472591                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.366253                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      1013444     80.24%     80.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       153002     12.11%     92.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        18834      1.49%     93.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        22263      1.76%     95.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         9717      0.77%     96.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        15435      1.22%     97.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         6972      0.55%     98.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         4815      0.38%     98.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        18478      1.46%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      1262960                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts              211999                       # Number of instructions committed
system.cpu3.commit.committedOps                596863                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                         88477                       # Number of memory references committed
system.cpu3.commit.loads                        30434                       # Number of loads committed
system.cpu3.commit.membars                          8                       # Number of memory barriers committed
system.cpu3.commit.branches                     29732                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                     34617                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                   587744                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                4365                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass         8139      1.36%      1.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          427976     71.70%     73.07% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          16614      2.78%     75.85% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv           54621      9.15%     85.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd          1036      0.17%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.18% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead          29307      4.91%     90.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         25708      4.31%     94.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead         1127      0.19%     94.58% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite        32335      5.42%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           596863                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                18478                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                     1901131                       # The number of ROB reads
system.cpu3.rob.rob_writes                    1322953                       # The number of ROB writes
system.cpu3.timesIdled                            431                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          67425                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                     211999                       # Number of Instructions Simulated
system.cpu3.committedOps                       596863                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.319983                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.319983                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.158228                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.158228                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                 1283260                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 660719                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                    34822                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                    2217                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   492601                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                  196798                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                 161954                       # number of misc regfile reads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements             5638                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          473.180784                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              80345                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             6150                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.064228                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           138528                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   473.180784                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.924181                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.924181                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           699294                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          699294                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data        28301                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          28301                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data        52044                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         52044                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data        80345                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           80345                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data        80345                       # number of overall hits
system.cpu3.dcache.overall_hits::total          80345                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          330                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          330                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         5968                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5968                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data         6298                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          6298                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         6298                       # number of overall misses
system.cpu3.dcache.overall_misses::total         6298                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     22391586                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     22391586                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    375173118                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    375173118                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    397564704                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    397564704                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    397564704                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    397564704                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data        28631                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        28631                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        58012                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        58012                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data        86643                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        86643                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data        86643                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        86643                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.011526                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.011526                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.102875                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.102875                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.072689                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.072689                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.072689                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.072689                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 67853.290909                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 67853.290909                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 62864.128351                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 62864.128351                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 63125.548428                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 63125.548428                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 63125.548428                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 63125.548428                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1568                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   130.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         5506                       # number of writebacks
system.cpu3.dcache.writebacks::total             5506                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data          146                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          146                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          147                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          147                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          147                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          147                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          184                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          184                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         5967                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         5967                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         6151                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         6151                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         6151                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         6151                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     13190796                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     13190796                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    371123838                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    371123838                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    384314634                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    384314634                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    384314634                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    384314634                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.006427                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006427                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.102858                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.102858                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.070992                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.070992                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.070992                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.070992                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 71689.108696                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 71689.108696                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 62196.051282                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 62196.051282                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 62480.025037                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 62480.025037                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 62480.025037                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 62480.025037                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements              316                       # number of replacements
system.cpu3.icache.tags.tagsinuse          493.293786                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              36147                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              828                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.655797                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            65601                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   493.293786                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.963464                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.963464                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           298212                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          298212                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst        36147                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          36147                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        36147                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           36147                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        36147                       # number of overall hits
system.cpu3.icache.overall_hits::total          36147                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1026                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1026                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1026                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1026                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1026                       # number of overall misses
system.cpu3.icache.overall_misses::total         1026                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     62085185                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     62085185                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     62085185                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     62085185                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     62085185                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     62085185                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst        37173                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        37173                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        37173                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        37173                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        37173                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        37173                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.027601                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.027601                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.027601                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.027601                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.027601                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.027601                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 60511.876218                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 60511.876218                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 60511.876218                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 60511.876218                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 60511.876218                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 60511.876218                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1192                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    91.692308                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks          316                       # number of writebacks
system.cpu3.icache.writebacks::total              316                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          198                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          198                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          198                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          198                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          198                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          198                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst          828                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          828                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst          828                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          828                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst          828                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          828                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     51410871                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     51410871                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     51410871                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     51410871                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     51410871                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     51410871                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.022274                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.022274                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.022274                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.022274                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.022274                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.022274                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 62090.423913                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62090.423913                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 62090.423913                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62090.423913                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 62090.423913                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62090.423913                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements            2861                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        3017.521093                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs              6007                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            6917                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            0.868440                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks     2.926510                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst   399.369909                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  2615.224673                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.000714                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.097502                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.638483                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.736699                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4056                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         3800                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses           58621                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses          58621                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks         5506                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total         5506                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks          313                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total          313                       # number of WritebackClean hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data            5                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total            5                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst           56                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total           56                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data           10                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total           10                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst           56                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data           15                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total             71                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst           56                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data           15                       # number of overall hits
system.cpu3.l2cache.overall_hits::total            71                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::cpu3.data         5962                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         5962                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst          772                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total          772                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data          174                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total          174                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst          772                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data         6136                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         6908                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst          772                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data         6136                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         6908                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data    365151150                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    365151150                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst     50441175                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     50441175                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data     12971682                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total     12971682                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst     50441175                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data    378122832                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    428564007                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst     50441175                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data    378122832                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    428564007                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks         5506                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total         5506                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks          313                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total          313                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data         5967                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total         5967                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst          828                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total          828                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data          184                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total          184                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst          828                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data         6151                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total         6979                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst          828                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data         6151                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total         6979                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.999162                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.999162                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.932367                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.932367                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.945652                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.945652                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.932367                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.997561                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.989827                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.932367                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.997561                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.989827                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 61246.418987                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 61246.418987                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 65338.309585                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 65338.309585                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 74549.896552                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 74549.896552                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 65338.309585                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 61623.668840                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 62038.796613                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 65338.309585                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 61623.668840                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 62038.796613                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks         2077                       # number of writebacks
system.cpu3.l2cache.writebacks::total            2077                       # number of writebacks
system.cpu3.l2cache.ReadCleanReq_mshr_hits::cpu3.inst            1                       # number of ReadCleanReq MSHR hits
system.cpu3.l2cache.ReadCleanReq_mshr_hits::total            1                       # number of ReadCleanReq MSHR hits
system.cpu3.l2cache.demand_mshr_hits::cpu3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.overall_mshr_hits::cpu3.inst            1                       # number of overall MSHR hits
system.cpu3.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data         5962                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         5962                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst          771                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total          771                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data          174                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total          174                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst          771                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data         6136                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         6907                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst          771                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data         6136                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         6907                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data    352242352                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    352242352                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst     48710996                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     48710996                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data     12595207                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total     12595207                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst     48710996                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data    364837559                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    413548555                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst     48710996                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data    364837559                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    413548555                       # number of overall MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.999162                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.999162                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.931159                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.931159                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.945652                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.945652                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.931159                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.997561                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.989683                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.931159                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.997561                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.989683                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 59081.239852                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 59081.239852                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 63178.983139                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 63178.983139                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 72386.247126                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72386.247126                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 63178.983139                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 59458.533083                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 59873.831620                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 63178.983139                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 59458.533083                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 59873.831620                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests        12933                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests         5954                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops          518                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops          518                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp         1012                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty         7583                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean          316                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict          948                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq         5967                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp         5966                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq          828                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq          184                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         1972                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side        17939                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total            19911                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side        73216                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side       745984                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total            819200                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                       2893                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic               132928                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples         9872                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.053181                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.224405                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0              9347     94.68%     94.68% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1               525      5.32%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total          9872                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy       8184141                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          1.8                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy       827504                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy      6143850                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          1.4                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                      1439                       # number of replacements
system.l3.tags.tagsinuse                 15358.349159                       # Cycle average of tags in use
system.l3.tags.total_refs                       10209                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     28160                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      0.362536                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     54000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu0.inst       721.164224                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data      3127.810518                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst       714.966182                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data      3125.680104                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst       722.177108                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data      3154.905772                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst       721.576802                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data      3070.068449                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu0.inst        0.005502                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.023863                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.005455                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.023847                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.005510                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.024070                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.005505                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.023423                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.117175                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         26721                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          376                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         4409                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        21936                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.203865                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    642112                       # Number of tag accesses
system.l3.tags.data_accesses                   642112                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks         8965                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total             8965                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu1.data                 2                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu2.data                 1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu3.data                 1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst             2                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data             6                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst             3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data             5                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.inst             1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data             5                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst             1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data             5                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total                28                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                    2                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data                    6                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                    3                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                    7                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.inst                    1                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data                    6                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                    1                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data                    6                       # number of demand (read+write) hits
system.l3.demand_hits::total                       32                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                   2                       # number of overall hits
system.l3.overall_hits::cpu0.data                   6                       # number of overall hits
system.l3.overall_hits::cpu1.inst                   3                       # number of overall hits
system.l3.overall_hits::cpu1.data                   7                       # number of overall hits
system.l3.overall_hits::cpu2.inst                   1                       # number of overall hits
system.l3.overall_hits::cpu2.data                   6                       # number of overall hits
system.l3.overall_hits::cpu3.inst                   1                       # number of overall hits
system.l3.overall_hits::cpu3.data                   6                       # number of overall hits
system.l3.overall_hits::total                      32                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data            6235                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data            6000                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data            6226                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data            5961                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               24422                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst          768                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data          173                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst          761                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data          164                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst          771                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data          165                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst          770                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data          169                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            3741                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst                768                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data               6408                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst                761                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data               6164                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst                771                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data               6391                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst                770                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data               6130                       # number of demand (read+write) misses
system.l3.demand_misses::total                  28163                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst               768                       # number of overall misses
system.l3.overall_misses::cpu0.data              6408                       # number of overall misses
system.l3.overall_misses::cpu1.inst               761                       # number of overall misses
system.l3.overall_misses::cpu1.data              6164                       # number of overall misses
system.l3.overall_misses::cpu2.inst               771                       # number of overall misses
system.l3.overall_misses::cpu2.data              6391                       # number of overall misses
system.l3.overall_misses::cpu3.inst               770                       # number of overall misses
system.l3.overall_misses::cpu3.data              6130                       # number of overall misses
system.l3.overall_misses::total                 28163                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data    323763091                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data    327348672                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data    323123588                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data    326891286                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1301126637                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst     43617032                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data     12495170                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst     44371764                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data     11417876                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst     45050771                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data     11197649                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst     45412752                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data     11763800                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    225326814                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst     43617032                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data    336258261                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst     44371764                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data    338766548                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst     45050771                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data    334321237                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst     45412752                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data    338655086                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       1526453451                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst     43617032                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data    336258261                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst     44371764                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data    338766548                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst     45050771                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data    334321237                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst     45412752                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data    338655086                       # number of overall miss cycles
system.l3.overall_miss_latency::total      1526453451                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks         8965                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total         8965                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data          6235                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data          6002                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data          6227                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data          5962                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             24426                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst          770                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data          179                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst          764                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data          169                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst          772                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data          170                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst          771                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data          174                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          3769                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst              770                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data             6414                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst              764                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data             6171                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst              772                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data             6397                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst              771                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data             6136                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                28195                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst             770                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data            6414                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst             764                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data            6171                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst             772                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data            6397                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst             771                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data            6136                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               28195                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.999667                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data     0.999839                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data     0.999832                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999836                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.997403                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.966480                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.996073                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.970414                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst     0.998705                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.970588                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.998703                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.971264                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.992571                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.997403                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.999065                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.996073                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.998866                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst        0.998705                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.999062                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.998703                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.999022                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.998865                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.997403                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.999065                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.996073                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.998866                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst       0.998705                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.999062                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.998703                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.999022                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.998865                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 51926.718685                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 54558.112000                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 51899.066495                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 54838.330146                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 53276.825690                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 56793.010417                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 72226.416185                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 58307.180026                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 69621.195122                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 58431.609598                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 67864.539394                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 58977.600000                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 69608.284024                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 60231.706496                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 56793.010417                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 52474.759831                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 58307.180026                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 54958.881895                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 58431.609598                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 52311.255985                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 58977.600000                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 55245.527896                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 54200.669353                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 56793.010417                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 52474.759831                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 58307.180026                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 54958.881895                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 58431.609598                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 52311.255985                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 58977.600000                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 55245.527896                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 54200.669353                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                 1195                       # number of writebacks
system.l3.writebacks::total                      1195                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu0.data         6235                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data         6000                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data         6226                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data         5961                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          24422                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst          768                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data          173                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst          761                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data          164                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst          771                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data          165                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst          770                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data          169                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         3741                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst           768                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data          6408                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst           761                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data          6164                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst           771                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data          6391                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst           770                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data          6130                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             28163                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst          768                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data         6408                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst          761                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data         6164                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst          771                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data         6391                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst          770                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data         6130                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            28163                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data    279133856                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data    284390883                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data    278556517                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data    284218311                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1126299567                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     38119416                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data     11258035                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst     38925204                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data     10243326                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst     39532766                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data     10017568                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst     39896938                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data     10553934                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    198547187                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     38119416                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data    290391891                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst     38925204                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data    294634209                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst     39532766                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data    288574085                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst     39896938                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data    294772245                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   1324846754                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     38119416                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data    290391891                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst     38925204                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data    294634209                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst     39532766                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data    288574085                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst     39896938                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data    294772245                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   1324846754                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.999667                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data     0.999839                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data     0.999832                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999836                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.997403                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.966480                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.996073                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.970414                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst     0.998705                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.970588                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.998703                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.971264                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.992571                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.997403                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.999065                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.996073                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.998866                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst     0.998705                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.999062                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.998703                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.999022                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.998865                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.997403                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.999065                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.996073                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.998866                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst     0.998705                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.999062                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.998703                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.999022                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.998865                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 44768.862229                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 47398.480500                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 44740.847575                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 47679.636135                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 46118.236303                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 49634.656250                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 65075.346821                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 51150.070959                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 62459.304878                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 51274.664073                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 60712.533333                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 51814.205195                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 62449.313609                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 53073.292435                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 49634.656250                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 45317.086610                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 51150.070959                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 47799.190299                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 51274.664073                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 45153.197465                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 51814.205195                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 48086.826264                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 47042.103256                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 49634.656250                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 45317.086610                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 51150.070959                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 47799.190299                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 51274.664073                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 45153.197465                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 51814.205195                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 48086.826264                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 47042.103256                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         29472                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1310                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3741                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1194                       # Transaction distribution
system.membus.trans_dist::CleanEvict              116                       # Transaction distribution
system.membus.trans_dist::ReadExReq             24421                       # Transaction distribution
system.membus.trans_dist::ReadExResp            24419                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3741                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        57632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        57632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  57632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1878656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1878656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1878656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             28162                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   28162    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               28162                       # Request fanout histogram
system.membus.reqLayer8.occupancy            37672059                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               8.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          152720059                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             34.2                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        38372                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        10177                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            128                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          128                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED    446163057                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp              3769                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        10160                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            1456                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            24426                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           24422                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         3769                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side        17052                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side        16310                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side        17013                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side        16188                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                 66563                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side       612416                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side       580928                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side       609728                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side       574912                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total                2377984                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1439                       # Total snoops (count)
system.tol3bus.snoopTraffic                     76480                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            29634                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.004319                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.065581                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  29506     99.57%     99.57% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    128      0.43%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              29634                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           72633109                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization             16.3                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          27409849                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             6.1                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy          26476577                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             5.9                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy          27345636                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             6.1                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy          26342373                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             5.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
