INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'oasa' on host 'JARVIS' (Linux_x86_64 version 5.8.0-48-generic) on Thu Mar 25 14:12:17 CET 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.2 LTS
INFO: [HLS 200-10] In directory '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src'
Sourcing Tcl script '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/export.tcl'
INFO: [HLS 200-10] Opening project '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC'.
INFO: [HLS 200-10] Opening solution '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 14:12:32 2021...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
Wrote  : </home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Wrote  : </home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Thu Mar 25 14:12:55 2021] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Mar 25 14:12:55 2021] Launched synth_1...
Run output will be captured here: /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.runs/synth_1/runme.log
[Thu Mar 25 14:12:55 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1010769
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2092.703 ; gain = 0.000 ; free physical = 2564 ; free virtual = 36768
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_wrapper' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'bd_0' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:14' bound to instance 'bd_0_i' of component 'bd_0' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:47]
INFO: [Synth 8-638] synthesizing module 'bd_0' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:34]
INFO: [Synth 8-3491] module 'bd_0_hls_inst_0' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-1010746-JARVIS/realtime/bd_0_hls_inst_0_stub.vhdl:5' bound to instance 'hls_inst' of component 'bd_0_hls_inst_0' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-1010746-JARVIS/realtime/bd_0_hls_inst_0_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'bd_0' (1#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'bd_0_wrapper' (2#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2092.703 ; gain = 0.000 ; free physical = 2646 ; free virtual = 36854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2092.703 ; gain = 0.000 ; free physical = 2640 ; free virtual = 36848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2092.703 ; gain = 0.000 ; free physical = 2640 ; free virtual = 36848
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2092.703 ; gain = 0.000 ; free physical = 2633 ; free virtual = 36842
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/my_module2.xdc]
Finished Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/my_module2.xdc]
Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2156.566 ; gain = 0.000 ; free physical = 2554 ; free virtual = 36759
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2156.566 ; gain = 0.000 ; free physical = 2554 ; free virtual = 36759
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2156.566 ; gain = 63.863 ; free physical = 2614 ; free virtual = 36824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2156.566 ; gain = 63.863 ; free physical = 2614 ; free virtual = 36824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2156.566 ; gain = 63.863 ; free physical = 2616 ; free virtual = 36826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2156.566 ; gain = 63.863 ; free physical = 2615 ; free virtual = 36826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2156.566 ; gain = 63.863 ; free physical = 2612 ; free virtual = 36825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2156.566 ; gain = 63.863 ; free physical = 2490 ; free virtual = 36702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2156.566 ; gain = 63.863 ; free physical = 2490 ; free virtual = 36702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2156.566 ; gain = 63.863 ; free physical = 2489 ; free virtual = 36701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2156.566 ; gain = 63.863 ; free physical = 2493 ; free virtual = 36702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2156.566 ; gain = 63.863 ; free physical = 2493 ; free virtual = 36702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2156.566 ; gain = 63.863 ; free physical = 2493 ; free virtual = 36702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2156.566 ; gain = 63.863 ; free physical = 2493 ; free virtual = 36702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2156.566 ; gain = 63.863 ; free physical = 2493 ; free virtual = 36702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2156.566 ; gain = 63.863 ; free physical = 2493 ; free virtual = 36702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |bd_0_hls_inst_0_bbox |     1|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2156.566 ; gain = 63.863 ; free physical = 2493 ; free virtual = 36702
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2156.566 ; gain = 0.000 ; free physical = 2547 ; free virtual = 36756
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2156.566 ; gain = 63.863 ; free physical = 2547 ; free virtual = 36756
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2156.566 ; gain = 0.000 ; free physical = 2540 ; free virtual = 36749
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2156.566 ; gain = 0.000 ; free physical = 2560 ; free virtual = 36770
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2156.566 ; gain = 64.031 ; free physical = 2692 ; free virtual = 36902
INFO: [Common 17-1381] The checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 14:14:20 2021...
[Thu Mar 25 14:14:24 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 2218.543 ; gain = 0.000 ; free physical = 3321 ; free virtual = 37526
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2218.543 ; gain = 0.000 ; free physical = 3196 ; free virtual = 37402
INFO: [Netlist 29-17] Analyzing 123 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/my_module2.xdc]
Finished Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/my_module2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2218.543 ; gain = 0.000 ; free physical = 3099 ; free virtual = 37307
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

Running report: report_utilization -file ./report/my_module2_utilization_synth.rpt
Contents of report file './report/my_module2_utilization_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 25 14:14:28 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_utilization -file ./report/my_module2_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7a100tcsg324-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                |  909 |     0 |     63400 |  1.43 |
|   LUT as Logic             |  796 |     0 |     63400 |  1.26 |
|   LUT as Memory            |  113 |     0 |     19000 |  0.59 |
|     LUT as Distributed RAM |   16 |     0 |           |       |
|     LUT as Shift Register  |   97 |     0 |           |       |
| Slice Registers            |  831 |     0 |    126800 |  0.66 |
|   Register as Flip Flop    |  831 |     0 |    126800 |  0.66 |
|   Register as Latch        |    0 |     0 |    126800 |  0.00 |
| F7 Muxes                   |   16 |     0 |     31700 |  0.05 |
| F8 Muxes                   |    8 |     0 |     15850 |  0.05 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 56    |          Yes |         Set |            - |
| 775   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  1.5 |     0 |       135 |  1.11 |
|   RAMB36/FIFO*    |    0 |     0 |       135 |  0.00 |
|   RAMB18          |    3 |     0 |       270 |  1.11 |
|     RAMB18E1 only |    3 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    6 |     0 |       240 |  2.50 |
|   DSP48E1 only |    6 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       210 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         6 |  0.00 |
| PHASER_REF                  |    0 |     0 |         6 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        24 |  0.00 |
| IN_FIFO                     |    0 |     0 |        24 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         6 |  0.00 |
| IBUFDS                      |    0 |     0 |       202 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        24 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        24 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       300 |  0.00 |
| ILOGIC                      |    0 |     0 |       210 |  0.00 |
| OLOGIC                      |    0 |     0 |       210 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        24 |  0.00 |
| MMCME2_ADV |    0 |     0 |         6 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         6 |  0.00 |
| BUFMRCE    |    0 |     0 |        12 |  0.00 |
| BUFHCE     |    0 |     0 |        96 |  0.00 |
| BUFR       |    0 |     0 |        24 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  775 |        Flop & Latch |
| LUT4     |  256 |                 LUT |
| LUT6     |  240 |                 LUT |
| LUT2     |  178 |                 LUT |
| LUT3     |  152 |                 LUT |
| LUT5     |  149 |                 LUT |
| CARRY4   |   74 |          CarryLogic |
| SRLC32E  |   65 |  Distributed Memory |
| FDSE     |   56 |        Flop & Latch |
| SRL16E   |   32 |  Distributed Memory |
| LUT1     |   26 |                 LUT |
| MUXF7    |   16 |               MuxFx |
| RAMS64E  |    8 |  Distributed Memory |
| RAMS32   |    8 |  Distributed Memory |
| MUXF8    |    8 |               MuxFx |
| DSP48E1  |    6 |    Block Arithmetic |
| RAMB18E1 |    3 |        Block Memory |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/my_module2_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2466.547 ; gain = 248.004 ; free physical = 2711 ; free virtual = 36920
Contents of report file './report/my_module2_timing_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 25 14:14:35 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -file ./report/my_module2_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (53)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (53)
--------------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.075        0.000                      0                 2302        0.193        0.000                      0                 2302        3.750        0.000                       0                   954  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               2.075        0.000                      0                 2302        0.193        0.000                      0                 2302        3.750        0.000                       0                   954  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        2.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/C[15]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.965ns  (logic 2.782ns (46.640%)  route 3.183ns (53.360%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/clock
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[2]/Q
                         net (fo=22, unplaced)        1.027     2.478    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.773 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_72/O
                         net (fo=2, unplaced)         0.430     3.203    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_72_n_8
                         LUT6 (Prop_lut6_I0_O)        0.124     3.327 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_76/O
                         net (fo=1, unplaced)         0.000     3.327    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_76_n_8
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.905 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41/O[2]
                         net (fo=2, unplaced)         0.463     4.368    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41_n_13
                         LUT3 (Prop_lut3_I2_O)        0.301     4.669 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_17/O
                         net (fo=2, unplaced)         0.460     5.129    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_17_n_8
                         LUT4 (Prop_lut4_I3_O)        0.124     5.253 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_21/O
                         net (fo=1, unplaced)         0.000     5.253    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_21_n_8
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.786 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     5.786    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4_n_8
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.903 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.903    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3_n_8
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.135 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_2/O[0]
                         net (fo=33, unplaced)        0.803     6.938    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/C[14]
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/C[15]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=954, unset)          0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/clock
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[15])
                                                     -1.876     9.013    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -6.938    
  -------------------------------------------------------------------
                         slack                                  2.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32__9/CLK
                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32__10/D
                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.410     0.410    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/clock
                         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32__9/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.742 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32__9/Q31
                         net (fo=1, unplaced)         0.000     0.742    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32__9_n_9
                         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.432     0.432    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/clock
                         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32__10/CLK
                         clock pessimism              0.000     0.432    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32__10
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750                bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750                bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK




INFO: [Timing 38-480] Writing timing data to binary archive.
[Thu Mar 25 14:14:35 2021] Launched impl_1...
Run output will be captured here: /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.runs/impl_1/runme.log
[Thu Mar 25 14:14:35 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2086.539 ; gain = 0.000 ; free physical = 2474 ; free virtual = 36683
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2086.730 ; gain = 0.000 ; free physical = 2279 ; free virtual = 36490
INFO: [Netlist 29-17] Analyzing 123 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2288.367 ; gain = 0.000 ; free physical = 1735 ; free virtual = 35949
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.1 (64-bit) build 2902540
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2288.367 ; gain = 207.766 ; free physical = 1735 ; free virtual = 35949
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2476.336 ; gain = 174.094 ; free physical = 1720 ; free virtual = 35932

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: ea42afe1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2476.336 ; gain = 0.000 ; free physical = 1721 ; free virtual = 35932

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fecef7a7

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2498.320 ; gain = 0.000 ; free physical = 1588 ; free virtual = 35802
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2d7e4662

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2498.320 ; gain = 0.000 ; free physical = 1588 ; free virtual = 35802
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 562d1653

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2498.320 ; gain = 0.000 ; free physical = 1588 ; free virtual = 35802
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 562d1653

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2498.320 ; gain = 0.000 ; free physical = 1588 ; free virtual = 35802
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 562d1653

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2498.320 ; gain = 0.000 ; free physical = 1588 ; free virtual = 35802
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 562d1653

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2498.320 ; gain = 0.000 ; free physical = 1588 ; free virtual = 35802
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2522.332 ; gain = 0.000 ; free physical = 1588 ; free virtual = 35802
Ending Logic Optimization Task | Checksum: 1704326b5

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2522.332 ; gain = 24.012 ; free physical = 1588 ; free virtual = 35802

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 3 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: ddc78bb2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1576 ; free virtual = 35791
Ending Power Optimization Task | Checksum: ddc78bb2

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2848.324 ; gain = 325.992 ; free physical = 1581 ; free virtual = 35795

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ddc78bb2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1581 ; free virtual = 35795

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1581 ; free virtual = 35795
Ending Netlist Obfuscation Task | Checksum: 14635b6cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1581 ; free virtual = 35795
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1574 ; free virtual = 35784
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ca88e56c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1574 ; free virtual = 35784
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1574 ; free virtual = 35784

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 013f0b41

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1565 ; free virtual = 35775

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9f564bb7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1572 ; free virtual = 35782

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9f564bb7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1572 ; free virtual = 35782
Phase 1 Placer Initialization | Checksum: 9f564bb7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1572 ; free virtual = 35782

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 66948306

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1557 ; free virtual = 35767

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 107 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 44 nets or cells. Created 0 new cell, deleted 44 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1542 ; free virtual = 35756

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             44  |                    44  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             44  |                    44  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1c3401f16

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1542 ; free virtual = 35756
Phase 2.2 Global Placement Core | Checksum: 1646fd501

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1541 ; free virtual = 35755
Phase 2 Global Placement | Checksum: 1646fd501

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1541 ; free virtual = 35755

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 128a9c07f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1541 ; free virtual = 35755

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1493b5e83

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1542 ; free virtual = 35755

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c500eb0b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1541 ; free virtual = 35755

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18ddaefee

Time (s): cpu = 00:00:15 ; elapsed = 00:00:03 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1544 ; free virtual = 35755

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 172a6e0cb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1543 ; free virtual = 35753

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 22c88ef1d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1543 ; free virtual = 35753

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16586d43c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1543 ; free virtual = 35753
Phase 3 Detail Placement | Checksum: 16586d43c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1543 ; free virtual = 35753

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 162535fcc

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.657 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1098e64d1

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1540 ; free virtual = 35751
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 184783330

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1540 ; free virtual = 35751
Phase 4.1.1.1 BUFG Insertion | Checksum: 162535fcc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1540 ; free virtual = 35751
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.657. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 172927a93

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1540 ; free virtual = 35751
Phase 4.1 Post Commit Optimization | Checksum: 172927a93

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1540 ; free virtual = 35751

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 172927a93

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1541 ; free virtual = 35752

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 172927a93

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1540 ; free virtual = 35752

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1540 ; free virtual = 35752
Phase 4.4 Final Placement Cleanup | Checksum: 17454acde

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1540 ; free virtual = 35752
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17454acde

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1540 ; free virtual = 35752
Ending Placer Task | Checksum: 10a8d9418

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1540 ; free virtual = 35752
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1556 ; free virtual = 35768
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1550 ; free virtual = 35765
INFO: [Common 17-1381] The checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1554 ; free virtual = 35764
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1561 ; free virtual = 35772
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1539 ; free virtual = 35753
INFO: [Common 17-1381] The checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d471cc5e ConstDB: 0 ShapeSum: 361bc7ba RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clock" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "e_rd_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgbv_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgbv_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_empty_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_empty_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1005dacb2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1413 ; free virtual = 35631
Post Restoration Checksum: NetGraph: 4bd0a592 NumContArr: b48d0720 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1005dacb2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1415 ; free virtual = 35633

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1005dacb2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1380 ; free virtual = 35598

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1005dacb2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1380 ; free virtual = 35598
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2930b8a3b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1384 ; free virtual = 35593
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.697  | TNS=0.000  | WHS=0.058  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1c2cbea8b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1381 ; free virtual = 35590

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1579
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1578
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18aca995f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1378 ; free virtual = 35587

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 206
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.639  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c4808c37

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1374 ; free virtual = 35587
Phase 4 Rip-up And Reroute | Checksum: 1c4808c37

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1374 ; free virtual = 35587

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c4808c37

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1374 ; free virtual = 35587

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c4808c37

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1374 ; free virtual = 35587
Phase 5 Delay and Skew Optimization | Checksum: 1c4808c37

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1374 ; free virtual = 35587

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27742a6d4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1367 ; free virtual = 35587
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.639  | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 27742a6d4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1367 ; free virtual = 35587
Phase 6 Post Hold Fix | Checksum: 27742a6d4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1367 ; free virtual = 35587

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.155068 %
  Global Horizontal Routing Utilization  = 0.195652 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 25e009d30

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1367 ; free virtual = 35587

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 25e009d30

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1365 ; free virtual = 35585

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 237b67d23

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1365 ; free virtual = 35585

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.639  | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 237b67d23

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1366 ; free virtual = 35586
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1402 ; free virtual = 35622

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1402 ; free virtual = 35622
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2848.324 ; gain = 0.000 ; free physical = 1391 ; free virtual = 35615
INFO: [Common 17-1381] The checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
104 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 14:15:30 2021...
[Thu Mar 25 14:15:36 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.88 ; elapsed = 00:01:01 . Memory (MB): peak = 2510.535 ; gain = 0.000 ; free physical = 2689 ; free virtual = 36901
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2510.535 ; gain = 0.000 ; free physical = 2675 ; free virtual = 36891
INFO: [Netlist 29-17] Analyzing 123 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2677.320 ; gain = 0.000 ; free physical = 2553 ; free virtual = 36770
Restored from archive | CPU: 0.100000 secs | Memory: 2.017471 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2677.320 ; gain = 0.000 ; free physical = 2553 ; free virtual = 36770
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.320 ; gain = 0.000 ; free physical = 2553 ; free virtual = 36770
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

Running report: report_route_status -file ./report/my_module2_status_routed.rpt
Contents of report file './report/my_module2_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :        2420 :
       # of nets not needing routing.......... :         840 :
           # of internally routed nets........ :         800 :
           # of implicitly routed ports....... :          40 :
       # of routable nets..................... :        1580 :
           # of fully routed nets............. :        1580 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/my_module2_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/my_module2_timing_paths_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 25 14:15:38 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing -max_paths 10 -file ./report/my_module2_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 2.882ns (37.701%)  route 4.762ns (62.299%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    SLICE_X6Y45          FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/Q
                         net (fo=3, routed)           1.141     2.632    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104[3]
    SLICE_X7Y44          LUT3 (Prop_lut3_I0_O)        0.150     2.782 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_4/O
                         net (fo=2, routed)           0.810     3.592    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_4_n_8
    SLICE_X7Y45          LUT4 (Prop_lut4_I3_O)        0.332     3.924 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.924    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_8_n_8
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.171 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0/O[0]
                         net (fo=3, routed)           0.645     4.817    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_n_15
    SLICE_X7Y47          LUT3 (Prop_lut3_I0_O)        0.299     5.116 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_11/O
                         net (fo=2, routed)           0.805     5.920    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_11_n_8
    SLICE_X9Y47          LUT5 (Prop_lut5_I3_O)        0.153     6.073 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_3/O
                         net (fo=2, routed)           0.538     6.611    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_3_n_8
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.327     6.938 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.938    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_7_n_8
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.471 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.471    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_n_8
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.794 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__1/O[1]
                         net (fo=2, routed)           0.823     8.617    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2[9]
    DSP48_X0Y21          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=954, unset)          0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    DSP48_X0Y21          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.632    10.257    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 2.882ns (37.701%)  route 4.762ns (62.299%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    SLICE_X6Y45          FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/Q
                         net (fo=3, routed)           1.141     2.632    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104[3]
    SLICE_X7Y44          LUT3 (Prop_lut3_I0_O)        0.150     2.782 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_4/O
                         net (fo=2, routed)           0.810     3.592    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_4_n_8
    SLICE_X7Y45          LUT4 (Prop_lut4_I3_O)        0.332     3.924 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.924    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_8_n_8
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.171 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0/O[0]
                         net (fo=3, routed)           0.645     4.817    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_n_15
    SLICE_X7Y47          LUT3 (Prop_lut3_I0_O)        0.299     5.116 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_11/O
                         net (fo=2, routed)           0.805     5.920    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_11_n_8
    SLICE_X9Y47          LUT5 (Prop_lut5_I3_O)        0.153     6.073 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_3/O
                         net (fo=2, routed)           0.538     6.611    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_3_n_8
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.327     6.938 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.938    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_7_n_8
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.471 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.471    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_n_8
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.794 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__1/O[1]
                         net (fo=2, routed)           0.823     8.617    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2[9]
    DSP48_X0Y21          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=954, unset)          0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    DSP48_X0Y21          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.544    10.345    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg
  -------------------------------------------------------------------
                         required time                         10.345    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 2.778ns (36.308%)  route 4.873ns (63.692%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    SLICE_X6Y45          FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/Q
                         net (fo=3, routed)           1.141     2.632    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104[3]
    SLICE_X7Y44          LUT3 (Prop_lut3_I0_O)        0.150     2.782 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_4/O
                         net (fo=2, routed)           0.810     3.592    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_4_n_8
    SLICE_X7Y45          LUT4 (Prop_lut4_I3_O)        0.332     3.924 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.924    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_8_n_8
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.171 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0/O[0]
                         net (fo=3, routed)           0.645     4.817    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_n_15
    SLICE_X7Y47          LUT3 (Prop_lut3_I0_O)        0.299     5.116 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_11/O
                         net (fo=2, routed)           0.805     5.920    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_11_n_8
    SLICE_X9Y47          LUT5 (Prop_lut5_I3_O)        0.153     6.073 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_3/O
                         net (fo=2, routed)           0.538     6.611    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_3_n_8
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.327     6.938 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.938    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_7_n_8
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.471 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.471    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_n_8
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.690 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__1/O[0]
                         net (fo=2, routed)           0.934     8.624    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2[8]
    DSP48_X0Y21          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=954, unset)          0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    DSP48_X0Y21          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.533    10.356    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg
  -------------------------------------------------------------------
                         required time                         10.356    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/C[23]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 2.772ns (44.025%)  route 3.524ns (55.975%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/clock
    SLICE_X12Y66         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/Q
                         net (fo=24, routed)          0.696     2.187    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196[7]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.146     2.333 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_85/O
                         net (fo=1, routed)           0.576     2.909    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_85_n_8
    SLICE_X13Y66         LUT6 (Prop_lut6_I5_O)        0.328     3.237 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_75/O
                         net (fo=1, routed)           0.000     3.237    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_75_n_8
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.635 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.635    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41_n_8
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.857 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_39/O[0]
                         net (fo=2, routed)           0.754     4.611    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_39_n_15
    SLICE_X10Y65         LUT3 (Prop_lut3_I2_O)        0.299     4.910 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_15/O
                         net (fo=2, routed)           0.445     5.355    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_15_n_8
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.124     5.479 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_19/O
                         net (fo=1, routed)           0.000     5.479    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_19_n_8
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.880 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.880    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4_n_8
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.994    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3_n_8
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.216 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_2/O[0]
                         net (fo=33, routed)          1.054     7.269    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/C[14]
    DSP48_X0Y24          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/C[23]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=954, unset)          0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/clock
    DSP48_X0Y24          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_C[23])
                                                     -1.876     9.013    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 2.772ns (44.025%)  route 3.524ns (55.975%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/clock
    SLICE_X12Y66         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/Q
                         net (fo=24, routed)          0.696     2.187    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196[7]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.146     2.333 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_85/O
                         net (fo=1, routed)           0.576     2.909    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_85_n_8
    SLICE_X13Y66         LUT6 (Prop_lut6_I5_O)        0.328     3.237 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_75/O
                         net (fo=1, routed)           0.000     3.237    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_75_n_8
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.635 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.635    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41_n_8
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.857 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_39/O[0]
                         net (fo=2, routed)           0.754     4.611    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_39_n_15
    SLICE_X10Y65         LUT3 (Prop_lut3_I2_O)        0.299     4.910 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_15/O
                         net (fo=2, routed)           0.445     5.355    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_15_n_8
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.124     5.479 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_19/O
                         net (fo=1, routed)           0.000     5.479    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_19_n_8
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.880 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.880    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4_n_8
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.994    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3_n_8
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.216 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_2/O[0]
                         net (fo=33, routed)          1.054     7.269    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/C[14]
    DSP48_X0Y24          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=954, unset)          0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/clock
    DSP48_X0Y24          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.876     9.013    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/C[43]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 2.772ns (44.025%)  route 3.524ns (55.975%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/clock
    SLICE_X12Y66         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/Q
                         net (fo=24, routed)          0.696     2.187    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196[7]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.146     2.333 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_85/O
                         net (fo=1, routed)           0.576     2.909    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_85_n_8
    SLICE_X13Y66         LUT6 (Prop_lut6_I5_O)        0.328     3.237 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_75/O
                         net (fo=1, routed)           0.000     3.237    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_75_n_8
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.635 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.635    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41_n_8
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.857 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_39/O[0]
                         net (fo=2, routed)           0.754     4.611    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_39_n_15
    SLICE_X10Y65         LUT3 (Prop_lut3_I2_O)        0.299     4.910 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_15/O
                         net (fo=2, routed)           0.445     5.355    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_15_n_8
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.124     5.479 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_19/O
                         net (fo=1, routed)           0.000     5.479    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_19_n_8
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.880 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.880    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4_n_8
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.994    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3_n_8
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.216 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_2/O[0]
                         net (fo=33, routed)          1.054     7.269    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/C[14]
    DSP48_X0Y24          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/C[43]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=954, unset)          0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/clock
    DSP48_X0Y24          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_C[43])
                                                     -1.876     9.013    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 2.798ns (37.219%)  route 4.720ns (62.781%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    SLICE_X6Y45          FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/Q
                         net (fo=3, routed)           1.141     2.632    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104[3]
    SLICE_X7Y44          LUT3 (Prop_lut3_I0_O)        0.150     2.782 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_4/O
                         net (fo=2, routed)           0.810     3.592    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_4_n_8
    SLICE_X7Y45          LUT4 (Prop_lut4_I3_O)        0.332     3.924 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.924    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_8_n_8
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.171 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0/O[0]
                         net (fo=3, routed)           0.645     4.817    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_n_15
    SLICE_X7Y47          LUT3 (Prop_lut3_I0_O)        0.299     5.116 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_11/O
                         net (fo=2, routed)           0.805     5.920    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_11_n_8
    SLICE_X9Y47          LUT5 (Prop_lut5_I3_O)        0.153     6.073 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_3/O
                         net (fo=2, routed)           0.538     6.611    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_3_n_8
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.327     6.938 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.938    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_7_n_8
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.471 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.471    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_n_8
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.710 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__1/O[2]
                         net (fo=2, routed)           0.780     8.491    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2[10]
    DSP48_X0Y21          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=954, unset)          0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    DSP48_X0Y21          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.627    10.262    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.237ns  (logic 2.772ns (44.444%)  route 3.465ns (55.556%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/clock
    SLICE_X12Y66         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/Q
                         net (fo=24, routed)          0.696     2.187    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196[7]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.146     2.333 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_85/O
                         net (fo=1, routed)           0.576     2.909    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_85_n_8
    SLICE_X13Y66         LUT6 (Prop_lut6_I5_O)        0.328     3.237 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_75/O
                         net (fo=1, routed)           0.000     3.237    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_75_n_8
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.635 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.635    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41_n_8
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.857 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_39/O[0]
                         net (fo=2, routed)           0.754     4.611    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_39_n_15
    SLICE_X10Y65         LUT3 (Prop_lut3_I2_O)        0.299     4.910 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_15/O
                         net (fo=2, routed)           0.445     5.355    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_15_n_8
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.124     5.479 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_19/O
                         net (fo=1, routed)           0.000     5.479    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_19_n_8
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.880 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.880    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4_n_8
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.994    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3_n_8
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.216 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_2/O[0]
                         net (fo=33, routed)          0.994     7.210    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/C[14]
    DSP48_X0Y24          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=954, unset)          0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/clock
    DSP48_X0Y24          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.876     9.013    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/C[35]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 2.772ns (44.618%)  route 3.441ns (55.382%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/clock
    SLICE_X12Y66         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[7]/Q
                         net (fo=24, routed)          0.696     2.187    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196[7]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.146     2.333 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_85/O
                         net (fo=1, routed)           0.576     2.909    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_85_n_8
    SLICE_X13Y66         LUT6 (Prop_lut6_I5_O)        0.328     3.237 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_75/O
                         net (fo=1, routed)           0.000     3.237    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_75_n_8
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.635 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41/CO[3]
                         net (fo=1, routed)           0.000     3.635    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41_n_8
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.857 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_39/O[0]
                         net (fo=2, routed)           0.754     4.611    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_39_n_15
    SLICE_X10Y65         LUT3 (Prop_lut3_I2_O)        0.299     4.910 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_15/O
                         net (fo=2, routed)           0.445     5.355    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_15_n_8
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.124     5.479 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_19/O
                         net (fo=1, routed)           0.000     5.479    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_19_n_8
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.880 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.880    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4_n_8
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.994    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3_n_8
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.216 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_2/O[0]
                         net (fo=33, routed)          0.970     7.186    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/C[14]
    DSP48_X0Y24          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/C[35]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=954, unset)          0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/clock
    DSP48_X0Y24          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_C[35])
                                                     -1.876     9.013    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -7.186    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.450ns  (logic 2.669ns (35.826%)  route 4.781ns (64.174%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    SLICE_X6Y45          FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/Q
                         net (fo=3, routed)           1.141     2.632    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104[3]
    SLICE_X7Y44          LUT3 (Prop_lut3_I0_O)        0.150     2.782 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_4/O
                         net (fo=2, routed)           0.810     3.592    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_4_n_8
    SLICE_X7Y45          LUT4 (Prop_lut4_I3_O)        0.332     3.924 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.924    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_8_n_8
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.171 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0/O[0]
                         net (fo=3, routed)           0.645     4.817    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_n_15
    SLICE_X7Y47          LUT3 (Prop_lut3_I0_O)        0.299     5.116 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_11/O
                         net (fo=2, routed)           0.805     5.920    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_11_n_8
    SLICE_X9Y47          LUT5 (Prop_lut5_I3_O)        0.153     6.073 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_3/O
                         net (fo=2, routed)           0.538     6.611    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_3_n_8
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.327     6.938 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.938    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_7_n_8
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.581 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0/O[3]
                         net (fo=2, routed)           0.842     8.423    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2[7]
    DSP48_X0Y21          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=954, unset)          0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    DSP48_X0Y21          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.633    10.256    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  1.833    





Running report: report_utilization -file ./report/my_module2_utilization_routed.rpt
Contents of report file './report/my_module2_utilization_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 25 14:15:38 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_utilization -file ./report/my_module2_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7a100tcsg324-1
| Design State : Routed
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 |  849 |     0 |     63400 |  1.34 |
|   LUT as Logic             |  752 |     0 |     63400 |  1.19 |
|   LUT as Memory            |   97 |     0 |     19000 |  0.51 |
|     LUT as Distributed RAM |   16 |     0 |           |       |
|     LUT as Shift Register  |   81 |     0 |           |       |
| Slice Registers            |  831 |     0 |    126800 |  0.66 |
|   Register as Flip Flop    |  831 |     0 |    126800 |  0.66 |
|   Register as Latch        |    0 |     0 |    126800 |  0.00 |
| F7 Muxes                   |   16 |     0 |     31700 |  0.05 |
| F8 Muxes                   |    8 |     0 |     15850 |  0.05 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 56    |          Yes |         Set |            - |
| 775   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |  315 |     0 |     15850 |  1.99 |
|   SLICEL                                   |  190 |     0 |           |       |
|   SLICEM                                   |  125 |     0 |           |       |
| LUT as Logic                               |  752 |     0 |     63400 |  1.19 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |  504 |       |           |       |
|   using O5 and O6                          |  248 |       |           |       |
| LUT as Memory                              |   97 |     0 |     19000 |  0.51 |
|   LUT as Distributed RAM                   |   16 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   16 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
|   LUT as Shift Register                    |   81 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   65 |       |           |       |
|     using O5 and O6                        |   16 |       |           |       |
| Slice Registers                            |  831 |     0 |    126800 |  0.66 |
|   Register driven from within the Slice    |  517 |       |           |       |
|   Register driven from outside the Slice   |  314 |       |           |       |
|     LUT in front of the register is unused |  204 |       |           |       |
|     LUT in front of the register is used   |  110 |       |           |       |
| Unique Control Sets                        |   67 |       |     15850 |  0.42 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  1.5 |     0 |       135 |  1.11 |
|   RAMB36/FIFO*    |    0 |     0 |       135 |  0.00 |
|   RAMB18          |    3 |     0 |       270 |  1.11 |
|     RAMB18E1 only |    3 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    6 |     0 |       240 |  2.50 |
|   DSP48E1 only |    6 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       210 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         6 |  0.00 |
| PHASER_REF                  |    0 |     0 |         6 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        24 |  0.00 |
| IN_FIFO                     |    0 |     0 |        24 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         6 |  0.00 |
| IBUFDS                      |    0 |     0 |       202 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        24 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        24 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       300 |  0.00 |
| ILOGIC                      |    0 |     0 |       210 |  0.00 |
| OLOGIC                      |    0 |     0 |       210 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        24 |  0.00 |
| MMCME2_ADV |    0 |     0 |         6 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         6 |  0.00 |
| BUFMRCE    |    0 |     0 |        12 |  0.00 |
| BUFHCE     |    0 |     0 |        96 |  0.00 |
| BUFR       |    0 |     0 |        24 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  775 |        Flop & Latch |
| LUT4     |  256 |                 LUT |
| LUT6     |  240 |                 LUT |
| LUT2     |  178 |                 LUT |
| LUT3     |  152 |                 LUT |
| LUT5     |  149 |                 LUT |
| CARRY4   |   74 |          CarryLogic |
| SRLC32E  |   65 |  Distributed Memory |
| FDSE     |   56 |        Flop & Latch |
| SRL16E   |   32 |  Distributed Memory |
| LUT1     |   25 |                 LUT |
| MUXF7    |   16 |               MuxFx |
| RAMS64E  |    8 |  Distributed Memory |
| RAMS32   |    8 |  Distributed Memory |
| MUXF8    |    8 |               MuxFx |
| DSP48E1  |    6 |    Block Arithmetic |
| RAMB18E1 |    3 |        Block Memory |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/my_module2_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/my_module2_timing_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 25 14:15:38 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -file ./report/my_module2_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (53)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (53)
--------------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.640        0.000                      0                 2299        0.046        0.000                      0                 2299        3.750        0.000                       0                   954  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               1.640        0.000                      0                 2299        0.046        0.000                      0                 2299        3.750        0.000                       0                   954  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        1.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 2.882ns (37.701%)  route 4.762ns (62.299%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    SLICE_X6Y45          FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104_reg[3]__0/Q
                         net (fo=3, routed)           1.141     2.632    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_5_V_fu_104[3]
    SLICE_X7Y44          LUT3 (Prop_lut3_I0_O)        0.150     2.782 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_4/O
                         net (fo=2, routed)           0.810     3.592    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_4_n_8
    SLICE_X7Y45          LUT4 (Prop_lut4_I3_O)        0.332     3.924 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.924    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_i_8_n_8
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.171 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0/O[0]
                         net (fo=3, routed)           0.645     4.817    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__0_carry__0_n_15
    SLICE_X7Y47          LUT3 (Prop_lut3_I0_O)        0.299     5.116 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_11/O
                         net (fo=2, routed)           0.805     5.920    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_11_n_8
    SLICE_X9Y47          LUT5 (Prop_lut5_I3_O)        0.153     6.073 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_3/O
                         net (fo=2, routed)           0.538     6.611    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_3_n_8
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.327     6.938 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.938    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_i_7_n_8
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.471 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.471    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__0_n_8
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.794 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2__54_carry__1/O[1]
                         net (fo=2, routed)           0.823     8.617    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ps_V_fu_437_p2[9]
    DSP48_X0Y21          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=954, unset)          0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    DSP48_X0Y21          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.632    10.257    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  1.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/val_V_reg_876_pp0_iter1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_20_V_fu_164_reg[7]_srl11/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.410     0.410    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    SLICE_X7Y49          FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/val_V_reg_876_pp0_iter1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/val_V_reg_876_pp0_iter1_reg_reg[7]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/val_V_reg_876_pp0_iter1_reg[7]
    SLICE_X6Y48          SRL16E                                       r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_20_V_fu_164_reg[7]_srl11/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=954, unset)          0.432     0.432    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/clock
    SLICE_X6Y48          SRL16E                                       r  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_20_V_fu_164_reg[7]_srl11/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X6Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/buffer_20_V_fu_164_reg[7]_srl11
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y21  bd_0_i/hls_inst/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y76  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y76  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK




HLS: impl run complete: worst setup slack (WNS)=1.639667, worst hold slack (WHS)=0.046418, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (3 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  15850 63400 126800 240 270 0 0
HLS EXTRACTION: impl area_current: 315 849 831 6 3 0 81 0 0 0
HLS EXTRACTION: generated /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/report/vhdl/my_module2_export.xml


Implementation tool: Xilinx Vivado v.2020.1
Project:             HLS_RECEIVER_FIXED_ACC
Solution:            solution1
Device target:       xc7a100t-csg324-1
Report date:         Thu Mar 25 14:15:38 CET 2021

#=== Post-Implementation Resource usage ===
SLICE:          315
LUT:            849
FF:             831
DSP:              6
BRAM:             3
SRL:             81
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.925
CP achieved post-implementation:    8.360
Timing met

HLS EXTRACTION: generated /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FIXED_ACC/solution1/impl/report/vhdl/my_module2_export.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 14:15:38 2021...
