verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../TEST_00.gen/sources_1/bd/TEST_00_Block/ipshared/ec67/hdl" --include "../../../../TEST_00.gen/sources_1/bd/TEST_00_Block/ipshared/da1e/hdl" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_zynq_ultra_ps_e_0_0/sim/TEST_00_Block_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_xbar_0/sim/TEST_00_Block_xbar_0.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_DAC_Controller_0_0/ip/fifo_generator_3/sim/fifo_generator_3.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_DAC_Controller_0_0/ip/fifo_generator_2/sim/fifo_generator_2.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_DAC_Controller_0_0/ip/fifo_generator_1/sim/fifo_generator_1.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_DAC_Controller_0_0/ip/fifo_generator_0/sim/fifo_generator_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../TEST_00.gen/sources_1/bd/TEST_00_Block/ipshared/ec67/hdl" --include "../../../../TEST_00.gen/sources_1/bd/TEST_00_Block/ipshared/da1e/hdl" \
"../../../bd/TEST_00_Block/ipshared/6f90/new/AXI2FIFO.sv" \
"../../../bd/TEST_00_Block/ipshared/6f90/new/GPO_Core.sv" \
"../../../bd/TEST_00_Block/ipshared/6f90/new/RFDC_Controller.sv" \
"../../../bd/TEST_00_Block/ipshared/6f90/new/RTO_Core.sv" \
"../../../bd/TEST_00_Block/ipshared/6f90/new/DAC_Controller.sv" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_DAC_Controller_0_0/sim/TEST_00_Block_DAC_Controller_0_0.sv" \
"../../../bd/TEST_00_Block/ipshared/39db/AXI2COM.sv" \
"../../../bd/TEST_00_Block/ipshared/39db/Timestamp_Counter.sv" \
"../../../bd/TEST_00_Block/ipshared/39db/TimeController.sv" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_TimeController_0_0/sim/TEST_00_Block_TimeController_0_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../TEST_00.gen/sources_1/bd/TEST_00_Block/ipshared/ec67/hdl" --include "../../../../TEST_00.gen/sources_1/bd/TEST_00_Block/ipshared/da1e/hdl" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_block.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../TEST_00.gen/sources_1/bd/TEST_00_Block/ipshared/ec67/hdl" --include "../../../../TEST_00.gen/sources_1/bd/TEST_00_Block/ipshared/da1e/hdl" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_por_fsm_top.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../TEST_00.gen/sources_1/bd/TEST_00_Block/ipshared/ec67/hdl" --include "../../../../TEST_00.gen/sources_1/bd/TEST_00_Block/ipshared/da1e/hdl" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_bgt_fsm.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../TEST_00.gen/sources_1/bd/TEST_00_Block/ipshared/ec67/hdl" --include "../../../../TEST_00.gen/sources_1/bd/TEST_00_Block/ipshared/da1e/hdl" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_device_rom.sv" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_por_fsm.sv" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_por_fsm_disabled.sv" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_tile_config.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../TEST_00.gen/sources_1/bd/TEST_00_Block/ipshared/ec67/hdl" --include "../../../../TEST_00.gen/sources_1/bd/TEST_00_Block/ipshared/da1e/hdl" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_drp_arbiter.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_register_decode.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_address_decoder.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_axi_lite_ipif.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_counter_f.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_pselect_f.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_slave_attachment.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_rf_wrapper.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_drp_control_top.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_drp_control.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_drp_access_ctrl.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_irq_req_ack.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_irq_sync.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0bufg_gt_ctrl.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_overvol_irq.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_powerup_state_irq.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_nco_fsm_t0.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_usr_drp_mgmt.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0_rst_cnt.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_usp_rf_data_converter_0_0/synth/TEST_00_Block_usp_rf_data_converter_0_0.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_auto_ds_0/sim/TEST_00_Block_auto_ds_0.v" \
"../../../bd/TEST_00_Block/ip/TEST_00_Block_auto_pc_0/sim/TEST_00_Block_auto_pc_0.v" \
"../../../bd/TEST_00_Block/sim/TEST_00_Block.v" \

verilog xil_defaultlib "glbl.v"

nosort
