#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Feb 26 09:57:25 2022
# Process ID: 16404
# Current directory: D:/Dismas/ITB/SemesterVIII/TA2/intelight
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18776 D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.xpr
# Log file: D:/Dismas/ITB/SemesterVIII/TA2/intelight/vivado.log
# Journal file: D:/Dismas/ITB/SemesterVIII/TA2/intelight\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Dismas/ITB/SemesterVIII/TA2/PYNQ-Z1_C.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1121.004 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top QA [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/QA_tb.v w ]
add_files -fileset sim_1 D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/QA_tb.v
update_compile_order -fileset sim_1
set_property top QA_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'QA_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj QA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
WARNING: [VRFC 10-3676] redeclaration of ansi port 'curr_qA0' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:23]
INFO: [VRFC 10-2458] undeclared symbol max_next_qA, assumed default net type wire [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module max4to1_2bit
INFO: [VRFC 10-311] analyzing module min4to2_2bit
INFO: [VRFC 10-311] analyzing module comp_2bit
INFO: [VRFC 10-311] analyzing module min2to1_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
ERROR: [VRFC 10-1280] procedural assignment to a non-register out0 is not permitted, left-hand side should be reg/integer/time/genvar [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v:14]
ERROR: [VRFC 10-2865] module 'reg_32bit' ignored due to previous errors [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v:7]
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1121.004 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'QA_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj QA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
WARNING: [VRFC 10-3676] redeclaration of ansi port 'curr_qA0' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:23]
INFO: [VRFC 10-2458] undeclared symbol max_next_qA, assumed default net type wire [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module max4to1_2bit
INFO: [VRFC 10-311] analyzing module min4to2_2bit
INFO: [VRFC 10-311] analyzing module comp_2bit
INFO: [VRFC 10-311] analyzing module min2to1_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
ERROR: [VRFC 10-1280] procedural assignment to a non-register out0 is not permitted, left-hand side should be reg/integer/time/genvar [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v:14]
ERROR: [VRFC 10-2865] module 'reg_32bit' ignored due to previous errors [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v:7]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'QA_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj QA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
WARNING: [VRFC 10-3676] redeclaration of ansi port 'curr_qA0' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:23]
INFO: [VRFC 10-2458] undeclared symbol max_next_qA, assumed default net type wire [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module max4to1_2bit
INFO: [VRFC 10-311] analyzing module min4to2_2bit
INFO: [VRFC 10-311] analyzing module comp_2bit
INFO: [VRFC 10-311] analyzing module min2to1_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/QA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot QA_tb_behav xil_defaultlib.QA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot QA_tb_behav xil_defaultlib.QA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out0' [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in0' [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.max2to1_32bit
Compiling module xil_defaultlib.max4to1_32bit
Compiling module xil_defaultlib.mux4to1_32bit
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.QA
Compiling module xil_defaultlib.QA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot QA_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xsim.dir/QA_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xsim.dir/QA_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 26 11:46:07 2022. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 26 11:46:07 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1121.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "QA_tb_behav -key {Behavioral:sim_1:Functional:QA_tb} -tclbatch {QA_tb.tcl} -protoinst "protoinst_files/bram.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
source QA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'QA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 1182.109 ; gain = 61.105
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1182.109 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'QA_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj QA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
WARNING: [VRFC 10-3676] redeclaration of ansi port 'curr_qA0' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:23]
INFO: [VRFC 10-2458] undeclared symbol max_next_qA, assumed default net type wire [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module max4to1_2bit
INFO: [VRFC 10-311] analyzing module min4to2_2bit
INFO: [VRFC 10-311] analyzing module comp_2bit
INFO: [VRFC 10-311] analyzing module min2to1_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/QA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'QA_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot QA_tb_behav xil_defaultlib.QA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot QA_tb_behav xil_defaultlib.QA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out0' [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in0' [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.max2to1_32bit
Compiling module xil_defaultlib.max4to1_32bit
Compiling module xil_defaultlib.mux4to1_32bit
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.QA
Compiling module xil_defaultlib.QA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot QA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1182.109 ; gain = 0.000
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:34]
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:34]
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:34]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'QA_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj QA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2458] undeclared symbol max_next_qA, assumed default net type wire [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module max4to1_2bit
INFO: [VRFC 10-311] analyzing module min4to2_2bit
INFO: [VRFC 10-311] analyzing module comp_2bit
INFO: [VRFC 10-311] analyzing module min2to1_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/QA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'QA_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot QA_tb_behav xil_defaultlib.QA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot QA_tb_behav xil_defaultlib.QA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out0' [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in0' [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.max2to1_32bit
Compiling module xil_defaultlib.max4to1_32bit
Compiling module xil_defaultlib.mux4to1_32bit
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.QA
Compiling module xil_defaultlib.QA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot QA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1182.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'QA_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj QA_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot QA_tb_behav xil_defaultlib.QA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot QA_tb_behav xil_defaultlib.QA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out0' [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in0' [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "QA_tb_behav -key {Behavioral:sim_1:Functional:QA_tb} -tclbatch {QA_tb.tcl} -protoinst "protoinst_files/bram.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
source QA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'QA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1182.109 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'QA_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj QA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module max4to1_2bit
INFO: [VRFC 10-311] analyzing module min4to2_2bit
INFO: [VRFC 10-311] analyzing module comp_2bit
INFO: [VRFC 10-311] analyzing module min2to1_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/QA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'QA_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot QA_tb_behav xil_defaultlib.QA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot QA_tb_behav xil_defaultlib.QA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.max2to1_32bit
Compiling module xil_defaultlib.max4to1_32bit
Compiling module xil_defaultlib.mux4to1_32bit
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.QA
Compiling module xil_defaultlib.QA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot QA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1182.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'QA_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj QA_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot QA_tb_behav xil_defaultlib.QA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot QA_tb_behav xil_defaultlib.QA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "QA_tb_behav -key {Behavioral:sim_1:Functional:QA_tb} -tclbatch {QA_tb.tcl} -protoinst "protoinst_files/bram.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
source QA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'QA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1182.109 ; gain = 0.000
add_bp {D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v} 13
remove_bps -file {D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v} -line 13
add_bp {D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v} 13
remove_bps -file {D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v} -line 13
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/reg_32bit_tb.v w ]
add_files -fileset sim_1 D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/reg_32bit_tb.v
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top reg_32bit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'reg_32bit_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_32bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj reg_32bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/reg_32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot reg_32bit_tb_behav xil_defaultlib.reg_32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot reg_32bit_tb_behav xil_defaultlib.reg_32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out0' is not permitted [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/reg_32bit_tb.v:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1182.109 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'reg_32bit_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_32bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj reg_32bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/reg_32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot reg_32bit_tb_behav xil_defaultlib.reg_32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot reg_32bit_tb_behav xil_defaultlib.reg_32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.reg_32bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_32bit_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xsim.dir/reg_32bit_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xsim.dir/reg_32bit_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 26 16:26:49 2022. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 86.184 ; gain = 4.738
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 26 16:26:49 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1182.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_32bit_tb_behav -key {Behavioral:sim_1:Functional:reg_32bit_tb} -tclbatch {reg_32bit_tb.tcl} -protoinst "protoinst_files/bram.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
source reg_32bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_32bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1182.109 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1182.109 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'reg_32bit_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_32bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj reg_32bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/reg_32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'reg_32bit_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot reg_32bit_tb_behav xil_defaultlib.reg_32bit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot reg_32bit_tb_behav xil_defaultlib.reg_32bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.reg_32bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_32bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1182.109 ; gain = 0.000
set_property top QA_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference system_RD_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Reading block design file <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:decoder:1.0 - decoder_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Successfully read diagram <system> from block design file <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd>
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_RD_0_0 from RD_v1_0 1.0 to RD_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'reward_row'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'state'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_RD_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_RD_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1191.395 ; gain = 9.285
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1191.395 ; gain = 9.285
update_module_reference system_decoder_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_decoder_0_0 from decoder_v1_0 1.0 to decoder_v1_0 1.0
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference system_PG_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_PG_0_0 from PG_v1_0 1.0 to PG_v1_0 1.0
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference system_QA_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_QA_0_0 from QA_v1_0 1.0 to QA_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'max_next_qA'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_QA_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_QA_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference system_SD_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_SD_0_0 from SD_v1_0 1.0 to SD_v1_0 1.0
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'QA_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj QA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module max4to1_2bit
INFO: [VRFC 10-311] analyzing module min4to2_2bit
INFO: [VRFC 10-311] analyzing module comp_2bit
INFO: [VRFC 10-311] analyzing module min2to1_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/QA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot QA_tb_behav xil_defaultlib.QA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot QA_tb_behav xil_defaultlib.QA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.max2to1_32bit
Compiling module xil_defaultlib.max4to1_32bit
Compiling module xil_defaultlib.mux4to1_32bit
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.QA
Compiling module xil_defaultlib.QA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot QA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "QA_tb_behav -key {Behavioral:sim_1:Functional:QA_tb} -tclbatch {QA_tb.tcl} -protoinst "protoinst_files/bram.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
source QA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'QA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1209.152 ; gain = 9.496
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'QA_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'QA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj QA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module max4to1_2bit
INFO: [VRFC 10-311] analyzing module min4to2_2bit
INFO: [VRFC 10-311] analyzing module comp_2bit
INFO: [VRFC 10-311] analyzing module min2to1_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/QA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1209.152 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'QA_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot QA_tb_behav xil_defaultlib.QA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot QA_tb_behav xil_defaultlib.QA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.max2to1_32bit
Compiling module xil_defaultlib.max4to1_32bit
Compiling module xil_defaultlib.mux4to1_32bit
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.QA
Compiling module xil_defaultlib.QA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot QA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1209.152 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 26 16:46:46 2022...
