********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-01.16:59:23
COMMAND: -cd verilog/src/unisims FIFO18E1.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l FIFO18E1.v.log

[ERR:UH0700] FIFO18E1.v:922: Unsupported expression "<n<> u<10040> t<Number_1TickbX> p<10041> l<922>>       
".

[ERR:UH0700] FIFO18E1.v:923: Unsupported expression "<n<> u<10055> t<Number_1TickbX> p<10056> l<923>>       if ((rst_rdclk_flag | rst_wrclk_flag) == 1) begin
".

[ERR:UH0700] FIFO18E1.v:924: Unsupported expression "<n<> u<10070> t<Number_1TickbX> p<10071> l<924>>           
".

[ERR:UH0700] FIFO18E1.v:925: Unsupported expression "<n<> u<10085> t<Number_1TickbX> p<10086> l<925>>           FULL = 1'bX;
".

[ERR:UH0700] FIFO18E1.v:933: Unsupported expression "<n<> u<10205> t<Number_1Tickbx> p<10206> l<933>>           assign wr_addr = 13'bx;
".

[ERR:UH0700] FIFO18E1.v:935: Unsupported expression "<n<> u<10235> t<Number_1Tickbx> p<10236> l<935>>           assign almostempty_int = 4'b1111;
".

[ERR:UH0700] FIFO18E1.v:1077: Unsupported expression "<n<> u<11534> t<Number_1TickbX> p<11535> l<1077>>     always @(posedge after_rst_x_flag or negedge RST) begin
".

[ERR:UH0700] FIFO18E1.v:1078: Unsupported expression "<n<> u<11549> t<Number_1TickbX> p<11550> l<1078>> 
".

[ERR:UH0700] FIFO18E1.v:1079: Unsupported expression "<n<> u<11564> t<Number_1TickbX> p<11565> l<1079>>         if (after_rst_x_flag == 1'b1) begin
".

[ERR:UH0700] FIFO18E1.v:1080: Unsupported expression "<n<> u<11579> t<Number_1TickbX> p<11580> l<1080>>       FULL = 1'bX;
".

[ERR:UH0700] FIFO18E1.v:1088: Unsupported expression "<n<> u<11699> t<Number_1Tickbx> p<11700> l<1088>>       assign wr_addr = 13'bx;
".

[ERR:UH0700] FIFO18E1.v:1090: Unsupported expression "<n<> u<11729> t<Number_1Tickbx> p<11730> l<1090>>       assign almostempty_int = 4'b1111;
".

[ERR:UH0700] FIFO18E1.v:1204: Unsupported expression "<n<> u<13150> t<Number_1TickbX> p<13151> l<1204>>       end
".

[ERR:UH0700] FIFO18E1.v:1205: Unsupported expression "<n<> u<13165> t<Number_1TickbX> p<13166> l<1205>>       
".

[ERR:UH0700] FIFO18E1.v:1206: Unsupported expression "<n<> u<13180> t<Number_1TickbX> p<13181> l<1206>>       if ((rst_rdclk_flag | rst_wrclk_flag) == 1) begin
".

[ERR:UH0700] FIFO18E1.v:1207: Unsupported expression "<n<> u<13195> t<Number_1TickbX> p<13196> l<1207>>           FULL = 1'bX;
".

[ERR:UH0700] FIFO18E1.v:1215: Unsupported expression "<n<> u<13315> t<Number_1Tickbx> p<13316> l<1215>>           assign wr_addr = 13'bx;
".

[ERR:UH0700] FIFO18E1.v:1217: Unsupported expression "<n<> u<13345> t<Number_1Tickbx> p<13346> l<1217>>           assign almostempty_int = 4'b1111;
".

[NTE:CP0309] FIFO18E1.v:470: Implicit port type (wire) for "DBITERR",
there are 4 more instances of this message.

[NTE:CP0309] FIFO18E1.v:72: Implicit port type (wire) for "ALMOSTEMPTY",
there are 9 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 18
[WARNING] : 0
[   NOTE] : 2

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

