

================================================================
== Vivado HLS Report for 'axiStreamGate'
================================================================
* Date:           Fri May 11 11:39:11 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        axiStreamGate
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      2.14|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|  inf |    no    |
        | + Loop 1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|      64|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        0|      -|      106|     168|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|     138|
|Register             |        -|      -|      167|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|      273|     370|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-----+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------+------------------------------+---------+-------+-----+-----+
    |axiStreamGate_AXILiteS_s_axi_U  |axiStreamGate_AXILiteS_s_axi  |        0|      0|  106|  168|
    +--------------------------------+------------------------------+---------+-------+-----+-----+
    |Total                           |                              |        0|      0|  106|  168|
    +--------------------------------+------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state4_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_283                     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op34_write_state4       |    and   |      0|  0|   2|           1|           1|
    |packetOut_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |packetOut_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |packetOut_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |packetOut_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |packetOut_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |packetOut_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |tmp_1_nbreadreq_fu_66_p5             |    and   |      0|  0|   2|           1|           0|
    |packetOut_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |packetOut_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |packetOut_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_fu_102_p2                        |   icmp   |      0|  0|  20|          32|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|  64|          48|          13|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  33|          6|    1|          6|
    |packetIn_TDATA_blk_n           |   9|          2|    1|          2|
    |packetOut_TDATA_blk_n          |   9|          2|    1|          2|
    |packetOut_V_data_V_1_data_out  |   9|          2|   64|        128|
    |packetOut_V_data_V_1_state     |  15|          3|    2|          6|
    |packetOut_V_keep_V_1_data_out  |   9|          2|    8|         16|
    |packetOut_V_keep_V_1_state     |  15|          3|    2|          6|
    |packetOut_V_last_V_1_data_out  |   9|          2|    1|          2|
    |packetOut_V_last_V_1_state     |  15|          3|    2|          6|
    |programSafe                    |  15|          3|   32|         96|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 138|         28|  114|        270|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   5|   0|    5|          0|
    |ap_reg_ioackin_programSafe_dummy_ack  |   1|   0|    1|          0|
    |packetOut_V_data_V_1_payload_A        |  64|   0|   64|          0|
    |packetOut_V_data_V_1_payload_B        |  64|   0|   64|          0|
    |packetOut_V_data_V_1_sel_rd           |   1|   0|    1|          0|
    |packetOut_V_data_V_1_sel_wr           |   1|   0|    1|          0|
    |packetOut_V_data_V_1_state            |   2|   0|    2|          0|
    |packetOut_V_keep_V_1_payload_A        |   8|   0|    8|          0|
    |packetOut_V_keep_V_1_payload_B        |   8|   0|    8|          0|
    |packetOut_V_keep_V_1_sel_rd           |   1|   0|    1|          0|
    |packetOut_V_keep_V_1_sel_wr           |   1|   0|    1|          0|
    |packetOut_V_keep_V_1_state            |   2|   0|    2|          0|
    |packetOut_V_last_V_1_payload_A        |   1|   0|    1|          0|
    |packetOut_V_last_V_1_payload_B        |   1|   0|    1|          0|
    |packetOut_V_last_V_1_sel_rd           |   1|   0|    1|          0|
    |packetOut_V_last_V_1_sel_wr           |   1|   0|    1|          0|
    |packetOut_V_last_V_1_state            |   2|   0|    2|          0|
    |tmp_1_reg_127                         |   1|   0|    1|          0|
    |tmp_last_V_reg_136                    |   1|   0|    1|          0|
    |tmp_reg_123                           |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 167|   0|  167|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |    Source Object   |    C Type    |
+------------------------+-----+-----+--------------+--------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    5|     s_axi    |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    5|     s_axi    |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |      AXILiteS      |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |      AXILiteS      |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_none |    axiStreamGate   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |    axiStreamGate   | return value |
|packetIn_TDATA          |  in |   64|     axis     |  packetIn_V_data_V |    pointer   |
|packetIn_TVALID         |  in |    1|     axis     |  packetIn_V_keep_V |    pointer   |
|packetIn_TREADY         | out |    1|     axis     |  packetIn_V_keep_V |    pointer   |
|packetIn_TKEEP          |  in |    8|     axis     |  packetIn_V_keep_V |    pointer   |
|packetIn_TLAST          |  in |    1|     axis     |  packetIn_V_last_V |    pointer   |
|packetOut_TDATA         | out |   64|     axis     | packetOut_V_data_V |    pointer   |
|packetOut_TVALID        | out |    1|     axis     | packetOut_V_keep_V |    pointer   |
|packetOut_TREADY        |  in |    1|     axis     | packetOut_V_keep_V |    pointer   |
|packetOut_TKEEP         | out |    8|     axis     | packetOut_V_keep_V |    pointer   |
|packetOut_TLAST         | out |    1|     axis     | packetOut_V_last_V |    pointer   |
+------------------------+-----+-----+--------------+--------------------+--------------+

