[options]
mode bmc
append 0
tbtop testbench.uut
depth 15

[engines]
smtbmc --presat --unroll boolector

[script]
read_verilog -sv imemcheck.sv
read_verilog -sv decoder.v
read_verilog -sv riscv.v
read_verilog -sv alu.v
prep -nordff -top testbench

[files]
../decoder.v
../riscv.v
../alu.v
imemcheck.sv
riscv-formal/checks/rvfi_macros.vh
riscv-formal/checks/rvfi_channel.sv
riscv-formal/checks/rvfi_testbench.sv
riscv-formal/checks/rvfi_imem_check.sv