
///////////////////////////////////
// Efinity Synthesis Started 
// Aug 09, 2024 09:18:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:61)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:61)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:70)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:72)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:73)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:61)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:67)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 99 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 6 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 44, ed: 163, lv: 3, pw: 232.41
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 96 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:28)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 14 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	11
[EFX-0000 INFO] EFX_FF          : 	44
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 07:57:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0010 VERI-ERROR] syntax error near 'input' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'input' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 07:59:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'SK6812o' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:56)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:65)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:65)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:73)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:75)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:76)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0011 VERI-WARNING] illegal initialization of non-singular port 'SK6812o' (VERI-2505) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:33)
[EFX-0010 VERI-ERROR] 'asssign' is an unknown type (VERI-1556) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:56)
[EFX-0010 VERI-ERROR] module 'T20ModuleTopLevel' is ignored due to previous errors (VERI-1072) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:83)

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 08:00:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:65)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:65)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:73)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:75)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:76)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:65)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 99 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 6 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 44, ed: 163, lv: 3, pw: 233.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 96 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:28)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 14 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	11
[EFX-0000 INFO] EFX_FF          : 	44
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 08:21:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:65)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:65)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:73)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:75)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:76)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:65)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 99 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 6 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 44, ed: 163, lv: 3, pw: 233.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 96 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:28)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 14 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	11
[EFX-0000 INFO] EFX_FF          : 	44
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 08:23:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:68)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:68)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:76)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:78)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:80)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:68)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 99 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 6 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 44, ed: 163, lv: 3, pw: 233.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 96 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:28)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 14 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	11
[EFX-0000 INFO] EFX_FF          : 	44
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 08:27:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:78)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:80)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:81)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:75)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 99 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 6 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 44, ed: 163, lv: 3, pw: 233.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 96 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:28)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 14 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	11
[EFX-0000 INFO] EFX_FF          : 	44
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 08:36:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:78)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:80)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:81)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:75)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 99 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 6 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 44, ed: 163, lv: 3, pw: 233.32
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 96 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR157i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:28)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	11
[EFX-0000 INFO] EFX_FF          : 	44
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 08:47:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:78)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:80)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:81)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:75)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 99 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 6 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 44, ed: 163, lv: 3, pw: 233.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 96 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:28)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 14 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	11
[EFX-0000 INFO] EFX_FF          : 	44
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 08:55:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:78)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:80)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:81)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:75)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 99 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 6 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 44, ed: 163, lv: 3, pw: 233.34
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 96 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR157i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:28)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 14 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	11
[EFX-0000 INFO] EFX_FF          : 	44
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 08:58:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:78)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:80)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:81)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:75)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 99 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 6 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 44, ed: 163, lv: 3, pw: 233.34
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 96 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR157i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:28)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 14 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	11
[EFX-0000 INFO] EFX_FF          : 	44
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 09:05:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:78)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:80)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:81)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:75)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 99 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 6 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 44, ed: 163, lv: 3, pw: 232.41
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 96 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:28)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 14 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	11
[EFX-0000 INFO] EFX_FF          : 	44
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 09:14:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:78)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:80)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:81)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:75)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 99 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 6 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 44, ed: 163, lv: 3, pw: 233.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 96 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:28)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 14 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	11
[EFX-0000 INFO] EFX_FF          : 	44
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 09:54:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0010 VERI-ERROR] extra comma in port association list is not allowed (VERI-2523) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:76)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0010 VERI-ERROR] module 'T20ModuleTopLevel' is ignored due to previous errors (VERI-1072) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:98)

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 09:54:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0010 VERI-ERROR] syntax error near ')' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:5)

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 09:54:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0010 VERI-ERROR] concurrent assignment to a non-net 'test_color' is not permitted (VERI-1195) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:14)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'leds' is not permitted (VERI-1100) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:71)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'leds' is not permitted (VERI-1100) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:75)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'leds' is not permitted (VERI-1100) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:82)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'leds' is not permitted (VERI-1100) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:86)
[EFX-0010 VERI-ERROR] module 'Sk6812Led' is ignored due to previous errors (VERI-1072) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:90)

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 10:02:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'leds' is not permitted (VERI-1100) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:71)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'leds' is not permitted (VERI-1100) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:75)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'leds' is not permitted (VERI-1100) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:82)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'leds' is not permitted (VERI-1100) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:86)
[EFX-0010 VERI-ERROR] module 'Sk6812Led' is ignored due to previous errors (VERI-1072) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:90)

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 10:05:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0010 VERI-ERROR] cannot find port 'leds' on this module (VERI-1010) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:76)
[EFX-0012 VERI-INFO] 'Sk6812Led' is declared here (VERI-1310) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] port 'ledstr' remains unconnected for this instance (VERI-1927) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:14)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:35)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:48)
[EFX-0010 VERI-ERROR] mixed blocking and non-blocking assignments on 'led_num' is not supported (VERI-1070) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:51)
[EFX-0012 VERI-INFO] module 'Sk6812Led' remains a black box due to errors in its contents (VERI-1073) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0021 ERROR] Elaboration of module '' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 10:05:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0010 VERI-ERROR] cannot find port 'leds' on this module (VERI-1010) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:76)
[EFX-0012 VERI-INFO] 'Sk6812Led' is declared here (VERI-1310) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] port 'ledstr' remains unconnected for this instance (VERI-1927) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:14)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:35)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:48)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:61)
[EFX-0021 ERROR] Elaboration of module 'Sk6812Led' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 10:08:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0010 VERI-ERROR] syntax error near '=' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:78)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0010 VERI-ERROR] module 'T20ModuleTopLevel' is ignored due to previous errors (VERI-1072) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:98)

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 10:09:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:14)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:35)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:48)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:61)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:86)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 104 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 79, ed: 270, lv: 3, pw: 327.51
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 102 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:28)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	71
[EFX-0000 INFO] EFX_LUT4        : 	46
[EFX-0000 INFO] EFX_FF          : 	85
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 10:12:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:14)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:35)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:48)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:61)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:86)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 103 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 79, ed: 268, lv: 3, pw: 326.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 102 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:28)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	71
[EFX-0000 INFO] EFX_LUT4        : 	46
[EFX-0000 INFO] EFX_FF          : 	85
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 10:15:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:14)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:35)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:48)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:61)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:86)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 105 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 77, ed: 264, lv: 3, pw: 325.39
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 102 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:28)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	71
[EFX-0000 INFO] EFX_LUT4        : 	44
[EFX-0000 INFO] EFX_FF          : 	85
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 10:18:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:14)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:35)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:48)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:61)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:86)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 129 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 71, ed: 248, lv: 3, pw: 310.85
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 102 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:28)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	64
[EFX-0000 INFO] EFX_LUT4        : 	38
[EFX-0000 INFO] EFX_FF          : 	78
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 10:26:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:14)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:35)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:48)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:61)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:86)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 138 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 71, ed: 249, lv: 3, pw: 304.50
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:28)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	60
[EFX-0000 INFO] EFX_LUT4        : 	37
[EFX-0000 INFO] EFX_FF          : 	73
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 10:30:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:14)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:35)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:48)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:61)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:86)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 140 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 71, ed: 249, lv: 3, pw: 305.08
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:28)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	60
[EFX-0000 INFO] EFX_LUT4        : 	38
[EFX-0000 INFO] EFX_FF          : 	73
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 10:32:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:14)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:35)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:48)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:61)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:86)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 140 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 71, ed: 249, lv: 3, pw: 305.10
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:28)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	60
[EFX-0000 INFO] EFX_LUT4        : 	38
[EFX-0000 INFO] EFX_FF          : 	73
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 10:36:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:14)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:35)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:48)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:61)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:86)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 141 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 71, ed: 249, lv: 3, pw: 304.72
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:28)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	60
[EFX-0000 INFO] EFX_LUT4        : 	38
[EFX-0000 INFO] EFX_FF          : 	73
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 10:40:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:14)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:35)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:48)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:61)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:86)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 141 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 71, ed: 249, lv: 3, pw: 305.62
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:28)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	60
[EFX-0000 INFO] EFX_LUT4        : 	38
[EFX-0000 INFO] EFX_FF          : 	73
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 10:43:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:14)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:35)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:48)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:61)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:86)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 129 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 71, ed: 248, lv: 3, pw: 310.83
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'SYSCLK1' with 102 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:28)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	64
[EFX-0000 INFO] EFX_LUT4        : 	38
[EFX-0000 INFO] EFX_FF          : 	78
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 10:51:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:14)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:35)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:48)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:61)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:86)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TenMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 129 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 71, ed: 248, lv: 3, pw: 310.81
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 102 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TenMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	91
[EFX-0000 INFO] EFX_LUT4        : 	49
[EFX-0000 INFO] EFX_FF          : 	104
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 10:55:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0011 VERI-WARNING] literal value 'hff0000 truncated to fit in 3 bits (VERI-1208) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:14)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:14)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:35)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:48)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:61)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:86)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 3 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TenMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 126 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 69, ed: 240, lv: 3, pw: 307.46
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 102 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TenMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	91
[EFX-0000 INFO] EFX_LUT4        : 	47
[EFX-0000 INFO] EFX_FF          : 	104
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 11:02:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0011 VERI-WARNING] literal value 'h00FF00 truncated to fit in 3 bits (VERI-1208) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:14)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:14)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:35)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:48)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:61)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:86)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 3 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TenMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 126 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 69, ed: 240, lv: 3, pw: 307.46
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 102 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TenMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	91
[EFX-0000 INFO] EFX_LUT4        : 	47
[EFX-0000 INFO] EFX_FF          : 	104
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 11:05:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:14)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:35)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:48)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:61)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:86)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TenMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 130 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 72, ed: 250, lv: 3, pw: 312.35
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 102 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TenMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	91
[EFX-0000 INFO] EFX_LUT4        : 	50
[EFX-0000 INFO] EFX_FF          : 	104
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 11:11:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:14)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:28)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:36)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:49)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:62)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:86)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TenMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 131 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 70, ed: 243, lv: 3, pw: 308.57
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 102 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TenMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	91
[EFX-0000 INFO] EFX_LUT4        : 	48
[EFX-0000 INFO] EFX_FF          : 	104
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 11:16:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:33)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:38)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:51)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:64)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:86)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TenMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 51 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 81, ed: 287, lv: 3, pw: 366.48
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 129 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TenMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	91
[EFX-0000 INFO] EFX_LUT4        : 	48
[EFX-0000 INFO] EFX_FF          : 	104
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 11:21:59
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:33)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:38)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:51)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:64)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:86)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TenMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 51 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 81, ed: 287, lv: 3, pw: 366.48
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 129 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TenMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	91
[EFX-0000 INFO] EFX_LUT4        : 	48
[EFX-0000 INFO] EFX_FF          : 	104
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 11:25:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:33)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:38)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:51)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:64)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:86)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 51 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 81, ed: 288, lv: 3, pw: 366.87
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 129 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	91
[EFX-0000 INFO] EFX_LUT4        : 	48
[EFX-0000 INFO] EFX_FF          : 	105
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 11:28:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0010 VERI-ERROR] syntax error near 'assign' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:56)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'assign' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:56)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0010 VERI-ERROR] module 'T20ModuleTopLevel' is ignored due to previous errors (VERI-1072) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:98)

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 11:29:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:33)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:38)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:51)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:64)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:86)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 51 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 81, ed: 287, lv: 3, pw: 366.48
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 129 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	149
[EFX-0000 INFO] EFX_LUT4        : 	69
[EFX-0000 INFO] EFX_FF          : 	164
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 11:33:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:33)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:38)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:51)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:64)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:86)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 142 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 71, ed: 247, lv: 3, pw: 303.57
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	118
[EFX-0000 INFO] EFX_LUT4        : 	59
[EFX-0000 INFO] EFX_FF          : 	132
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 11:38:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:33)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:38)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:51)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:64)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:86)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 140 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 71, ed: 245, lv: 3, pw: 302.65
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	118
[EFX-0000 INFO] EFX_LUT4        : 	59
[EFX-0000 INFO] EFX_FF          : 	132
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 11:40:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:33)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:38)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:51)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:64)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:86)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 140 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 71, ed: 245, lv: 3, pw: 309.36
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	59
[EFX-0000 INFO] EFX_FF          : 	134
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 11:46:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:33)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:38)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:51)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:64)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:86)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 140 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 71, ed: 245, lv: 3, pw: 309.31
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	37
[EFX-0000 INFO] EFX_FF          : 	75
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 11:52:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'test_color' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:33)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:38)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:51)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:64)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:86)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 140 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 71, ed: 245, lv: 3, pw: 309.31
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	42
[EFX-0000 INFO] EFX_FF          : 	75
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 11:59:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0010 VERI-ERROR] syntax error near ')' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:6)

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 11:59:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:23)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:37)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:40)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:58)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:71)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:87)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 41 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 171 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 97, ed: 336, lv: 5, pw: 362.35
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 25 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	74
[EFX-0000 INFO] EFX_LUT4        : 	67
[EFX-0000 INFO] EFX_FF          : 	90
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 12:05:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:23)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:37)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:40)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:58)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:71)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:87)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 41 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 171 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 97, ed: 336, lv: 5, pw: 362.35
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 25 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	74
[EFX-0000 INFO] EFX_LUT4        : 	67
[EFX-0000 INFO] EFX_FF          : 	90
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 12:19:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0010 VERI-ERROR] syntax error near 'x0f0f0f' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:23)
[EFX-0010 VERI-ERROR] module 'Sk6812Led' is ignored due to previous errors (VERI-1072) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:106)

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 12:20:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0011 VERI-WARNING] literal value 'h1f1f1f truncated to fit in 4 bits (VERI-1208) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:40)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:48)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:61)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:74)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:87)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 20 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 144 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 75, ed: 260, lv: 3, pw: 317.96
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	65
[EFX-0000 INFO] EFX_LUT4        : 	46
[EFX-0000 INFO] EFX_FF          : 	75
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 12:24:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0010 VERI-ERROR] syntax error near '=' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:29)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:46)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:51)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:54)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:59)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:64)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:67)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:72)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:77)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:80)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:88)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:92)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:99)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:103)
[EFX-0010 VERI-ERROR] syntax error near 'end' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:106)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'end' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:106)
[EFX-0010 VERI-ERROR] 'npxc' is not a constant (VERI-1188) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:44)
[EFX-0010 VERI-ERROR] 'state' is not a constant (VERI-1188) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:49)
[EFX-0010 VERI-ERROR] 'bits' is not a constant (VERI-1188) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:52)

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 12:25:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:24)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:46)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:51)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:64)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:77)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:87)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 56 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 169 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 88, ed: 301, lv: 4, pw: 346.49
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 40 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	70
[EFX-0000 INFO] EFX_LUT4        : 	58
[EFX-0000 INFO] EFX_FF          : 	98
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 13:00:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:24)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:46)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:51)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:64)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:77)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:87)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 56 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 168 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 87, ed: 302, lv: 4, pw: 348.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 40 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	57
[EFX-0000 INFO] EFX_FF          : 	101
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 13:30:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:79)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:84)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:97)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:110)
[EFX-0011 VERI-WARNING] net 'test_color[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:87)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 87 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 169 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 91, ed: 317, lv: 5, pw: 369.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 71 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	61
[EFX-0000 INFO] EFX_FF          : 	135
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 13:35:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:79)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:84)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:97)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:110)
[EFX-0011 VERI-WARNING] net 'test_color[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:87)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 43 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 168 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 71, ed: 247, lv: 3, pw: 323.83
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 27 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	42
[EFX-0000 INFO] EFX_FF          : 	77
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 13:37:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:79)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:84)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:97)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:110)
[EFX-0011 VERI-WARNING] net 'test_color[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:87)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 43 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 168 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 71, ed: 247, lv: 3, pw: 323.83
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 27 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	42
[EFX-0000 INFO] EFX_FF          : 	77
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 13:43:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0010 VERI-ERROR] syntax error near 'test_color' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:55)
[EFX-0010 VERI-ERROR] module 'Sk6812Led' is ignored due to previous errors (VERI-1072) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:142)

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 13:44:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:79)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:84)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:97)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:110)
[EFX-0011 VERI-WARNING] net 'test_color[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:87)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 43 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 167 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 71, ed: 246, lv: 3, pw: 323.65
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 27 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	42
[EFX-0000 INFO] EFX_FF          : 	77
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 13:51:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:89)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 26 truncated to fit in target size 25 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:79)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:84)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:97)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:110)
[EFX-0011 VERI-WARNING] net 'test_color[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:87)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 89 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 169 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 91, ed: 315, lv: 5, pw: 367.92
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 73 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	73
[EFX-0000 INFO] EFX_LUT4        : 	61
[EFX-0000 INFO] EFX_FF          : 	137
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 18:05:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0010 VERI-ERROR] syntax error near 'end' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:100)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'end' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:100)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:153)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'begin' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:153)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:154)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:156)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'begin' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:156)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:157)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:161)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'begin' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:161)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:162)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:164)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'begin' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:164)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:165)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:166)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:170)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:174)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'begin' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:174)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:175)

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 18:07:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0010 VERI-ERROR] syntax error near 'end' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'end' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:153)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'begin' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:153)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:154)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:156)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'begin' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:156)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:157)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:161)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'begin' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:161)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:162)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:164)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'begin' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:164)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:165)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:166)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:170)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:174)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'begin' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:174)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:175)

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 18:10:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0010 VERI-ERROR] syntax error near 'end' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:93)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'end' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:93)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:145)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'begin' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:145)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:146)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:148)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'begin' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:148)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:149)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:153)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'begin' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:153)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:154)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:156)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'begin' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:156)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:157)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:158)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:162)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:166)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'begin' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:166)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:167)

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 18:13:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0010 VERI-ERROR] syntax error near 'end' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:93)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'end' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:93)
[EFX-0010 VERI-ERROR] module 'Sk6812Led' is ignored due to previous errors (VERI-1072) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:212)

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 18:13:45
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0010 VERI-ERROR] cannot find port 'resetn' on this module (VERI-1010) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:76)
[EFX-0012 VERI-INFO] 'Sk6812Led' is declared here (VERI-1310) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:34)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:46)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:52)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:64)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:70)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:82)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:145)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:148)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:153)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:166)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:179)
[EFX-0011 VERI-WARNING] net 'test_color[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0021 ERROR] Elaboration of module 'Sk6812Led' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 18:14:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:34)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:46)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:52)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:64)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:70)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:82)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:145)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:148)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:153)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:166)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:179)
[EFX-0011 VERI-WARNING] net 'test_color[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : test_color0[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[19]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[18]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[17]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[16]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[15]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[14]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[13]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[12]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[11]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[10]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[9]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 68 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 169 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 136, ed: 461, lv: 5, pw: 428.29
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 66 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	106
[EFX-0000 INFO] EFX_FF          : 	128
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 18:19:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:34)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:46)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:52)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:64)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:70)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:82)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:145)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:148)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:153)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:166)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:179)
[EFX-0011 VERI-WARNING] net 'test_color[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : test_color0[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[19]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[18]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[17]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[16]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[15]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[14]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[13]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[12]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[11]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[10]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[9]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Inverted Clock Network 'i15/blinkcounter[3]' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 169 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 136, ed: 461, lv: 5, pw: 428.24
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network 'i15/blinkcounter[3]' with 50 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	106
[EFX-0000 INFO] EFX_FF          : 	128
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 18:23:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:34)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:46)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:52)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:64)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:70)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:82)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:145)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:148)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:153)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:166)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:179)
[EFX-0011 VERI-WARNING] net 'test_color[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : test_color0[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[19]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[18]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[17]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[16]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[15]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[14]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[13]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[12]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[11]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[10]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[9]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Inverted Clock Network 'i15/blinkcounter[2]' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 169 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 136, ed: 461, lv: 5, pw: 428.25
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network 'i15/blinkcounter[2]' with 50 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	106
[EFX-0000 INFO] EFX_FF          : 	128
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 18:27:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:34)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:46)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:52)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:64)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:70)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:82)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:145)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:148)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:153)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:166)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:179)
[EFX-0011 VERI-WARNING] net 'test_color[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : test_color0[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[19]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[18]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[17]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[16]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[15]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[14]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[13]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[12]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[11]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[10]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[9]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Inverted Clock Network 'i15/blinkcounter[2]' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 169 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 136, ed: 461, lv: 5, pw: 428.25
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network 'i15/blinkcounter[2]' with 50 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	106
[EFX-0000 INFO] EFX_FF          : 	128
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 18:29:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:34)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:46)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:52)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:64)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:70)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:82)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:145)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:148)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:153)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:166)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:179)
[EFX-0011 VERI-WARNING] net 'test_color[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : test_color0[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[19]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[18]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[17]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[16]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[15]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[14]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[13]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[12]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[11]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[10]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[9]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Inverted Clock Network 'i15/blinkcounter[2]' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 169 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 136, ed: 461, lv: 5, pw: 428.25
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network 'i15/blinkcounter[2]' with 50 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	106
[EFX-0000 INFO] EFX_FF          : 	128
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 18:33:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:34)
[EFX-0010 VERI-ERROR] part-select direction is opposite from prefix index direction (VERI-1165) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:35)
[EFX-0012 VERI-INFO] see declaration of 'test_color' (VERI-1177) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0012 VERI-INFO] module 'Sk6812Led' remains a black box due to errors in its contents (VERI-1073) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0012 VERI-INFO] module 'T20ModuleTopLevel' remains a black box due to errors in its contents (VERI-1073) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0021 ERROR] Elaboration of module '' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 10, 2024 18:34:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:34)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:49)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:55)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:67)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:73)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:85)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:148)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:151)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:156)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:169)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:182)
[EFX-0011 VERI-WARNING] net 'test_color[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : test_color0[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[19]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[18]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[17]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[16]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[15]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[14]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[13]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[12]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[11]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[10]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[9]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Inverted Clock Network 'i15/blinkcounter[2]' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 169 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 136, ed: 461, lv: 5, pw: 428.25
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network 'i15/blinkcounter[2]' with 50 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	106
[EFX-0000 INFO] EFX_FF          : 	128
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 23, 2024 08:10:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:34)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:49)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:55)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:67)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:73)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:85)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:148)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:151)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:156)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:169)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:182)
[EFX-0011 VERI-WARNING] net 'test_color[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : test_color0[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[19]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[18]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[17]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[16]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[15]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[14]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[13]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[12]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[11]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[10]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[9]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Inverted Clock Network 'i15/blinkcounter[2]' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 169 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 136, ed: 461, lv: 5, pw: 428.25
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network 'i15/blinkcounter[2]' with 50 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 16 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	107
[EFX-0000 INFO] EFX_FF          : 	128
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 23, 2024 15:55:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:34)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:49)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:55)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:67)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:73)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:85)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:148)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:151)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:156)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:169)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:182)
[EFX-0011 VERI-WARNING] net 'test_color[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : test_color0[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[19]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[18]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[17]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[16]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[15]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[14]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[13]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[12]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[11]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[10]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[9]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Inverted Clock Network 'i15/blinkcounter[8]' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 169 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 136, ed: 461, lv: 5, pw: 428.29
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network 'i15/blinkcounter[8]' with 50 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 16 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	107
[EFX-0000 INFO] EFX_FF          : 	128
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 23, 2024 16:01:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0010 VERI-ERROR] extra comma in port association list is not allowed (VERI-2523) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:95)
[EFX-0010 VERI-ERROR] module 'T20ModuleTopLevel' is ignored due to previous errors (VERI-1072) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:101)

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 23, 2024 16:01:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:34)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:49)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:55)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:67)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:73)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:85)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:148)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:151)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:156)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:169)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:182)
[EFX-0011 VERI-WARNING] net 'test_color[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : test_color0[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[19]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[18]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[17]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[16]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[15]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[14]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[13]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[12]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[11]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[10]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[9]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 169 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 136, ed: 461, lv: 5, pw: 428.29
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 50 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 16 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	107
[EFX-0000 INFO] EFX_FF          : 	128
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 23, 2024 16:20:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:34)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:49)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:55)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:67)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:73)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:85)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:148)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:151)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:156)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:169)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:182)
[EFX-0011 VERI-WARNING] net 'test_color[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : test_color0[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[19]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[18]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[17]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[16]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[15]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[14]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[13]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[12]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[11]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[10]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[9]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 169 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 136, ed: 461, lv: 5, pw: 428.29
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 50 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 16 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	107
[EFX-0000 INFO] EFX_FF          : 	128
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 13:12:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:47)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0010 VERI-ERROR] syntax error near 'always' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:141)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'always' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:141)
[EFX-0010 VERI-ERROR] syntax error near 'endmodule' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:217)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'endmodule' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:217)

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 13:13:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:34)
[EFX-0010 VERI-ERROR] part-select direction is opposite from prefix index direction (VERI-1165) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:37)
[EFX-0012 VERI-INFO] see declaration of 'red' (VERI-1177) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:14)
[EFX-0012 VERI-INFO] module 'Sk6812Led' remains a black box due to errors in its contents (VERI-1073) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0012 VERI-INFO] module 'T20ModuleTopLevel' remains a black box due to errors in its contents (VERI-1073) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0021 ERROR] Elaboration of module '' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 13:19:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0010 VERI-ERROR] 'i' is not declared (VERI-1128) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:38)
[EFX-0010 VERI-ERROR] 'i' is not declared (VERI-1128) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:39)
[EFX-0010 VERI-ERROR] module 'Sk6812Led' is ignored due to previous errors (VERI-1072) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:220)

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 13:20:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:36)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:57)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:63)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:75)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:81)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:93)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:156)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:159)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:164)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:177)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:190)
[EFX-0011 VERI-WARNING] net 'test_color[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : test_color0[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[19]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[18]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[17]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[16]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[15]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[14]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[13]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[12]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[11]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[10]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[9]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 169 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 137, ed: 455, lv: 5, pw: 424.49
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 50 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 8 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	108
[EFX-0000 INFO] EFX_FF          : 	128
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 13:24:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:36)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:57)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:63)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:80)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:86)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:98)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:161)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:164)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:169)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:182)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:195)
[EFX-0011 VERI-WARNING] net 'test_color[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : test_color0[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[19]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[18]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[17]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[16]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[15]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[14]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[13]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[12]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[11]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[10]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[9]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 169 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 137, ed: 455, lv: 5, pw: 424.49
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 50 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 8 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	108
[EFX-0000 INFO] EFX_FF          : 	128
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 13:28:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:36)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:57)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:63)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:80)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:86)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:106)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:169)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:172)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:177)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:190)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:203)
[EFX-0011 VERI-WARNING] net 'test_color[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : test_color0[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[19]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[18]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[17]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[16]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[15]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[14]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[13]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[12]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[11]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[10]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[9]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0200 WARNING] Removing redundant signal : test_color0[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:18)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 169 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 137, ed: 455, lv: 5, pw: 424.49
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 50 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 8 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	108
[EFX-0000 INFO] EFX_FF          : 	128
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 13:32:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:36)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:57)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:63)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:80)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:86)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:106)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:169)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:172)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:177)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:190)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:203)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:28)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:28)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:28)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:28)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:28)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:28)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:28)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:28)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:28)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:28)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:28)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:28)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 52 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 169 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 137, ed: 455, lv: 5, pw: 424.49
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 50 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 8 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	108
[EFX-0000 INFO] EFX_FF          : 	128
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 13:43:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:39)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:52)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:59)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:63)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:73)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:86)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:95)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:159)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:162)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:167)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:180)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:193)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 53 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 179 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 147, ed: 499, lv: 4, pw: 437.47
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 51 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	118
[EFX-0000 INFO] EFX_FF          : 	126
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 13:52:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:40)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:44)
[EFX-0011 VERI-WARNING] expression size 6 truncated to fit in target size 5 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:51)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:58)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:71)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:75)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:85)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:98)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:107)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:171)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:174)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:179)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:192)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:205)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 58 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 179 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 149, ed: 507, lv: 4, pw: 444.71
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 56 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	120
[EFX-0000 INFO] EFX_FF          : 	131
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 14:03:45
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:40)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:44)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:51)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:58)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:73)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:77)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:96)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:100)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:109)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:173)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:176)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:181)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:194)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:207)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 61 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 326 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 122, ed: 414, lv: 4, pw: 394.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 35 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	93
[EFX-0000 INFO] EFX_FF          : 	110
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 14:10:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:40)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:44)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:51)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:53)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:58)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:73)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:77)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:87)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:96)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:100)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:109)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:173)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:176)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:181)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:194)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:207)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 62 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 184 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 169, ed: 578, lv: 5, pw: 472.01
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 15 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	140
[EFX-0000 INFO] EFX_FF          : 	135
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 14:14:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:40)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:44)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:51)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:53)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:74)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:78)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:88)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:110)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:174)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:177)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:182)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:195)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:208)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 62 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 184 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 169, ed: 579, lv: 5, pw: 472.11
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 15 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	140
[EFX-0000 INFO] EFX_FF          : 	135
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 14:19:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:40)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:44)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:51)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:53)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:74)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:78)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:88)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:110)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:175)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:178)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:183)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:196)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:209)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 62 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 205 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 170, ed: 570, lv: 5, pw: 466.20
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	141
[EFX-0000 INFO] EFX_FF          : 	135
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 14:24:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:40)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:44)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:51)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:53)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:74)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:78)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:88)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:97)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:110)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:175)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:178)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:183)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:196)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:209)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 62 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 206 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 169, ed: 577, lv: 4, pw: 472.50
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	139
[EFX-0000 INFO] EFX_FF          : 	135
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 14:27:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:40)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:44)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:53)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:55)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:61)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:76)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:80)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:90)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:99)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:103)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:112)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:177)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:180)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:185)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:198)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:211)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 62 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 200 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 168, ed: 573, lv: 4, pw: 468.85
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	139
[EFX-0000 INFO] EFX_FF          : 	135
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 14:35:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:40)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:44)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:53)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:56)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:62)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:77)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:81)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:91)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:100)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:104)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:113)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:178)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:181)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:186)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:199)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:212)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 62 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 205 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 168, ed: 568, lv: 5, pw: 463.65
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 7 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	139
[EFX-0000 INFO] EFX_FF          : 	135
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 14:42:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:40)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:44)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:53)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:56)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:77)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:81)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:91)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:100)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:104)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:113)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:178)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:181)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:186)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:199)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:212)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 62 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 214 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 173, ed: 588, lv: 4, pw: 471.96
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	144
[EFX-0000 INFO] EFX_FF          : 	135
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 14:52:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:47)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:59)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:62)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:83)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:87)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:97)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:106)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:110)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:119)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:184)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:187)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:192)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:205)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:218)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 62 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 206 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 164, ed: 556, lv: 4, pw: 464.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 15 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	136
[EFX-0000 INFO] EFX_FF          : 	135
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 14:55:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:47)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:59)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:62)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:83)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:87)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:97)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:106)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:110)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:119)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:184)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:187)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:192)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:205)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:218)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 62 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 213 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 168, ed: 572, lv: 4, pw: 466.25
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 60 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	140
[EFX-0000 INFO] EFX_FF          : 	135
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 15:03:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:47)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:98)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:108)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:117)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:121)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:130)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:195)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:198)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:203)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:216)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:229)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 62 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 269 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 146, ed: 495, lv: 5, pw: 435.96
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 51 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 7 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	117
[EFX-0000 INFO] EFX_FF          : 	126
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 15:05:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:47)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:98)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:108)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:117)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:121)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:130)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:195)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:198)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:203)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:216)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:229)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 54 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 197 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 150, ed: 511, lv: 4, pw: 441.62
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 51 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 15 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	122
[EFX-0000 INFO] EFX_FF          : 	126
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 15:24:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:47)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:98)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:108)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:117)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:121)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:195)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:198)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:203)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:216)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:229)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 54 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 385 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 94, ed: 324, lv: 3, pw: 348.63
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 17 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	65
[EFX-0000 INFO] EFX_FF          : 	92
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 15:57:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:47)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:98)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:108)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:117)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:121)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:195)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:198)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:203)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:216)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:229)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 54 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 384 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 94, ed: 322, lv: 3, pw: 349.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 17 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	65
[EFX-0000 INFO] EFX_FF          : 	92
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 16:02:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:47)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:94)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:98)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:108)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:117)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:121)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:195)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:198)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:203)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:216)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:229)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 54 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 196 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 149, ed: 511, lv: 4, pw: 440.26
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 51 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 15 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	120
[EFX-0000 INFO] EFX_FF          : 	126
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 16:06:10
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:47)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:99)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:109)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:118)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:122)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:196)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:199)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:204)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:217)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:230)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 54 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 197 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 155, ed: 527, lv: 5, pw: 442.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 51 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 7 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	125
[EFX-0000 INFO] EFX_FF          : 	126
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 16:09:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:47)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:95)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:99)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:109)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:118)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:122)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:196)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:199)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:204)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:217)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:230)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 54 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 198 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 155, ed: 524, lv: 4, pw: 443.09
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 51 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 15 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	126
[EFX-0000 INFO] EFX_FF          : 	126
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 16:57:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0010 VERI-ERROR] syntax error near 'end' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:114)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'end' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:114)
[EFX-0010 VERI-ERROR] module 'Sk6812Led' is ignored due to previous errors (VERI-1072) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:264)

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 16:58:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:79)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:97)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:117)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:129)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:195)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:198)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:203)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:216)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:229)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 23 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 30 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 154 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 116, ed: 390, lv: 3, pw: 377.47
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	87
[EFX-0000 INFO] EFX_FF          : 	103
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 17:05:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:79)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:97)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:117)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:129)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:196)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:199)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:204)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:217)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:230)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 15 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 30 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 155 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 126, ed: 431, lv: 3, pw: 392.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	97
[EFX-0000 INFO] EFX_FF          : 	103
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 17:20:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:100)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:120)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:131)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:197)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:200)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:205)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:218)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:231)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 18 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 30 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 158 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 123, ed: 422, lv: 3, pw: 387.83
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	94
[EFX-0000 INFO] EFX_FF          : 	103
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 17:27:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:100)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:120)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:133)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:199)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:202)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:207)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:220)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:233)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 18 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 29 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 167 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 111, ed: 372, lv: 3, pw: 372.76
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 26 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	82
[EFX-0000 INFO] EFX_FF          : 	101
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 17:34:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:100)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:120)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:133)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:199)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:202)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:207)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:220)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:233)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 18 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 30 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 164 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 122, ed: 410, lv: 4, pw: 377.87
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 15 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	93
[EFX-0000 INFO] EFX_FF          : 	103
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 17:38:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:100)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:120)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:133)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:199)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:202)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:207)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:220)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:233)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 18 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 30 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 156 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 127, ed: 430, lv: 4, pw: 391.58
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 15 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	99
[EFX-0000 INFO] EFX_FF          : 	103
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 17:42:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:100)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:120)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:133)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:199)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:202)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:207)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:220)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:233)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 18 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 30 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 157 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 125, ed: 428, lv: 4, pw: 388.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 15 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	96
[EFX-0000 INFO] EFX_FF          : 	103
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 17:45:59
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:100)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:120)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:133)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:199)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:202)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:207)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:220)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:233)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 18 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 30 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 156 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 121, ed: 413, lv: 4, pw: 381.33
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	93
[EFX-0000 INFO] EFX_FF          : 	103
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 17:51:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:82)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:100)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:120)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:133)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:199)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:202)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:207)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:220)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:233)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 18 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 30 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 156 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 127, ed: 430, lv: 4, pw: 391.58
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 15 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	99
[EFX-0000 INFO] EFX_FF          : 	103
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 17:56:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:91)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:109)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:129)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:142)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:208)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:211)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:216)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:229)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:242)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 18 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 30 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 156 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 136, ed: 464, lv: 4, pw: 405.36
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	107
[EFX-0000 INFO] EFX_FF          : 	103
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 18:08:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:81)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:99)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:119)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:132)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:198)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:201)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:206)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:219)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:232)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 30 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 156 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 116, ed: 388, lv: 3, pw: 377.25
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	87
[EFX-0000 INFO] EFX_FF          : 	103
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 18:11:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:81)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:99)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:119)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:132)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:198)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:201)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:206)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:219)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:232)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 18 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 30 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 157 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 125, ed: 428, lv: 4, pw: 388.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 15 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	96
[EFX-0000 INFO] EFX_FF          : 	103
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 18:14:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:81)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:99)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:119)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:132)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:198)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:201)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:206)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:219)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:232)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 18 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 30 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 156 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 124, ed: 424, lv: 4, pw: 386.51
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	96
[EFX-0000 INFO] EFX_FF          : 	103
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 18:18:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:81)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:99)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:119)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:132)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:198)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:201)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:206)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:219)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:232)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 18 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 30 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 156 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 124, ed: 424, lv: 4, pw: 386.51
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	96
[EFX-0000 INFO] EFX_FF          : 	103
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 18:26:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:81)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:99)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:119)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:132)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:199)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:202)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:207)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:220)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:233)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 18 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 30 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 184 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 121, ed: 410, lv: 4, pw: 383.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 27 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 15 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	92
[EFX-0000 INFO] EFX_FF          : 	102
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 18:30:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:43)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:81)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:99)
[EFX-0011 VERI-WARNING] expression size 10 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:119)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:132)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:199)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:202)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:207)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:220)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:233)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 18 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 30 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 157 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 122, ed: 410, lv: 4, pw: 383.87
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 15 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	92
[EFX-0000 INFO] EFX_FF          : 	103
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 24, 2024 18:37:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:122)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:136)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:204)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:207)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:212)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:225)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:238)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 17 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 29 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 171 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 138, ed: 478, lv: 3, pw: 414.27
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 27 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	109
[EFX-0000 INFO] EFX_FF          : 	102
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 25, 2024 11:16:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0010 VERI-ERROR] syntax error near 'end' (VERI-1137) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:130)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'end' used in incorrect context (VERI-2344) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:130)
[EFX-0010 VERI-ERROR] module 'Sk6812Led' is ignored due to previous errors (VERI-1072) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:271)

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 25, 2024 11:16:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:122)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:137)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:205)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:208)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:213)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:226)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:239)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 17 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 176 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 102, ed: 347, lv: 3, pw: 366.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 26 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	73
[EFX-0000 INFO] EFX_FF          : 	101
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 25, 2024 11:25:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:122)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:137)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:205)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:208)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:213)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:226)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:239)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 17 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 176 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 102, ed: 347, lv: 3, pw: 366.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 26 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	73
[EFX-0000 INFO] EFX_FF          : 	101
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 25, 2024 11:29:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:122)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:137)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:205)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:208)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:213)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:226)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:239)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 17 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 176 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 102, ed: 347, lv: 3, pw: 366.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 26 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	73
[EFX-0000 INFO] EFX_FF          : 	101
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 25, 2024 11:37:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:122)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:137)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:205)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:208)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:213)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:226)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:239)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 17 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 176 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 102, ed: 347, lv: 3, pw: 366.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 26 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	73
[EFX-0000 INFO] EFX_FF          : 	101
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 25, 2024 11:39:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:77)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:91)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:69)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:74)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:122)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:137)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:205)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:208)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:213)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:226)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:239)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:88)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 17 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 176 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 102, ed: 347, lv: 3, pw: 366.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 26 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	73
[EFX-0000 INFO] EFX_FF          : 	101
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 25, 2024 11:46:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:95)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:96)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:76)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:122)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:137)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:205)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:208)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:213)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:226)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:239)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 17 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 176 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 102, ed: 346, lv: 3, pw: 366.98
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 26 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	73
[EFX-0000 INFO] EFX_FF          : 	101
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 25, 2024 11:50:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:95)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:96)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:76)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:122)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:137)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:205)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:208)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:213)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:226)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:239)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 17 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 28 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 176 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 102, ed: 346, lv: 3, pw: 366.98
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 26 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	73
[EFX-0000 INFO] EFX_FF          : 	101
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 25, 2024 12:03:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:95)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:96)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:76)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:122)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:137)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:206)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:209)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:214)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:227)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:240)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 17 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 29 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 169 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 146, ed: 504, lv: 3, pw: 423.53
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 27 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	118
[EFX-0000 INFO] EFX_FF          : 	102
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 25, 2024 12:06:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:95)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:96)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:76)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] using initial value of 'RGBColor' since it is never assigned (VERI-1220) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:122)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:137)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:206)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:209)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:214)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:227)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:240)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : green[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : green[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:15)
[EFX-0200 WARNING] Removing redundant signal : blue[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : blue[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:16)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 17 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 29 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 169 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 146, ed: 504, lv: 3, pw: 423.53
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 27 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	118
[EFX-0000 INFO] EFX_FF          : 	102
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 25, 2024 12:10:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:95)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:96)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:76)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:88)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:106)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:111)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:122)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:137)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:145)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:210)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:213)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:218)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:231)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:244)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 65 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 168 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 174, ed: 590, lv: 4, pw: 477.20
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 61 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 15 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	132
[EFX-0000 INFO] EFX_FF          : 	128
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 25, 2024 12:14:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:95)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:96)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:76)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:88)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:106)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:111)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:122)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:137)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:145)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:210)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:213)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:218)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:231)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:244)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 65 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 263 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 148, ed: 504, lv: 4, pw: 440.06
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 44 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	119
[EFX-0000 INFO] EFX_FF          : 	119
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 25, 2024 12:21:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:95)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:96)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:76)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:83)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:88)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:106)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:111)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:122)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:137)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:145)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:210)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:213)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:218)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:231)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:244)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 65 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 169 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 166, ed: 567, lv: 5, pw: 468.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 61 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 8 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	136
[EFX-0000 INFO] EFX_FF          : 	139
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 25, 2024 12:27:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:95)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:96)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:76)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:83)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:88)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:106)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:111)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:122)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:141)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:152)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:217)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:220)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:225)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:238)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:251)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 49 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 170 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 193, ed: 662, lv: 4, pw: 498.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 61 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 15 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	163
[EFX-0000 INFO] EFX_FF          : 	136
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 25, 2024 12:32:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:95)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:96)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:76)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:83)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:88)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:106)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:111)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:122)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:151)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:173)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:238)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:241)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:246)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:259)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:272)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 17 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 194 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 258, ed: 888, lv: 4, pw: 573.91
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 61 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	229
[EFX-0000 INFO] EFX_FF          : 	136
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 25, 2024 12:36:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:95)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:96)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:76)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:83)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:88)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:106)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:111)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:122)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:151)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:173)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:238)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:241)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:246)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:259)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:272)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 17 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 194 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 258, ed: 888, lv: 4, pw: 573.91
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 61 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	229
[EFX-0000 INFO] EFX_FF          : 	136
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 25, 2024 12:41:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:95)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:96)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:76)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:83)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:88)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:93)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:106)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:111)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:122)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:151)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:173)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:238)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:241)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:246)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:259)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:272)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 17 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 194 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 258, ed: 888, lv: 4, pw: 573.91
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 61 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	229
[EFX-0000 INFO] EFX_FF          : 	136
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 25, 2024 12:49:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:95)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:96)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:76)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:91)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:96)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:114)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:119)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:130)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:159)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:181)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:208)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:211)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:216)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:229)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:242)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 17 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 193 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 240, ed: 825, lv: 4, pw: 551.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 61 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	211
[EFX-0000 INFO] EFX_FF          : 	136
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 25, 2024 12:52:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:95)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:96)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:76)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:91)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:96)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:114)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:119)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:130)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:159)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:181)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:208)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:211)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:216)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:229)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:242)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 17 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 193 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 240, ed: 825, lv: 4, pw: 551.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 61 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	211
[EFX-0000 INFO] EFX_FF          : 	136
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Aug 25, 2024 15:29:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:95)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:96)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:76)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:91)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:96)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:114)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:119)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:130)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:159)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:181)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:208)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:211)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:216)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:229)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:242)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 17 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 193 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 229, ed: 803, lv: 4, pw: 539.69
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 61 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	200
[EFX-0000 INFO] EFX_FF          : 	136
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2024 10:42:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:95)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:96)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:76)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:91)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:96)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:114)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:119)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:130)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:159)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:181)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:208)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:211)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:216)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:229)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:242)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 17 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 193 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 229, ed: 803, lv: 4, pw: 539.69
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 61 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	200
[EFX-0000 INFO] EFX_FF          : 	136
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2024 10:47:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:79)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:93)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:95)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:96)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:71)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:76)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:91)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:96)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:114)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:119)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:130)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:159)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:181)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:208)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:211)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:216)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:229)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:242)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:90)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 17 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 193 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 240, ed: 825, lv: 4, pw: 551.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 61 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:17)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 15 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	211
[EFX-0000 INFO] EFX_FF          : 	136
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2024 12:36:40
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2024.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'oResetn' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout1' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:21)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout2' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:22)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout3' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:23)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout4' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:24)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledout5' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:25)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'ledclkout' is not allowed (VERI-1372) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:26)
[EFX-0012 VERI-INFO] undeclared symbol 'OneKHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:73)
[EFX-0012 VERI-INFO] undeclared symbol 'TenMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:73)
[EFX-0012 VERI-INFO] undeclared symbol 'TwelveMHzClk', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:73)
[EFX-0012 VERI-INFO] undeclared symbol 'ledclkout', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:81)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout1', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:94)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout2', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:95)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout3', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:96)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout4', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:97)
[EFX-0012 VERI-INFO] undeclared symbol 'ledout5', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:98)
[EFX-0012 VERI-INFO] undeclared symbol 'o_Rx_DV', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:111)
[EFX-0012 VERI-INFO] undeclared symbol 'o_Rx_Byte', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:112)
[EFX-0012 VERI-INFO] undeclared symbol 'i_Tx_DV', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:123)
[EFX-0012 VERI-INFO] undeclared symbol 'o_Tx_Byte', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:124)
[EFX-0012 VERI-INFO] undeclared symbol 'o_Tx_Active', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:125)
[EFX-0012 VERI-INFO] undeclared symbol 'o_Tx_Serial', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:126)
[EFX-0012 VERI-INFO] undeclared symbol 'o_Tx_Done', assumed default net type 'wire' (VERI-2561) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:127)
[EFX-0011 VERI-WARNING] data object 'RGBColor' is already declared (VERI-2170) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0012 VERI-INFO] previous declaration of 'RGBColor' is from here (VERI-1967) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] second declaration of 'RGBColor' is ignored (VERI-1329) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:45)
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'uart_rx' with formal parameter declaration list (VERI-1199) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\UartRx.v:23)
[EFX-0011 VERI-WARNING] parameter 's_RX_START_BIT' becomes localparam in 'uart_rx' with formal parameter declaration list (VERI-1199) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\UartRx.v:24)
[EFX-0011 VERI-WARNING] parameter 's_RX_DATA_BITS' becomes localparam in 'uart_rx' with formal parameter declaration list (VERI-1199) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\UartRx.v:25)
[EFX-0011 VERI-WARNING] parameter 's_RX_STOP_BIT' becomes localparam in 'uart_rx' with formal parameter declaration list (VERI-1199) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\UartRx.v:26)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'uart_rx' with formal parameter declaration list (VERI-1199) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\UartRx.v:27)
[EFX-0011 VERI-WARNING] parameter 's_IDLE' becomes localparam in 'uart_tx' with formal parameter declaration list (VERI-1199) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\UartTx.v:25)
[EFX-0011 VERI-WARNING] parameter 's_TX_START_BIT' becomes localparam in 'uart_tx' with formal parameter declaration list (VERI-1199) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\UartTx.v:26)
[EFX-0011 VERI-WARNING] parameter 's_TX_DATA_BITS' becomes localparam in 'uart_tx' with formal parameter declaration list (VERI-1199) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\UartTx.v:27)
[EFX-0011 VERI-WARNING] parameter 's_TX_STOP_BIT' becomes localparam in 'uart_tx' with formal parameter declaration list (VERI-1199) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\UartTx.v:28)
[EFX-0011 VERI-WARNING] parameter 's_CLEANUP' becomes localparam in 'uart_tx' with formal parameter declaration list (VERI-1199) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\UartTx.v:29)
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0012 VERI-INFO] compiling module 'EFX_IBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_OBUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:16)
[EFX-0012 VERI-INFO] compiling module 'EFX_IO_BUF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:23)
[EFX-0012 VERI-INFO] compiling module 'EFX_CLKOUT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:33)
[EFX-0012 VERI-INFO] compiling module 'EFX_IREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:41)
[EFX-0012 VERI-INFO] compiling module 'EFX_OREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:51)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOREG' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:60)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:75)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDIO' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:124)
[EFX-0012 VERI-INFO] compiling module 'EFX_GPIO_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:149)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:187)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V2' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:206)
[EFX-0012 VERI-INFO] compiling module 'EFX_PLL_V3' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:232)
[EFX-0012 VERI-INFO] compiling module 'EFX_OSC_V1' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_peri_lib.v:267)
[EFX-0012 VERI-INFO] compiling module 'PwrOnreset' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:2)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 10 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\PowerOnReset.v:20)
[EFX-0012 VERI-INFO] compiling module 'clock_divider' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\SysClkDivider.v:4)
[EFX-0012 VERI-INFO] compiling module 'ledblinker' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\ledblinker.v:18)
[EFX-0012 VERI-INFO] compiling module 'T20ModuleTopLevel' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:8)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:73)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:78)
[EFX-0012 VERI-INFO] compiling module 'Sk6812Led' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:2)
[EFX-0011 VERI-WARNING] 'RGBColor' was previously declared with a different range (VERI-1136) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:30)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:91)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:96)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:101)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:109)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:114)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:119)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:130)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:159)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:181)
[EFX-0011 VERI-WARNING] expression size 3 truncated to fit in target size 2 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:208)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:211)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:216)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:229)
[EFX-0011 VERI-WARNING] expression size 14 truncated to fit in target size 13 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:242)
[EFX-0011 VERI-WARNING] net 'LedArrayTxd[24]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:19)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:92)
[EFX-0012 VERI-INFO] compiling module 'uart_rx' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\UartRx.v:14)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\UartRx.v:80)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\UartRx.v:91)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\UartRx.v:102)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\UartRx.v:120)
[EFX-0012 VERI-INFO] compiling module 'uart_tx' (VERI-1018) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\UartTx.v:14)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\UartTx.v:68)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\UartTx.v:86)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\UartTx.v:96)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\UartTx.v:116)
[EFX-0011 VERI-WARNING] net 'o_Tx_Byte[7]' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:124)
[EFX-0011 VERI-WARNING] net 'i_Tx_DV' does not have a driver (VDB-1002) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:123)
[EFX-0008 WARNING] Top module not specified. Using module 'T20ModuleTopLevel' as top module for the design.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2024.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[8]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : rgbudcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:26)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[4]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[3]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[2]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[1]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : colorcnt[0]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:27)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[7]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[6]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0200 WARNING] Removing redundant signal : ByteStart[5]. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\S6812RGB.v:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'o_Tx_Byte[7]'. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'o_Tx_Byte[6]'. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'o_Tx_Byte[5]'. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'o_Tx_Byte[4]'. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'o_Tx_Byte[3]'. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'o_Tx_Byte[2]'. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'o_Tx_Byte[1]'. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'o_Tx_Byte[0]'. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'i_Tx_DV'. (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:123)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T20ModuleTopLevel"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PwrOnreset" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "clock_divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Sk6812Led" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ledblinker" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T20ModuleTopLevel" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 132 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 63 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 35 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'BaudClk' with 32 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 292 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 257, ed: 890, lv: 4, pw: 586.08
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT0' with 97 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'ledclkout' with 61 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'TwelveMHzClk' with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'BaudClk' with 17 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'OneKHzClk' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'PLL0_CLKOUT2' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 19s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port GpioR133i is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:10)
[EFX-0011 VERI-WARNING] Input/inout port CDB0TXDi is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:11)
[EFX-0011 VERI-WARNING] Input/inout port CDB1RXDo is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:12)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:13)
[EFX-0011 VERI-WARNING] Input/inout port CDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:14)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS0 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:16)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:18)
[EFX-0011 VERI-WARNING] Input/inout port DDBUS3 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:19)
[EFX-0011 VERI-WARNING] Input/inout port SYSCLK1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:21)
[EFX-0011 VERI-WARNING] Input/inout port Switch1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:23)
[EFX-0011 VERI-WARNING] Input/inout port Switch2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:24)
[EFX-0011 VERI-WARNING] Input/inout port PllLocked is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:27)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:29)
[EFX-0011 VERI-WARNING] Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. (VDB-8003) (C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v:30)
[EFX-0012 VERI-INFO] Found 14 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	62
[EFX-0000 INFO] EFX_LUT4        : 	201
[EFX-0000 INFO] EFX_FF          : 	137
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 
