{"Source Block": ["hdl/library/spi_engine/spi_engine_interconnect/spi_engine_interconnect.v@103:113@HdlStmAssign", "assign m_cmd_data   = s_active == 1'b0 ? s0_cmd_data : s1_cmd_data;\nassign m_cmd_valid  = `spi_engine_interconnect_mux(s0_cmd_valid, s1_cmd_valid);\nassign s0_cmd_ready = `spi_engine_interconnect_mux(m_cmd_ready, 1'b0);\nassign s1_cmd_ready = `spi_engine_interconnect_mux(1'b0, m_cmd_ready);\n\nassign m_sdo_data   = s_active == 1'b0 ? s0_sdo_data : s1_sdo_data;\nassign m_sdo_valid  = `spi_engine_interconnect_mux(s0_sdo_valid, s1_sdo_valid);\nassign s0_sdo_ready = `spi_engine_interconnect_mux(m_sdo_ready, 1'b0);\nassign s1_sdo_ready = `spi_engine_interconnect_mux(1'b0, m_sdo_ready);\n\nassign s0_sdi_data  = m_sdi_data;\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_interconnect/spi_engine_interconnect.v@108:118", "assign m_sdo_data   = s_active == 1'b0 ? s0_sdo_data : s1_sdo_data;\nassign m_sdo_valid  = `spi_engine_interconnect_mux(s0_sdo_valid, s1_sdo_valid);\nassign s0_sdo_ready = `spi_engine_interconnect_mux(m_sdo_ready, 1'b0);\nassign s1_sdo_ready = `spi_engine_interconnect_mux(1'b0, m_sdo_ready);\n\nassign s0_sdi_data  = m_sdi_data;\nassign s1_sdi_data  = m_sdi_data;\nassign m_sdi_ready  = `spi_engine_interconnect_mux(s0_sdi_ready, s1_sdi_ready);\nassign s0_sdi_valid = `spi_engine_interconnect_mux(m_sdi_valid, 1'b0);\nassign s1_sdi_valid = `spi_engine_interconnect_mux(1'b0, m_sdi_valid);\n\n"], ["hdl/library/spi_engine/spi_engine_interconnect/spi_engine_interconnect.v@109:119", "assign m_sdo_valid  = `spi_engine_interconnect_mux(s0_sdo_valid, s1_sdo_valid);\nassign s0_sdo_ready = `spi_engine_interconnect_mux(m_sdo_ready, 1'b0);\nassign s1_sdo_ready = `spi_engine_interconnect_mux(1'b0, m_sdo_ready);\n\nassign s0_sdi_data  = m_sdi_data;\nassign s1_sdi_data  = m_sdi_data;\nassign m_sdi_ready  = `spi_engine_interconnect_mux(s0_sdi_ready, s1_sdi_ready);\nassign s0_sdi_valid = `spi_engine_interconnect_mux(m_sdi_valid, 1'b0);\nassign s1_sdi_valid = `spi_engine_interconnect_mux(1'b0, m_sdi_valid);\n\nassign s0_sync       = m_sync;\n"]], "Diff Content": {"Delete": [[108, "assign m_sdo_data   = s_active == 1'b0 ? s0_sdo_data : s1_sdo_data;\n"]], "Add": []}}