

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Thu Apr 18 17:18:12 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	nvCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     8                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    11                           	psect	text0,global,reloc=2,class=CODE,delta=1
    12                           	psect	text1,global,reloc=2,class=CODE,delta=1
    13                           	psect	text2,global,reloc=2,class=CODE,delta=1
    14                           	psect	text3,global,reloc=2,class=CODE,delta=1
    15                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    16                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    17                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    18                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    19   000000                     
    20                           ; Generated 17/10/2023 GMT
    21                           ; 
    22                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    23                           ; All rights reserved.
    24                           ; 
    25                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    26                           ; 
    27                           ; Redistribution and use in source and binary forms, with or without modification, are
    28                           ; permitted provided that the following conditions are met:
    29                           ; 
    30                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    31                           ;        conditions and the following disclaimer.
    32                           ; 
    33                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    34                           ;        of conditions and the following disclaimer in the documentation and/or other
    35                           ;        materials provided with the distribution. Publication is not required when
    36                           ;        this file is used in an embedded application.
    37                           ; 
    38                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    39                           ;        software without specific prior written permission.
    40                           ; 
    41                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    42                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    43                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    44                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    45                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    46                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    47                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    48                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    49                           ; 
    50                           ; 
    51                           ; Code-generator required, PIC18F4620 Definitions
    52                           ; 
    53                           ; SFR Addresses
    54   000000                     
    55                           	psect	idataCOMRAM
    56   001302                     __pidataCOMRAM:
    57                           	callstack 0
    58                           
    59                           ;initializer for _port_registers
    60   001302  80                 	db	128
    61   001303  0F                 	db	15
    62   001304  81                 	db	129
    63   001305  0F                 	db	15
    64   001306  82                 	db	130
    65   001307  0F                 	db	15
    66   001308  83                 	db	131
    67   001309  0F                 	db	15
    68   00130A  84                 	db	132
    69   00130B  0F                 	db	15
    70                           
    71                           ;initializer for _lat_registers
    72   00130C  89                 	db	137
    73   00130D  0F                 	db	15
    74   00130E  8A                 	db	138
    75   00130F  0F                 	db	15
    76   001310  8B                 	db	139
    77   001311  0F                 	db	15
    78   001312  8C                 	db	140
    79   001313  0F                 	db	15
    80   001314  8D                 	db	141
    81   001315  0F                 	db	15
    82                           
    83                           ;initializer for _tris_registers
    84   001316  92                 	db	146
    85   001317  0F                 	db	15
    86   001318  93                 	db	147
    87   001319  0F                 	db	15
    88   00131A  94                 	db	148
    89   00131B  0F                 	db	15
    90   00131C  95                 	db	149
    91   00131D  0F                 	db	15
    92   00131E  96                 	db	150
    93   00131F  0F                 	db	15
    94                           
    95                           ;initializer for _green_led
    96   001320  92                 	db	146
    97                           
    98                           ;initializer for _yellow_led
    99   001321  8A                 	db	138
   100                           
   101                           ;initializer for _red_led
   102   001322  82                 	db	130
   103                           
   104                           	psect	nvCOMRAM
   105   000031                     __pnvCOMRAM:
   106                           	callstack 0
   107   000031                     _retVal:
   108                           	callstack 0
   109   000031                     	ds	1
   110   000000                     _PORTE	set	3972
   111   000000                     _PORTD	set	3971
   112   000000                     _PORTC	set	3970
   113   000000                     _PORTB	set	3969
   114   000000                     _PORTA	set	3968
   115   000000                     _LATA	set	3977
   116   000000                     _TRISA	set	3986
   117   000000                     _TRISE	set	3990
   118   000000                     _TRISD	set	3989
   119   000000                     _TRISC	set	3988
   120   000000                     _TRISB	set	3987
   121   000000                     _LATE	set	3981
   122   000000                     _LATD	set	3980
   123   000000                     _LATC	set	3979
   124   000000                     _LATB	set	3978
   125                           
   126                           ; #config settings
   127                           
   128                           	psect	cinit
   129   0012CE                     __pcinit:
   130                           	callstack 0
   131   0012CE                     start_initialization:
   132                           	callstack 0
   133   0012CE                     __initialization:
   134                           	callstack 0
   135                           
   136                           ; Initialize objects allocated to COMRAM (33 bytes)
   137                           ; load TBLPTR registers with __pidataCOMRAM
   138   0012CE  0E02               	movlw	low __pidataCOMRAM
   139   0012D0  6EF6               	movwf	tblptrl,c
   140   0012D2  0E13               	movlw	high __pidataCOMRAM
   141   0012D4  6EF7               	movwf	tblptrh,c
   142   0012D6  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   143   0012D8  6EF8               	movwf	tblptru,c
   144   0012DA  EE00  F001         	lfsr	0,__pdataCOMRAM
   145   0012DE  EE10 F021          	lfsr	1,33
   146   0012E2                     copy_data0:
   147   0012E2  0009               	tblrd		*+
   148   0012E4  CFF5 FFEE          	movff	tablat,postinc0
   149   0012E8  50E5               	movf	postdec1,w,c
   150   0012EA  50E1               	movf	fsr1l,w,c
   151   0012EC  E1FA               	bnz	copy_data0
   152                           
   153                           ; Clear objects allocated to COMRAM (5 bytes)
   154   0012EE  6A30               	clrf	(__pbssCOMRAM+4)& (0+255),c
   155   0012F0  6A2F               	clrf	(__pbssCOMRAM+3)& (0+255),c
   156   0012F2  6A2E               	clrf	(__pbssCOMRAM+2)& (0+255),c
   157   0012F4  6A2D               	clrf	(__pbssCOMRAM+1)& (0+255),c
   158   0012F6  6A2C               	clrf	__pbssCOMRAM& (0+255),c
   159   0012F8                     end_of_initialization:
   160                           	callstack 0
   161   0012F8                     __end_of__initialization:
   162                           	callstack 0
   163   0012F8  0E00               	movlw	low (__Lmediumconst shr (0+16))
   164   0012FA  6EF8               	movwf	tblptru,c
   165   0012FC  0100               	movlb	0
   166   0012FE  EF16  F009         	goto	_main	;jump to C main() function
   167                           
   168                           	psect	bssCOMRAM
   169   00002C                     __pbssCOMRAM:
   170                           	callstack 0
   171   00002C                     _led_st:
   172                           	callstack 0
   173   00002C                     	ds	1
   174   00002D                     led_turn_toggle@F2922:
   175                           	callstack 0
   176   00002D                     	ds	1
   177   00002E                     led_turn_off@F2917:
   178                           	callstack 0
   179   00002E                     	ds	1
   180   00002F                     led_turn_on@F2912:
   181                           	callstack 0
   182   00002F                     	ds	1
   183   000030                     led_initialize@F2907:
   184                           	callstack 0
   185   000030                     	ds	1
   186                           
   187                           	psect	dataCOMRAM
   188   000001                     __pdataCOMRAM:
   189                           	callstack 0
   190   000001                     _port_registers:
   191                           	callstack 0
   192   000001                     	ds	10
   193   00000B                     _lat_registers:
   194                           	callstack 0
   195   00000B                     	ds	10
   196   000015                     _tris_registers:
   197                           	callstack 0
   198   000015                     	ds	10
   199   00001F                     _green_led:
   200                           	callstack 0
   201   00001F                     	ds	1
   202   000020                     _yellow_led:
   203                           	callstack 0
   204   000020                     	ds	1
   205   000021                     _red_led:
   206                           	callstack 0
   207   000021                     	ds	1
   208                           
   209                           	psect	cstackCOMRAM
   210   000022                     __pcstackCOMRAM:
   211                           	callstack 0
   212   000022                     gpio_pin_direction_intialize@_pin_config:
   213                           	callstack 0
   214   000022                     gpio_pin_write_logic@_pin_config:
   215                           	callstack 0
   216                           
   217                           ; 1 bytes @ 0x0
   218   000022                     	ds	1
   219   000023                     ??_gpio_pin_direction_intialize:
   220   000023                     gpio_pin_write_logic@logic:
   221                           	callstack 0
   222                           
   223                           ; 1 bytes @ 0x1
   224   000023                     	ds	1
   225   000024                     ??_gpio_pin_write_logic:
   226                           
   227                           ; 1 bytes @ 0x2
   228   000024                     	ds	4
   229   000028                     gpio_pin_direction_intialize@retVal:
   230                           	callstack 0
   231                           
   232                           ; 1 bytes @ 0x6
   233   000028                     	ds	1
   234   000029                     gpio_pin_write_logic@retVal:
   235                           	callstack 0
   236                           
   237                           ; 1 bytes @ 0x7
   238   000029                     	ds	1
   239   00002A                     ??_main:
   240                           
   241                           ; 1 bytes @ 0x8
   242   00002A                     	ds	2
   243                           
   244 ;;
   245 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   246 ;;
   247 ;; *************** function _main *****************
   248 ;; Defined at:
   249 ;;		line 37 in file "Application.c"
   250 ;; Parameters:    Size  Location     Type
   251 ;;		None
   252 ;; Auto vars:     Size  Location     Type
   253 ;;		None
   254 ;; Return value:  Size  Location     Type
   255 ;;                  2  173[None  ] int 
   256 ;; Registers used:
   257 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   258 ;; Tracked objects:
   259 ;;		On entry : 0/0
   260 ;;		On exit  : 0/0
   261 ;;		Unchanged: 0/0
   262 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   263 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   264 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   265 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   266 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   267 ;;Total ram usage:        2 bytes
   268 ;; Hardware stack levels required when called: 2
   269 ;; This function calls:
   270 ;;		_application_initalize
   271 ;;		_gpio_pin_write_logic
   272 ;; This function is called by:
   273 ;;		Startup code after reset
   274 ;; This function uses a non-reentrant model
   275 ;;
   276                           
   277                           	psect	text0
   278   00122C                     __ptext0:
   279                           	callstack 0
   280   00122C                     _main:
   281                           	callstack 29
   282   00122C                     
   283                           ;Application.c: 39:     application_initalize();
   284   00122C  EC92  F009         	call	_application_initalize	;wreg free
   285   001230                     l174:
   286                           
   287                           ;Application.c: 42:     {;Application.c: 43:         retVal = gpio_pin_write_logic(&gree
      +                          n_led, GPIO_LOW);
   288   001230  0E1F               	movlw	low _green_led
   289   001232  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   290   001234  0E00               	movlw	0
   291   001236  6E23               	movwf	gpio_pin_write_logic@logic^0,c
   292   001238  EC8C  F008         	call	_gpio_pin_write_logic	;wreg free
   293   00123C  6E31               	movwf	_retVal^0,c
   294                           
   295                           ;Application.c: 44:         retVal = gpio_pin_write_logic(&red_led, GPIO_HIGH);
   296   00123E  0E21               	movlw	low _red_led
   297   001240  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   298   001242  0E01               	movlw	1
   299   001244  6E23               	movwf	gpio_pin_write_logic@logic^0,c
   300   001246  EC8C  F008         	call	_gpio_pin_write_logic	;wreg free
   301   00124A  6E31               	movwf	_retVal^0,c
   302   00124C                     
   303                           ;Application.c: 45:         _delay((unsigned long)((1000)*(4000000UL/4000.0)));
   304   00124C  0E06               	movlw	6
   305   00124E  6E2B               	movwf	(??_main+1)^0,c
   306   001250  0E13               	movlw	19
   307   001252  6E2A               	movwf	??_main^0,c
   308   001254  0EAE               	movlw	174
   309   001256                     u557:
   310   001256  2EE8               	decfsz	wreg,f,c
   311   001258  D7FE               	bra	u557
   312   00125A  2E2A               	decfsz	??_main^0,f,c
   313   00125C  D7FC               	bra	u557
   314   00125E  2E2B               	decfsz	(??_main+1)^0,f,c
   315   001260  D7FA               	bra	u557
   316   001262                     
   317                           ;Application.c: 48:         retVal = gpio_pin_write_logic(&red_led, GPIO_LOW);
   318   001262  0E21               	movlw	low _red_led
   319   001264  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   320   001266  0E00               	movlw	0
   321   001268  6E23               	movwf	gpio_pin_write_logic@logic^0,c
   322   00126A  EC8C  F008         	call	_gpio_pin_write_logic	;wreg free
   323   00126E  6E31               	movwf	_retVal^0,c
   324   001270                     
   325                           ;Application.c: 49:         retVal = gpio_pin_write_logic(&yellow_led, GPIO_HIGH);
   326   001270  0E20               	movlw	low _yellow_led
   327   001272  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   328   001274  0E01               	movlw	1
   329   001276  6E23               	movwf	gpio_pin_write_logic@logic^0,c
   330   001278  EC8C  F008         	call	_gpio_pin_write_logic	;wreg free
   331   00127C  6E31               	movwf	_retVal^0,c
   332   00127E                     
   333                           ;Application.c: 50:         _delay((unsigned long)((1000)*(4000000UL/4000.0)));
   334   00127E  0E06               	movlw	6
   335   001280  6E2B               	movwf	(??_main+1)^0,c
   336   001282  0E13               	movlw	19
   337   001284  6E2A               	movwf	??_main^0,c
   338   001286  0EAE               	movlw	174
   339   001288                     u567:
   340   001288  2EE8               	decfsz	wreg,f,c
   341   00128A  D7FE               	bra	u567
   342   00128C  2E2A               	decfsz	??_main^0,f,c
   343   00128E  D7FC               	bra	u567
   344   001290  2E2B               	decfsz	(??_main+1)^0,f,c
   345   001292  D7FA               	bra	u567
   346                           
   347                           ;Application.c: 53:         retVal = gpio_pin_write_logic(&yellow_led, GPIO_LOW);
   348   001294  0E20               	movlw	low _yellow_led
   349   001296  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   350   001298  0E00               	movlw	0
   351   00129A  6E23               	movwf	gpio_pin_write_logic@logic^0,c
   352   00129C  EC8C  F008         	call	_gpio_pin_write_logic	;wreg free
   353   0012A0  6E31               	movwf	_retVal^0,c
   354                           
   355                           ;Application.c: 54:         retVal = gpio_pin_write_logic(&green_led, GPIO_HIGH);
   356   0012A2  0E1F               	movlw	low _green_led
   357   0012A4  6E22               	movwf	gpio_pin_write_logic@_pin_config^0,c
   358   0012A6  0E01               	movlw	1
   359   0012A8  6E23               	movwf	gpio_pin_write_logic@logic^0,c
   360   0012AA  EC8C  F008         	call	_gpio_pin_write_logic	;wreg free
   361   0012AE  6E31               	movwf	_retVal^0,c
   362   0012B0                     
   363                           ;Application.c: 55:         _delay((unsigned long)((1000)*(4000000UL/4000.0)));
   364   0012B0  0E06               	movlw	6
   365   0012B2  6E2B               	movwf	(??_main+1)^0,c
   366   0012B4  0E13               	movlw	19
   367   0012B6  6E2A               	movwf	??_main^0,c
   368   0012B8  0EAE               	movlw	174
   369   0012BA                     u577:
   370   0012BA  2EE8               	decfsz	wreg,f,c
   371   0012BC  D7FE               	bra	u577
   372   0012BE  2E2A               	decfsz	??_main^0,f,c
   373   0012C0  D7FC               	bra	u577
   374   0012C2  2E2B               	decfsz	(??_main+1)^0,f,c
   375   0012C4  D7FA               	bra	u577
   376   0012C6  EF18  F009         	goto	l174
   377   0012CA  EF00  F000         	goto	start
   378   0012CE                     __end_of_main:
   379                           	callstack 0
   380                           
   381 ;; *************** function _gpio_pin_write_logic *****************
   382 ;; Defined at:
   383 ;;		line 83 in file "MCAL_Layer/GPIO/hal_gpio.c"
   384 ;; Parameters:    Size  Location     Type
   385 ;;  _pin_config     1    0[COMRAM] PTR const struct .
   386 ;;		 -> yellow_led(1), red_led(1), green_led(1), led_turn_off@pin_obj(1), 
   387 ;;		 -> led_turn_on@pin_obj(1), led_initialize@pin_obj(1), 
   388 ;;  logic           1    1[COMRAM] enum E2837
   389 ;; Auto vars:     Size  Location     Type
   390 ;;  retVal          1    7[COMRAM] unsigned char 
   391 ;; Return value:  Size  Location     Type
   392 ;;                  1    wreg      unsigned char 
   393 ;; Registers used:
   394 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   395 ;; Tracked objects:
   396 ;;		On entry : 0/0
   397 ;;		On exit  : 0/0
   398 ;;		Unchanged: 0/0
   399 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   400 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   401 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   402 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   403 ;;      Totals:         8       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   404 ;;Total ram usage:        8 bytes
   405 ;; Hardware stack levels used: 1
   406 ;; This function calls:
   407 ;;		Nothing
   408 ;; This function is called by:
   409 ;;		_main
   410 ;;		_led_turn_on
   411 ;;		_led_turn_off
   412 ;;		_gpio_pin_intialize
   413 ;; This function uses a non-reentrant model
   414 ;;
   415                           
   416                           	psect	text1
   417   001118                     __ptext1:
   418                           	callstack 0
   419   001118                     _gpio_pin_write_logic:
   420                           	callstack 30
   421   001118                     
   422                           ;MCAL_Layer/GPIO/hal_gpio.c: 83: Std_ReturnType gpio_pin_write_logic(const pin_config_t 
      +                          *_pin_config, logic_t logic);MCAL_Layer/GPIO/hal_gpio.c: 84: {;MCAL_Layer/GPIO/hal_gpio.
      +                          c: 85:     Std_ReturnType retVal = (Std_ReturnType)0x01;
   423   001118  0E01               	movlw	1
   424   00111A  6E29               	movwf	gpio_pin_write_logic@retVal^0,c
   425                           
   426                           ;MCAL_Layer/GPIO/hal_gpio.c: 87:     if(((void*)0) != _pin_config || (_pin_config->pin <
      +                           8))
   427   00111C  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   428   00111E  A4D8               	btfss	status,2,c
   429   001120  EF94  F008         	goto	u431
   430   001124  EF96  F008         	goto	u430
   431   001128                     u431:
   432   001128  EFFF  F008         	goto	l1118
   433   00112C                     u430:
   434   00112C  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   435   00112E  6ED9               	movwf	fsr2l,c
   436   001130  6ADA               	clrf	fsr2h,c
   437   001132  30DF               	rrcf	223,w,c
   438   001134  32E8               	rrcf	wreg,f,c
   439   001136  32E8               	rrcf	wreg,f,c
   440   001138  0B07               	andlw	7
   441   00113A  6E24               	movwf	??_gpio_pin_write_logic^0,c
   442   00113C  0E08               	movlw	8
   443   00113E  6024               	cpfslt	??_gpio_pin_write_logic^0,c
   444   001140  EFA4  F008         	goto	u441
   445   001144  EFA6  F008         	goto	u440
   446   001148                     u441:
   447   001148  EFFB  F008         	goto	l1114
   448   00114C                     u440:
   449   00114C  EFFF  F008         	goto	l1118
   450   001150                     l1110:
   451                           
   452                           ;MCAL_Layer/GPIO/hal_gpio.c: 92:                 (*lat_registers[_pin_config->port] &= ~
      +                          ((uint8)1 << _pin_config->pin));
   453   001150  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   454   001152  6ED9               	movwf	fsr2l,c
   455   001154  6ADA               	clrf	fsr2h,c
   456   001156  30DF               	rrcf	223,w,c
   457   001158  32E8               	rrcf	wreg,f,c
   458   00115A  32E8               	rrcf	wreg,f,c
   459   00115C  0B07               	andlw	7
   460   00115E  6E24               	movwf	??_gpio_pin_write_logic^0,c
   461   001160  0E01               	movlw	1
   462   001162  6E25               	movwf	(??_gpio_pin_write_logic+1)^0,c
   463   001164  2A24               	incf	??_gpio_pin_write_logic^0,f,c
   464   001166  EFB7  F008         	goto	u454
   465   00116A                     u455:
   466   00116A  90D8               	bcf	status,0,c
   467   00116C  3625               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   468   00116E                     u454:
   469   00116E  2E24               	decfsz	??_gpio_pin_write_logic^0,f,c
   470   001170  EFB5  F008         	goto	u455
   471   001174  5025               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   472   001176  0AFF               	xorlw	255
   473   001178  6E26               	movwf	(??_gpio_pin_write_logic+2)^0,c
   474   00117A  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   475   00117C  6ED9               	movwf	fsr2l,c
   476   00117E  6ADA               	clrf	fsr2h,c
   477   001180  50DF               	movf	223,w,c
   478   001182  0B07               	andlw	7
   479   001184  0D02               	mullw	2
   480   001186  50F3               	movf	243,w,c
   481   001188  0F0B               	addlw	low _lat_registers
   482   00118A  6ED9               	movwf	fsr2l,c
   483   00118C  6ADA               	clrf	fsr2h,c
   484   00118E  CFDE F027          	movff	postinc2,??_gpio_pin_write_logic+3
   485   001192  CFDD F028          	movff	postdec2,??_gpio_pin_write_logic+4
   486   001196  C027  FFD9         	movff	??_gpio_pin_write_logic+3,fsr2l
   487   00119A  C028  FFDA         	movff	??_gpio_pin_write_logic+4,fsr2h
   488   00119E  5026               	movf	(??_gpio_pin_write_logic+2)^0,w,c
   489   0011A0  16DF               	andwf	indf2,f,c
   490                           
   491                           ;MCAL_Layer/GPIO/hal_gpio.c: 93:                 break;
   492   0011A2  EF14  F009         	goto	l100
   493   0011A6                     l1112:
   494                           
   495                           ;MCAL_Layer/GPIO/hal_gpio.c: 95:                 (*lat_registers[_pin_config->port] |= (
      +                          (uint8)1 << _pin_config->pin));
   496   0011A6  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   497   0011A8  6ED9               	movwf	fsr2l,c
   498   0011AA  6ADA               	clrf	fsr2h,c
   499   0011AC  30DF               	rrcf	223,w,c
   500   0011AE  32E8               	rrcf	wreg,f,c
   501   0011B0  32E8               	rrcf	wreg,f,c
   502   0011B2  0B07               	andlw	7
   503   0011B4  6E24               	movwf	??_gpio_pin_write_logic^0,c
   504   0011B6  0E01               	movlw	1
   505   0011B8  6E25               	movwf	(??_gpio_pin_write_logic+1)^0,c
   506   0011BA  2A24               	incf	??_gpio_pin_write_logic^0,f,c
   507   0011BC  EFE2  F008         	goto	u464
   508   0011C0                     u465:
   509   0011C0  90D8               	bcf	status,0,c
   510   0011C2  3625               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   511   0011C4                     u464:
   512   0011C4  2E24               	decfsz	??_gpio_pin_write_logic^0,f,c
   513   0011C6  EFE0  F008         	goto	u465
   514   0011CA  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   515   0011CC  6ED9               	movwf	fsr2l,c
   516   0011CE  6ADA               	clrf	fsr2h,c
   517   0011D0  50DF               	movf	223,w,c
   518   0011D2  0B07               	andlw	7
   519   0011D4  0D02               	mullw	2
   520   0011D6  50F3               	movf	243,w,c
   521   0011D8  0F0B               	addlw	low _lat_registers
   522   0011DA  6ED9               	movwf	fsr2l,c
   523   0011DC  6ADA               	clrf	fsr2h,c
   524   0011DE  CFDE F026          	movff	postinc2,??_gpio_pin_write_logic+2
   525   0011E2  CFDD F027          	movff	postdec2,??_gpio_pin_write_logic+3
   526   0011E6  C026  FFD9         	movff	??_gpio_pin_write_logic+2,fsr2l
   527   0011EA  C027  FFDA         	movff	??_gpio_pin_write_logic+3,fsr2h
   528   0011EE  5025               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   529   0011F0  12DF               	iorwf	indf2,f,c
   530                           
   531                           ;MCAL_Layer/GPIO/hal_gpio.c: 96:                 break;
   532   0011F2  EF14  F009         	goto	l100
   533   0011F6                     l1114:
   534                           
   535                           ;MCAL_Layer/GPIO/hal_gpio.c: 99:                 retVal = (Std_ReturnType)0x00;
   536   0011F6  0E00               	movlw	0
   537   0011F8  6E29               	movwf	gpio_pin_write_logic@retVal^0,c
   538                           
   539                           ;MCAL_Layer/GPIO/hal_gpio.c: 100:                 break;
   540   0011FA  EF14  F009         	goto	l100
   541   0011FE                     l1118:
   542   0011FE  5023               	movf	gpio_pin_write_logic@logic^0,w,c
   543   001200  6E24               	movwf	??_gpio_pin_write_logic^0,c
   544   001202  6A25               	clrf	(??_gpio_pin_write_logic+1)^0,c
   545                           
   546                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   547                           ; Switch size 1, requested type "simple"
   548                           ; Number of cases is 1, Range of values is 0 to 0
   549                           ; switch strategies available:
   550                           ; Name         Instructions Cycles
   551                           ; simple_byte            4     3 (average)
   552                           ;	Chosen strategy is simple_byte
   553   001204  5025               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   554   001206  0A00               	xorlw	0	; case 0
   555   001208  B4D8               	btfsc	status,2,c
   556   00120A  EF09  F009         	goto	l1212
   557   00120E  EFFB  F008         	goto	l1114
   558   001212                     l1212:
   559                           
   560                           ; Switch size 1, requested type "simple"
   561                           ; Number of cases is 2, Range of values is 0 to 1
   562                           ; switch strategies available:
   563                           ; Name         Instructions Cycles
   564                           ; simple_byte            7     4 (average)
   565                           ;	Chosen strategy is simple_byte
   566   001212  5024               	movf	??_gpio_pin_write_logic^0,w,c
   567   001214  0A00               	xorlw	0	; case 0
   568   001216  B4D8               	btfsc	status,2,c
   569   001218  EFA8  F008         	goto	l1110
   570   00121C  0A01               	xorlw	1	; case 1
   571   00121E  B4D8               	btfsc	status,2,c
   572   001220  EFD3  F008         	goto	l1112
   573   001224  EFFB  F008         	goto	l1114
   574   001228                     l100:
   575                           
   576                           ;MCAL_Layer/GPIO/hal_gpio.c: 108:     return retVal;
   577   001228  5029               	movf	gpio_pin_write_logic@retVal^0,w,c
   578   00122A  0012               	return		;funcret
   579   00122C                     __end_of_gpio_pin_write_logic:
   580                           	callstack 0
   581                           
   582 ;; *************** function _application_initalize *****************
   583 ;; Defined at:
   584 ;;		line 61 in file "Application.c"
   585 ;; Parameters:    Size  Location     Type
   586 ;;		None
   587 ;; Auto vars:     Size  Location     Type
   588 ;;  retVal          1    0        unsigned char 
   589 ;; Return value:  Size  Location     Type
   590 ;;                  1    wreg      unsigned char 
   591 ;; Registers used:
   592 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   593 ;; Tracked objects:
   594 ;;		On entry : 0/0
   595 ;;		On exit  : 0/0
   596 ;;		Unchanged: 0/0
   597 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   598 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   599 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   600 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   601 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   602 ;;Total ram usage:        0 bytes
   603 ;; Hardware stack levels used: 1
   604 ;; Hardware stack levels required when called: 1
   605 ;; This function calls:
   606 ;;		_gpio_pin_direction_intialize
   607 ;; This function is called by:
   608 ;;		_main
   609 ;; This function uses a non-reentrant model
   610 ;;
   611                           
   612                           	psect	text2
   613   001324                     __ptext2:
   614                           	callstack 0
   615   001324                     _application_initalize:
   616                           	callstack 29
   617   001324  0E21               	movlw	low _red_led
   618   001326  6E22               	movwf	gpio_pin_direction_intialize@_pin_config^0,c
   619   001328  EC01  F008         	call	_gpio_pin_direction_intialize	;wreg free
   620   00132C  0E20               	movlw	low _yellow_led
   621   00132E  6E22               	movwf	gpio_pin_direction_intialize@_pin_config^0,c
   622   001330  EC01  F008         	call	_gpio_pin_direction_intialize	;wreg free
   623   001334  0E1F               	movlw	low _green_led
   624   001336  6E22               	movwf	gpio_pin_direction_intialize@_pin_config^0,c
   625   001338  EC01  F008         	call	_gpio_pin_direction_intialize	;wreg free
   626   00133C  0012               	return		;funcret
   627   00133E                     __end_of_application_initalize:
   628                           	callstack 0
   629                           
   630 ;; *************** function _gpio_pin_direction_intialize *****************
   631 ;; Defined at:
   632 ;;		line 21 in file "MCAL_Layer/GPIO/hal_gpio.c"
   633 ;; Parameters:    Size  Location     Type
   634 ;;  _pin_config     1    0[COMRAM] PTR const struct .
   635 ;;		 -> yellow_led(1), red_led(1), green_led(1), led_initialize@pin_obj(1), 
   636 ;; Auto vars:     Size  Location     Type
   637 ;;  retVal          1    6[COMRAM] unsigned char 
   638 ;; Return value:  Size  Location     Type
   639 ;;                  1    wreg      unsigned char 
   640 ;; Registers used:
   641 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   642 ;; Tracked objects:
   643 ;;		On entry : 0/0
   644 ;;		On exit  : 0/0
   645 ;;		Unchanged: 0/0
   646 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   647 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   648 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   649 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   650 ;;      Totals:         7       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   651 ;;Total ram usage:        7 bytes
   652 ;; Hardware stack levels used: 1
   653 ;; This function calls:
   654 ;;		Nothing
   655 ;; This function is called by:
   656 ;;		_application_initalize
   657 ;;		_gpio_pin_intialize
   658 ;; This function uses a non-reentrant model
   659 ;;
   660                           
   661                           	psect	text3
   662   001002                     __ptext3:
   663                           	callstack 0
   664   001002                     _gpio_pin_direction_intialize:
   665                           	callstack 29
   666   001002                     
   667                           ;MCAL_Layer/GPIO/hal_gpio.c: 21: Std_ReturnType gpio_pin_direction_intialize(const pin_c
      +                          onfig_t *_pin_config);MCAL_Layer/GPIO/hal_gpio.c: 22: {;MCAL_Layer/GPIO/hal_gpio.c: 23: 
      +                              Std_ReturnType retVal = (Std_ReturnType)0x01;
   668   001002  0E01               	movlw	1
   669   001004  6E28               	movwf	gpio_pin_direction_intialize@retVal^0,c
   670                           
   671                           ;MCAL_Layer/GPIO/hal_gpio.c: 25:     if((((void*)0) != _pin_config) || (_pin_config->pin
      +                           < 8))
   672   001006  5022               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   673   001008  A4D8               	btfss	status,2,c
   674   00100A  EF09  F008         	goto	u381
   675   00100E  EF0B  F008         	goto	u380
   676   001012                     u381:
   677   001012  EF74  F008         	goto	l1100
   678   001016                     u380:
   679   001016  5022               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   680   001018  6ED9               	movwf	fsr2l,c
   681   00101A  6ADA               	clrf	fsr2h,c
   682   00101C  30DF               	rrcf	223,w,c
   683   00101E  32E8               	rrcf	wreg,f,c
   684   001020  32E8               	rrcf	wreg,f,c
   685   001022  0B07               	andlw	7
   686   001024  6E23               	movwf	??_gpio_pin_direction_intialize^0,c
   687   001026  0E08               	movlw	8
   688   001028  6023               	cpfslt	??_gpio_pin_direction_intialize^0,c
   689   00102A  EF19  F008         	goto	u391
   690   00102E  EF1B  F008         	goto	u390
   691   001032                     u391:
   692   001032  EF70  F008         	goto	l1096
   693   001036                     u390:
   694   001036  EF74  F008         	goto	l1100
   695   00103A                     l1092:
   696                           
   697                           ;MCAL_Layer/GPIO/hal_gpio.c: 30:                 (*tris_registers[_pin_config->port] &= 
      +                          ~((uint8)1 << _pin_config->pin));
   698   00103A  5022               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   699   00103C  6ED9               	movwf	fsr2l,c
   700   00103E  6ADA               	clrf	fsr2h,c
   701   001040  30DF               	rrcf	223,w,c
   702   001042  32E8               	rrcf	wreg,f,c
   703   001044  32E8               	rrcf	wreg,f,c
   704   001046  0B07               	andlw	7
   705   001048  6E23               	movwf	??_gpio_pin_direction_intialize^0,c
   706   00104A  0E01               	movlw	1
   707   00104C  6E24               	movwf	(??_gpio_pin_direction_intialize+1)^0,c
   708   00104E  2A23               	incf	??_gpio_pin_direction_intialize^0,f,c
   709   001050  EF2C  F008         	goto	u404
   710   001054                     u405:
   711   001054  90D8               	bcf	status,0,c
   712   001056  3624               	rlcf	(??_gpio_pin_direction_intialize+1)^0,f,c
   713   001058                     u404:
   714   001058  2E23               	decfsz	??_gpio_pin_direction_intialize^0,f,c
   715   00105A  EF2A  F008         	goto	u405
   716   00105E  5024               	movf	(??_gpio_pin_direction_intialize+1)^0,w,c
   717   001060  0AFF               	xorlw	255
   718   001062  6E25               	movwf	(??_gpio_pin_direction_intialize+2)^0,c
   719   001064  5022               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   720   001066  6ED9               	movwf	fsr2l,c
   721   001068  6ADA               	clrf	fsr2h,c
   722   00106A  50DF               	movf	223,w,c
   723   00106C  0B07               	andlw	7
   724   00106E  0D02               	mullw	2
   725   001070  50F3               	movf	243,w,c
   726   001072  0F15               	addlw	low _tris_registers
   727   001074  6ED9               	movwf	fsr2l,c
   728   001076  6ADA               	clrf	fsr2h,c
   729   001078  CFDE F026          	movff	postinc2,??_gpio_pin_direction_intialize+3
   730   00107C  CFDD F027          	movff	postdec2,??_gpio_pin_direction_intialize+4
   731   001080  C026  FFD9         	movff	??_gpio_pin_direction_intialize+3,fsr2l
   732   001084  C027  FFDA         	movff	??_gpio_pin_direction_intialize+4,fsr2h
   733   001088  5025               	movf	(??_gpio_pin_direction_intialize+2)^0,w,c
   734   00108A  16DF               	andwf	indf2,f,c
   735                           
   736                           ;MCAL_Layer/GPIO/hal_gpio.c: 31:                 break;
   737   00108C  EF8A  F008         	goto	l81
   738   001090                     l1094:
   739                           
   740                           ;MCAL_Layer/GPIO/hal_gpio.c: 33:                 (*tris_registers[_pin_config->port] |= 
      +                          ((uint8)1 << _pin_config->pin));
   741   001090  5022               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   742   001092  6ED9               	movwf	fsr2l,c
   743   001094  6ADA               	clrf	fsr2h,c
   744   001096  30DF               	rrcf	223,w,c
   745   001098  32E8               	rrcf	wreg,f,c
   746   00109A  32E8               	rrcf	wreg,f,c
   747   00109C  0B07               	andlw	7
   748   00109E  6E23               	movwf	??_gpio_pin_direction_intialize^0,c
   749   0010A0  0E01               	movlw	1
   750   0010A2  6E24               	movwf	(??_gpio_pin_direction_intialize+1)^0,c
   751   0010A4  2A23               	incf	??_gpio_pin_direction_intialize^0,f,c
   752   0010A6  EF57  F008         	goto	u414
   753   0010AA                     u415:
   754   0010AA  90D8               	bcf	status,0,c
   755   0010AC  3624               	rlcf	(??_gpio_pin_direction_intialize+1)^0,f,c
   756   0010AE                     u414:
   757   0010AE  2E23               	decfsz	??_gpio_pin_direction_intialize^0,f,c
   758   0010B0  EF55  F008         	goto	u415
   759   0010B4  5022               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   760   0010B6  6ED9               	movwf	fsr2l,c
   761   0010B8  6ADA               	clrf	fsr2h,c
   762   0010BA  50DF               	movf	223,w,c
   763   0010BC  0B07               	andlw	7
   764   0010BE  0D02               	mullw	2
   765   0010C0  50F3               	movf	243,w,c
   766   0010C2  0F15               	addlw	low _tris_registers
   767   0010C4  6ED9               	movwf	fsr2l,c
   768   0010C6  6ADA               	clrf	fsr2h,c
   769   0010C8  CFDE F025          	movff	postinc2,??_gpio_pin_direction_intialize+2
   770   0010CC  CFDD F026          	movff	postdec2,??_gpio_pin_direction_intialize+3
   771   0010D0  C025  FFD9         	movff	??_gpio_pin_direction_intialize+2,fsr2l
   772   0010D4  C026  FFDA         	movff	??_gpio_pin_direction_intialize+3,fsr2h
   773   0010D8  5024               	movf	(??_gpio_pin_direction_intialize+1)^0,w,c
   774   0010DA  12DF               	iorwf	indf2,f,c
   775                           
   776                           ;MCAL_Layer/GPIO/hal_gpio.c: 34:                 break;
   777   0010DC  EF8A  F008         	goto	l81
   778   0010E0                     l1096:
   779                           
   780                           ;MCAL_Layer/GPIO/hal_gpio.c: 37:                 retVal = (Std_ReturnType)0x00;
   781   0010E0  0E00               	movlw	0
   782   0010E2  6E28               	movwf	gpio_pin_direction_intialize@retVal^0,c
   783                           
   784                           ;MCAL_Layer/GPIO/hal_gpio.c: 38:                 break;
   785   0010E4  EF8A  F008         	goto	l81
   786   0010E8                     l1100:
   787   0010E8  5022               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   788   0010EA  6ED9               	movwf	fsr2l,c
   789   0010EC  6ADA               	clrf	fsr2h,c
   790   0010EE  BCDF               	btfsc	indf2,6,c
   791   0010F0  EF7C  F008         	goto	u421
   792   0010F4  EF7F  F008         	goto	u420
   793   0010F8                     u421:
   794   0010F8  0E01               	movlw	1
   795   0010FA  EF80  F008         	goto	u426
   796   0010FE                     u420:
   797   0010FE  0E00               	movlw	0
   798   001100                     u426:
   799                           
   800                           ; Switch size 1, requested type "simple"
   801                           ; Number of cases is 2, Range of values is 0 to 1
   802                           ; switch strategies available:
   803                           ; Name         Instructions Cycles
   804                           ; simple_byte            7     4 (average)
   805                           ;	Chosen strategy is simple_byte
   806   001100  0A00               	xorlw	0	; case 0
   807   001102  B4D8               	btfsc	status,2,c
   808   001104  EF1D  F008         	goto	l1092
   809   001108  0A01               	xorlw	1	; case 1
   810   00110A  B4D8               	btfsc	status,2,c
   811   00110C  EF48  F008         	goto	l1094
   812   001110  EF70  F008         	goto	l1096
   813   001114                     l81:
   814                           
   815                           ;MCAL_Layer/GPIO/hal_gpio.c: 46:     return retVal;
   816   001114  5028               	movf	gpio_pin_direction_intialize@retVal^0,w,c
   817   001116  0012               	return		;funcret
   818   001118                     __end_of_gpio_pin_direction_intialize:
   819                           	callstack 0
   820                           
   821                           	psect	smallconst
   822   001000                     __psmallconst:
   823                           	callstack 0
   824   001000  00                 	db	0
   825   001001  00                 	db	0	; dummy byte at the end
   826   000000                     
   827                           	psect	rparam
   828   000000                     
   829                           	psect	config
   830                           
   831                           ; Padding undefined space
   832   300000                     	org	3145728
   833   300000  FF                 	db	255
   834                           
   835                           ;Config register CONFIG1H @ 0x300001
   836                           ;	Oscillator Selection bits
   837                           ;	OSC = HS, HS oscillator
   838                           ;	Fail-Safe Clock Monitor Enable bit
   839                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   840                           ;	Internal/External Oscillator Switchover bit
   841                           ;	IESO = OFF, Oscillator Switchover mode disabled
   842   300001                     	org	3145729
   843   300001  02                 	db	2
   844                           
   845                           ;Config register CONFIG2L @ 0x300002
   846                           ;	Power-up Timer Enable bit
   847                           ;	PWRT = OFF, PWRT disabled
   848                           ;	Brown-out Reset Enable bits
   849                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   850                           ;	Brown Out Reset Voltage bits
   851                           ;	BORV = 1, 
   852   300002                     	org	3145730
   853   300002  09                 	db	9
   854                           
   855                           ;Config register CONFIG2H @ 0x300003
   856                           ;	Watchdog Timer Enable bit
   857                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   858                           ;	Watchdog Timer Postscale Select bits
   859                           ;	WDTPS = 32768, 1:32768
   860   300003                     	org	3145731
   861   300003  1E                 	db	30
   862                           
   863                           ; Padding undefined space
   864   300004                     	org	3145732
   865   300004  FF                 	db	255
   866                           
   867                           ;Config register CONFIG3H @ 0x300005
   868                           ;	CCP2 MUX bit
   869                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   870                           ;	PORTB A/D Enable bit
   871                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   872                           ;	Low-Power Timer1 Oscillator Enable bit
   873                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   874                           ;	MCLR Pin Enable bit
   875                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   876   300005                     	org	3145733
   877   300005  81                 	db	129
   878                           
   879                           ;Config register CONFIG4L @ 0x300006
   880                           ;	Stack Full/Underflow Reset Enable bit
   881                           ;	STVREN = ON, Stack full/underflow will cause Reset
   882                           ;	Single-Supply ICSP Enable bit
   883                           ;	LVP = OFF, Single-Supply ICSP disabled
   884                           ;	Extended Instruction Set Enable bit
   885                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   886                           ;	Background Debugger Enable bit
   887                           ;	DEBUG = 0x1, unprogrammed default
   888   300006                     	org	3145734
   889   300006  81                 	db	129
   890                           
   891                           ; Padding undefined space
   892   300007                     	org	3145735
   893   300007  FF                 	db	255
   894                           
   895                           ;Config register CONFIG5L @ 0x300008
   896                           ;	Code Protection bit
   897                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   898                           ;	Code Protection bit
   899                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   900                           ;	Code Protection bit
   901                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   902                           ;	Code Protection bit
   903                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   904   300008                     	org	3145736
   905   300008  0F                 	db	15
   906                           
   907                           ;Config register CONFIG5H @ 0x300009
   908                           ;	Boot Block Code Protection bit
   909                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   910                           ;	Data EEPROM Code Protection bit
   911                           ;	CPD = OFF, Data EEPROM not code-protected
   912   300009                     	org	3145737
   913   300009  C0                 	db	192
   914                           
   915                           ;Config register CONFIG6L @ 0x30000A
   916                           ;	Write Protection bit
   917                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   918                           ;	Write Protection bit
   919                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   920                           ;	Write Protection bit
   921                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   922                           ;	Write Protection bit
   923                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   924   30000A                     	org	3145738
   925   30000A  0F                 	db	15
   926                           
   927                           ;Config register CONFIG6H @ 0x30000B
   928                           ;	Configuration Register Write Protection bit
   929                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   930                           ;	Boot Block Write Protection bit
   931                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   932                           ;	Data EEPROM Write Protection bit
   933                           ;	WRTD = OFF, Data EEPROM not write-protected
   934   30000B                     	org	3145739
   935   30000B  E0                 	db	224
   936                           
   937                           ;Config register CONFIG7L @ 0x30000C
   938                           ;	Table Read Protection bit
   939                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   940                           ;	Table Read Protection bit
   941                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   942                           ;	Table Read Protection bit
   943                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   944                           ;	Table Read Protection bit
   945                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   946   30000C                     	org	3145740
   947   30000C  0F                 	db	15
   948                           
   949                           ;Config register CONFIG7H @ 0x30000D
   950                           ;	Boot Block Table Read Protection bit
   951                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   952   30000D                     	org	3145741
   953   30000D  40                 	db	64
   954                           tosu	equ	0xFFF
   955                           tosh	equ	0xFFE
   956                           tosl	equ	0xFFD
   957                           stkptr	equ	0xFFC
   958                           pclatu	equ	0xFFB
   959                           pclath	equ	0xFFA
   960                           pcl	equ	0xFF9
   961                           tblptru	equ	0xFF8
   962                           tblptrh	equ	0xFF7
   963                           tblptrl	equ	0xFF6
   964                           tablat	equ	0xFF5
   965                           prodh	equ	0xFF4
   966                           prodl	equ	0xFF3
   967                           indf0	equ	0xFEF
   968                           postinc0	equ	0xFEE
   969                           postdec0	equ	0xFED
   970                           preinc0	equ	0xFEC
   971                           plusw0	equ	0xFEB
   972                           fsr0h	equ	0xFEA
   973                           fsr0l	equ	0xFE9
   974                           wreg	equ	0xFE8
   975                           indf1	equ	0xFE7
   976                           postinc1	equ	0xFE6
   977                           postdec1	equ	0xFE5
   978                           preinc1	equ	0xFE4
   979                           plusw1	equ	0xFE3
   980                           fsr1h	equ	0xFE2
   981                           fsr1l	equ	0xFE1
   982                           bsr	equ	0xFE0
   983                           indf2	equ	0xFDF
   984                           postinc2	equ	0xFDE
   985                           postdec2	equ	0xFDD
   986                           preinc2	equ	0xFDC
   987                           plusw2	equ	0xFDB
   988                           fsr2h	equ	0xFDA
   989                           fsr2l	equ	0xFD9
   990                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        33
    BSS         5
    Persistent  1
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127     10      49
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    gpio_pin_direction_intialize@_pin_config	PTR const struct . size(1) Largest target is 1
		 -> green_led(COMRAM[1]), led_initialize@pin_obj(COMRAM[1]), red_led(COMRAM[1]), yellow_led(COMRAM[1]), 

    gpio_pin_write_logic@_pin_config	PTR const struct . size(1) Largest target is 1
		 -> green_led(COMRAM[1]), led_initialize@pin_obj(COMRAM[1]), led_turn_off@pin_obj(COMRAM[1]), led_turn_on@pin_obj(COMRAM[1]), 
		 -> red_led(COMRAM[1]), yellow_led(COMRAM[1]), 

    lat_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATA(BITBIGSFRll[1]), LATB(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), 
		 -> LATE(BITBIGSFRlh[1]), 

    port_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTA(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), 
		 -> PORTE(BITBIGSFRll[1]), 

    tris_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISA(BITBIGSFRll[1]), TRISB(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), 
		 -> TRISE(BITBIGSFRh[1]), 


Critical Paths under _main in COMRAM

    _main->_gpio_pin_write_logic
    _application_initalize->_gpio_pin_direction_intialize

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0    2040
                                              8 COMRAM     2     2      0
              _application_initalize
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_write_logic                                 8     6      2    1547
                                              0 COMRAM     8     6      2
 ---------------------------------------------------------------------------------
 (1) _application_initalize                                1     1      0     493
       _gpio_pin_direction_intialize
 ---------------------------------------------------------------------------------
 (2) _gpio_pin_direction_intialize                         7     6      1     483
                                              0 COMRAM     7     6      1
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _application_initalize
     _gpio_pin_direction_intialize
   _gpio_pin_write_logic

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      A      31       1       38.6%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      31      39        0.0%
DATA                 0      0      31       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Thu Apr 18 17:18:12 2024

                                     l81 1114                                       l82 1116  
                                    l100 1228                                      l101 122A  
                                    l180 133C                                      l174 1230  
                                    u420 10FE                                      u404 1058  
                                    u421 10F8                                      u405 1054  
                                    u414 10AE                                      u430 112C  
                                    u415 10AA                                      u431 1128  
                                    u440 114C                                      u441 1148  
                                    u426 1100                                      u380 1016  
                                    u381 1012                                      u390 1036  
                                    u454 116E                                      u391 1032  
                                    u455 116A                                      u464 11C4  
                                    u465 11C0                                      u557 1256  
                                    u567 1288                                      u577 12BA  
                    led_initialize@F2907 0030                                      wreg 0FE8  
                                   l1100 10E8                                     l1110 1150  
                                   l1112 11A6                                     l1200 1262  
                                   l1130 1324                                     l1114 11F6  
                                   l1106 1118                                     l1202 1270  
                                   l1132 132C                                     l1212 1212  
                                   l1108 112C                                     l1204 127E  
                                   l1134 1334                                     l1118 11FE  
                                   l1206 12B0                                     l1128 1324  
                ??_application_initalize 0029                                     l1090 1016  
                                   l1092 103A                                     l1094 1090  
                                   l1096 10E0                                     l1088 1002  
                                   l1196 122C                                     l1198 124C  
                                   _LATA 0F89                                     _LATB 0F8A  
                                   _LATC 0F8B                                     _LATD 0F8C  
                                   _LATE 0F8D                                     _main 122C  
                                   fsr2h 0FDA                                     indf2 0FDF  
                                   fsr1l 0FE1                                     fsr2l 0FD9  
                                   prodl 0FF3                                     start 0000  
                           ___param_bank 0000                     _gpio_pin_write_logic 1118  
                                  ?_main 0022                                    _PORTA 0F80  
                                  _PORTB 0F81                                    _PORTC 0F82  
                                  _PORTD 0F83                                    _PORTE 0F84  
                                  _TRISA 0F92                                    _TRISB 0F93  
                                  _TRISC 0F94                                    _TRISD 0F95  
                                  _TRISE 0F96                                    tablat 0FF5  
                                  status 0FD8                          __initialization 12CE  
                           __end_of_main 12CE                    ?_gpio_pin_write_logic 0022  
                          _lat_registers 000B                                   ??_main 002A  
                          __activetblptr 0002                         led_turn_on@F2912 002F  
                                 _led_st 002C                                   _retVal 0031  
                                 isa$std 0001  gpio_pin_direction_intialize@_pin_config 0022  
                           __pdataCOMRAM 0001                             __mediumconst 0000  
                                 tblptrh 0FF7                                   tblptrl 0FF6  
                                 tblptru 0FF8                               __accesstop 0080  
                __end_of__initialization 12F8                            ___rparam_used 0001  
                 ??_gpio_pin_write_logic 0024                           __pcstackCOMRAM 0022  
          __end_of_application_initalize 133E                               __pnvCOMRAM 0031  
                      led_turn_off@F2917 002E                     led_turn_toggle@F2922 002D  
     gpio_pin_direction_intialize@retVal 0028                           _tris_registers 0015  
                                __Hparam 0000                                  __Lparam 0000  
                           __psmallconst 1000                                  __pcinit 12CE  
                                __ramtop 1000                                  __ptext0 122C  
                                __ptext1 1118                                  __ptext2 1324  
                                __ptext3 1002                                  _red_led 0021  
                   end_of_initialization 12F8                            __Lmediumconst 0000  
                                postdec1 0FE5                                  postdec2 0FDD  
                                postinc0 0FEE                                  postinc2 0FDE  
   __end_of_gpio_pin_direction_intialize 1118             _gpio_pin_direction_intialize 1002  
                             _yellow_led 0020                            __pidataCOMRAM 1302  
                    start_initialization 12CE            ?_gpio_pin_direction_intialize 0022  
                            __pbssCOMRAM 002C                    _application_initalize 1324  
        gpio_pin_write_logic@_pin_config 0022                gpio_pin_write_logic@logic 0023  
                            __smallconst 1000                                _green_led 001F  
         ??_gpio_pin_direction_intialize 0023                                copy_data0 12E2  
                 ?_application_initalize 0022                                 __Hrparam 0000  
                               __Lrparam 0000                                 isa$xinst 0000  
           __end_of_gpio_pin_write_logic 122C               gpio_pin_write_logic@retVal 0029  
                         _port_registers 0001  
