

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
299c93b5a7359f06f1582e7579348c2f  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/STO
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=main.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/STO
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/STO "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/STO > _cuobjdump_complete_output_YEUH1e"
Parsing file _cuobjdump_complete_output_YEUH1e
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_30
Adding identifier: storeGPU.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: storeGPU.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: storeGPU.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: storeGPU.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: storeGPU.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_10
Adding identifier: storeGPU.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=storeGPU.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12sha1_overlapPhiiiiS_ : hostFun 0x0x407f90, fat_cubin_handle = 2
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
RUNNING cuobjdump_to_ptxplus ...
Parsing .elf file _cuobjdump_6.elf
()







Finished parsing .elf file _cuobjdump_6.elf
Parsing .ptx file _cuobjdump_6.ptx
Finished parsing .ptx file _cuobjdump_6.ptx
Parsing .sass file _cuobjdump_6.sass
Finished parsing .sass file _cuobjdump_6.sass
DONE. 
GPGPU-Sim PTX: calling cuobjdump_to_ptxplus
commandline: $GPGPUSIM_ROOT/build/$GPGPUSIM_CONFIG/cuobjdump_to_ptxplus/cuobjdump_to_ptxplus _cuobjdump_6.ptx _cuobjdump_6.sass _cuobjdump_6.elf _ptxplus_NCsCmn
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_Z11md5_overlapPhiiiiS_" from 0x100 to 0x10c (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "constant1_Z12sha1_overlapPhiiiiS_" from 0x110 to 0x118 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "constant1_Z3md5PhiiiS_" from 0x180 to 0x18c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "constant1_Z4sha1PhiiiS_" from 0x190 to 0x198 (global memory space) 4
GPGPU-Sim PTX: allocating global region for "sha1_padding" from 0x1c0 to 0x200 (global memory space)
GPGPU-Sim PTX: allocating global region for "md5_padding" from 0x200 to 0x240 (global memory space)
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z4sha1PhiiiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4sha1PhiiiS_'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z4sha1PhiiiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4sha1PhiiiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z4sha1PhiiiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4sha1PhiiiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4sha1PhiiiS_'...
GPGPU-Sim PTX: reconvergence points for _Z4sha1PhiiiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_2.ptx:59) @$p1.eq bra l0x000000d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d8 (_2.ptx:75) l0x000000d8: shr.u32 $r2, s[0x0018], 0x00000006;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_2.ptx:60) @$p0.eq bra l0x000000d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d8 (_2.ptx:75) l0x000000d8: shr.u32 $r2, s[0x0018], 0x00000006;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d0 (_2.ptx:74) @$p0.ne bra l0x000000a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d8 (_2.ptx:75) l0x000000d8: shr.u32 $r2, s[0x0018], 0x00000006;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0f0 (_2.ptx:78) @$p0.ne bra l0x00004408;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4410 (_2.ptx:2279) l0x00004410: shl.u32 $r0, $r50, 0x00000002;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2e8 (_2.ptx:141) @$p0.ne bra l0x00000378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_2.ptx:169) l0x000003c8: cvt.u32.u8 $r2, s[$ofs1+0x0002];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x370 (_2.ptx:158) bra l0x000003c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_2.ptx:169) l0x000003c8: cvt.u32.u8 $r2, s[$ofs1+0x0002];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x43f8 (_2.ptx:2276) @$p0.ne bra l0x000001b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4400 (_2.ptx:2277) bra l0x00004410;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4400 (_2.ptx:2277) bra l0x00004410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4410 (_2.ptx:2279) l0x00004410: shl.u32 $r0, $r50, 0x00000002;
GPGPU-Sim PTX: ... end of reconvergence points for _Z4sha1PhiiiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4sha1PhiiiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z3md5PhiiiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3md5PhiiiS_'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z3md5PhiiiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3md5PhiiiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3md5PhiiiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3md5PhiiiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3md5PhiiiS_'...
GPGPU-Sim PTX: reconvergence points for _Z3md5PhiiiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x44e8 (_2.ptx:2326) @$p1.eq bra l0x000000d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4560 (_2.ptx:2342) l0x000000d8: shr.s32 $r1, s[0x0018], 0x0000001f;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x44f0 (_2.ptx:2327) @$p0.eq bra l0x000000d8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4560 (_2.ptx:2342) l0x000000d8: shr.s32 $r1, s[0x0018], 0x0000001f;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4558 (_2.ptx:2341) @$p0.ne bra l0x000000a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4560 (_2.ptx:2342) l0x000000d8: shr.s32 $r1, s[0x0018], 0x0000001f;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4590 (_2.ptx:2348) @$p0.ne bra l0x00001d00;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6190 (_2.ptx:3309) l0x00001d08: shl.u32 $r0, $r5, 0x00000002;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x47a0 (_2.ptx:2415) @$p0.ne bra l0x00000358;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4830 (_2.ptx:2433) l0x000003a8: cvt.u32.u8 $r3, s[$ofs2+0x0001];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x47d8 (_2.ptx:2422) bra l0x000003a8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4830 (_2.ptx:2433) l0x000003a8: cvt.u32.u8 $r3, s[$ofs2+0x0001];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6178 (_2.ptx:3306) @$p0.ne bra l0x000001e0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6180 (_2.ptx:3307) bra l0x00001d08;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6180 (_2.ptx:3307) bra l0x00001d08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6190 (_2.ptx:3309) l0x00001d08: shl.u32 $r0, $r5, 0x00000002;
GPGPU-Sim PTX: ... end of reconvergence points for _Z3md5PhiiiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3md5PhiiiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12sha1_overlapPhiiiiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12sha1_overlapPhiiiiS_'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z12sha1_overlapPhiiiiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12sha1_overlapPhiiiiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12sha1_overlapPhiiiiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12sha1_overlapPhiiiiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12sha1_overlapPhiiiiS_'...
GPGPU-Sim PTX: reconvergence points for _Z12sha1_overlapPhiiiiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6270 (_2.ptx:3359) @$p0.ne bra l0x00004670;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa880 (_2.ptx:5634) l0x00004678: shl.u32 $r0, $r11, 0x00000002;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6358 (_2.ptx:3389) @$p0.ne bra l0x00000380;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6718 (_2.ptx:3510) l0x00000510: shl.b32 $ofs3, $r37, 0x0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x63c0 (_2.ptx:3402) @$p0.ne bra l0x00000230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6440 (_2.ptx:3418) l0x00000238: nop;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6420 (_2.ptx:3414) @$p0.ne bra l0x000001e8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6428 (_2.ptx:3415) mov.u32 $r1, $r0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x6430 (_2.ptx:3416) bra l0x00000238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6440 (_2.ptx:3418) l0x00000238: nop;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x6460 (_2.ptx:3422) @$p0.ne bra l0x000002c8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d0 (_2.ptx:3437) l0x000002c8: shl.u32 $r0, $r1, 0x00000005;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x64c8 (_2.ptx:3436) @$p0.ne bra l0x00000280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d0 (_2.ptx:3437) l0x000002c8: shl.u32 $r0, $r1, 0x00000005;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6580 (_2.ptx:3459) bra l0x00000510;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6718 (_2.ptx:3510) l0x00000510: shl.b32 $ofs3, $r37, 0x0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa868 (_2.ptx:5631) @$p0.ne bra l0x00000140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa870 (_2.ptx:5632) bra l0x00004678;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xa870 (_2.ptx:5632) bra l0x00004678;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa880 (_2.ptx:5634) l0x00004678: shl.u32 $r0, $r11, 0x00000002;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12sha1_overlapPhiiiiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12sha1_overlapPhiiiiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11md5_overlapPhiiiiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11md5_overlapPhiiiiS_'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z11md5_overlapPhiiiiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11md5_overlapPhiiiiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11md5_overlapPhiiiiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11md5_overlapPhiiiiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11md5_overlapPhiiiiS_'...
GPGPU-Sim PTX: reconvergence points for _Z11md5_overlapPhiiiiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa980 (_2.ptx:5688) @$p0.ne bra l0x00001e08;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc708 (_2.ptx:6699) l0x00001e10: shl.u32 $r0, $r6, 0x00000002;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xaa50 (_2.ptx:5715) @$p0.ne bra l0x00000338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xadb8 (_2.ptx:5825) l0x000004c0: cvt.u32.u8 $r4, s[$ofs2+0x0001];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xaab8 (_2.ptx:5728) @$p0.ne bra l0x00000238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xab38 (_2.ptx:5744) l0x00000240: nop;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xab18 (_2.ptx:5740) @$p0.ne bra l0x000001f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xab20 (_2.ptx:5741) mov.u32 $r4, $r3;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xab28 (_2.ptx:5742) bra l0x00000240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xab38 (_2.ptx:5744) l0x00000240: nop;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xab58 (_2.ptx:5748) @$p0.ne bra l0x000002d0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xabc8 (_2.ptx:5763) l0x000002d0: shl.u32 $r3, $r4, 0x00000005;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xabc0 (_2.ptx:5762) @$p0.ne bra l0x00000288;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xabc8 (_2.ptx:5763) l0x000002d0: shl.u32 $r3, $r4, 0x00000005;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xac28 (_2.ptx:5775) bra l0x000004c0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xadb8 (_2.ptx:5825) l0x000004c0: cvt.u32.u8 $r4, s[$ofs2+0x0001];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xc6f0 (_2.ptx:6696) @$p0.ne bra l0x00000148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc6f8 (_2.ptx:6697) bra l0x00001e10;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xc6f8 (_2.ptx:6697) bra l0x00001e10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc708 (_2.ptx:6699) l0x00001e10: shl.u32 $r0, $r6, 0x00000002;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11md5_overlapPhiiiiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11md5_overlapPhiiiiS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_6.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_eWqv6v"
Running: cat _ptx_eWqv6v | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_TjqsQE
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_TjqsQE --output-file  /dev/null 2> _ptx_eWqv6vinfo"
GPGPU-Sim PTX: Kernel '_Z4sha1PhiiiS_' : regs=45, lmem=0, smem=16256, cmem=72
GPGPU-Sim PTX: Kernel '_Z3md5PhiiiS_' : regs=40, lmem=0, smem=16256, cmem=72
GPGPU-Sim PTX: Kernel '_Z12sha1_overlapPhiiiiS_' : regs=48, lmem=0, smem=16256, cmem=72
GPGPU-Sim PTX: Kernel '_Z11md5_overlapPhiiiiS_' : regs=40, lmem=0, smem=16256, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_eWqv6v _ptx2_TjqsQE _ptx_eWqv6vinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z4sha1PhiiiS_ : hostFun 0x0x408050, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z11md5_overlapPhiiiiS_ : hostFun 0x0x408140, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z3md5PhiiiS_ : hostFun 0x0x408200, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x702420; deviceAddress = md5_padding; deviceName = md5_padding
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering global md5_padding hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x702460; deviceAddress = sha1_padding; deviceName = sha1_padding
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering global sha1_padding hostVar to name mapping
Shared Memory Enabled
Pinned Memory Enabled
Reduced Hash Size Enabled
Running SHA1 Overlap Test..
SHA1 Overlap Test


== GPU Execution Context ==
Threads       : 128
Blocks        : 384
Total Threads : 49152
Total size    : 196656
Chunk Size    : 52
Padding       : 0


GPGPU-Sim PTX: cudaLaunch for 0x0x407f90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12sha1_overlapPhiiiiS_' to stream 0, gridDim= (384,1,1) blockDim = (128,1,1) 
kernel '_Z12sha1_overlapPhiiiiS_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: CTA/core = 3, limited by: shmem
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12sha1_overlapPhiiiiS_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim PTX: WARNING (_2.ptx:3357) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 6 finished CTA #0 (48260,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(48261,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (48389,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(48390,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (48395,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(48396,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (48400,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(48401,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (48461,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(48462,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (48521,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(48522,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (48541,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(48542,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (48554,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(48555,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (48557,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(48558,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (48578,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(48579,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (48591,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(48592,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (48592,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(48593,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (48593,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(48594,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (48626,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(48627,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (48629,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(48630,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (48660,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(48661,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (48677,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(48678,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (48697,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(48698,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (48732,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(48733,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (48763,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(48764,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (48775,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(48776,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (48794,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(48795,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (48833,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(48834,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (48847,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(48848,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (48880,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(48881,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (48980,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(48981,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (48982,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(48983,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (48990,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(48991,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (48992,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(48993,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (49041,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(49042,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (49043,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(49044,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (49053,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(49054,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (49063,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(49064,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (49140,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(49141,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (49160,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(49161,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (49206,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(49207,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (49224,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(49225,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (49225,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(49226,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (49245,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(49246,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (49263,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(49264,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (49283,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(49284,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (49455,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(49456,0)
