Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/Digital Design/digital-design/papilio-pro-projects/my_single_port_RAM/my_single_port_RAM_tb_isim_beh.exe -prj C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/Digital Design/digital-design/papilio-pro-projects/my_single_port_RAM/my_single_port_RAM_tb_beh.prj work.my_single_port_RAM_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/Digital Design/digital-design/papilio-pro-projects/my_single_port_RAM/my_single_port_RAM.vhd" into library work
Parsing VHDL file "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/Digital Design/digital-design/papilio-pro-projects/my_single_port_RAM/my_single_port_RAM_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity my_single_port_RAM [my_single_port_ram_default]
Compiling architecture behavior of entity my_single_port_ram_tb
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/Digital Design/digital-design/papilio-pro-projects/my_single_port_RAM/my_single_port_RAM_tb_isim_beh.exe
Fuse Memory Usage: 35664 KB
Fuse CPU Usage: 296 ms
