|SM_VHDL
X[0] => Mux0.IN5
X[0] => Mux1.IN5
X[0] => Mux2.IN5
X[0] => Mux3.IN5
X[0] => Selector2.IN1
X[1] => Mux0.IN4
X[1] => Mux1.IN4
X[1] => Mux2.IN4
X[1] => Mux3.IN4
X[1] => Selector1.IN1
RESETN => state~3.DATAIN
CLOCK => state~1.DATAIN
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE
Q[0] <= Q[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]$latch.DB_MAX_OUTPUT_PORT_TYPE


