/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire celloutsig_0_0z;
  wire [29:0] celloutsig_0_10z;
  wire [27:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  reg [14:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_24z;
  wire [12:0] celloutsig_0_26z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [20:0] celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  wire [16:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_4z | celloutsig_0_3z[1]);
  assign celloutsig_0_0z = ~((in_data[4] | in_data[45]) & (in_data[43] | in_data[95]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z[0] | celloutsig_1_1z[1]) & (celloutsig_1_1z[2] | in_data[191]));
  assign celloutsig_1_18z = ~((_00_ | celloutsig_1_9z[6]) & (celloutsig_1_7z[14] | in_data[168]));
  assign celloutsig_0_19z = ~((celloutsig_0_1z | celloutsig_0_10z[22]) & (celloutsig_0_5z | celloutsig_0_9z));
  reg [3:0] _07_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 4'h0;
    else _07_ <= celloutsig_1_8z[12:9];
  assign { _01_[3:2], _00_, _01_[0] } = _07_;
  assign celloutsig_0_10z = { in_data[74:59], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z } & { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_13z = in_data[74:72] & { celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_1_8z = { celloutsig_1_3z[9:1], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z } / { 1'h1, in_data[114:99] };
  assign celloutsig_1_9z = in_data[140:124] / { 1'h1, celloutsig_1_7z[17:2] };
  assign celloutsig_0_8z = in_data[5:1] === { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_6z = in_data[87:85] <= { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[176:163] || in_data[188:175];
  assign celloutsig_0_5z = { in_data[87:72], celloutsig_0_1z } || { celloutsig_0_2z[6:5], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_14z = celloutsig_1_3z[10:6] || { in_data[166:163], celloutsig_1_12z };
  assign celloutsig_0_9z = { in_data[71], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_1z } < { celloutsig_0_2z[4:1], celloutsig_0_1z };
  assign celloutsig_1_10z = celloutsig_1_3z[7] & ~(celloutsig_1_5z[5]);
  assign celloutsig_0_1z = celloutsig_0_0z & ~(in_data[25]);
  assign celloutsig_0_20z = celloutsig_0_2z[4] & ~(celloutsig_0_0z);
  assign celloutsig_0_31z = celloutsig_0_11z[6] & ~(celloutsig_0_20z);
  assign celloutsig_1_3z = { in_data[142:139], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } % { 1'h1, in_data[117:113], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z[2:1], in_data[96] };
  assign celloutsig_1_19z = celloutsig_1_3z[6:1] % { 1'h1, celloutsig_1_16z[4], celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_11z = { celloutsig_0_10z[29:3], celloutsig_0_0z } * { in_data[26:18], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_3z = - in_data[49:47];
  assign celloutsig_0_38z = - { celloutsig_0_17z[5:2], celloutsig_0_31z };
  assign celloutsig_0_24z = - { celloutsig_0_15z[9:6], celloutsig_0_4z };
  assign celloutsig_0_39z = celloutsig_0_26z[11:7] !== { celloutsig_0_17z[6:3], celloutsig_0_37z };
  assign celloutsig_1_5z = ~ celloutsig_1_3z[8:3];
  assign celloutsig_0_2z = ~ in_data[30:21];
  assign celloutsig_0_37z = | celloutsig_0_11z[12:5];
  assign celloutsig_1_4z = ~^ in_data[158:154];
  assign celloutsig_0_4z = ^ celloutsig_0_2z[9:1];
  assign celloutsig_1_12z = ^ { celloutsig_1_5z[5:4], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_13z = ^ { celloutsig_1_5z[4:3], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_12z = ^ { celloutsig_0_10z[2], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_7z = { in_data[166:157], celloutsig_1_3z } >> { in_data[101], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_16z = { celloutsig_1_5z[1:0], celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_4z } >> { celloutsig_1_9z[12:11], _01_[3:2], _00_, _01_[0] };
  assign celloutsig_0_15z = { celloutsig_0_10z[14:11], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_13z } >> { in_data[79:71], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_17z = { celloutsig_0_15z[8:4], celloutsig_0_3z, celloutsig_0_6z } >> { celloutsig_0_14z[9:3], celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >>> { in_data[178:177], celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[149:143], celloutsig_1_2z } >>> in_data[123:116];
  assign celloutsig_0_26z = { celloutsig_0_17z[7:3], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_24z } >>> { celloutsig_0_10z[29:21], celloutsig_0_13z, celloutsig_0_19z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_14z = 15'h0000;
    else if (clkin_data[0]) celloutsig_0_14z = { celloutsig_0_11z[18:6], celloutsig_0_0z, celloutsig_0_9z };
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[101:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
