/* Generated by Yosys 0.29+11 (git sha1 , gcc 12.3.0-1ubuntu1~22.04 -Og -fPIC) */

/* cellift =  1  */
/* hdlname = "\\kronos_agu" */
/* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1872.1-1937.10" */
module \$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu (instr, base, offset, addr, misaligned_jmp, misaligned_ldst, instr_t0, addr_t0, base_t0, misaligned_jmp_t0, misaligned_ldst_t0, offset_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1919.4-1929.29" */
  wire _000_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1919.4-1929.29" */
  wire _001_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1919.4-1929.29" */
  wire _002_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1919.4-1929.29" */
  wire _003_;
  wire [31:0] _004_;
  wire [31:0] _005_;
  wire _006_;
  wire _007_;
  wire [4:0] _008_;
  wire [1:0] _009_;
  wire _010_;
  wire [1:0] _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire [31:0] _022_;
  wire [31:0] _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire [4:0] _027_;
  wire [1:0] _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire [1:0] _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire [31:0] _052_;
  wire [31:0] _053_;
  wire [31:0] _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire [31:0] _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire [31:0] _071_;
  wire [31:0] _072_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.31-1907.59" */
  wire _073_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.31-1907.59" */
  wire _074_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.101-1907.128" */
  wire _075_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.101-1907.128" */
  wire _076_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1920.10-1920.39" */
  wire _077_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1920.10-1920.39" */
  wire _078_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1920.45-1920.75" */
  wire _079_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1920.45-1920.75" */
  wire _080_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1921.11-1921.41" */
  wire _081_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1921.11-1921.41" */
  wire _082_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1923.16-1923.46" */
  wire _083_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1923.16-1923.46" */
  wire _084_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1921.10-1921.66" */
  wire _085_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1921.10-1921.66" */
  wire _086_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1923.15-1923.73" */
  wire _087_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.30-1907.95" */
  wire _088_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.30-1907.95" */
  wire _089_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.29-1907.129" */
  wire _090_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.29-1907.129" */
  wire _091_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1920.9-1920.76" */
  wire _092_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1920.9-1920.76" */
  wire _093_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.135-1907.153" */
  wire _094_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.135-1907.153" */
  wire _095_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1885.20-1885.24" */
  output [31:0] addr;
  wire [31:0] addr;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1891.13-1891.21" */
  wire [31:0] addr_raw;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1891.13-1891.21" */
  wire [31:0] addr_raw_t0;
  /* cellift = 32'd1 */
  output [31:0] addr_t0;
  wire [31:0] addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1890.7-1890.12" */
  wire align;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1890.7-1890.12" */
  wire align_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1883.20-1883.24" */
  input [31:0] base;
  wire [31:0] base;
  /* cellift = 32'd1 */
  input [31:0] base_t0;
  wire [31:0] base_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1882.20-1882.25" */
  input [31:0] instr;
  wire [31:0] instr;
  /* cellift = 32'd1 */
  input [31:0] instr_t0;
  wire [31:0] instr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1886.14-1886.28" */
  output misaligned_jmp;
  wire misaligned_jmp;
  /* cellift = 32'd1 */
  output misaligned_jmp_t0;
  wire misaligned_jmp_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1887.13-1887.28" */
  output misaligned_ldst;
  wire misaligned_ldst;
  /* cellift = 32'd1 */
  output misaligned_ldst_t0;
  wire misaligned_ldst_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1884.20-1884.26" */
  input [31:0] offset;
  wire [31:0] offset;
  /* cellift = 32'd1 */
  input [31:0] offset_t0;
  wire [31:0] offset_t0;
  assign addr_raw = base + /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1898.14-1898.27" */ offset;
  assign addr[0] = _017_ & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1900.13-1900.33" */ addr_raw[0];
  assign _004_ = ~ base_t0;
  assign _005_ = ~ offset_t0;
  assign _022_ = base & _004_;
  assign _023_ = offset & _005_;
  assign _071_ = _022_ + _023_;
  assign _052_ = base | base_t0;
  assign _053_ = offset | offset_t0;
  assign _072_ = _052_ + _053_;
  assign _064_ = _071_ ^ _072_;
  assign _054_ = _064_ | base_t0;
  assign addr_raw_t0 = _054_ | offset_t0;
  assign _024_ = align_t0 & addr_raw[0];
  assign _025_ = addr_raw_t0[0] & _017_;
  assign _026_ = align_t0 & addr_raw_t0[0];
  assign _055_ = _024_ | _025_;
  assign addr_t0[0] = _055_ | _026_;
  assign _006_ = | instr_t0[6:2];
  assign _007_ = | instr_t0[13:12];
  assign _008_ = ~ instr_t0[6:2];
  assign _009_ = ~ instr_t0[13:12];
  assign _027_ = instr[6:2] & _008_;
  assign _028_ = instr[13:12] & _009_;
  assign _065_ = _027_ == { _008_[4:3], 1'h0, _008_[1:0] };
  assign _066_ = _027_ == { _008_[4:3], 2'h0, _008_[0] };
  assign _067_ = _027_ == { _008_[4:3], 3'h0 };
  assign _068_ = _027_ == { 1'h0, _008_[3], 3'h0 };
  assign _069_ = _028_ == { _009_[1], 1'h0 };
  assign _070_ = _028_ == { 1'h0, _009_[0] };
  assign _074_ = _065_ & _006_;
  assign align_t0 = _066_ & _006_;
  assign _076_ = _067_ & _006_;
  assign _080_ = _068_ & _006_;
  assign _082_ = _069_ & _007_;
  assign _084_ = _070_ & _007_;
  assign _029_ = _091_ & _094_;
  assign _032_ = _082_ & _094_;
  assign _035_ = _084_ & addr[0];
  assign _030_ = _095_ & _090_;
  assign _033_ = _095_ & _081_;
  assign _036_ = addr_t0[0] & _083_;
  assign _031_ = _091_ & _095_;
  assign _034_ = _082_ & _095_;
  assign _037_ = _084_ & addr_t0[0];
  assign _056_ = _029_ | _030_;
  assign _057_ = _032_ | _033_;
  assign _058_ = _035_ | _036_;
  assign misaligned_jmp_t0 = _056_ | _031_;
  assign _086_ = _057_ | _034_;
  assign _003_ = _058_ | _037_;
  assign _010_ = | { addr_raw_t0[1], addr_t0[0] };
  assign _011_ = ~ { addr_raw_t0[1], addr_t0[0] };
  assign _047_ = { addr_raw[1], addr[0] } & _011_;
  assign _012_ = ! _027_;
  assign _013_ = ! _047_;
  assign _078_ = _012_ & _006_;
  assign _095_ = _013_ & _010_;
  assign _014_ = ~ _073_;
  assign _015_ = ~ _088_;
  assign _016_ = ~ _077_;
  assign _017_ = ~ align;
  assign _018_ = ~ _075_;
  assign _019_ = ~ _079_;
  assign _038_ = _074_ & _017_;
  assign _041_ = _089_ & _018_;
  assign _044_ = _078_ & _019_;
  assign _039_ = align_t0 & _014_;
  assign _042_ = _076_ & _015_;
  assign _045_ = _080_ & _016_;
  assign _040_ = _074_ & align_t0;
  assign _043_ = _089_ & _076_;
  assign _046_ = _078_ & _080_;
  assign _059_ = _038_ | _039_;
  assign _060_ = _041_ | _042_;
  assign _061_ = _044_ | _045_;
  assign _089_ = _059_ | _040_;
  assign _091_ = _060_ | _043_;
  assign _093_ = _061_ | _046_;
  assign _020_ = ~ _085_;
  assign _062_ = _086_ | _020_;
  assign _063_ = _093_ | _092_;
  assign _048_ = _003_ & _062_;
  assign _050_ = _001_ & _063_;
  assign _049_ = _086_ & _021_;
  assign _051_ = _093_ & _000_;
  assign _001_ = _049_ | _048_;
  assign misaligned_ldst_t0 = _051_ | _050_;
  assign _021_ = ~ _002_;
  assign _073_ = instr[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.31-1907.59" */ 5'h1b;
  assign align = instr[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.65-1907.94" */ 5'h19;
  assign _075_ = instr[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.101-1907.128" */ 5'h18;
  assign _077_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1920.10-1920.39" */ instr[6:2];
  assign _079_ = instr[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1920.45-1920.75" */ 5'h08;
  assign _081_ = instr[13:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1921.11-1921.41" */ 2'h2;
  assign _083_ = instr[13:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1923.16-1923.46" */ 2'h1;
  assign misaligned_jmp = _090_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.28-1907.154" */ _094_;
  assign _085_ = _081_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1921.10-1921.66" */ _094_;
  assign _087_ = _083_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1923.15-1923.73" */ addr[0];
  assign _088_ = _073_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.30-1907.95" */ align;
  assign _090_ = _088_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1907.29-1907.129" */ _075_;
  assign _092_ = _077_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1920.9-1920.76" */ _079_;
  assign _094_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1921.47-1921.65" */ { addr_raw[1], addr[0] };
  assign _002_ = _087_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1923.15-1923.73|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1923.11-1926.30" */ 1'h1 : 1'h0;
  assign _000_ = _085_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1921.10-1921.66|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1921.6-1926.30" */ 1'h1 : _002_;
  assign misaligned_ldst = _092_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1920.9-1920.76|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1920.5-1929.29" */ _000_ : 1'h0;
  assign addr[31:1] = addr_raw[31:1];
  assign addr_t0[31:1] = addr_raw_t0[31:1];
endmodule

/* cellift =  1  */
/* hdlname = "\\kronos_IF" */
/* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1457.1-1613.10" */
module \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF (clk, rstz, instr_addr, instr_data, instr_req, instr_ack, fetch_pc, fetch_ir, immediate, regrd_rs1, regrd_rs2, regrd_rs1_en, regrd_rs2_en, fetch_vld, fetch_rdy, branch_target, branch, regwr_data, regwr_sel, regwr_en, fetch_rdy_t0
, regrd_rs2_en_t0, immediate_t0, instr_data_t0, regrd_rs1_t0, regrd_rs2_t0, regrd_rs1_en_t0, regwr_data_t0, regwr_en_t0, regwr_sel_t0, branch_t0, branch_target_t0, fetch_ir_t0, fetch_pc_t0, fetch_vld_t0, instr_ack_t0, instr_addr_t0, instr_req_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1585.2-1597.6" */
  wire _000_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1585.2-1597.6" */
  wire _001_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1585.2-1597.6" */
  wire [31:0] _002_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1585.2-1597.6" */
  wire [31:0] _003_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1533.2-1556.5" */
  wire [1:0] _004_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1533.2-1556.5" */
  wire [1:0] _005_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1533.2-1556.5" */
  wire [1:0] _006_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1533.2-1556.5" */
  wire [1:0] _007_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1533.2-1556.5" */
  wire [1:0] _008_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1533.2-1556.5" */
  wire [1:0] _009_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1533.2-1556.5" */
  wire [1:0] _010_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1516.11-1516.39" */
  wire [31:0] _011_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1516.11-1516.39" */
  wire [31:0] _012_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1523.10-1523.27" */
  wire [31:0] _013_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1523.10-1523.27" */
  wire [31:0] _014_;
  wire [31:0] _015_;
  wire [31:0] _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire [1:0] _022_;
  wire [1:0] _023_;
  wire [1:0] _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire [1:0] _028_;
  wire [2:0] _029_;
  wire [1:0] _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire [1:0] _037_;
  wire [1:0] _038_;
  wire [31:0] _039_;
  wire [31:0] _040_;
  wire [1:0] _041_;
  wire [1:0] _042_;
  wire [1:0] _043_;
  wire [31:0] _044_;
  wire [31:0] _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire [31:0] _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  /* cellift = 32'd1 */
  wire _068_;
  wire _069_;
  /* cellift = 32'd1 */
  wire _070_;
  wire _071_;
  /* cellift = 32'd1 */
  wire _072_;
  wire _073_;
  /* cellift = 32'd1 */
  wire _074_;
  wire _075_;
  /* cellift = 32'd1 */
  wire _076_;
  wire _077_;
  /* cellift = 32'd1 */
  wire _078_;
  wire _079_;
  /* cellift = 32'd1 */
  wire _080_;
  wire _081_;
  wire [31:0] _082_;
  wire [31:0] _083_;
  wire [31:0] _084_;
  wire [31:0] _085_;
  wire [31:0] _086_;
  wire [31:0] _087_;
  wire [31:0] _088_;
  wire [31:0] _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire [31:0] _093_;
  wire [31:0] _094_;
  wire [31:0] _095_;
  wire [31:0] _096_;
  wire [31:0] _097_;
  wire [31:0] _098_;
  wire [31:0] _099_;
  wire [31:0] _100_;
  wire [31:0] _101_;
  wire [1:0] _102_;
  wire [2:0] _103_;
  wire [1:0] _104_;
  wire [1:0] _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire [1:0] _109_;
  wire [1:0] _110_;
  wire [1:0] _111_;
  wire [1:0] _112_;
  wire [1:0] _113_;
  wire [1:0] _114_;
  wire [1:0] _115_;
  wire [1:0] _116_;
  wire [1:0] _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire [31:0] _135_;
  wire [31:0] _136_;
  wire [31:0] _137_;
  wire [31:0] _138_;
  wire [31:0] _139_;
  wire [31:0] _140_;
  wire [1:0] _141_;
  wire [1:0] _142_;
  wire [1:0] _143_;
  wire [1:0] _144_;
  wire [1:0] _145_;
  wire [1:0] _146_;
  wire [1:0] _147_;
  wire [1:0] _148_;
  wire [1:0] _149_;
  wire [31:0] _150_;
  wire [31:0] _151_;
  wire [31:0] _152_;
  wire [31:0] _153_;
  wire [31:0] _154_;
  wire [31:0] _155_;
  wire [31:0] _156_;
  wire [31:0] _157_;
  wire [31:0] _158_;
  wire [31:0] _159_;
  wire [31:0] _160_;
  wire _161_;
  wire _162_;
  wire [31:0] _163_;
  wire [31:0] _164_;
  wire _165_;
  wire _166_;
  wire [31:0] _167_;
  wire [31:0] _168_;
  wire [31:0] _169_;
  wire _170_;
  /* cellift = 32'd1 */
  wire _171_;
  wire [31:0] _172_;
  wire [31:0] _173_;
  wire [31:0] _174_;
  wire [31:0] _175_;
  wire [31:0] _176_;
  wire [31:0] _177_;
  wire [31:0] _178_;
  wire [31:0] _179_;
  wire [31:0] _180_;
  wire [31:0] _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire [31:0] _186_;
  wire [31:0] _187_;
  wire [31:0] _188_;
  wire [31:0] _189_;
  wire [31:0] _190_;
  wire [31:0] _191_;
  wire [31:0] _192_;
  wire [31:0] _193_;
  wire [31:0] _194_;
  wire [31:0] _195_;
  wire [31:0] _196_;
  wire [31:0] _197_;
  wire [1:0] _198_;
  wire [3:0] _199_;
  wire [3:0] _200_;
  wire _201_;
  wire [1:0] _202_;
  wire [1:0] _203_;
  wire [1:0] _204_;
  wire [1:0] _205_;
  wire [1:0] _206_;
  wire [1:0] _207_;
  wire [1:0] _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire [31:0] _216_;
  wire [31:0] _217_;
  wire [31:0] _218_;
  wire [31:0] _219_;
  wire [31:0] _220_;
  wire [31:0] _221_;
  wire [31:0] _222_;
  wire [1:0] _223_;
  wire [1:0] _224_;
  wire [1:0] _225_;
  wire [1:0] _226_;
  wire [1:0] _227_;
  wire [31:0] _228_;
  wire [31:0] _229_;
  wire [31:0] _230_;
  wire [31:0] _231_;
  wire [31:0] _232_;
  wire [31:0] _233_;
  wire [31:0] _234_;
  wire [31:0] _235_;
  wire [31:0] _236_;
  wire _237_;
  wire [31:0] _238_;
  wire _239_;
  wire [31:0] _240_;
  wire [31:0] _241_;
  wire [31:0] _242_;
  wire [31:0] _243_;
  wire [31:0] _244_;
  wire [31:0] _245_;
  wire [31:0] _246_;
  wire _247_;
  wire [31:0] _248_;
  wire [31:0] _249_;
  wire [31:0] _250_;
  wire [1:0] _251_;
  wire [1:0] _252_;
  wire [31:0] _253_;
  wire [31:0] _254_;
  wire [1:0] _255_;
  wire [31:0] _256_;
  wire [31:0] _257_;
  wire [31:0] _258_;
  wire [31:0] _259_;
  wire _260_;
  wire [31:0] _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  wire [31:0] _267_;
  wire [31:0] _268_;
  wire [31:0] _269_;
  wire [31:0] _270_;
  wire [1:0] _271_;
  /* cellift = 32'd1 */
  wire [1:0] _272_;
  wire [1:0] _273_;
  /* cellift = 32'd1 */
  wire [1:0] _274_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1522.12-1522.30" */
  wire _275_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1522.12-1522.30" */
  wire _276_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1562.14-1562.27" */
  wire _277_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1562.14-1562.27" */
  wire _278_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1562.33-1562.46" */
  wire _279_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1562.33-1562.46" */
  wire _280_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1571.13-1571.26" */
  wire _281_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1571.13-1571.26" */
  wire _282_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1562.12-1562.61" */
  wire _283_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1562.12-1562.61" */
  wire _284_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1571.12-1571.40" */
  wire _285_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1576.12-1576.34" */
  wire _286_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1576.12-1576.34" */
  wire _287_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1583.18-1583.68" */
  wire _288_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1583.18-1583.68" */
  wire _289_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1586.7-1586.70" */
  wire _290_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1586.7-1586.70" */
  wire _291_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1562.13-1562.47" */
  wire _292_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1562.13-1562.47" */
  wire _293_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1578.20-1578.30" */
  wire _294_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1583.58-1583.68" */
  wire _295_;
  wire [31:0] _296_;
  /* cellift = 32'd1 */
  wire [31:0] _297_;
  wire [31:0] _298_;
  /* cellift = 32'd1 */
  wire [31:0] _299_;
  wire [31:0] _300_;
  /* cellift = 32'd1 */
  wire [31:0] _301_;
  wire [31:0] _302_;
  /* cellift = 32'd1 */
  wire [31:0] _303_;
  wire [31:0] _304_;
  /* cellift = 32'd1 */
  wire [31:0] _305_;
  /* unused_bits = "1" */
  wire [1:0] _306_;
  /* cellift = 32'd1 */
  /* unused_bits = "1" */
  wire [1:0] _307_;
  wire [31:0] _308_;
  /* cellift = 32'd1 */
  wire [31:0] _309_;
  wire [31:0] _310_;
  /* cellift = 32'd1 */
  wire [31:0] _311_;
  wire [31:0] _312_;
  /* cellift = 32'd1 */
  wire [31:0] _313_;
  wire [31:0] _314_;
  /* cellift = 32'd1 */
  wire [31:0] _315_;
  wire _316_;
  wire _317_;
  /* cellift = 32'd1 */
  wire _318_;
  wire _319_;
  wire _320_;
  /* cellift = 32'd1 */
  wire _321_;
  wire [31:0] _322_;
  /* cellift = 32'd1 */
  wire [31:0] _323_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1583.18-1583.83" */
  wire [31:0] _324_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1583.18-1583.83" */
  wire [31:0] _325_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1497.13-1497.19" */
  input branch;
  wire branch;
  /* cellift = 32'd1 */
  input branch_t0;
  wire branch_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1496.20-1496.33" */
  input [31:0] branch_target;
  wire [31:0] branch_target;
  /* cellift = 32'd1 */
  input [31:0] branch_target_t0;
  wire [31:0] branch_target_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1481.13-1481.16" */
  input clk;
  wire clk;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1488.20-1488.28" */
  output [31:0] fetch_ir;
  reg [31:0] fetch_ir;
  /* cellift = 32'd1 */
  output [31:0] fetch_ir_t0;
  reg [31:0] fetch_ir_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1487.20-1487.28" */
  output [31:0] fetch_pc;
  reg [31:0] fetch_pc;
  /* cellift = 32'd1 */
  output [31:0] fetch_pc_t0;
  reg [31:0] fetch_pc_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1495.13-1495.22" */
  input fetch_rdy;
  wire fetch_rdy;
  /* cellift = 32'd1 */
  input fetch_rdy_t0;
  wire fetch_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1494.13-1494.22" */
  output fetch_vld;
  reg fetch_vld;
  /* cellift = 32'd1 */
  output fetch_vld_t0;
  reg fetch_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1489.21-1489.30" */
  output [31:0] immediate;
  wire [31:0] immediate;
  /* cellift = 32'd1 */
  output [31:0] immediate_t0;
  wire [31:0] immediate_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1486.13-1486.22" */
  input instr_ack;
  wire instr_ack;
  /* cellift = 32'd1 */
  input instr_ack_t0;
  wire instr_ack_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1483.20-1483.30" */
  output [31:0] instr_addr;
  wire [31:0] instr_addr;
  /* cellift = 32'd1 */
  output [31:0] instr_addr_t0;
  wire [31:0] instr_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1484.20-1484.30" */
  input [31:0] instr_data;
  wire [31:0] instr_data;
  /* cellift = 32'd1 */
  input [31:0] instr_data_t0;
  wire [31:0] instr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1485.14-1485.23" */
  output instr_req;
  wire instr_req;
  /* cellift = 32'd1 */
  output instr_req_t0;
  wire instr_req_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1505.6-1505.15" */
  wire instr_vld;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1505.6-1505.15" */
  wire instr_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1506.13-1506.23" */
  wire [31:0] next_instr;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1506.13-1506.23" */
  wire [31:0] next_instr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1508.12-1508.22" */
  wire [1:0] next_state;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1508.12-1508.22" */
  wire [1:0] next_state_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1501.13-1501.15" */
  reg [31:0] pc;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1502.13-1502.20" */
  reg [31:0] pc_last;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1502.13-1502.20" */
  reg [31:0] pc_last_t0;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1501.13-1501.15" */
  reg [31:0] pc_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1504.7-1504.15" */
  wire pipe_rdy;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1504.7-1504.15" */
  wire pipe_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1490.21-1490.30" */
  output [31:0] regrd_rs1;
  wire [31:0] regrd_rs1;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1492.14-1492.26" */
  output regrd_rs1_en;
  wire regrd_rs1_en;
  /* cellift = 32'd1 */
  output regrd_rs1_en_t0;
  wire regrd_rs1_en_t0;
  /* cellift = 32'd1 */
  output [31:0] regrd_rs1_t0;
  wire [31:0] regrd_rs1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1491.21-1491.30" */
  output [31:0] regrd_rs2;
  wire [31:0] regrd_rs2;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1493.14-1493.26" */
  output regrd_rs2_en;
  wire regrd_rs2_en;
  /* cellift = 32'd1 */
  output regrd_rs2_en_t0;
  wire regrd_rs2_en_t0;
  /* cellift = 32'd1 */
  output [31:0] regrd_rs2_t0;
  wire [31:0] regrd_rs2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1498.20-1498.30" */
  input [31:0] regwr_data;
  wire [31:0] regwr_data;
  /* cellift = 32'd1 */
  input [31:0] regwr_data_t0;
  wire [31:0] regwr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1500.13-1500.21" */
  input regwr_en;
  wire regwr_en;
  /* cellift = 32'd1 */
  input regwr_en_t0;
  wire regwr_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1499.19-1499.28" */
  input [4:0] regwr_sel;
  wire [4:0] regwr_sel;
  /* cellift = 32'd1 */
  input [4:0] regwr_sel_t0;
  wire [4:0] regwr_sel_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1482.13-1482.17" */
  input rstz;
  wire rstz;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1503.13-1503.24" */
  reg [31:0] skid_buffer;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1503.13-1503.24" */
  reg [31:0] skid_buffer_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1507.12-1507.17" */
  reg [1:0] state;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1507.12-1507.17" */
  reg [1:0] state_t0;
  assign _011_ = branch_target + /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1516.11-1516.39" */ 32'd4;
  assign _013_ = pc + /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1523.10-1523.27" */ 32'd4;
  assign _015_ = ~ branch_target_t0;
  assign _016_ = ~ pc_t0;
  assign _082_ = branch_target & _015_;
  assign _083_ = pc & _016_;
  assign _267_ = _082_ + 32'd4;
  assign _269_ = _083_ + 32'd4;
  assign _172_ = branch_target | branch_target_t0;
  assign _173_ = pc | pc_t0;
  assign _268_ = _172_ + 32'd4;
  assign _270_ = _173_ + 32'd4;
  assign _243_ = _267_ ^ _268_;
  assign _244_ = _269_ ^ _270_;
  assign _012_ = _243_ | branch_target_t0;
  assign _014_ = _244_ | pc_t0;
  assign _248_ = _304_ ^ fetch_pc;
  assign _250_ = _298_ ^ fetch_ir;
  assign _018_ = ~ _079_;
  assign _017_ = ~ _077_;
  assign _186_ = _305_ | fetch_pc_t0;
  assign _190_ = instr_data_t0 | skid_buffer_t0;
  assign _194_ = _299_ | fetch_ir_t0;
  assign _187_ = _248_ | _186_;
  assign _191_ = _249_ | _190_;
  assign _195_ = _250_ | _194_;
  assign _093_ = { _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_ } & _305_;
  assign _096_ = { _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_, _079_ } & instr_data_t0;
  assign _099_ = { _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_, _077_ } & _299_;
  assign _094_ = { _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_ } & fetch_pc_t0;
  assign _097_ = { _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_, _018_ } & skid_buffer_t0;
  assign _100_ = { _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_, _017_ } & fetch_ir_t0;
  assign _095_ = _187_ & { _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_ };
  assign _098_ = _191_ & { _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_, _080_ };
  assign _101_ = _195_ & { _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_, _078_ };
  assign _188_ = _093_ | _094_;
  assign _192_ = _096_ | _097_;
  assign _196_ = _099_ | _100_;
  assign _189_ = _188_ | _095_;
  assign _193_ = _192_ | _098_;
  assign _197_ = _196_ | _101_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME fetch_pc_t0 */
  always_ff @(posedge clk)
    fetch_pc_t0 <= _189_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME skid_buffer_t0 */
  always_ff @(posedge clk)
    skid_buffer_t0 <= _193_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME fetch_ir_t0 */
  always_ff @(posedge clk)
    fetch_ir_t0 <= _197_;
  assign _019_ = | { pipe_rdy_t0, _284_ };
  assign _020_ = | next_state_t0;
  assign _021_ = | state_t0;
  assign _022_ = ~ { _284_, pipe_rdy_t0 };
  assign _023_ = ~ next_state_t0;
  assign _024_ = ~ state_t0;
  assign _104_ = { _283_, pipe_rdy } & _022_;
  assign _117_ = next_state & _023_;
  assign _147_ = state & _024_;
  assign _262_ = _104_ == { _022_[1], 1'h0 };
  assign _263_ = _117_ == { 1'h0, _023_[0] };
  assign _264_ = _147_ == _024_;
  assign _265_ = _147_ == { _024_[1], 1'h0 };
  assign _266_ = _147_ == { 1'h0, _024_[0] };
  assign _072_ = _262_ & _019_;
  assign _276_ = _263_ & _020_;
  assign _282_ = _264_ & _021_;
  assign _280_ = _265_ & _021_;
  assign _278_ = _266_ & _021_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1509.2-1525.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME pc_last */
  always_ff @(posedge clk)
    if (!rstz) pc_last <= 32'd0;
    else if (_067_) pc_last <= _310_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1509.2-1525.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME pc */
  always_ff @(posedge clk)
    if (!rstz) pc <= 32'd0;
    else if (_067_) pc <= _314_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1557.2-1577.22" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME fetch_vld */
  always_ff @(posedge clk)
    if (_081_) fetch_vld <= 1'h0;
    else if (_075_) fetch_vld <= _320_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1526.2-1532.24" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME state[0] */
  always_ff @(posedge clk)
    if (!rstz) state[0] <= 1'h0;
    else state[0] <= _306_[0];
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1526.2-1532.24" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME state[1] */
  always_ff @(posedge clk)
    if (_081_) state[1] <= 1'h0;
    else state[1] <= next_state[1];
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1557.2-1577.22" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME fetch_pc */
  always_ff @(posedge clk)
    if (_077_) fetch_pc <= _304_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1557.2-1577.22" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME skid_buffer */
  always_ff @(posedge clk)
    if (_079_) skid_buffer <= instr_data;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1557.2-1577.22" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME fetch_ir */
  always_ff @(posedge clk)
    if (_077_) fetch_ir <= _298_;
  assign _118_ = fetch_vld_t0 & fetch_rdy;
  assign _121_ = _293_ & _295_;
  assign _124_ = _293_ & instr_ack;
  assign _125_ = _284_ & pipe_rdy;
  assign _128_ = _282_ & fetch_rdy;
  assign _122_ = instr_ack_t0 & _292_;
  assign _126_ = pipe_rdy_t0 & _283_;
  assign _129_ = fetch_rdy_t0 & _281_;
  assign _123_ = _293_ & instr_ack_t0;
  assign _127_ = _284_ & pipe_rdy_t0;
  assign _130_ = _282_ & fetch_rdy_t0;
  assign _209_ = _118_ | _119_;
  assign _210_ = _121_ | _122_;
  assign _211_ = _124_ | _122_;
  assign _212_ = _125_ | _126_;
  assign _213_ = _128_ | _129_;
  assign _287_ = _209_ | _120_;
  assign _289_ = _210_ | _123_;
  assign _284_ = _211_ | _123_;
  assign _291_ = _212_ | _127_;
  assign _001_ = _213_ | _130_;
  assign _025_ = | { _276_, branch_t0 };
  assign _026_ = | { _001_, _284_, _287_ };
  assign _027_ = | { _001_, _284_ };
  assign _028_ = ~ { _276_, branch_t0 };
  assign _029_ = ~ { _001_, _284_, _287_ };
  assign _030_ = ~ { _001_, _284_ };
  assign _102_ = { _275_, branch } & _028_;
  assign _103_ = { _285_, _283_, _286_ } & _029_;
  assign _105_ = { _285_, _283_ } & _030_;
  assign _031_ = ! _102_;
  assign _032_ = ! _103_;
  assign _033_ = ! _105_;
  assign _068_ = _031_ & _025_;
  assign _070_ = _032_ & _026_;
  assign _074_ = _033_ & _027_;
  assign _034_ = ~ _277_;
  assign _035_ = ~ fetch_rdy;
  assign _036_ = ~ _279_;
  assign _131_ = fetch_vld_t0 & _035_;
  assign _132_ = _278_ & _036_;
  assign _119_ = fetch_rdy_t0 & fetch_vld;
  assign _133_ = _280_ & _034_;
  assign _120_ = fetch_vld_t0 & fetch_rdy_t0;
  assign _134_ = _278_ & _280_;
  assign _214_ = _131_ | _119_;
  assign _215_ = _132_ | _133_;
  assign pipe_rdy_t0 = _214_ | _120_;
  assign _293_ = _215_ | _134_;
  assign _037_ = ~ { _281_, _281_ };
  assign _038_ = ~ { _170_, _170_ };
  assign _039_ = ~ { _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_ };
  assign _041_ = ~ { fetch_rdy, fetch_rdy };
  assign _042_ = ~ { instr_ack, instr_ack };
  assign _043_ = ~ { branch, branch };
  assign _044_ = ~ { branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch };
  assign _040_ = ~ { _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_ };
  assign _045_ = ~ { _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_ };
  assign _046_ = ~ _290_;
  assign _047_ = ~ pipe_rdy;
  assign _048_ = ~ _283_;
  assign _049_ = ~ { _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_ };
  assign _202_ = { _282_, _282_ } | _037_;
  assign _206_ = { _171_, _171_ } | _038_;
  assign _217_ = { _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_ } | _039_;
  assign _223_ = { fetch_rdy_t0, fetch_rdy_t0 } | _041_;
  assign _224_ = { instr_ack_t0, instr_ack_t0 } | _042_;
  assign _227_ = { branch_t0, branch_t0 } | _043_;
  assign _229_ = { branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0 } | _044_;
  assign _220_ = { _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_ } | _040_;
  assign _234_ = { _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_ } | _045_;
  assign _237_ = _291_ | _046_;
  assign _239_ = _284_ | _048_;
  assign _240_ = { _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_ } | _049_;
  assign _203_ = { _282_, _282_ } | { _281_, _281_ };
  assign _205_ = { _278_, _278_ } | { _277_, _277_ };
  assign _207_ = { _171_, _171_ } | { _170_, _170_ };
  assign _216_ = { pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0, pipe_rdy_t0 } | { pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy, pipe_rdy };
  assign _218_ = { _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_ } | { _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_, _283_ };
  assign _225_ = { instr_ack_t0, instr_ack_t0 } | { instr_ack, instr_ack };
  assign _228_ = { _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_, _276_ } | { _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_, _275_ };
  assign _230_ = { branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0 } | { branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch, branch };
  assign _221_ = { _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_ } | { _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_, _285_ };
  assign _235_ = { _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_ } | { _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_, _290_ };
  assign _241_ = { _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_ } | { _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_, _288_ };
  assign _109_ = _008_ & _202_;
  assign _114_ = _274_ & _206_;
  assign _135_ = _323_ & _217_;
  assign _138_ = _301_ & _217_;
  assign _141_ = state_t0 & _223_;
  assign _143_ = state_t0 & _224_;
  assign _148_ = next_state_t0 & _227_;
  assign _150_ = _309_ & _229_;
  assign _153_ = _313_ & _229_;
  assign _156_ = instr_data_t0 & _220_;
  assign _158_ = _003_ & _234_;
  assign _161_ = _001_ & _237_;
  assign _163_ = _325_ & _229_;
  assign _165_ = _318_ & _239_;
  assign _167_ = pc_t0 & _240_;
  assign _110_ = _010_ & _203_;
  assign _112_ = _005_ & _205_;
  assign _115_ = _272_ & _207_;
  assign _297_ = instr_data_t0 & _216_;
  assign _136_ = _297_ & _218_;
  assign _301_ = pc_last_t0 & _221_;
  assign _303_ = pc_last_t0 & _216_;
  assign _139_ = _303_ & _218_;
  assign _144_ = { pipe_rdy_t0, 1'h0 } & _225_;
  assign _309_ = pc_t0 & _228_;
  assign _313_ = _014_ & _228_;
  assign _154_ = _012_ & _230_;
  assign _323_ = skid_buffer_t0 & _221_;
  assign _159_ = instr_data_t0 & _235_;
  assign _151_ = branch_target_t0 & _230_;
  assign _168_ = pc_last_t0 & _241_;
  assign _204_ = _109_ | _110_;
  assign _208_ = _114_ | _115_;
  assign _219_ = _135_ | _136_;
  assign _222_ = _138_ | _139_;
  assign _226_ = _143_ | _144_;
  assign _231_ = _150_ | _151_;
  assign _232_ = _153_ | _154_;
  assign _233_ = _156_ | _323_;
  assign _236_ = _158_ | _159_;
  assign _238_ = _163_ | _151_;
  assign _242_ = _167_ | _168_;
  assign _251_ = _007_ ^ _009_;
  assign _252_ = _273_ ^ _271_;
  assign _253_ = _322_ ^ _296_;
  assign _254_ = _300_ ^ _302_;
  assign _255_ = state ^ _006_;
  assign _256_ = _308_ ^ branch_target;
  assign _257_ = _312_ ^ _011_;
  assign _249_ = instr_data ^ skid_buffer;
  assign _258_ = _002_ ^ instr_data;
  assign _259_ = _324_ ^ branch_target;
  assign _260_ = _317_ ^ _319_;
  assign _261_ = pc ^ pc_last;
  assign _111_ = { _282_, _282_ } & _251_;
  assign _113_ = { _278_, _278_ } & { _004_[1], _055_ };
  assign _116_ = { _171_, _171_ } & _252_;
  assign _137_ = { _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_ } & _253_;
  assign _140_ = { _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_, _284_ } & _254_;
  assign _142_ = { fetch_rdy_t0, fetch_rdy_t0 } & { state[1], _056_ };
  assign _145_ = { instr_ack_t0, instr_ack_t0 } & _255_;
  assign _146_ = { instr_ack_t0, instr_ack_t0 } & { _054_, _006_[0] };
  assign _149_ = { branch_t0, branch_t0 } & { next_state[1], _057_ };
  assign _152_ = { branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0 } & _256_;
  assign _155_ = { branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0 } & _257_;
  assign _157_ = { _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_, _001_ } & _249_;
  assign _160_ = { _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_, _291_ } & _258_;
  assign _162_ = _291_ & _053_;
  assign _164_ = { branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0, branch_t0 } & _259_;
  assign _318_ = _001_ & _052_;
  assign _166_ = _284_ & _260_;
  assign _169_ = { _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_, _289_ } & _261_;
  assign _272_ = _111_ | _204_;
  assign _274_ = _113_ | _112_;
  assign next_state_t0 = _116_ | _208_;
  assign _299_ = _137_ | _219_;
  assign _305_ = _140_ | _222_;
  assign _010_ = _142_ | _141_;
  assign _008_ = _145_ | _226_;
  assign _005_ = _146_ | _144_;
  assign _307_ = _149_ | _148_;
  assign _311_ = _152_ | _231_;
  assign _315_ = _155_ | _232_;
  assign _003_ = _157_ | _233_;
  assign next_instr_t0 = _160_ | _236_;
  assign instr_vld_t0 = _162_ | _161_;
  assign instr_addr_t0 = _164_ | _238_;
  assign _321_ = _166_ | _165_;
  assign _325_ = _169_ | _242_;
  assign _067_ = | { _275_, branch };
  assign _069_ = | { _285_, _283_, _286_ };
  assign _071_ = { _283_, pipe_rdy } != 2'h2;
  assign _073_ = | { _285_, _283_ };
  assign _050_ = ~ branch;
  assign _075_ = & { _071_, _069_ };
  assign _077_ = & { _071_, _050_, _073_, rstz };
  assign _079_ = & { _047_, _050_, _283_, rstz };
  assign _051_ = ~ rstz;
  assign _081_ = | { _051_, branch };
  assign _052_ = ~ _316_;
  assign _053_ = ~ _000_;
  assign _054_ = ~ _006_[1];
  assign _055_ = ~ _004_[0];
  assign _056_ = ~ state[0];
  assign _057_ = ~ next_state[0];
  assign _058_ = ~ _281_;
  assign _106_ = _280_ & _058_;
  assign _107_ = _282_ & _036_;
  assign _108_ = _280_ & _282_;
  assign _201_ = _106_ | _107_;
  assign _171_ = _201_ | _108_;
  assign _170_ = _279_ | _281_;
  assign _271_ = _281_ ? _009_ : _007_;
  assign _273_ = _277_ ? _004_ : 2'h1;
  assign next_state = _170_ ? _271_ : _273_;
  assign _059_ = | { _072_, _070_ };
  assign _060_ = | { _074_, _072_, branch_t0 };
  assign _061_ = | { pipe_rdy_t0, _284_, branch_t0 };
  assign _198_ = { _071_, _069_ } | { _072_, _070_ };
  assign _199_ = { _071_, _050_, _073_, rstz } | { _072_, branch_t0, _074_, 1'h0 };
  assign _200_ = { _047_, _050_, _283_, rstz } | { pipe_rdy_t0, branch_t0, _284_, 1'h0 };
  assign _062_ = & _198_;
  assign _063_ = & _199_;
  assign _064_ = & _200_;
  assign _076_ = _059_ & _062_;
  assign _078_ = _060_ & _063_;
  assign _080_ = _061_ & _064_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME state_t0[0] */
  always_ff @(posedge clk)
    if (!rstz) state_t0[0] <= 1'h0;
    else state_t0[0] <= _307_[0];
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME state_t0[1] */
  always_ff @(posedge clk)
    if (_081_) state_t0[1] <= 1'h0;
    else state_t0[1] <= next_state_t0[1];
  assign _065_ = ~ _067_;
  assign _066_ = ~ _075_;
  assign _245_ = _310_ ^ pc_last;
  assign _246_ = _314_ ^ pc;
  assign _247_ = _320_ ^ fetch_vld;
  assign _174_ = _311_ | pc_last_t0;
  assign _178_ = _315_ | pc_t0;
  assign _182_ = _321_ | fetch_vld_t0;
  assign _175_ = _245_ | _174_;
  assign _179_ = _246_ | _178_;
  assign _183_ = _247_ | _182_;
  assign _084_ = { _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_ } & _311_;
  assign _087_ = { _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_, _067_ } & _315_;
  assign _090_ = _075_ & _321_;
  assign _085_ = { _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_ } & pc_last_t0;
  assign _088_ = { _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_, _065_ } & pc_t0;
  assign _091_ = _066_ & fetch_vld_t0;
  assign _086_ = _175_ & { _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_ };
  assign _089_ = _179_ & { _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_, _068_ };
  assign _092_ = _183_ & _076_;
  assign _176_ = _084_ | _085_;
  assign _180_ = _087_ | _088_;
  assign _184_ = _090_ | _091_;
  assign _177_ = _176_ | _086_;
  assign _181_ = _180_ | _089_;
  assign _185_ = _184_ | _092_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME pc_last_t0 */
  always_ff @(posedge clk)
    if (!rstz) pc_last_t0 <= 32'd0;
    else pc_last_t0 <= _177_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME pc_t0 */
  always_ff @(posedge clk)
    if (!rstz) pc_t0 <= 32'd0;
    else pc_t0 <= _181_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  */
/* PC_TAINT_INFO STATE_NAME fetch_vld_t0 */
  always_ff @(posedge clk)
    if (_081_) fetch_vld_t0 <= 1'h0;
    else fetch_vld_t0 <= _185_;
  assign _275_ = next_state == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1522.12-1522.30" */ 2'h1;
  assign _286_ = fetch_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1576.12-1576.34" */ fetch_rdy;
  assign _288_ = _292_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1583.18-1583.68" */ _295_;
  assign _283_ = _292_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1586.8-1586.57" */ instr_ack;
  assign _290_ = _283_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1586.7-1586.70" */ pipe_rdy;
  assign _285_ = _281_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1590.12-1590.40" */ fetch_rdy;
  assign pipe_rdy = _294_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1578.20-1578.43" */ fetch_rdy;
  assign _292_ = _277_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1586.9-1586.43" */ _279_;
  assign _294_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1578.20-1578.30" */ fetch_vld;
  assign _295_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1583.58-1583.68" */ instr_ack;
  assign _296_ = pipe_rdy ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1563.8-1563.16|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1563.4-1569.31" */ instr_data : 32'hxxxxxxxx;
  assign _298_ = _283_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1562.12-1562.61|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1562.8-1577.22" */ _296_ : _322_;
  assign _300_ = _285_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1571.12-1571.40|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1571.8-1577.22" */ pc_last : 32'hxxxxxxxx;
  assign _302_ = pipe_rdy ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1563.8-1563.16|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1563.4-1569.31" */ pc_last : 32'hxxxxxxxx;
  assign _304_ = _283_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1562.12-1562.61|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1562.8-1577.22" */ _302_ : _300_;
  assign _009_ = fetch_rdy ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1553.9-1553.18|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1553.5-1554.24" */ 2'h1 : state;
  assign _006_ = pipe_rdy ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1548.10-1548.18|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1548.6-1551.25" */ 2'h1 : 2'h3;
  assign _007_ = instr_ack ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1547.9-1547.18|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1547.5-1551.25" */ _006_ : state;
  assign _004_ = instr_ack ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1538.9-1538.18|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1538.5-1545.24" */ _006_ : 2'h2;
  assign _281_ = state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1535.3-1555.10" */ 2'h3;
  assign _279_ = state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1535.3-1555.10" */ 2'h2;
  assign _277_ = state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1535.3-1555.10" */ 2'h1;
  assign _306_ = branch ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1529.12-1529.18|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1529.8-1532.24" */ 2'h1 : next_state;
  assign _308_ = _275_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1522.12-1522.30|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1522.8-1525.6" */ pc : 32'hxxxxxxxx;
  assign _310_ = branch ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1514.12-1514.18|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1514.8-1525.6" */ branch_target : _308_;
  assign _312_ = _275_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1522.12-1522.30|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1522.8-1525.6" */ _013_ : 32'hxxxxxxxx;
  assign _314_ = branch ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1514.12-1514.18|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1514.8-1525.6" */ _011_ : _312_;
  assign _002_ = _285_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1590.12-1590.40|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1590.8-1597.6" */ skid_buffer : instr_data;
  assign _000_ = _285_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1590.12-1590.40|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1590.8-1597.6" */ 1'h1 : 1'h0;
  assign next_instr = _290_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1586.7-1586.70|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1586.3-1597.6" */ instr_data : _002_;
  assign instr_vld = _290_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1586.7-1586.70|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1586.3-1597.6" */ 1'h1 : _000_;
  assign instr_addr = branch ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1580.7-1580.27|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1580.3-1583.85" */ branch_target : _324_;
  assign _316_ = _286_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1576.12-1576.34|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1576.8-1577.22" */ 1'h0 : 1'hx;
  assign _317_ = _285_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1571.12-1571.40|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1571.8-1577.22" */ 1'h1 : _316_;
  assign _319_ = pipe_rdy ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1563.8-1563.16|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1563.4-1569.31" */ 1'h1 : 1'hx;
  assign _320_ = _283_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1562.12-1562.61|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1562.8-1577.22" */ _319_ : _317_;
  assign _322_ = _285_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1571.12-1571.40|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1571.8-1577.22" */ skid_buffer : 32'hxxxxxxxx;
  assign _324_ = _288_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1583.18-1583.83" */ pc_last : pc;
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1598.12-1612.3" */
  kronos_RF u_rf (
    .clk(clk),
    .fetch_rdy(fetch_rdy),
    .fetch_rdy_t0(fetch_rdy_t0),
    .immediate(immediate),
    .immediate_t0(immediate_t0),
    .instr_data(next_instr),
    .instr_data_t0(next_instr_t0),
    .instr_vld(instr_vld),
    .instr_vld_t0(instr_vld_t0),
    .regrd_rs1(regrd_rs1),
    .regrd_rs1_en(regrd_rs1_en),
    .regrd_rs1_en_t0(regrd_rs1_en_t0),
    .regrd_rs1_t0(regrd_rs1_t0),
    .regrd_rs2(regrd_rs2),
    .regrd_rs2_en(regrd_rs2_en),
    .regrd_rs2_en_t0(regrd_rs2_en_t0),
    .regrd_rs2_t0(regrd_rs2_t0),
    .regwr_data(regwr_data),
    .regwr_data_t0(regwr_data_t0),
    .regwr_en(regwr_en),
    .regwr_en_t0(regwr_en_t0),
    .regwr_sel(regwr_sel),
    .regwr_sel_t0(regwr_sel_t0),
    .rstz(rstz)
  );
  assign instr_req = 1'h1;
  assign instr_req_t0 = 1'h0;
endmodule

/* cellift =  1  */
/* hdlname = "\\kronos_ID" */
/* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1067.1-1456.10" */
module \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID (clk, rstz, flush, fetch_pc, fetch_ir, immediate, regrd_rs1, regrd_rs2, regrd_rs1_en, regrd_rs2_en, fetch_vld, fetch_rdy, decode_pc, decode_ir, decode_op1, decode_op2, decode_addr, decode_basic, decode_aluop, decode_regwr_alu, decode_jump
, decode_branch, decode_load, decode_store, decode_mask, decode_csr, decode_system, decode_sysop, decode_illegal, decode_misaligned_jmp, decode_misaligned_ldst, decode_vld, decode_rdy, regwr_data, regwr_sel, regwr_en, regwr_pending, fetch_rdy_t0, regrd_rs2_en_t0, immediate_t0, regrd_rs1_t0, regrd_rs2_t0
, regrd_rs1_en_t0, regwr_data_t0, regwr_en_t0, regwr_sel_t0, fetch_ir_t0, fetch_pc_t0, fetch_vld_t0, decode_rdy_t0, decode_vld_t0, flush_t0, regwr_pending_t0, decode_addr_t0, decode_aluop_t0, decode_basic_t0, decode_branch_t0, decode_csr_t0, decode_illegal_t0, decode_ir_t0, decode_jump_t0, decode_load_t0, decode_mask_t0
, decode_misaligned_jmp_t0, decode_misaligned_ldst_t0, decode_op1_t0, decode_op2_t0, decode_pc_t0, decode_regwr_alu_t0, decode_store_t0, decode_sysop_t0, decode_system_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0000_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0001_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0002_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0003_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0004_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0005_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0006_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0007_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0008_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0009_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0010_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0011_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0012_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0013_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0014_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0015_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0016_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0017_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0018_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0019_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0020_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0021_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0022_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0023_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire [3:0] _0024_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire [3:0] _0025_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0026_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0027_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0028_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0029_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0030_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0031_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire [3:0] _0032_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire [3:0] _0033_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire [31:0] _0034_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire [31:0] _0035_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0036_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0037_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire [3:0] _0038_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire [3:0] _0039_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0040_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0041_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0042_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0043_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  /* unused_bits = "1" */
  wire [1:0] _0044_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  /* unused_bits = "1" */
  wire [1:0] _0045_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire [1:0] _0046_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire [1:0] _0047_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire [1:0] _0048_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0049_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1223.2-1391.5" */
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire [1:0] _0061_;
  wire [2:0] _0062_;
  wire [4:0] _0063_;
  wire [1:0] _0064_;
  wire [4:0] _0065_;
  wire [4:0] _0066_;
  wire [1:0] _0067_;
  wire [6:0] _0068_;
  wire [11:0] _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire [4:0] _0086_;
  wire [2:0] _0087_;
  wire [2:0] _0088_;
  wire [4:0] _0089_;
  wire [5:0] _0090_;
  wire [1:0] _0091_;
  wire [2:0] _0092_;
  wire [2:0] _0093_;
  wire [5:0] _0094_;
  wire [4:0] _0095_;
  wire [2:0] _0096_;
  wire [5:0] _0097_;
  wire [1:0] _0098_;
  wire [3:0] _0099_;
  wire [3:0] _0100_;
  wire [4:0] _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire [1:0] _0145_;
  wire _0146_;
  wire [1:0] _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire [31:0] _0151_;
  wire _0152_;
  wire [3:0] _0153_;
  wire [31:0] _0154_;
  wire _0155_;
  wire [3:0] _0156_;
  wire [31:0] _0157_;
  wire [31:0] _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire [31:0] _0165_;
  wire [31:0] _0166_;
  wire [31:0] _0167_;
  wire [31:0] _0168_;
  wire [31:0] _0169_;
  wire [3:0] _0170_;
  wire [31:0] _0171_;
  wire [31:0] _0172_;
  wire [31:0] _0173_;
  wire _0174_;
  wire _0175_;
  /* cellift = 32'd1 */
  wire _0176_;
  /* cellift = 32'd1 */
  wire _0177_;
  /* cellift = 32'd1 */
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire [3:0] _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  /* cellift = 32'd1 */
  wire _0198_;
  wire _0199_;
  /* cellift = 32'd1 */
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  /* cellift = 32'd1 */
  wire _0205_;
  wire _0206_;
  /* cellift = 32'd1 */
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  /* cellift = 32'd1 */
  wire _0212_;
  wire _0213_;
  /* cellift = 32'd1 */
  wire _0214_;
  wire _0215_;
  wire _0216_;
  /* cellift = 32'd1 */
  wire _0217_;
  wire _0218_;
  /* cellift = 32'd1 */
  wire _0219_;
  wire _0220_;
  /* cellift = 32'd1 */
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire [1:0] _0225_;
  wire [4:0] _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire [1:0] _0235_;
  wire [1:0] _0236_;
  wire _0237_;
  wire _0238_;
  wire [1:0] _0239_;
  wire [1:0] _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire [31:0] _0245_;
  wire [31:0] _0246_;
  wire [31:0] _0247_;
  wire [2:0] _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire [2:0] _0253_;
  wire [3:0] _0254_;
  wire [3:0] _0255_;
  wire [3:0] _0256_;
  wire [2:0] _0257_;
  wire [4:0] _0258_;
  wire [5:0] _0259_;
  wire [4:0] _0260_;
  wire [31:0] _0261_;
  wire [31:0] _0262_;
  wire [31:0] _0263_;
  wire [31:0] _0264_;
  wire [31:0] _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire [3:0] _0270_;
  wire [3:0] _0271_;
  wire [3:0] _0272_;
  wire [3:0] _0273_;
  wire [3:0] _0274_;
  wire [1:0] _0275_;
  wire [31:0] _0276_;
  wire [31:0] _0277_;
  wire [31:0] _0278_;
  wire [31:0] _0279_;
  wire [31:0] _0280_;
  wire [31:0] _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire [31:0] _0291_;
  wire [31:0] _0292_;
  wire [31:0] _0293_;
  wire [31:0] _0294_;
  wire [31:0] _0295_;
  wire [31:0] _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire [3:0] _0300_;
  wire [3:0] _0301_;
  wire [3:0] _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire [31:0] _0333_;
  wire [31:0] _0334_;
  wire [31:0] _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire [31:0] _0339_;
  wire [31:0] _0340_;
  wire [31:0] _0341_;
  wire [31:0] _0342_;
  wire [31:0] _0343_;
  wire [31:0] _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire [3:0] _0351_;
  wire [3:0] _0352_;
  wire [3:0] _0353_;
  wire [1:0] _0354_;
  wire [2:0] _0355_;
  wire [2:0] _0356_;
  wire [5:0] _0357_;
  wire [4:0] _0358_;
  wire [2:0] _0359_;
  wire [5:0] _0360_;
  wire [1:0] _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire [3:0] _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire [31:0] _0418_;
  wire [31:0] _0419_;
  wire [31:0] _0420_;
  wire [31:0] _0421_;
  wire [31:0] _0422_;
  wire [31:0] _0423_;
  wire [31:0] _0424_;
  wire [31:0] _0425_;
  wire [31:0] _0426_;
  wire [31:0] _0427_;
  wire [31:0] _0428_;
  wire [31:0] _0429_;
  wire [31:0] _0430_;
  wire [31:0] _0431_;
  wire [31:0] _0432_;
  wire [31:0] _0433_;
  wire [3:0] _0434_;
  wire [3:0] _0435_;
  wire [3:0] _0436_;
  wire [3:0] _0437_;
  wire [3:0] _0438_;
  wire [31:0] _0439_;
  wire [31:0] _0440_;
  wire [31:0] _0441_;
  wire [31:0] _0442_;
  wire [31:0] _0443_;
  wire [31:0] _0444_;
  wire [31:0] _0445_;
  wire [31:0] _0446_;
  wire [31:0] _0447_;
  wire [4:0] _0448_;
  wire [4:0] _0449_;
  wire [4:0] _0450_;
  wire [4:0] _0451_;
  wire [1:0] _0452_;
  wire [6:0] _0453_;
  wire [3:0] _0454_;
  wire [4:0] _0455_;
  wire [11:0] _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire [1:0] _0528_;
  wire _0529_;
  wire [1:0] _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire [31:0] _0534_;
  wire [31:0] _0535_;
  wire [31:0] _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire [3:0] _0540_;
  wire [3:0] _0541_;
  wire [3:0] _0542_;
  wire [31:0] _0543_;
  wire [31:0] _0544_;
  wire [31:0] _0545_;
  wire [31:0] _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire [3:0] _0550_;
  wire [3:0] _0551_;
  wire [3:0] _0552_;
  wire [3:0] _0553_;
  wire [31:0] _0554_;
  wire [31:0] _0555_;
  wire [31:0] _0556_;
  wire [31:0] _0557_;
  wire [31:0] _0558_;
  wire [31:0] _0559_;
  wire _0560_;
  /* cellift = 32'd1 */
  wire _0561_;
  wire _0562_;
  /* cellift = 32'd1 */
  wire _0563_;
  wire _0564_;
  /* cellift = 32'd1 */
  wire _0565_;
  wire _0566_;
  /* cellift = 32'd1 */
  wire _0567_;
  wire _0568_;
  /* cellift = 32'd1 */
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire [31:0] _0573_;
  wire [31:0] _0574_;
  wire [31:0] _0575_;
  wire [31:0] _0576_;
  wire [31:0] _0577_;
  wire [31:0] _0578_;
  wire [31:0] _0579_;
  wire [31:0] _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire [3:0] _0585_;
  wire [3:0] _0586_;
  wire [3:0] _0587_;
  wire [3:0] _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire [31:0] _0629_;
  wire [31:0] _0630_;
  wire [31:0] _0631_;
  wire [31:0] _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire [31:0] _0637_;
  wire [31:0] _0638_;
  wire [31:0] _0639_;
  wire [31:0] _0640_;
  wire [31:0] _0641_;
  wire [31:0] _0642_;
  wire [31:0] _0643_;
  wire [31:0] _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire [3:0] _0653_;
  wire [3:0] _0654_;
  wire [3:0] _0655_;
  wire [3:0] _0656_;
  wire [2:0] _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire [31:0] _0693_;
  wire [31:0] _0694_;
  wire [31:0] _0695_;
  wire [31:0] _0696_;
  wire [31:0] _0697_;
  wire [31:0] _0698_;
  wire [31:0] _0699_;
  wire [31:0] _0700_;
  wire [31:0] _0701_;
  wire [31:0] _0702_;
  wire [31:0] _0703_;
  wire [31:0] _0704_;
  wire [31:0] _0705_;
  wire [31:0] _0706_;
  wire [3:0] _0707_;
  wire [3:0] _0708_;
  wire [3:0] _0709_;
  wire [3:0] _0710_;
  wire [31:0] _0711_;
  wire [31:0] _0712_;
  wire [31:0] _0713_;
  wire [31:0] _0714_;
  wire [31:0] _0715_;
  wire [31:0] _0716_;
  wire [31:0] _0717_;
  wire [31:0] _0718_;
  wire [31:0] _0719_;
  wire [4:0] _0720_;
  wire [4:0] _0721_;
  wire _0722_;
  wire _0723_;
  wire _0724_;
  wire _0725_;
  wire _0726_;
  wire _0727_;
  wire _0728_;
  wire _0729_;
  wire _0730_;
  wire _0731_;
  wire _0732_;
  wire _0733_;
  wire _0734_;
  wire _0735_;
  wire _0736_;
  wire _0737_;
  wire _0738_;
  wire _0739_;
  wire _0740_;
  wire _0741_;
  wire _0742_;
  wire _0743_;
  wire _0744_;
  wire [31:0] _0745_;
  wire [3:0] _0746_;
  wire [3:0] _0747_;
  wire [31:0] _0748_;
  wire [31:0] _0749_;
  wire [31:0] _0750_;
  wire [31:0] _0751_;
  wire _0752_;
  wire [3:0] _0753_;
  wire _0754_;
  wire _0755_;
  wire _0756_;
  wire _0757_;
  wire _0758_;
  wire _0759_;
  wire _0760_;
  wire _0761_;
  wire _0762_;
  wire _0763_;
  wire [31:0] _0764_;
  wire _0765_;
  wire [31:0] _0766_;
  wire [31:0] _0767_;
  wire _0768_;
  wire _0769_;
  wire [3:0] _0770_;
  wire _0771_;
  wire _0772_;
  wire _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire [31:0] _0782_;
  wire [31:0] _0783_;
  wire [31:0] _0784_;
  wire [31:0] _0785_;
  wire [3:0] _0786_;
  wire [31:0] _0787_;
  wire [31:0] _0788_;
  wire [31:0] _0789_;
  wire _0790_;
  wire _0791_;
  wire _0792_;
  wire _0793_;
  wire _0794_;
  wire _0795_;
  wire _0796_;
  wire _0797_;
  wire _0798_;
  wire _0799_;
  wire _0800_;
  wire _0801_;
  wire _0802_;
  wire _0803_;
  wire _0804_;
  wire _0805_;
  wire _0806_;
  wire _0807_;
  wire _0808_;
  wire _0809_;
  wire _0810_;
  wire _0811_;
  wire _0812_;
  wire _0813_;
  wire _0814_;
  wire _0815_;
  wire _0816_;
  wire _0817_;
  wire _0818_;
  /* cellift = 32'd1 */
  wire _0819_;
  wire _0820_;
  /* cellift = 32'd1 */
  wire _0821_;
  wire _0822_;
  /* cellift = 32'd1 */
  wire _0823_;
  wire _0824_;
  /* cellift = 32'd1 */
  wire _0825_;
  wire _0826_;
  /* cellift = 32'd1 */
  wire _0827_;
  wire _0828_;
  /* cellift = 32'd1 */
  wire _0829_;
  wire _0830_;
  /* cellift = 32'd1 */
  wire _0831_;
  wire _0832_;
  /* cellift = 32'd1 */
  wire _0833_;
  wire _0834_;
  wire _0835_;
  /* cellift = 32'd1 */
  wire _0836_;
  wire _0837_;
  /* cellift = 32'd1 */
  wire _0838_;
  wire [31:0] _0839_;
  /* cellift = 32'd1 */
  wire [31:0] _0840_;
  wire [31:0] _0841_;
  /* cellift = 32'd1 */
  wire [31:0] _0842_;
  wire [31:0] _0843_;
  /* cellift = 32'd1 */
  wire [31:0] _0844_;
  wire [31:0] _0845_;
  /* cellift = 32'd1 */
  wire [31:0] _0846_;
  wire [3:0] _0847_;
  /* cellift = 32'd1 */
  wire [3:0] _0848_;
  wire [31:0] _0849_;
  /* cellift = 32'd1 */
  wire [31:0] _0850_;
  wire [31:0] _0851_;
  /* cellift = 32'd1 */
  wire [31:0] _0852_;
  wire [3:0] _0853_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.50-1198.78" */
  wire _0854_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.50-1198.78" */
  wire _0855_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.84-1198.114" */
  wire _0856_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.84-1198.114" */
  wire _0857_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.121-1198.149" */
  wire _0858_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.121-1198.149" */
  wire _0859_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.156-1198.185" */
  wire _0860_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.156-1198.185" */
  wire _0861_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.192-1198.222" */
  wire _0862_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.192-1198.222" */
  wire _0863_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.229-1198.256" */
  wire _0864_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.229-1198.256" */
  wire _0865_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1199.35-1199.51" */
  wire _0866_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1199.35-1199.51" */
  wire _0867_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1200.35-1200.51" */
  wire _0868_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1200.35-1200.51" */
  wire _0869_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1241.7-1241.37" */
  wire _0870_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1241.7-1241.37" */
  wire _0871_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1242.8-1242.38" */
  wire _0872_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1242.8-1242.38" */
  wire _0873_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1244.13-1244.43" */
  wire _0874_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1244.13-1244.43" */
  wire _0875_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1270.19-1270.35" */
  wire _0876_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1294.10-1294.26" */
  wire _0877_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1294.10-1294.26" */
  wire _0878_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1294.32-1294.48" */
  wire _0879_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1294.32-1294.48" */
  wire _0880_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1303.11-1303.25" */
  wire _0881_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1308.16-1308.31" */
  wire _0882_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1350.13-1350.39" */
  wire _0883_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1350.13-1350.39" */
  wire _0884_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1350.45-1350.63" */
  wire _0885_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1350.45-1350.63" */
  wire _0886_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1350.70-1350.87" */
  wire _0887_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1350.70-1350.87" */
  wire _0888_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1353.13-1353.42" */
  wire _0889_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1353.13-1353.42" */
  wire _0890_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1366.17-1366.37" */
  wire _0891_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1366.17-1366.37" */
  wire _0892_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1370.17-1370.37" */
  wire _0893_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1370.17-1370.37" */
  wire _0894_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1374.17-1374.37" */
  wire _0895_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.169-1435.196" */
  wire _0896_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.169-1435.196" */
  wire _0897_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.274-1435.303" */
  wire _0898_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.274-1435.303" */
  wire _0899_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1443.19-1443.48" */
  wire _0900_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1443.19-1443.48" */
  wire _0901_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1447.22-1447.50" */
  wire _0902_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1350.12-1350.64" */
  wire _0903_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1350.12-1350.64" */
  wire _0904_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1350.11-1350.88" */
  wire _0905_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1353.12-1353.67" */
  wire _0906_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1353.12-1353.67" */
  wire _0907_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1353.11-1353.91" */
  wire _0908_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1361.11-1361.54" */
  wire _0909_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1431.12-1431.34" */
  wire _0910_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1431.12-1431.34" */
  wire _0911_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1442.21-1442.60" */
  wire _0912_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1442.21-1442.60" */
  wire _0913_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1447.21-1447.59" */
  wire _0914_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1447.21-1447.59" */
  wire _0915_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1453.12-1453.36" */
  wire _0916_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1453.12-1453.36" */
  wire _0917_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.49-1198.115" */
  wire _0918_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.49-1198.115" */
  wire _0919_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.48-1198.150" */
  wire _0920_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.48-1198.150" */
  wire _0921_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.47-1198.186" */
  wire _0922_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.47-1198.186" */
  wire _0923_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.46-1198.223" */
  wire _0924_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.46-1198.223" */
  wire _0925_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.45-1198.257" */
  wire _0926_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.45-1198.257" */
  wire _0927_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1294.9-1294.49" */
  wire _0928_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1294.9-1294.49" */
  wire _0929_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.25-1435.129" */
  wire _0930_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.25-1435.129" */
  wire _0931_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.24-1435.163" */
  wire _0932_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.24-1435.163" */
  wire _0933_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.23-1435.197" */
  wire _0934_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.23-1435.197" */
  wire _0935_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.22-1435.232" */
  wire _0936_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.22-1435.232" */
  wire _0937_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.21-1435.268" */
  wire _0938_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.21-1435.268" */
  wire _0939_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.20-1435.304" */
  wire _0940_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.20-1435.304" */
  wire _0941_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1441.20-1441.85" */
  wire _0942_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1441.20-1441.85" */
  wire _0943_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1441.19-1441.99" */
  wire _0944_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1441.19-1441.99" */
  wire _0945_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.22-1198.39" */
  wire _0946_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1392.42-1392.54" */
  wire _0947_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1447.55-1447.59" */
  wire _0948_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1455.22-1455.33" */
  wire _0949_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1455.50-1455.56" */
  wire _0950_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1455.22-1455.46" */
  wire _0951_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1455.22-1455.46" */
  wire _0952_;
  wire _0953_;
  wire _0954_;
  /* cellift = 32'd1 */
  wire _0955_;
  wire [2:0] _0956_;
  /* cellift = 32'd1 */
  wire [2:0] _0957_;
  wire [2:0] _0958_;
  /* cellift = 32'd1 */
  wire [2:0] _0959_;
  wire _0960_;
  /* cellift = 32'd1 */
  wire _0961_;
  wire _0962_;
  /* cellift = 32'd1 */
  wire _0963_;
  wire _0964_;
  wire _0965_;
  wire _0966_;
  wire _0967_;
  /* cellift = 32'd1 */
  wire _0968_;
  wire _0969_;
  /* cellift = 32'd1 */
  wire _0970_;
  wire _0971_;
  /* cellift = 32'd1 */
  wire _0972_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1243.12-1243.29" */
  wire [3:0] _0973_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1243.12-1243.29" */
  wire [3:0] _0974_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1245.13-1245.39" */
  wire [3:0] _0975_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1167.14-1167.18" */
  wire [31:0] addr;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1167.14-1167.18" */
  wire [31:0] addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1158.12-1158.17" */
  wire [3:0] aluop;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1158.12-1158.17" */
  wire [3:0] aluop_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1168.13-1168.17" */
  wire [31:0] base;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1168.13-1168.17" */
  wire [31:0] base_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1160.7-1160.13" */
  wire branch;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1160.7-1160.13" */
  wire branch_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1109.13-1109.16" */
  input clk;
  wire clk;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1161.6-1161.9" */
  wire csr;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1161.6-1161.9" */
  wire csr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1125.20-1125.31" */
  output [31:0] decode_addr;
  reg [31:0] decode_addr;
  /* cellift = 32'd1 */
  output [31:0] decode_addr_t0;
  reg [31:0] decode_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1127.19-1127.31" */
  output [3:0] decode_aluop;
  reg [3:0] decode_aluop;
  /* cellift = 32'd1 */
  output [3:0] decode_aluop_t0;
  reg [3:0] decode_aluop_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1126.13-1126.25" */
  output decode_basic;
  reg decode_basic;
  /* cellift = 32'd1 */
  output decode_basic_t0;
  reg decode_basic_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1130.13-1130.26" */
  output decode_branch;
  reg decode_branch;
  /* cellift = 32'd1 */
  output decode_branch_t0;
  reg decode_branch_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1134.13-1134.23" */
  output decode_csr;
  reg decode_csr;
  /* cellift = 32'd1 */
  output decode_csr_t0;
  reg decode_csr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1137.13-1137.27" */
  output decode_illegal;
  reg decode_illegal;
  /* cellift = 32'd1 */
  output decode_illegal_t0;
  reg decode_illegal_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1122.20-1122.29" */
  output [31:0] decode_ir;
  reg [31:0] decode_ir;
  /* cellift = 32'd1 */
  output [31:0] decode_ir_t0;
  reg [31:0] decode_ir_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1129.13-1129.24" */
  output decode_jump;
  reg decode_jump;
  /* cellift = 32'd1 */
  output decode_jump_t0;
  reg decode_jump_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1131.13-1131.24" */
  output decode_load;
  reg decode_load;
  /* cellift = 32'd1 */
  output decode_load_t0;
  reg decode_load_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1133.19-1133.30" */
  output [3:0] decode_mask;
  reg [3:0] decode_mask;
  /* cellift = 32'd1 */
  output [3:0] decode_mask_t0;
  reg [3:0] decode_mask_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1138.13-1138.34" */
  output decode_misaligned_jmp;
  reg decode_misaligned_jmp;
  /* cellift = 32'd1 */
  output decode_misaligned_jmp_t0;
  reg decode_misaligned_jmp_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1139.13-1139.35" */
  output decode_misaligned_ldst;
  reg decode_misaligned_ldst;
  /* cellift = 32'd1 */
  output decode_misaligned_ldst_t0;
  reg decode_misaligned_ldst_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1123.20-1123.30" */
  output [31:0] decode_op1;
  reg [31:0] decode_op1;
  /* cellift = 32'd1 */
  output [31:0] decode_op1_t0;
  reg [31:0] decode_op1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1124.20-1124.30" */
  output [31:0] decode_op2;
  reg [31:0] decode_op2;
  /* cellift = 32'd1 */
  output [31:0] decode_op2_t0;
  reg [31:0] decode_op2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1121.20-1121.29" */
  output [31:0] decode_pc;
  reg [31:0] decode_pc;
  /* cellift = 32'd1 */
  output [31:0] decode_pc_t0;
  reg [31:0] decode_pc_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1141.13-1141.23" */
  input decode_rdy;
  wire decode_rdy;
  /* cellift = 32'd1 */
  input decode_rdy_t0;
  wire decode_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1128.13-1128.29" */
  output decode_regwr_alu;
  reg decode_regwr_alu;
  /* cellift = 32'd1 */
  output decode_regwr_alu_t0;
  reg decode_regwr_alu_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1132.13-1132.25" */
  output decode_store;
  reg decode_store;
  /* cellift = 32'd1 */
  output decode_store_t0;
  reg decode_store_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1136.19-1136.31" */
  output [1:0] decode_sysop;
  reg [1:0] decode_sysop;
  /* cellift = 32'd1 */
  output [1:0] decode_sysop_t0;
  reg [1:0] decode_sysop_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1135.13-1135.26" */
  output decode_system;
  reg decode_system;
  /* cellift = 32'd1 */
  output decode_system_t0;
  reg decode_system_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1140.13-1140.23" */
  output decode_vld;
  reg decode_vld;
  /* cellift = 32'd1 */
  output decode_vld_t0;
  reg decode_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1113.20-1113.28" */
  input [31:0] fetch_ir;
  wire [31:0] fetch_ir;
  /* cellift = 32'd1 */
  input [31:0] fetch_ir_t0;
  wire [31:0] fetch_ir_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1112.20-1112.28" */
  input [31:0] fetch_pc;
  wire [31:0] fetch_pc;
  /* cellift = 32'd1 */
  input [31:0] fetch_pc_t0;
  wire [31:0] fetch_pc_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1120.14-1120.23" */
  output fetch_rdy;
  wire fetch_rdy;
  /* cellift = 32'd1 */
  output fetch_rdy_t0;
  wire fetch_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1119.13-1119.22" */
  input fetch_vld;
  wire fetch_vld;
  /* cellift = 32'd1 */
  input fetch_vld_t0;
  wire fetch_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1111.13-1111.18" */
  input flush;
  wire flush;
  /* cellift = 32'd1 */
  input flush_t0;
  wire flush_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1164.7-1164.14" */
  wire illegal;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1166.7-1166.21" */
  wire illegal_opcode;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1166.7-1166.21" */
  wire illegal_opcode_t0;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1164.7-1164.14" */
  wire illegal_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1114.20-1114.29" */
  input [31:0] immediate;
  wire [31:0] immediate;
  /* cellift = 32'd1 */
  input [31:0] immediate_t0;
  wire [31:0] immediate_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1165.6-1165.17" */
  wire instr_valid;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1165.6-1165.17" */
  wire instr_valid_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1163.6-1163.15" */
  wire is_fencei;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1163.6-1163.15" */
  wire is_fencei_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1170.7-1170.21" */
  wire misaligned_jmp;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1170.7-1170.21" */
  wire misaligned_jmp_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1171.7-1171.22" */
  wire misaligned_ldst;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1171.7-1171.22" */
  wire misaligned_ldst_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1169.13-1169.19" */
  wire [31:0] offset;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1169.13-1169.19" */
  wire [31:0] offset_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1156.13-1156.16" */
  wire [31:0] op1;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1156.13-1156.16" */
  wire [31:0] op1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1157.13-1157.16" */
  wire [31:0] op2;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1157.13-1157.16" */
  wire [31:0] op2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1115.20-1115.29" */
  input [31:0] regrd_rs1;
  wire [31:0] regrd_rs1;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1117.13-1117.25" */
  input regrd_rs1_en;
  wire regrd_rs1_en;
  /* cellift = 32'd1 */
  input regrd_rs1_en_t0;
  wire regrd_rs1_en_t0;
  /* cellift = 32'd1 */
  input [31:0] regrd_rs1_t0;
  wire [31:0] regrd_rs1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1116.20-1116.29" */
  input [31:0] regrd_rs2;
  wire [31:0] regrd_rs2;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1118.13-1118.25" */
  input regrd_rs2_en;
  wire regrd_rs2_en;
  /* cellift = 32'd1 */
  input regrd_rs2_en_t0;
  wire regrd_rs2_en_t0;
  /* cellift = 32'd1 */
  input [31:0] regrd_rs2_t0;
  wire [31:0] regrd_rs2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1159.7-1159.16" */
  wire regwr_alu;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1159.7-1159.16" */
  wire regwr_alu_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1142.20-1142.30" */
  input [31:0] regwr_data;
  wire [31:0] regwr_data;
  /* cellift = 32'd1 */
  input [31:0] regwr_data_t0;
  wire [31:0] regwr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1144.13-1144.21" */
  input regwr_en;
  wire regwr_en;
  /* cellift = 32'd1 */
  input regwr_en_t0;
  wire regwr_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1145.13-1145.26" */
  input regwr_pending;
  wire regwr_pending;
  /* cellift = 32'd1 */
  input regwr_pending_t0;
  wire regwr_pending_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1143.19-1143.28" */
  input [4:0] regwr_sel;
  wire [4:0] regwr_sel;
  /* cellift = 32'd1 */
  input [4:0] regwr_sel_t0;
  wire [4:0] regwr_sel_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1178.14-1178.22" */
  wire [31:0] rs1_data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1178.14-1178.22" */
  wire [31:0] rs1_data_t0;
  /* FORMAL_ABSTRACT = 32'd1 */
  /* keep = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1176.7-1176.18" */
  wire rs1_forward;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1176.7-1176.18" */
  wire rs1_forward_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1179.14-1179.22" */
  wire [31:0] rs2_data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1179.14-1179.22" */
  wire [31:0] rs2_data_t0;
  /* FORMAL_ABSTRACT = 32'd1 */
  /* keep = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1177.7-1177.18" */
  wire rs2_forward;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1177.7-1177.18" */
  wire rs2_forward_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1110.13-1110.17" */
  input rstz;
  wire rstz;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1180.7-1180.12" */
  wire stall;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1180.7-1180.12" */
  wire stall_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1175.13-1175.23" */
  wire [31:0] store_data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1175.13-1175.23" */
  wire [31:0] store_data_t0;
  assign rs1_forward = regwr_en & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1199.23-1199.52" */ _0866_;
  assign rs2_forward = regwr_en & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1200.23-1200.52" */ _0868_;
  assign fetch_rdy = _0951_ & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1455.21-1455.56" */ _0950_;
  assign _0282_ = regwr_en_t0 & _0866_;
  assign _0285_ = regwr_en_t0 & _0868_;
  assign _0288_ = _0952_ & _0950_;
  assign _0283_ = _0867_ & regwr_en;
  assign _0286_ = _0869_ & regwr_en;
  assign _0289_ = stall_t0 & _0951_;
  assign _0284_ = regwr_en_t0 & _0867_;
  assign _0287_ = regwr_en_t0 & _0869_;
  assign _0290_ = _0952_ & stall_t0;
  assign _0570_ = _0282_ | _0283_;
  assign _0571_ = _0285_ | _0286_;
  assign _0572_ = _0288_ | _0289_;
  assign rs1_forward_t0 = _0570_ | _0284_;
  assign rs2_forward_t0 = _0571_ | _0287_;
  assign fetch_rdy_t0 = _0572_ | _0290_;
  assign _0750_ = fetch_pc ^ decode_pc;
  assign _0751_ = addr ^ decode_addr;
  assign _0752_ = _0940_ ^ decode_basic;
  assign _0753_ = aluop ^ decode_aluop;
  assign _0754_ = regwr_alu ^ decode_regwr_alu;
  assign _0755_ = _0944_ ^ decode_jump;
  assign _0756_ = _0912_ ^ decode_branch;
  assign _0758_ = _0900_ ^ decode_load;
  assign _0759_ = _0870_ ^ decode_store;
  assign _0760_ = csr ^ decode_csr;
  assign _0761_ = _0914_ ^ decode_system;
  assign _0762_ = illegal ^ decode_illegal;
  assign _0763_ = misaligned_jmp ^ decode_misaligned_jmp;
  assign _0764_ = op1 ^ decode_op1;
  assign _0765_ = misaligned_ldst ^ decode_misaligned_ldst;
  assign _0766_ = fetch_ir ^ decode_ir;
  assign _0767_ = op2 ^ decode_op2;
  assign _0573_ = fetch_pc_t0 | decode_pc_t0;
  assign _0577_ = addr_t0 | decode_addr_t0;
  assign _0581_ = _0941_ | decode_basic_t0;
  assign _0585_ = aluop_t0 | decode_aluop_t0;
  assign _0589_ = regwr_alu_t0 | decode_regwr_alu_t0;
  assign _0593_ = _0945_ | decode_jump_t0;
  assign _0597_ = _0913_ | decode_branch_t0;
  assign _0605_ = _0901_ | decode_load_t0;
  assign _0609_ = _0871_ | decode_store_t0;
  assign _0613_ = csr_t0 | decode_csr_t0;
  assign _0617_ = _0915_ | decode_system_t0;
  assign _0621_ = illegal_t0 | decode_illegal_t0;
  assign _0625_ = misaligned_jmp_t0 | decode_misaligned_jmp_t0;
  assign _0629_ = op1_t0 | decode_op1_t0;
  assign _0633_ = misaligned_ldst_t0 | decode_misaligned_ldst_t0;
  assign _0637_ = fetch_ir_t0 | decode_ir_t0;
  assign _0641_ = op2_t0 | decode_op2_t0;
  assign _0574_ = _0750_ | _0573_;
  assign _0578_ = _0751_ | _0577_;
  assign _0582_ = _0752_ | _0581_;
  assign _0586_ = _0753_ | _0585_;
  assign _0590_ = _0754_ | _0589_;
  assign _0594_ = _0755_ | _0593_;
  assign _0598_ = _0756_ | _0597_;
  assign _0606_ = _0758_ | _0605_;
  assign _0610_ = _0759_ | _0609_;
  assign _0614_ = _0760_ | _0613_;
  assign _0618_ = _0761_ | _0617_;
  assign _0622_ = _0762_ | _0621_;
  assign _0626_ = _0763_ | _0625_;
  assign _0630_ = _0764_ | _0629_;
  assign _0634_ = _0765_ | _0633_;
  assign _0638_ = _0766_ | _0637_;
  assign _0642_ = _0767_ | _0641_;
  assign _0291_ = { _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_ } & fetch_pc_t0;
  assign _0294_ = { _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_ } & addr_t0;
  assign _0297_ = _0206_ & _0941_;
  assign _0300_ = { _0206_, _0206_, _0206_, _0206_ } & aluop_t0;
  assign _0303_ = _0206_ & regwr_alu_t0;
  assign _0306_ = _0206_ & _0945_;
  assign _0309_ = _0206_ & _0913_;
  assign _0315_ = _0206_ & _0901_;
  assign _0318_ = _0206_ & _0871_;
  assign _0321_ = _0206_ & csr_t0;
  assign _0324_ = _0206_ & _0915_;
  assign _0327_ = _0206_ & illegal_t0;
  assign _0330_ = _0206_ & misaligned_jmp_t0;
  assign _0333_ = { _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_ } & op1_t0;
  assign _0336_ = _0206_ & misaligned_ldst_t0;
  assign _0339_ = { _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_ } & fetch_ir_t0;
  assign _0342_ = { _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_, _0206_ } & op2_t0;
  assign _0292_ = { _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_ } & decode_pc_t0;
  assign _0295_ = { _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_ } & decode_addr_t0;
  assign _0298_ = _0051_ & decode_basic_t0;
  assign _0301_ = { _0051_, _0051_, _0051_, _0051_ } & decode_aluop_t0;
  assign _0304_ = _0051_ & decode_regwr_alu_t0;
  assign _0307_ = _0051_ & decode_jump_t0;
  assign _0310_ = _0051_ & decode_branch_t0;
  assign _0316_ = _0051_ & decode_load_t0;
  assign _0319_ = _0051_ & decode_store_t0;
  assign _0322_ = _0051_ & decode_csr_t0;
  assign _0325_ = _0051_ & decode_system_t0;
  assign _0328_ = _0051_ & decode_illegal_t0;
  assign _0331_ = _0051_ & decode_misaligned_jmp_t0;
  assign _0334_ = { _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_ } & decode_op1_t0;
  assign _0337_ = _0051_ & decode_misaligned_ldst_t0;
  assign _0340_ = { _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_ } & decode_ir_t0;
  assign _0343_ = { _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_, _0051_ } & decode_op2_t0;
  assign _0293_ = _0574_ & { _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_ };
  assign _0296_ = _0578_ & { _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_ };
  assign _0299_ = _0582_ & _0207_;
  assign _0302_ = _0586_ & { _0207_, _0207_, _0207_, _0207_ };
  assign _0305_ = _0590_ & _0207_;
  assign _0308_ = _0594_ & _0207_;
  assign _0311_ = _0598_ & _0207_;
  assign _0317_ = _0606_ & _0207_;
  assign _0320_ = _0610_ & _0207_;
  assign _0323_ = _0614_ & _0207_;
  assign _0326_ = _0618_ & _0207_;
  assign _0329_ = _0622_ & _0207_;
  assign _0332_ = _0626_ & _0207_;
  assign _0335_ = _0630_ & { _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_ };
  assign _0338_ = _0634_ & _0207_;
  assign _0341_ = _0638_ & { _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_ };
  assign _0344_ = _0642_ & { _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_, _0207_ };
  assign _0575_ = _0291_ | _0292_;
  assign _0579_ = _0294_ | _0295_;
  assign _0583_ = _0297_ | _0298_;
  assign _0587_ = _0300_ | _0301_;
  assign _0591_ = _0303_ | _0304_;
  assign _0595_ = _0306_ | _0307_;
  assign _0599_ = _0309_ | _0310_;
  assign _0607_ = _0315_ | _0316_;
  assign _0611_ = _0318_ | _0319_;
  assign _0615_ = _0321_ | _0322_;
  assign _0619_ = _0324_ | _0325_;
  assign _0623_ = _0327_ | _0328_;
  assign _0627_ = _0330_ | _0331_;
  assign _0631_ = _0333_ | _0334_;
  assign _0635_ = _0336_ | _0337_;
  assign _0639_ = _0339_ | _0340_;
  assign _0643_ = _0342_ | _0343_;
  assign _0576_ = _0575_ | _0293_;
  assign _0580_ = _0579_ | _0296_;
  assign _0584_ = _0583_ | _0299_;
  assign _0588_ = _0587_ | _0302_;
  assign _0592_ = _0591_ | _0305_;
  assign _0596_ = _0595_ | _0308_;
  assign _0600_ = _0599_ | _0311_;
  assign _0608_ = _0607_ | _0317_;
  assign _0612_ = _0611_ | _0320_;
  assign _0616_ = _0615_ | _0323_;
  assign _0620_ = _0619_ | _0326_;
  assign _0624_ = _0623_ | _0329_;
  assign _0628_ = _0627_ | _0332_;
  assign _0632_ = _0631_ | _0335_;
  assign _0636_ = _0635_ | _0338_;
  assign _0640_ = _0639_ | _0341_;
  assign _0644_ = _0643_ | _0344_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_pc_t0 */
  always_ff @(posedge clk)
    decode_pc_t0 <= _0576_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_addr_t0 */
  always_ff @(posedge clk)
    decode_addr_t0 <= _0580_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_basic_t0 */
  always_ff @(posedge clk)
    decode_basic_t0 <= _0584_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_aluop_t0 */
  always_ff @(posedge clk)
    decode_aluop_t0 <= _0588_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_regwr_alu_t0 */
  always_ff @(posedge clk)
    decode_regwr_alu_t0 <= _0592_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_jump_t0 */
  always_ff @(posedge clk)
    decode_jump_t0 <= _0596_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_branch_t0 */
  always_ff @(posedge clk)
    decode_branch_t0 <= _0600_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_load_t0 */
  always_ff @(posedge clk)
    decode_load_t0 <= _0608_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_store_t0 */
  always_ff @(posedge clk)
    decode_store_t0 <= _0612_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_csr_t0 */
  always_ff @(posedge clk)
    decode_csr_t0 <= _0616_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_system_t0 */
  always_ff @(posedge clk)
    decode_system_t0 <= _0620_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_illegal_t0 */
  always_ff @(posedge clk)
    decode_illegal_t0 <= _0624_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_misaligned_jmp_t0 */
  always_ff @(posedge clk)
    decode_misaligned_jmp_t0 <= _0628_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_op1_t0 */
  always_ff @(posedge clk)
    decode_op1_t0 <= _0632_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_misaligned_ldst_t0 */
  always_ff @(posedge clk)
    decode_misaligned_ldst_t0 <= _0636_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_ir_t0 */
  always_ff @(posedge clk)
    decode_ir_t0 <= _0640_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_op2_t0 */
  always_ff @(posedge clk)
    decode_op2_t0 <= _0644_;
  assign _0052_ = | fetch_ir_t0[1:0];
  assign _0056_ = | { fetch_ir_t0[19:15], regwr_sel_t0 };
  assign _0057_ = | { fetch_ir_t0[24:20], regwr_sel_t0 };
  assign _0058_ = | fetch_ir_t0[13:12];
  assign _0060_ = | fetch_ir_t0[31:20];
  assign _0720_ = regwr_sel_t0 | fetch_ir_t0[19:15];
  assign _0721_ = regwr_sel_t0 | fetch_ir_t0[24:20];
  assign _0061_ = ~ fetch_ir_t0[1:0];
  assign _0062_ = ~ fetch_ir_t0[14:12];
  assign _0063_ = ~ fetch_ir_t0[6:2];
  assign _0064_ = ~ addr_t0[1:0];
  assign _0065_ = ~ _0720_;
  assign _0066_ = ~ _0721_;
  assign _0067_ = ~ fetch_ir_t0[13:12];
  assign _0069_ = ~ fetch_ir_t0[31:20];
  assign _0225_ = fetch_ir[1:0] & _0061_;
  assign _0253_ = fetch_ir[14:12] & _0062_;
  assign _0260_ = fetch_ir[6:2] & _0063_;
  assign _0275_ = addr[1:0] & _0064_;
  assign _0448_ = regwr_sel & _0065_;
  assign _0450_ = regwr_sel & _0066_;
  assign _0452_ = fetch_ir[13:12] & _0067_;
  assign _0456_ = fetch_ir[31:20] & _0069_;
  assign _0449_ = fetch_ir[19:15] & _0065_;
  assign _0451_ = fetch_ir[24:20] & _0066_;
  assign _0790_ = _0225_ == _0061_;
  assign _0791_ = _0253_ == { 1'h0, _0062_[1:0] };
  assign _0792_ = _0253_ == { 1'h0, _0062_[1], 1'h0 };
  assign _0793_ = _0253_ == { 2'h0, _0062_[0] };
  assign _0794_ = _0253_ == { _0062_[2], 2'h0 };
  assign _0795_ = _0253_ == { _0062_[2], 1'h0, _0062_[0] };
  assign _0796_ = _0253_ == { _0062_[2:1], 1'h0 };
  assign _0797_ = _0253_ == _0062_;
  assign _0798_ = _0260_ == { 2'h0, _0063_[2], 1'h0, _0063_[0] };
  assign _0799_ = _0260_ == { 1'h0, _0063_[3:2], 1'h0, _0063_[0] };
  assign _0800_ = _0260_ == { _0063_[4:3], 3'h0 };
  assign _0801_ = _0260_ == { _0063_[4:3], 1'h0, _0063_[1:0] };
  assign _0802_ = _0260_ == { 1'h0, _0063_[3], 3'h0 };
  assign _0803_ = _0260_ == { _0063_[4:3], 2'h0, _0063_[0] };
  assign _0804_ = _0260_ == { 3'h0, _0063_[1:0] };
  assign _0805_ = _0260_ == { _0063_[4:2], 2'h0 };
  assign _0806_ = _0260_ == { 1'h0, _0063_[3:2], 2'h0 };
  assign _0807_ = _0260_ == { 2'h0, _0063_[2], 2'h0 };
  assign _0808_ = _0275_ == _0064_;
  assign _0809_ = _0275_ == { _0064_[1], 1'h0 };
  assign _0810_ = _0275_ == { 1'h0, _0064_[0] };
  assign _0811_ = _0448_ == _0449_;
  assign _0812_ = _0450_ == _0451_;
  assign _0813_ = _0452_ == { 1'h0, _0067_[0] };
  assign _0814_ = _0453_ == { 1'h0, _0068_[5], 5'h00 };
  assign _0815_ = _0456_ == { 11'h000, _0069_[0] };
  assign _0816_ = _0456_ == { 2'h0, _0069_[9:8], 6'h00, _0069_[1], 1'h0 };
  assign _0817_ = _0456_ == { 3'h0, _0069_[8], 5'h00, _0069_[2], 1'h0, _0069_[0] };
  assign illegal_opcode_t0 = _0790_ & _0052_;
  assign _0959_[2] = _0791_ & _0053_;
  assign _0959_[1] = _0792_ & _0053_;
  assign _0878_ = _0793_ & _0053_;
  assign _0963_ = _0794_ & _0053_;
  assign _0880_ = _0795_ & _0053_;
  assign _0957_[1] = _0796_ & _0053_;
  assign _0957_[2] = _0797_ & _0053_;
  assign _0857_ = _0798_ & _0054_;
  assign _0855_ = _0799_ & _0054_;
  assign _0897_ = _0800_ & _0054_;
  assign _0859_ = _0801_ & _0054_;
  assign _0871_ = _0802_ & _0054_;
  assign _0861_ = _0803_ & _0054_;
  assign _0899_ = _0804_ & _0054_;
  assign _0178_ = _0805_ & _0054_;
  assign _0865_ = _0806_ & _0054_;
  assign _0863_ = _0807_ & _0054_;
  assign _0968_ = _0808_ & _0055_;
  assign _0970_ = _0809_ & _0055_;
  assign _0972_ = _0810_ & _0055_;
  assign _0867_ = _0811_ & _0056_;
  assign _0869_ = _0812_ & _0057_;
  assign _0875_ = _0813_ & _0058_;
  assign _0003_ = _0814_ & _0059_;
  assign _0892_ = _0815_ & _0060_;
  assign _0894_ = _0816_ & _0060_;
  assign _0023_ = _0817_ & _0060_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_pc */
  always_ff @(posedge clk)
    if (_0206_) decode_pc <= fetch_pc;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_addr */
  always_ff @(posedge clk)
    if (_0206_) decode_addr <= addr;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_basic */
  always_ff @(posedge clk)
    if (_0206_) decode_basic <= _0940_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_aluop */
  always_ff @(posedge clk)
    if (_0206_) decode_aluop <= aluop;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_regwr_alu */
  always_ff @(posedge clk)
    if (_0206_) decode_regwr_alu <= regwr_alu;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_jump */
  always_ff @(posedge clk)
    if (_0206_) decode_jump <= _0944_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_branch */
  always_ff @(posedge clk)
    if (_0206_) decode_branch <= _0912_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_vld */
  always_ff @(posedge clk)
    if (_0208_) decode_vld <= 1'h0;
    else if (_0204_) decode_vld <= _0954_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_load */
  always_ff @(posedge clk)
    if (_0206_) decode_load <= _0900_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_store */
  always_ff @(posedge clk)
    if (_0206_) decode_store <= _0870_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_csr */
  always_ff @(posedge clk)
    if (_0206_) decode_csr <= csr;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_system */
  always_ff @(posedge clk)
    if (_0206_) decode_system <= _0914_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_illegal */
  always_ff @(posedge clk)
    if (_0206_) decode_illegal <= illegal;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_misaligned_jmp */
  always_ff @(posedge clk)
    if (_0206_) decode_misaligned_jmp <= misaligned_jmp;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_op1 */
  always_ff @(posedge clk)
    if (_0206_) decode_op1 <= op1;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_misaligned_ldst */
  always_ff @(posedge clk)
    if (_0206_) decode_misaligned_ldst <= misaligned_ldst;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_ir */
  always_ff @(posedge clk)
    if (_0206_) decode_ir <= fetch_ir;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_op2 */
  always_ff @(posedge clk)
    if (_0206_) decode_op2 <= op2;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_sysop[1] */
  always_ff @(posedge clk)
    if (_0206_)
      if (_0209_) decode_sysop[1] <= 1'h0;
      else decode_sysop[1] <= _0046_[1];
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_sysop[0] */
  always_ff @(posedge clk)
    if (_0206_)
      if (_0210_) decode_sysop[0] <= 1'h0;
      else decode_sysop[0] <= _0044_[0];
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1426.2-1454.23" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_mask */
  always_ff @(posedge clk)
    if (_0206_)
      if (!_0870_) decode_mask <= 4'hf;
      else decode_mask <= _0032_;
  assign _0457_ = _0888_ & _0926_;
  assign _0460_ = _0884_ & _0885_;
  assign _0463_ = _0904_ & _0887_;
  assign _0466_ = _0890_ & _0885_;
  assign _0469_ = _0907_ & _0887_;
  assign _0472_ = _0886_ & _0887_;
  assign _0475_ = fetch_vld_t0 & fetch_rdy;
  assign _0478_ = branch_t0 & _0896_;
  assign _0481_ = _0178_ & _0948_;
  assign _0484_ = decode_vld_t0 & decode_rdy;
  assign _0458_ = _0927_ & _0946_;
  assign _0461_ = _0886_ & _0883_;
  assign _0464_ = _0888_ & _0903_;
  assign _0467_ = _0886_ & _0889_;
  assign _0470_ = _0888_ & _0906_;
  assign _0473_ = _0888_ & _0885_;
  assign _0476_ = fetch_rdy_t0 & fetch_vld;
  assign _0479_ = _0897_ & branch;
  assign _0482_ = csr_t0 & _0902_;
  assign _0459_ = _0888_ & _0927_;
  assign _0462_ = _0884_ & _0886_;
  assign _0465_ = _0904_ & _0888_;
  assign _0468_ = _0890_ & _0886_;
  assign _0471_ = _0907_ & _0888_;
  assign _0474_ = _0886_ & _0888_;
  assign _0477_ = fetch_vld_t0 & fetch_rdy_t0;
  assign _0480_ = branch_t0 & _0897_;
  assign _0483_ = _0178_ & csr_t0;
  assign _0722_ = _0457_ | _0458_;
  assign _0723_ = _0460_ | _0461_;
  assign _0724_ = _0463_ | _0464_;
  assign _0725_ = _0466_ | _0467_;
  assign _0726_ = _0469_ | _0470_;
  assign _0727_ = _0472_ | _0473_;
  assign _0728_ = _0475_ | _0476_;
  assign _0729_ = _0478_ | _0479_;
  assign _0730_ = _0481_ | _0482_;
  assign _0731_ = _0484_ | _0231_;
  assign regwr_alu_t0 = _0722_ | _0459_;
  assign _0904_ = _0723_ | _0462_;
  assign _0009_ = _0724_ | _0465_;
  assign _0907_ = _0725_ | _0468_;
  assign _0011_ = _0726_ | _0471_;
  assign _0177_ = _0727_ | _0474_;
  assign _0911_ = _0728_ | _0477_;
  assign _0913_ = _0729_ | _0480_;
  assign _0915_ = _0730_ | _0483_;
  assign _0917_ = _0731_ | _0232_;
  assign _0070_ = | fetch_ir_t0[11:7];
  assign _0071_ = | { _0959_[2:1], _0878_ };
  assign _0072_ = | { _0959_[1], _0878_, _0176_ };
  assign _0073_ = | { _0963_, _0959_[1], _0880_, _0878_, _0176_ };
  assign _0074_ = | { _0963_, _0957_[2:1], _0880_, _0878_, _0176_ };
  assign _0053_ = | fetch_ir_t0[14:12];
  assign _0054_ = | fetch_ir_t0[6:2];
  assign _0075_ = | { _0917_, _0911_ };
  assign _0076_ = | { _0859_, _0857_, _0855_ };
  assign _0077_ = | { _0861_, _0871_, _0901_ };
  assign _0078_ = | { _0959_[2:1], _0957_[2:1], _0880_, _0878_ };
  assign _0079_ = | { _0897_, _0861_, _0859_, _0871_, _0901_ };
  assign _0080_ = | { _0863_, _0857_, _0855_ };
  assign _0081_ = | { _0963_, _0959_[2:1], _0957_[2:1], _0878_ };
  assign _0082_ = | { _0865_, _0863_ };
  assign _0083_ = | { _0561_, _0865_, _0863_, _0871_ };
  assign _0059_ = | fetch_ir_t0[31:25];
  assign _0084_ = | fetch_ir_t0[31:28];
  assign _0085_ = | fetch_ir_t0[19:15];
  assign _0086_ = ~ fetch_ir_t0[11:7];
  assign _0087_ = ~ { _0959_[2:1], _0878_ };
  assign _0088_ = ~ { _0959_[1], _0878_, _0176_ };
  assign _0089_ = ~ { _0963_, _0959_[1], _0880_, _0878_, _0176_ };
  assign _0090_ = ~ { _0963_, _0957_[2:1], _0880_, _0878_, _0176_ };
  assign _0091_ = ~ { _0917_, _0911_ };
  assign _0092_ = ~ { _0859_, _0857_, _0855_ };
  assign _0093_ = ~ { _0901_, _0871_, _0861_ };
  assign _0094_ = ~ { _0959_[2:1], _0957_[2:1], _0880_, _0878_ };
  assign _0095_ = ~ { _0901_, _0897_, _0871_, _0861_, _0859_ };
  assign _0096_ = ~ { _0863_, _0857_, _0855_ };
  assign _0097_ = ~ { _0963_, _0959_[2:1], _0957_[2:1], _0878_ };
  assign _0098_ = ~ { _0865_, _0863_ };
  assign _0099_ = ~ { _0561_, _0871_, _0865_, _0863_ };
  assign _0068_ = ~ fetch_ir_t0[31:25];
  assign _0100_ = ~ fetch_ir_t0[31:28];
  assign _0101_ = ~ fetch_ir_t0[19:15];
  assign _0226_ = fetch_ir[11:7] & _0086_;
  assign _0248_ = { _0958_[2:1], _0877_ } & _0087_;
  assign _0257_ = { _0958_[1], _0877_, _0876_ } & _0088_;
  assign _0258_ = { _0962_, _0958_[1], _0879_, _0877_, _0876_ } & _0089_;
  assign _0259_ = { _0962_, _0956_[2:1], _0879_, _0877_, _0876_ } & _0090_;
  assign _0354_ = { _0916_, _0910_ } & _0091_;
  assign _0355_ = { _0858_, _0856_, _0854_ } & _0092_;
  assign _0356_ = { _0900_, _0870_, _0860_ } & _0093_;
  assign _0357_ = { _0958_[2:1], _0956_[2:1], _0879_, _0877_ } & _0094_;
  assign _0358_ = { _0900_, _0896_, _0870_, _0860_, _0858_ } & _0095_;
  assign _0359_ = { _0862_, _0856_, _0854_ } & _0096_;
  assign _0360_ = { _0962_, _0958_[2:1], _0956_[2:1], _0877_ } & _0097_;
  assign _0361_ = { _0864_, _0862_ } & _0098_;
  assign _0377_ = { _0560_, _0870_, _0864_, _0862_ } & _0099_;
  assign _0453_ = fetch_ir[31:25] & _0068_;
  assign _0454_ = fetch_ir[31:28] & _0100_;
  assign _0455_ = fetch_ir[19:15] & _0101_;
  assign _0102_ = ! _0226_;
  assign _0103_ = ! _0248_;
  assign _0104_ = ! _0257_;
  assign _0105_ = ! _0258_;
  assign _0106_ = ! _0259_;
  assign _0107_ = ! _0253_;
  assign _0108_ = ! _0260_;
  assign _0109_ = ! _0354_;
  assign _0110_ = ! _0355_;
  assign _0111_ = ! _0356_;
  assign _0112_ = ! _0357_;
  assign _0113_ = ! _0358_;
  assign _0114_ = ! _0359_;
  assign _0115_ = ! _0360_;
  assign _0116_ = ! _0361_;
  assign _0117_ = ! _0377_;
  assign _0118_ = ! _0452_;
  assign _0119_ = ! _0453_;
  assign _0120_ = ! _0454_;
  assign _0121_ = ! _0455_;
  assign _0122_ = ! _0456_;
  assign _0888_ = _0102_ & _0070_;
  assign _0961_ = _0103_ & _0071_;
  assign _0041_ = _0104_ & _0072_;
  assign _0037_ = _0105_ & _0073_;
  assign _0029_ = _0106_ & _0074_;
  assign _0176_ = _0107_ & _0053_;
  assign _0901_ = _0108_ & _0054_;
  assign _0205_ = _0109_ & _0075_;
  assign _0212_ = _0110_ & _0076_;
  assign _0214_ = _0111_ & _0077_;
  assign _0027_ = _0112_ & _0078_;
  assign _0217_ = _0113_ & _0079_;
  assign _0219_ = _0114_ & _0080_;
  assign _0221_ = _0115_ & _0081_;
  assign _0198_ = _0116_ & _0082_;
  assign _0200_ = _0117_ & _0083_;
  assign _0873_ = _0118_ & _0058_;
  assign _0005_ = _0119_ & _0059_;
  assign _0884_ = _0120_ & _0084_;
  assign _0886_ = _0121_ & _0085_;
  assign _0890_ = _0122_ & _0060_;
  assign _0124_ = ~ _0920_;
  assign _0125_ = ~ _0922_;
  assign _0126_ = ~ _0924_;
  assign _0128_ = ~ _0854_;
  assign _0123_ = ~ _0918_;
  assign _0129_ = ~ _0930_;
  assign _0130_ = ~ _0932_;
  assign _0131_ = ~ _0934_;
  assign _0132_ = ~ _0936_;
  assign _0133_ = ~ _0938_;
  assign _0134_ = ~ _0858_;
  assign _0135_ = ~ _0942_;
  assign _0139_ = ~ _0879_;
  assign _0140_ = ~ _0856_;
  assign _0137_ = ~ _0862_;
  assign _0138_ = ~ _0864_;
  assign _0141_ = ~ _0896_;
  assign _0136_ = ~ _0860_;
  assign _0143_ = ~ is_fencei;
  assign _0485_ = _0919_ & _0134_;
  assign _0488_ = _0921_ & _0136_;
  assign _0491_ = _0923_ & _0137_;
  assign _0494_ = _0925_ & _0138_;
  assign _0497_ = _0878_ & _0139_;
  assign _0500_ = _0855_ & _0140_;
  assign _0503_ = _0919_ & _0137_;
  assign _0506_ = _0931_ & _0138_;
  assign _0509_ = _0933_ & _0141_;
  assign _0512_ = _0935_ & _0134_;
  assign _0515_ = _0937_ & _0136_;
  assign _0518_ = _0939_ & _0142_;
  assign _0521_ = _0859_ & _0136_;
  assign _0222_ = _0943_ & _0143_;
  assign _0223_ = is_fencei_t0 & _0135_;
  assign _0486_ = _0859_ & _0123_;
  assign _0489_ = _0861_ & _0124_;
  assign _0492_ = _0863_ & _0125_;
  assign _0495_ = _0865_ & _0126_;
  assign _0498_ = _0880_ & _0127_;
  assign _0501_ = _0857_ & _0128_;
  assign _0504_ = _0863_ & _0123_;
  assign _0507_ = _0865_ & _0129_;
  assign _0510_ = _0897_ & _0130_;
  assign _0513_ = _0859_ & _0131_;
  assign _0516_ = _0861_ & _0132_;
  assign _0519_ = _0899_ & _0133_;
  assign _0522_ = _0861_ & _0134_;
  assign _0224_ = _0943_ & is_fencei_t0;
  assign _0487_ = _0919_ & _0859_;
  assign _0490_ = _0921_ & _0861_;
  assign _0493_ = _0923_ & _0863_;
  assign _0496_ = _0925_ & _0865_;
  assign _0499_ = _0878_ & _0880_;
  assign _0502_ = _0855_ & _0857_;
  assign _0505_ = _0919_ & _0863_;
  assign _0508_ = _0931_ & _0865_;
  assign _0511_ = _0933_ & _0897_;
  assign _0514_ = _0935_ & _0859_;
  assign _0517_ = _0937_ & _0861_;
  assign _0520_ = _0939_ & _0899_;
  assign _0523_ = _0859_ & _0861_;
  assign _0524_ = _0222_ | _0223_;
  assign _0732_ = _0485_ | _0486_;
  assign _0733_ = _0488_ | _0489_;
  assign _0734_ = _0491_ | _0492_;
  assign _0735_ = _0494_ | _0495_;
  assign _0736_ = _0497_ | _0498_;
  assign _0737_ = _0500_ | _0501_;
  assign _0738_ = _0503_ | _0504_;
  assign _0739_ = _0506_ | _0507_;
  assign _0740_ = _0509_ | _0510_;
  assign _0741_ = _0512_ | _0513_;
  assign _0742_ = _0515_ | _0516_;
  assign _0743_ = _0518_ | _0519_;
  assign _0744_ = _0521_ | _0522_;
  assign _0945_ = _0524_ | _0224_;
  assign _0921_ = _0732_ | _0487_;
  assign _0923_ = _0733_ | _0490_;
  assign _0925_ = _0734_ | _0493_;
  assign _0927_ = _0735_ | _0496_;
  assign _0929_ = _0736_ | _0499_;
  assign _0919_ = _0737_ | _0502_;
  assign _0931_ = _0738_ | _0505_;
  assign _0933_ = _0739_ | _0508_;
  assign _0935_ = _0740_ | _0511_;
  assign _0937_ = _0741_ | _0514_;
  assign _0939_ = _0742_ | _0517_;
  assign _0941_ = _0743_ | _0520_;
  assign _0943_ = _0744_ | _0523_;
  assign _0144_ = ~ _0893_;
  assign _0145_ = ~ { _0893_, _0893_ };
  assign _0146_ = ~ _0891_;
  assign _0147_ = ~ { _0891_, _0891_ };
  assign _0148_ = ~ _0889_;
  assign _0149_ = ~ _0909_;
  assign _0150_ = ~ _0215_;
  assign _0151_ = ~ { _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_ };
  assign _0127_ = ~ _0877_;
  assign _0152_ = ~ _0881_;
  assign _0153_ = ~ { _0928_, _0928_, _0928_, _0928_ };
  assign _0154_ = ~ { _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_ };
  assign _0142_ = ~ _0898_;
  assign _0155_ = ~ _0902_;
  assign _0156_ = ~ { _0872_, _0872_, _0872_, _0872_ };
  assign _0157_ = ~ { rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward };
  assign _0158_ = ~ { rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward };
  assign _0159_ = ~ _0876_;
  assign _0160_ = ~ _0220_;
  assign _0161_ = ~ _0560_;
  assign _0162_ = ~ _0900_;
  assign _0163_ = ~ _0562_;
  assign _0164_ = ~ _0199_;
  assign _0165_ = ~ { _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_ };
  assign _0166_ = ~ { _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_ };
  assign _0167_ = ~ { _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_ };
  assign _0168_ = ~ { _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_, _0854_ };
  assign _0169_ = ~ { _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_ };
  assign _0170_ = ~ { _0864_, _0864_, _0864_, _0864_ };
  assign _0171_ = ~ { _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_ };
  assign _0172_ = ~ { _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_ };
  assign _0173_ = ~ { _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_ };
  assign _0527_ = _0894_ | _0144_;
  assign _0528_ = { _0894_, _0894_ } | _0145_;
  assign _0529_ = _0892_ | _0146_;
  assign _0530_ = { _0892_, _0892_ } | _0147_;
  assign _0531_ = _0890_ | _0148_;
  assign _0533_ = _0027_ | _0150_;
  assign _0534_ = { _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_ } | _0151_;
  assign _0537_ = _0878_ | _0127_;
  assign _0539_ = _0005_ | _0152_;
  assign _0540_ = { _0929_, _0929_, _0929_, _0929_ } | _0153_;
  assign _0544_ = { _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_ } | _0154_;
  assign _0548_ = _0178_ | _0155_;
  assign _0551_ = { _0873_, _0873_, _0873_, _0873_ } | _0156_;
  assign _0554_ = { rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0 } | _0157_;
  assign _0557_ = { rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0 } | _0158_;
  assign _0665_ = _0221_ | _0160_;
  assign _0668_ = _0880_ | _0139_;
  assign _0672_ = _0863_ | _0137_;
  assign _0675_ = _0865_ | _0138_;
  assign _0678_ = _0561_ | _0161_;
  assign _0681_ = _0901_ | _0162_;
  assign _0684_ = _0861_ | _0136_;
  assign _0687_ = _0563_ | _0163_;
  assign _0690_ = _0200_ | _0164_;
  assign _0693_ = { _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_ } | _0165_;
  assign _0697_ = { _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_ } | _0166_;
  assign _0700_ = { _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_ } | _0167_;
  assign _0703_ = { _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_ } | _0168_;
  assign _0704_ = { _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_ } | _0169_;
  assign _0708_ = { _0865_, _0865_, _0865_, _0865_ } | _0170_;
  assign _0711_ = { _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_ } | _0171_;
  assign _0714_ = { _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_ } | _0172_;
  assign _0717_ = { _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_ } | _0173_;
  assign _0532_ = _0177_ | _0909_;
  assign _0535_ = { _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_ } | { _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_, _0960_ };
  assign _0538_ = _0878_ | _0877_;
  assign _0541_ = { _0929_, _0929_, _0929_, _0929_ } | { _0928_, _0928_, _0928_, _0928_ };
  assign _0543_ = { _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_ } | { _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_, _0216_ };
  assign _0545_ = { _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_ } | { _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_, _0213_ };
  assign _0547_ = _0899_ | _0898_;
  assign _0549_ = _0178_ | _0902_;
  assign _0550_ = { _0875_, _0875_, _0875_, _0875_ } | { _0874_, _0874_, _0874_, _0874_ };
  assign _0552_ = { _0873_, _0873_, _0873_, _0873_ } | { _0872_, _0872_, _0872_, _0872_ };
  assign _0555_ = { rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0 } | { rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward, rs1_forward };
  assign _0558_ = { rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0 } | { rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward, rs2_forward };
  assign _0663_ = _0176_ | _0876_;
  assign _0666_ = _0221_ | _0220_;
  assign _0669_ = _0880_ | _0879_;
  assign _0673_ = _0863_ | _0862_;
  assign _0676_ = _0865_ | _0864_;
  assign _0679_ = _0561_ | _0560_;
  assign _0682_ = _0901_ | _0900_;
  assign _0685_ = _0861_ | _0860_;
  assign _0688_ = _0563_ | _0562_;
  assign _0691_ = _0200_ | _0199_;
  assign _0694_ = { _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_ } | { _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_, _0864_ };
  assign _0696_ = { _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_ } | { _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_, _0870_ };
  assign _0698_ = { _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_ } | { _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_, _0564_ };
  assign _0701_ = { _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_ } | { _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_, _0902_ };
  assign _0705_ = { _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_ } | { _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_, _0566_ };
  assign _0707_ = { _0863_, _0863_, _0863_, _0863_ } | { _0862_, _0862_, _0862_, _0862_ };
  assign _0709_ = { _0865_, _0865_, _0865_, _0865_ } | { _0864_, _0864_, _0864_, _0864_ };
  assign _0712_ = { _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_ } | { _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_, _0967_ };
  assign _0715_ = { _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_ } | { _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_, _0971_ };
  assign _0718_ = { _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_ } | { _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_, _0568_ };
  assign _0233_ = _0023_ & _0527_;
  assign _0235_ = { _0023_, _0023_ } & _0528_;
  assign _0237_ = _0021_ & _0529_;
  assign _0239_ = _0047_ & _0530_;
  assign _0241_ = _0019_ & _0531_;
  assign _0245_ = fetch_pc_t0 & _0534_;
  assign _0251_ = _0003_ & _0539_;
  assign _0254_ = { 1'h0, fetch_ir_t0[14:12] } & _0540_;
  assign _0263_ = fetch_pc_t0 & _0544_;
  assign _0272_ = _0039_ & _0551_;
  assign _0276_ = regrd_rs1_t0 & _0554_;
  assign _0279_ = regrd_rs2_t0 & _0557_;
  assign _0380_ = _0819_ & _0533_;
  assign _0384_ = _0821_ & _0537_;
  assign _0386_ = _0001_ & _0665_;
  assign _0391_ = _0823_ & _0668_;
  assign _0394_ = _0007_ & _0548_;
  assign _0397_ = _0041_ & _0672_;
  assign _0400_ = _0827_ & _0675_;
  assign _0403_ = _0829_ & _0678_;
  assign _0406_ = _0029_ & _0681_;
  assign _0409_ = _0212_ & _0684_;
  assign _0412_ = _0836_ & _0687_;
  assign _0415_ = _0838_ & _0690_;
  assign _0418_ = immediate_t0 & _0693_;
  assign _0423_ = _0842_ & _0697_;
  assign _0426_ = rs1_data_t0 & _0700_;
  assign _0429_ = fetch_pc_t0 & _0703_;
  assign _0431_ = _0846_ & _0704_;
  assign _0436_ = _0848_ & _0708_;
  assign _0439_ = { rs2_data_t0[15:0], rs2_data_t0[31:16] } & _0711_;
  assign _0442_ = rs2_data_t0 & _0714_;
  assign _0445_ = _0852_ & _0717_;
  assign _0243_ = _0017_ & _0532_;
  assign _0246_ = rs1_data_t0 & _0535_;
  assign _0249_ = _0011_ & _0538_;
  assign _0255_ = { fetch_ir_t0[30], fetch_ir_t0[14:12] } & _0541_;
  assign _0261_ = immediate_t0 & _0543_;
  assign _0264_ = rs1_data_t0 & _0545_;
  assign _0266_ = _0031_ & _0547_;
  assign _0268_ = _0027_ & _0549_;
  assign _0270_ = { addr_t0[1], addr_t0[1], addr_t0[1], addr_t0[1] } & _0550_;
  assign _0273_ = _0974_ & _0552_;
  assign _0277_ = regwr_data_t0 & _0555_;
  assign _0280_ = regwr_data_t0 & _0558_;
  assign _0378_ = _0015_ & _0663_;
  assign _0382_ = _0009_ & _0663_;
  assign _0387_ = _0005_ & _0666_;
  assign _0389_ = _0005_ & _0538_;
  assign _0392_ = _0001_ & _0669_;
  assign _0395_ = _0013_ & _0549_;
  assign _0398_ = _0043_ & _0673_;
  assign _0401_ = _0050_ & _0676_;
  assign _0404_ = _0825_ & _0679_;
  assign _0407_ = _0037_ & _0682_;
  assign _0410_ = _0176_ & _0685_;
  assign _0413_ = _0833_ & _0688_;
  assign _0416_ = _0831_ & _0691_;
  assign _0419_ = rs2_data_t0 & _0694_;
  assign _0421_ = store_data_t0 & _0696_;
  assign _0424_ = _0840_ & _0698_;
  assign _0427_ = _0035_ & _0701_;
  assign _0432_ = _0844_ & _0705_;
  assign _0434_ = _0025_ & _0707_;
  assign _0437_ = { fetch_ir_t0[30], fetch_ir_t0[14:12] } & _0709_;
  assign _0440_ = { rs2_data_t0[7:0], rs2_data_t0[31:8] } & _0712_;
  assign _0443_ = { rs2_data_t0[23:0], rs2_data_t0[31:24] } & _0715_;
  assign _0446_ = _0850_ & _0718_;
  assign _0536_ = _0245_ | _0246_;
  assign _0542_ = _0254_ | _0255_;
  assign _0546_ = _0263_ | _0264_;
  assign _0553_ = _0272_ | _0273_;
  assign _0556_ = _0276_ | _0277_;
  assign _0559_ = _0279_ | _0280_;
  assign _0664_ = _0384_ | _0249_;
  assign _0667_ = _0386_ | _0387_;
  assign _0670_ = _0391_ | _0392_;
  assign _0671_ = _0394_ | _0395_;
  assign _0674_ = _0397_ | _0398_;
  assign _0677_ = _0400_ | _0401_;
  assign _0680_ = _0403_ | _0404_;
  assign _0683_ = _0406_ | _0407_;
  assign _0686_ = _0409_ | _0410_;
  assign _0689_ = _0412_ | _0413_;
  assign _0692_ = _0415_ | _0416_;
  assign _0695_ = _0418_ | _0419_;
  assign _0699_ = _0423_ | _0424_;
  assign _0702_ = _0426_ | _0427_;
  assign _0706_ = _0431_ | _0432_;
  assign _0710_ = _0436_ | _0437_;
  assign _0713_ = _0439_ | _0440_;
  assign _0716_ = _0442_ | _0443_;
  assign _0719_ = _0445_ | _0446_;
  assign _0745_ = fetch_pc ^ rs1_data;
  assign _0746_ = { 1'h0, fetch_ir[14:12] } ^ { fetch_ir[30], fetch_ir[14:12] };
  assign _0747_ = _0038_ ^ _0973_;
  assign _0748_ = regrd_rs1 ^ regwr_data;
  assign _0749_ = regrd_rs2 ^ regwr_data;
  assign _0771_ = _0820_ ^ _0010_;
  assign _0772_ = _0000_ ^ _0004_;
  assign _0773_ = _0822_ ^ _0000_;
  assign _0774_ = _0006_ ^ _0012_;
  assign _0775_ = _0040_ ^ _0042_;
  assign _0776_ = _0826_ ^ _0049_;
  assign _0777_ = _0828_ ^ _0824_;
  assign _0778_ = _0028_ ^ _0036_;
  assign _0779_ = _0834_ ^ _0876_;
  assign _0780_ = _0835_ ^ _0832_;
  assign _0781_ = _0837_ ^ _0830_;
  assign _0782_ = immediate ^ rs2_data;
  assign _0783_ = _0841_ ^ _0839_;
  assign _0784_ = rs1_data ^ _0034_;
  assign _0785_ = _0845_ ^ _0843_;
  assign _0786_ = _0847_ ^ { fetch_ir[30], fetch_ir[14:12] };
  assign _0787_ = { rs2_data[15:0], rs2_data[31:16] } ^ { rs2_data[7:0], rs2_data[31:8] };
  assign _0788_ = rs2_data ^ { rs2_data[23:0], rs2_data[31:24] };
  assign _0789_ = _0851_ ^ _0849_;
  assign _0955_ = _0911_ & _0179_;
  assign _0234_ = _0894_ & _0182_;
  assign _0236_ = { _0894_, _0894_ } & { _0187_, _0048_[0] };
  assign _0238_ = _0892_ & _0183_;
  assign _0240_ = { _0892_, _0892_ } & { _0046_[1], _0188_ };
  assign _0242_ = _0890_ & _0184_;
  assign _0244_ = _0177_ & _0016_;
  assign _0247_ = { _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_, _0961_ } & _0745_;
  assign _0250_ = _0878_ & _0010_;
  assign _0252_ = _0005_ & _0181_;
  assign _0256_ = { _0929_, _0929_, _0929_, _0929_ } & _0746_;
  assign _0262_ = { _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_, _0217_ } & { immediate[31:3], _0190_, immediate[1:0] };
  assign _0265_ = { _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_, _0214_ } & _0745_;
  assign _0267_ = _0899_ & _0030_;
  assign _0269_ = _0178_ & _0026_;
  assign _0271_ = { _0875_, _0875_, _0875_, _0875_ } & _0189_;
  assign _0274_ = { _0873_, _0873_, _0873_, _0873_ } & _0747_;
  assign _0278_ = { rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0, rs1_forward_t0 } & _0748_;
  assign _0281_ = { rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0, rs2_forward_t0 } & _0749_;
  assign _0379_ = _0176_ & _0014_;
  assign _0381_ = _0027_ & _0185_;
  assign _0383_ = _0176_ & _0008_;
  assign _0385_ = _0878_ & _0771_;
  assign _0388_ = _0221_ & _0772_;
  assign _0390_ = _0878_ & _0180_;
  assign _0393_ = _0880_ & _0773_;
  assign _0396_ = _0178_ & _0774_;
  assign _0399_ = _0863_ & _0775_;
  assign _0402_ = _0865_ & _0776_;
  assign _0405_ = _0561_ & _0777_;
  assign _0408_ = _0901_ & _0778_;
  assign _0411_ = _0861_ & _0779_;
  assign _0414_ = _0563_ & _0780_;
  assign _0417_ = _0200_ & _0781_;
  assign _0420_ = { _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_, _0865_ } & _0782_;
  assign _0422_ = { _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_, _0871_ } & { store_data[31:3], _0186_, store_data[1:0] };
  assign _0425_ = { _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_, _0565_ } & _0783_;
  assign _0428_ = { _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_, _0178_ } & _0784_;
  assign _0430_ = { _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_, _0855_ } & fetch_pc;
  assign _0433_ = { _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_, _0567_ } & _0785_;
  assign _0435_ = { _0863_, _0863_, _0863_, _0863_ } & _0024_;
  assign _0438_ = { _0865_, _0865_, _0865_, _0865_ } & _0786_;
  assign _0441_ = { _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_, _0968_ } & _0787_;
  assign _0444_ = { _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_, _0972_ } & _0788_;
  assign _0447_ = { _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_, _0569_ } & _0789_;
  assign _0021_ = _0234_ | _0233_;
  assign _0047_ = _0236_ | _0235_;
  assign _0019_ = _0238_ | _0237_;
  assign _0045_ = _0240_ | _0239_;
  assign _0017_ = _0242_ | _0241_;
  assign _0015_ = _0244_ | _0243_;
  assign _0035_ = _0247_ | _0536_;
  assign _0031_ = _0250_ | _0249_;
  assign _0001_ = _0252_ | _0251_;
  assign _0025_ = _0256_ | _0542_;
  assign offset_t0 = _0262_ | _0261_;
  assign base_t0 = _0265_ | _0546_;
  assign is_fencei_t0 = _0267_ | _0266_;
  assign csr_t0 = _0269_ | _0268_;
  assign _0039_ = _0271_ | _0270_;
  assign _0033_ = _0274_ | _0553_;
  assign rs1_data_t0 = _0278_ | _0556_;
  assign rs2_data_t0 = _0281_ | _0559_;
  assign _0819_ = _0379_ | _0378_;
  assign _0013_ = _0381_ | _0380_;
  assign _0821_ = _0383_ | _0382_;
  assign _0007_ = _0385_ | _0664_;
  assign _0050_ = _0388_ | _0667_;
  assign _0823_ = _0390_ | _0389_;
  assign _0043_ = _0393_ | _0670_;
  assign _0825_ = _0396_ | _0671_;
  assign _0827_ = _0399_ | _0674_;
  assign _0829_ = _0402_ | _0677_;
  assign _0831_ = _0405_ | _0680_;
  assign _0833_ = _0408_ | _0683_;
  assign _0836_ = _0411_ | _0686_;
  assign _0838_ = _0414_ | _0689_;
  assign instr_valid_t0 = _0417_ | _0692_;
  assign _0840_ = _0420_ | _0695_;
  assign _0842_ = _0422_ | _0421_;
  assign op2_t0 = _0425_ | _0699_;
  assign _0844_ = _0428_ | _0702_;
  assign _0846_ = _0430_ | _0429_;
  assign op1_t0 = _0433_ | _0706_;
  assign _0848_ = _0435_ | _0434_;
  assign aluop_t0 = _0438_ | _0710_;
  assign _0850_ = _0441_ | _0713_;
  assign _0852_ = _0444_ | _0716_;
  assign store_data_t0 = _0447_ | _0719_;
  assign _0204_ = | { _0916_, _0910_ };
  assign _0174_ = ~ flush;
  assign _0206_ = & { _0174_, _0910_, rstz };
  assign _0175_ = ~ rstz;
  assign _0208_ = | { _0175_, flush };
  assign _0209_ = | { _0155_, _0149_, _0159_, _0891_, _0889_ };
  assign _0210_ = | { _0155_, _0149_, _0159_, _0889_ };
  assign _0179_ = ~ _0953_;
  assign _0180_ = ~ _0004_;
  assign _0181_ = ~ _0002_;
  assign _0182_ = ~ _0022_;
  assign _0183_ = ~ _0020_;
  assign _0184_ = ~ _0018_;
  assign _0185_ = ~ _0818_;
  assign _0186_ = ~ store_data[2];
  assign _0187_ = ~ _0048_[1];
  assign _0188_ = ~ _0046_[0];
  assign _0189_ = ~ _0975_;
  assign _0190_ = ~ immediate[2];
  assign _0211_ = | { _0858_, _0856_, _0854_ };
  assign _0213_ = | { _0900_, _0870_, _0860_ };
  assign _0215_ = | { _0958_[2:1], _0956_[2:1], _0879_, _0877_ };
  assign _0216_ = | { _0900_, _0896_, _0870_, _0860_, _0858_ };
  assign _0218_ = | { _0862_, _0856_, _0854_ };
  assign _0220_ = | { _0962_, _0958_[2:1], _0956_[2:1], _0877_ };
  assign _0191_ = ~ _0218_;
  assign _0192_ = ~ _0197_;
  assign _0193_ = ~ _0969_;
  assign _0194_ = ~ illegal_opcode;
  assign _0195_ = ~ decode_rdy;
  assign _0196_ = ~ _0967_;
  assign _0227_ = instr_valid_t0 & _0194_;
  assign _0230_ = decode_vld_t0 & _0195_;
  assign _0362_ = _0899_ & _0155_;
  assign _0365_ = _0897_ & _0162_;
  assign _0368_ = _0219_ & _0138_;
  assign _0371_ = _0198_ & _0155_;
  assign _0374_ = _0970_ & _0196_;
  assign _0228_ = illegal_opcode_t0 & instr_valid;
  assign _0231_ = decode_rdy_t0 & decode_vld;
  assign _0363_ = _0178_ & _0142_;
  assign _0366_ = _0901_ & _0141_;
  assign _0369_ = _0865_ & _0191_;
  assign _0372_ = _0178_ & _0192_;
  assign _0375_ = _0968_ & _0193_;
  assign _0229_ = instr_valid_t0 & illegal_opcode_t0;
  assign _0232_ = decode_vld_t0 & decode_rdy_t0;
  assign _0364_ = _0899_ & _0178_;
  assign _0367_ = _0897_ & _0901_;
  assign _0370_ = _0219_ & _0865_;
  assign _0373_ = _0198_ & _0178_;
  assign _0376_ = _0970_ & _0968_;
  assign _0525_ = _0227_ | _0228_;
  assign _0526_ = _0230_ | _0231_;
  assign _0658_ = _0362_ | _0363_;
  assign _0659_ = _0365_ | _0366_;
  assign _0660_ = _0368_ | _0369_;
  assign _0661_ = _0371_ | _0372_;
  assign _0662_ = _0374_ | _0375_;
  assign illegal_t0 = _0525_ | _0229_;
  assign _0952_ = _0526_ | _0232_;
  assign _0561_ = _0658_ | _0364_;
  assign _0563_ = _0659_ | _0367_;
  assign _0565_ = _0660_ | _0370_;
  assign _0567_ = _0661_ | _0373_;
  assign _0569_ = _0662_ | _0376_;
  assign _0197_ = | { _0864_, _0862_ };
  assign _0560_ = _0898_ | _0902_;
  assign _0562_ = _0896_ | _0900_;
  assign _0564_ = _0218_ | _0864_;
  assign _0566_ = _0197_ | _0902_;
  assign _0568_ = _0969_ | _0967_;
  assign _0199_ = | { _0560_, _0870_, _0864_, _0862_ };
  assign _0818_ = _0876_ ? _0014_ : 1'h0;
  assign _0012_ = _0215_ ? 1'h1 : _0818_;
  assign _0820_ = _0876_ ? _0008_ : 1'h0;
  assign _0006_ = _0877_ ? _0010_ : _0820_;
  assign _0049_ = _0220_ ? _0004_ : _0000_;
  assign _0822_ = _0877_ ? _0004_ : 1'h1;
  assign _0042_ = _0879_ ? _0000_ : _0822_;
  assign _0824_ = _0902_ ? _0012_ : _0006_;
  assign _0826_ = _0862_ ? _0042_ : _0040_;
  assign _0828_ = _0864_ ? _0049_ : _0826_;
  assign _0830_ = _0560_ ? _0824_ : _0828_;
  assign _0832_ = _0900_ ? _0036_ : _0028_;
  assign _0834_ = _0211_ ? 1'h1 : 1'h0;
  assign _0835_ = _0860_ ? _0876_ : _0834_;
  assign _0837_ = _0562_ ? _0832_ : _0835_;
  assign instr_valid = _0199_ ? _0830_ : _0837_;
  assign _0839_ = _0864_ ? rs2_data : immediate;
  assign _0841_ = _0870_ ? store_data : 32'd4;
  assign op2 = _0564_ ? _0839_ : _0841_;
  assign _0843_ = _0902_ ? _0034_ : rs1_data;
  assign _0845_ = _0854_ ? 32'd0 : fetch_pc;
  assign op1 = _0566_ ? _0843_ : _0845_;
  assign _0847_ = _0862_ ? _0024_ : 4'h0;
  assign aluop = _0864_ ? { fetch_ir[30], fetch_ir[14:12] } : _0847_;
  assign _0849_ = _0967_ ? { rs2_data[7:0], rs2_data[31:8] } : { rs2_data[15:0], rs2_data[31:16] };
  assign _0851_ = _0971_ ? { rs2_data[23:0], rs2_data[31:24] } : rs2_data;
  assign store_data = _0568_ ? _0849_ : _0851_;
  assign _0201_ = | { _0911_, flush_t0 };
  assign _0657_ = { _0174_, _0910_, rstz } | { flush_t0, _0911_, 1'h0 };
  assign _0202_ = & _0657_;
  assign _0207_ = _0201_ & _0202_;
  assign _0051_ = ~ _0206_;
  assign _0768_ = _0046_[1] ^ decode_sysop[1];
  assign _0769_ = _0044_[0] ^ decode_sysop[0];
  assign _0770_ = _0032_ ^ decode_mask;
  assign _0645_ = _0047_[1] | decode_sysop_t0[1];
  assign _0649_ = _0045_[0] | decode_sysop_t0[0];
  assign _0653_ = _0033_ | decode_mask_t0;
  assign _0646_ = _0768_ | _0645_;
  assign _0650_ = _0769_ | _0649_;
  assign _0654_ = _0770_ | _0653_;
  assign _0345_ = _0206_ & _0047_[1];
  assign _0348_ = _0206_ & _0045_[0];
  assign _0351_ = { _0206_, _0206_, _0206_, _0206_ } & _0033_;
  assign _0346_ = _0051_ & decode_sysop_t0[1];
  assign _0349_ = _0051_ & decode_sysop_t0[0];
  assign _0352_ = { _0051_, _0051_, _0051_, _0051_ } & decode_mask_t0;
  assign _0347_ = _0646_ & _0207_;
  assign _0350_ = _0650_ & _0207_;
  assign _0353_ = _0654_ & { _0207_, _0207_, _0207_, _0207_ };
  assign _0647_ = _0345_ | _0346_;
  assign _0651_ = _0348_ | _0349_;
  assign _0655_ = _0351_ | _0352_;
  assign _0648_ = _0647_ | _0347_;
  assign _0652_ = _0651_ | _0350_;
  assign _0656_ = _0655_ | _0353_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_sysop_t0[1] */
  always_ff @(posedge clk)
    if (_0209_) decode_sysop_t0[1] <= 1'h0;
    else decode_sysop_t0[1] <= _0648_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_sysop_t0[0] */
  always_ff @(posedge clk)
    if (_0210_) decode_sysop_t0[0] <= 1'h0;
    else decode_sysop_t0[0] <= _0652_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_mask_t0 */
  always_ff @(posedge clk)
    if (!_0870_) decode_mask_t0 <= 4'h0;
    else decode_mask_t0 <= _0656_;
  assign _0203_ = ~ _0204_;
  assign _0757_ = _0954_ ^ decode_vld;
  assign _0601_ = _0955_ | decode_vld_t0;
  assign _0602_ = _0757_ | _0601_;
  assign _0312_ = _0204_ & _0955_;
  assign _0313_ = _0203_ & decode_vld_t0;
  assign _0314_ = _0602_ & _0205_;
  assign _0603_ = _0312_ | _0313_;
  assign _0604_ = _0603_ | _0314_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  */
/* PC_TAINT_INFO STATE_NAME decode_vld_t0 */
  always_ff @(posedge clk)
    if (_0208_) decode_vld_t0 <= 1'h0;
    else decode_vld_t0 <= _0604_;
  assign _0055_ = | addr_t0[1:0];
  assign _0853_ = 4'h0 << addr[1:0];
  assign _0974_ = { _0055_, _0055_, _0055_, _0055_ } | _0853_;
  assign _0866_ = regwr_sel == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1199.35-1199.51" */ fetch_ir[19:15];
  assign _0868_ = regwr_sel == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1200.35-1200.51" */ fetch_ir[24:20];
  assign _0872_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1242.8-1242.38" */ fetch_ir[13:12];
  assign _0874_ = fetch_ir[13:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1244.13-1244.43" */ 2'h1;
  assign _0882_ = fetch_ir[31:25] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1337.16-1337.31" */ 7'h20;
  assign _0881_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1343.11-1343.25" */ fetch_ir[31:25];
  assign _0883_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1350.13-1350.39" */ fetch_ir[31:28];
  assign _0885_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1361.12-1361.30" */ fetch_ir[19:15];
  assign _0887_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1361.36-1361.53" */ fetch_ir[11:7];
  assign _0889_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1362.12-1362.32" */ fetch_ir[31:20];
  assign _0891_ = fetch_ir[31:20] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1366.17-1366.37" */ 12'h001;
  assign _0893_ = fetch_ir[31:20] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1370.17-1370.37" */ 12'h302;
  assign _0895_ = fetch_ir[31:20] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1374.17-1374.37" */ 12'h105;
  assign regwr_alu = _0946_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.21-1198.258" */ _0926_;
  assign _0903_ = _0883_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1350.12-1350.64" */ _0885_;
  assign _0905_ = _0903_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1350.11-1350.88" */ _0887_;
  assign _0906_ = _0889_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1353.12-1353.67" */ _0885_;
  assign _0908_ = _0906_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1353.11-1353.91" */ _0887_;
  assign _0909_ = _0885_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1361.11-1361.54" */ _0887_;
  assign _0910_ = fetch_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1431.12-1431.34" */ fetch_rdy;
  assign _0912_ = branch && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1442.21-1442.60" */ _0896_;
  assign _0914_ = _0902_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1447.21-1447.59" */ _0948_;
  assign _0916_ = decode_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1453.12-1453.36" */ decode_rdy;
  assign _0920_ = _0918_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.48-1198.150" */ _0858_;
  assign _0922_ = _0920_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.47-1198.186" */ _0860_;
  assign _0924_ = _0922_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.46-1198.223" */ _0862_;
  assign _0926_ = _0924_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.45-1198.257" */ _0864_;
  assign _0928_ = _0877_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1294.9-1294.49" */ _0879_;
  assign _0918_ = _0854_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.26-1435.92" */ _0856_;
  assign _0930_ = _0918_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.25-1435.129" */ _0862_;
  assign _0932_ = _0930_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.24-1435.163" */ _0864_;
  assign _0934_ = _0932_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.23-1435.197" */ _0896_;
  assign _0936_ = _0934_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.22-1435.232" */ _0858_;
  assign _0938_ = _0936_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.21-1435.268" */ _0860_;
  assign _0940_ = _0938_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1435.20-1435.304" */ _0898_;
  assign _0942_ = _0858_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1441.20-1441.85" */ _0860_;
  assign _0944_ = _0942_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1441.19-1441.99" */ is_fencei;
  assign illegal_opcode = fetch_ir[1:0] != /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1191.26-1191.46" */ 2'h3;
  assign _0946_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1198.22-1198.39" */ fetch_ir[11:7];
  assign _0947_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1392.42-1392.54" */ instr_valid;
  assign _0948_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1447.55-1447.59" */ csr;
  assign _0949_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1455.22-1455.33" */ decode_vld;
  assign _0950_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1455.50-1455.56" */ stall;
  assign illegal = _0947_ | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1392.42-1392.71" */ illegal_opcode;
  assign _0951_ = _0949_ | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1455.22-1455.46" */ decode_rdy;
  assign _0953_ = _0916_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1453.12-1453.36|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1453.8-1454.23" */ 1'h0 : 1'hx;
  assign _0954_ = _0910_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1431.12-1431.34|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1431.8-1454.23" */ 1'h1 : _0953_;
  assign _0022_ = _0895_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1374.17-1374.37|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1374.13-1377.11" */ 1'h1 : 1'h0;
  assign _0048_ = _0895_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1374.17-1374.37|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1374.13-1377.11" */ 2'h3 : 2'h0;
  assign _0020_ = _0893_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1370.17-1370.37|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1370.13-1377.11" */ 1'h1 : _0022_;
  assign _0046_ = _0893_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1370.17-1370.37|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1370.13-1377.11" */ 2'h2 : _0048_;
  assign _0018_ = _0891_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1366.17-1366.37|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1366.13-1377.11" */ 1'h1 : _0020_;
  assign _0044_ = _0891_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1366.17-1366.37|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1366.13-1377.11" */ 2'h1 : _0046_;
  assign _0016_ = _0889_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1362.12-1362.32|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1362.8-1377.11" */ 1'h1 : _0018_;
  assign _0014_ = _0909_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1361.11-1361.54|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1361.7-1377.11" */ _0016_ : 1'h0;
  assign _0026_ = _0215_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1359.5-1387.12" */ 1'h1 : 1'h0;
  assign _0034_ = _0960_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1359.5-1387.12" */ rs1_data : fetch_pc;
  assign _0960_ = | /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1359.5-1387.12" */ { _0958_[2:1], _0877_ };
  assign _0010_ = _0908_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1353.11-1353.91|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1353.7-1356.10" */ 1'h1 : 1'h0;
  assign _0008_ = _0905_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1350.11-1350.88|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1350.7-1351.27" */ 1'h1 : 1'h0;
  assign _0030_ = _0877_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1348.5-1357.12" */ _0010_ : 1'h0;
  assign _0004_ = _0881_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1340.11-1340.25|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1340.7-1341.27" */ 1'h1 : 1'h0;
  assign _0002_ = _0882_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1337.16-1337.31|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1337.12-1338.27" */ 1'h1 : 1'h0;
  assign _0000_ = _0881_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1335.11-1335.25|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1335.7-1338.27" */ 1'h1 : _0002_;
  assign _0958_[2] = fetch_ir[14:12] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1300.5-1310.12" */ 3'h3;
  assign _0024_ = _0928_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1294.9-1294.49|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1294.5-1297.29" */ { fetch_ir[30], fetch_ir[14:12] } : { 1'h0, fetch_ir[14:12] };
  assign _0040_ = _0964_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1289.5-1291.12" */ 1'h1 : 1'h0;
  assign _0964_ = | /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1289.5-1291.12" */ { _0958_[1], _0877_, _0876_ };
  assign _0036_ = _0965_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1281.5-1283.12" */ 1'h1 : 1'h0;
  assign _0965_ = | /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1281.5-1283.12" */ { _0962_, _0958_[1], _0879_, _0877_, _0876_ };
  assign _0958_[1] = fetch_ir[14:12] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1281.5-1283.12" */ 3'h2;
  assign _0028_ = _0966_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1274.5-1276.12" */ 1'h1 : 1'h0;
  assign _0966_ = | /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1274.5-1276.12" */ { _0962_, _0956_[2:1], _0879_, _0877_, _0876_ };
  assign _0876_ = ! /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1274.5-1276.12" */ fetch_ir[14:12];
  assign _0877_ = fetch_ir[14:12] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1274.5-1276.12" */ 3'h1;
  assign _0962_ = fetch_ir[14:12] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1274.5-1276.12" */ 3'h4;
  assign _0879_ = fetch_ir[14:12] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1274.5-1276.12" */ 3'h5;
  assign _0956_[1] = fetch_ir[14:12] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1274.5-1276.12" */ 3'h6;
  assign _0956_[2] = fetch_ir[14:12] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1274.5-1276.12" */ 3'h7;
  assign _0856_ = fetch_ir[6:2] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ 5'h05;
  assign _0854_ = fetch_ir[6:2] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ 5'h0d;
  assign offset = _0216_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ immediate : 32'd4;
  assign _0896_ = fetch_ir[6:2] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ 5'h18;
  assign _0858_ = fetch_ir[6:2] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ 5'h1b;
  assign base = _0213_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ rs1_data : fetch_pc;
  assign _0870_ = fetch_ir[6:2] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ 5'h08;
  assign _0900_ = ! /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ fetch_ir[6:2];
  assign _0860_ = fetch_ir[6:2] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ 5'h19;
  assign is_fencei = _0898_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ _0030_ : 1'h0;
  assign _0898_ = fetch_ir[6:2] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ 5'h03;
  assign csr = _0902_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ _0026_ : 1'h0;
  assign _0902_ = fetch_ir[6:2] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ 5'h1c;
  assign _0864_ = fetch_ir[6:2] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ 5'h0c;
  assign _0862_ = fetch_ir[6:2] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1251.3-1390.10" */ 5'h04;
  assign _0038_ = _0874_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1244.13-1244.43|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1244.9-1247.17" */ _0975_ : 4'hf;
  assign _0032_ = _0872_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1242.8-1242.38|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1242.4-1247.17" */ _0973_ : _0038_;
  assign _0967_ = addr[1:0] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1235.3-1240.10" */ 2'h3;
  assign _0969_ = addr[1:0] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1235.3-1240.10" */ 2'h2;
  assign _0971_ = addr[1:0] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1235.3-1240.10" */ 2'h1;
  assign _0973_ = 4'h1 << /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1243.12-1243.29" */ addr[1:0];
  assign rs1_data = rs1_forward ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1201.21-1201.57" */ regwr_data : regrd_rs1;
  assign rs2_data = rs2_forward ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1202.21-1202.57" */ regwr_data : regrd_rs2;
  assign _0975_ = addr[1] ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1245.13-1245.39" */ 4'hc : 4'h3;
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1396.4-1403.3" */
  \$paramod$18af26cedc4b6bb625254872dcfca9175553c879\kronos_agu  u_agu (
    .addr(addr),
    .addr_t0(addr_t0),
    .base(base),
    .base_t0(base_t0),
    .instr(fetch_ir),
    .instr_t0(fetch_ir_t0),
    .misaligned_jmp(misaligned_jmp),
    .misaligned_jmp_t0(misaligned_jmp_t0),
    .misaligned_ldst(misaligned_ldst),
    .misaligned_ldst_t0(misaligned_ldst_t0),
    .offset(offset),
    .offset_t0(offset_t0)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1404.16-1409.3" */
  kronos_branch u_branch (
    .branch(branch),
    .branch_t0(branch_t0),
    .op(fetch_ir[14:12]),
    .op_t0(fetch_ir_t0[14:12]),
    .rs1(rs1_data),
    .rs1_t0(rs1_data_t0),
    .rs2(rs2_data),
    .rs2_t0(rs2_data_t0)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1410.13-1425.3" */
  kronos_hcu u_hcu (
    .clk(clk),
    .decode_rdy(decode_rdy),
    .decode_rdy_t0(decode_rdy_t0),
    .decode_vld(decode_vld),
    .decode_vld_t0(decode_vld_t0),
    .fetch_rdy(fetch_rdy),
    .fetch_rdy_t0(fetch_rdy_t0),
    .fetch_vld(fetch_vld),
    .fetch_vld_t0(fetch_vld_t0),
    .flush(flush),
    .flush_t0(flush_t0),
    .instr(fetch_ir),
    .instr_t0(fetch_ir_t0),
    .regrd_rs1_en(regrd_rs1_en),
    .regrd_rs1_en_t0(regrd_rs1_en_t0),
    .regrd_rs2_en(regrd_rs2_en),
    .regrd_rs2_en_t0(regrd_rs2_en_t0),
    .regwr_en(regwr_en),
    .regwr_en_t0(regwr_en_t0),
    .regwr_pending(regwr_pending),
    .regwr_pending_t0(regwr_pending_t0),
    .regwr_sel(regwr_sel),
    .regwr_sel_t0(regwr_sel_t0),
    .rstz(rstz),
    .stall(stall),
    .stall_t0(stall_t0)
  );
  assign _0956_[0] = _0879_;
  assign _0957_[0] = _0880_;
  assign _0958_[0] = _0877_;
  assign _0959_[0] = _0878_;
endmodule

/* cellift =  1  */
/* hdlname = "\\kronos_counter64" */
/* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:320.1-380.10" */
module \$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64 (clk, rstz, incr, load_data, load_low, load_high, count, count_vld, load_data_t0, count_t0, count_vld_t0, incr_t0, load_high_t0, load_low_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:357.19-357.35" */
  wire [31:0] _000_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:357.19-357.35" */
  wire [31:0] _001_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:361.20-361.37" */
  wire [31:0] _002_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:361.20-361.37" */
  wire [31:0] _003_;
  wire [31:0] _004_;
  wire [31:0] _005_;
  wire _006_;
  wire _007_;
  wire [1:0] _008_;
  wire _009_;
  wire _010_;
  wire [2:0] _011_;
  wire [1:0] _012_;
  wire _013_;
  wire _014_;
  wire [31:0] _015_;
  wire [31:0] _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  /* cellift = 32'd1 */
  wire _027_;
  wire _028_;
  /* cellift = 32'd1 */
  wire _029_;
  wire _030_;
  /* cellift = 32'd1 */
  wire _031_;
  wire _032_;
  /* cellift = 32'd1 */
  wire _033_;
  wire _034_;
  /* cellift = 32'd1 */
  wire _035_;
  wire _036_;
  wire [31:0] _037_;
  wire [31:0] _038_;
  wire [31:0] _039_;
  wire [31:0] _040_;
  wire [31:0] _041_;
  wire [31:0] _042_;
  wire [31:0] _043_;
  wire [31:0] _044_;
  wire [2:0] _045_;
  wire [1:0] _046_;
  wire [1:0] _047_;
  wire [31:0] _048_;
  wire [31:0] _049_;
  wire [31:0] _050_;
  wire [31:0] _051_;
  wire [31:0] _052_;
  wire [31:0] _053_;
  wire [31:0] _054_;
  wire [31:0] _055_;
  wire [31:0] _056_;
  wire [31:0] _057_;
  wire [31:0] _058_;
  wire [31:0] _059_;
  wire [31:0] _060_;
  wire [31:0] _061_;
  wire [31:0] _062_;
  wire [31:0] _063_;
  wire [1:0] _064_;
  wire [1:0] _065_;
  wire [31:0] _066_;
  wire [31:0] _067_;
  wire [31:0] _068_;
  wire [31:0] _069_;
  wire [31:0] _070_;
  wire [31:0] _071_;
  wire [31:0] _072_;
  wire [31:0] _073_;
  wire [31:0] _074_;
  wire [31:0] _075_;
  wire [31:0] _076_;
  wire [31:0] _077_;
  wire [31:0] _078_;
  wire [31:0] _079_;
  wire _080_;
  wire _081_;
  wire [31:0] _082_;
  wire [31:0] _083_;
  wire [31:0] _084_;
  wire [31:0] _085_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:358.19-358.44" */
  wire _086_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:358.19-358.44" */
  wire _087_;
  wire [31:0] _088_;
  /* cellift = 32'd1 */
  wire [31:0] _089_;
  wire [31:0] _090_;
  /* cellift = 32'd1 */
  wire [31:0] _091_;
  wire [31:0] _092_;
  /* cellift = 32'd1 */
  wire [31:0] _093_;
  wire [31:0] _094_;
  /* cellift = 32'd1 */
  wire [31:0] _095_;
  wire [31:0] _096_;
  /* cellift = 32'd1 */
  wire [31:0] _097_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:332.13-332.16" */
  input clk;
  wire clk;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:338.21-338.26" */
  output [63:0] count;
  wire [63:0] count;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:341.13-341.23" */
  reg [31:0] count_high;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:341.13-341.23" */
  reg [31:0] count_high_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:340.13-340.22" */
  reg [31:0] count_low;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:340.13-340.22" */
  reg [31:0] count_low_t0;
  /* cellift = 32'd1 */
  output [63:0] count_t0;
  wire [63:0] count_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:339.14-339.23" */
  output count_vld;
  wire count_vld;
  /* cellift = 32'd1 */
  output count_vld_t0;
  reg count_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:334.13-334.17" */
  input incr;
  wire incr;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:342.6-342.15" */
  reg incr_high;
  /* cellift = 32'd1 */
  input incr_t0;
  wire incr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:335.20-335.29" */
  input [31:0] load_data;
  wire [31:0] load_data;
  /* cellift = 32'd1 */
  input [31:0] load_data_t0;
  wire [31:0] load_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:337.13-337.22" */
  input load_high;
  wire load_high;
  /* cellift = 32'd1 */
  input load_high_t0;
  wire load_high_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:336.13-336.21" */
  input load_low;
  wire load_low;
  /* cellift = 32'd1 */
  input load_low_t0;
  wire load_low_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:333.13-333.17" */
  input rstz;
  wire rstz;
  assign _000_ = count_low + /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:357.19-357.35" */ 1'h1;
  assign _002_ = count_high + /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:361.20-361.37" */ 1'h1;
  assign _005_ = ~ count_high_t0;
  assign _038_ = count_high & _005_;
  assign _082_ = _037_ + 32'd1;
  assign _084_ = _038_ + 32'd1;
  assign _054_ = count_low | count_low_t0;
  assign _055_ = count_high | count_high_t0;
  assign _083_ = _054_ + 32'd1;
  assign _085_ = _055_ + 32'd1;
  assign _074_ = _082_ ^ _083_;
  assign _075_ = _084_ ^ _085_;
  assign _001_ = _074_ | count_low_t0;
  assign _003_ = _075_ | count_high_t0;
  assign _006_ = | { load_low_t0, load_high_t0 };
  assign _007_ = | count_low_t0;
  assign _008_ = ~ { load_high_t0, load_low_t0 };
  assign _004_ = ~ count_low_t0;
  assign _046_ = { load_high, load_low } & _008_;
  assign _037_ = count_low & _004_;
  assign _080_ = _046_ == { _008_[1], 1'h0 };
  assign _081_ = _037_ == _004_;
  assign _029_ = _080_ & _006_;
  assign _087_ = _081_ & _007_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:343.2-363.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64  */
/* PC_TAINT_INFO STATE_NAME count_low */
  always_ff @(posedge clk)
    if (!rstz) count_low <= 32'd0;
    else if (_032_) count_low <= _096_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:343.2-363.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64  */
/* PC_TAINT_INFO STATE_NAME count_high */
  always_ff @(posedge clk)
    if (!rstz) count_high <= 32'd0;
    else if (_034_) count_high <= _090_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:343.2-363.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64  */
/* PC_TAINT_INFO STATE_NAME incr_high */
  always_ff @(posedge clk)
    if (_036_) incr_high <= 1'h0;
    else incr_high <= _086_;
  assign _010_ = | { load_high_t0, count_vld_t0 };
  assign _009_ = | { load_low_t0, load_high_t0, incr_t0 };
  assign _011_ = ~ { load_high_t0, load_low_t0, incr_t0 };
  assign _012_ = ~ { count_vld_t0, load_high_t0 };
  assign _045_ = { load_high, load_low, incr } & _011_;
  assign _047_ = { incr_high, load_high } & _012_;
  assign _013_ = ! _045_;
  assign _014_ = ! _047_;
  assign _027_ = _013_ & _009_;
  assign _031_ = _014_ & _010_;
  assign _015_ = ~ { load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high };
  assign _016_ = ~ { load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low };
  assign _067_ = { load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0 } | _015_;
  assign _071_ = { load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0 } | _016_;
  assign _066_ = { count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0, count_vld_t0 } | { incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high, incr_high };
  assign _068_ = { load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0 } | { load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high, load_high };
  assign _070_ = { incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0, incr_t0 } | { incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr, incr };
  assign _072_ = { load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0 } | { load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low, load_low };
  assign _048_ = _089_ & _067_;
  assign _095_ = _093_ & _067_;
  assign _051_ = _095_ & _071_;
  assign _089_ = _003_ & _066_;
  assign _049_ = load_data_t0 & _068_;
  assign _093_ = _001_ & _070_;
  assign _052_ = load_data_t0 & _072_;
  assign _069_ = _048_ | _049_;
  assign _073_ = _051_ | _052_;
  assign _078_ = _088_ ^ load_data;
  assign _079_ = _094_ ^ load_data;
  assign _050_ = { load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0, load_high_t0 } & _078_;
  assign _053_ = { load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0, load_low_t0 } & _079_;
  assign _091_ = _050_ | _069_;
  assign _097_ = _053_ | _073_;
  assign _026_ = | { load_high, load_low, incr };
  assign _028_ = { load_high, load_low } != 2'h2;
  assign _030_ = | { incr_high, load_high };
  assign _017_ = ~ load_low;
  assign _032_ = & { _028_, _026_ };
  assign _034_ = & { _017_, _030_ };
  assign _018_ = ~ rstz;
  assign _019_ = ~ incr;
  assign _036_ = | { _019_, _018_, load_high, load_low };
  assign _020_ = | { _029_, _027_ };
  assign _021_ = | { _031_, load_low_t0 };
  assign _064_ = { _028_, _026_ } | { _029_, _027_ };
  assign _065_ = { _017_, _030_ } | { load_low_t0, _031_ };
  assign _022_ = & _064_;
  assign _023_ = & _065_;
  assign _033_ = _020_ & _022_;
  assign _035_ = _021_ & _023_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64  */
/* PC_TAINT_INFO STATE_NAME count_vld_t0 */
  always_ff @(posedge clk)
    if (_036_) count_vld_t0 <= 1'h0;
    else count_vld_t0 <= _087_;
  assign _024_ = ~ _032_;
  assign _025_ = ~ _034_;
  assign _076_ = _096_ ^ count_low;
  assign _077_ = _090_ ^ count_high;
  assign _056_ = _097_ | count_low_t0;
  assign _060_ = _091_ | count_high_t0;
  assign _057_ = _076_ | _056_;
  assign _061_ = _077_ | _060_;
  assign _039_ = { _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_, _032_ } & _097_;
  assign _042_ = { _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_, _034_ } & _091_;
  assign _040_ = { _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_, _024_ } & count_low_t0;
  assign _043_ = { _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_, _025_ } & count_high_t0;
  assign _041_ = _057_ & { _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_, _033_ };
  assign _044_ = _061_ & { _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_ };
  assign _058_ = _039_ | _040_;
  assign _062_ = _042_ | _043_;
  assign _059_ = _058_ | _041_;
  assign _063_ = _062_ | _044_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64  */
/* PC_TAINT_INFO STATE_NAME count_low_t0 */
  always_ff @(posedge clk)
    if (!rstz) count_low_t0 <= 32'd0;
    else count_low_t0 <= _059_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64  */
/* PC_TAINT_INFO STATE_NAME count_high_t0 */
  always_ff @(posedge clk)
    if (!rstz) count_high_t0 <= 32'd0;
    else count_high_t0 <= _063_;
  assign _086_ = count_low == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:358.19-358.44" */ 32'd4294967295;
  assign count_vld = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:368.24-368.34" */ incr_high;
  assign _088_ = incr_high ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:360.9-360.18|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:360.5-361.38" */ _002_ : 32'hxxxxxxxx;
  assign _090_ = load_high ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:353.13-353.22|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:353.9-362.7" */ load_data : _088_;
  assign _092_ = incr ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:356.9-356.13|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:356.5-359.8" */ _000_ : 32'hxxxxxxxx;
  assign _094_ = load_high ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:353.13-353.22|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:353.9-362.7" */ 32'hxxxxxxxx : _092_;
  assign _096_ = load_low ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:351.8-351.16|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:351.4-362.7" */ load_data : _094_;
  assign count = { count_high, count_low };
  assign count_t0 = { count_high_t0, count_low_t0 };
endmodule

/* cellift =  1  */
/* hdlname = "\\kronos_EX" */
/* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:682.1-1004.10" */
module \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX (clk, rstz, decode_pc, decode_ir, decode_op1, decode_op2, decode_addr, decode_basic, decode_aluop, decode_regwr_alu, decode_jump, decode_branch, decode_load, decode_store, decode_mask, decode_csr, decode_system, decode_sysop, decode_illegal, decode_misaligned_jmp, decode_misaligned_ldst
, decode_vld, decode_rdy, regwr_data, regwr_sel, regwr_en, regwr_pending, branch_target, branch, data_addr, data_rd_data, data_wr_data, data_mask, data_wr_en, data_req, data_ack, software_interrupt, timer_interrupt, external_interrupt, regwr_data_t0, regwr_en_t0, regwr_sel_t0
, branch_t0, branch_target_t0, decode_rdy_t0, decode_vld_t0, regwr_pending_t0, decode_addr_t0, decode_aluop_t0, decode_basic_t0, decode_branch_t0, decode_csr_t0, decode_illegal_t0, decode_ir_t0, decode_jump_t0, decode_load_t0, decode_mask_t0, decode_misaligned_jmp_t0, decode_misaligned_ldst_t0, decode_op1_t0, decode_op2_t0, decode_pc_t0, decode_regwr_alu_t0
, decode_store_t0, decode_sysop_t0, decode_system_t0, data_ack_t0, data_addr_t0, data_mask_t0, data_rd_data_t0, data_req_t0, data_wr_data_t0, data_wr_en_t0, external_interrupt_t0, software_interrupt_t0, timer_interrupt_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:917.2-952.7" */
  wire [31:0] _0000_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:917.2-952.7" */
  wire [31:0] _0001_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:917.2-952.7" */
  wire [31:0] _0002_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:917.2-952.7" */
  wire [31:0] _0003_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _0004_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _0005_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _0006_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _0007_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _0008_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _0009_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _0010_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _0011_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _0012_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _0013_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _0014_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _0015_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _0016_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _0017_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _0018_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _0019_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:802.2-836.5" */
  wire [2:0] _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire [7:0] _0034_;
  wire [2:0] _0035_;
  wire [6:0] _0036_;
  wire [1:0] _0037_;
  wire [1:0] _0038_;
  wire [1:0] _0039_;
  wire [1:0] _0040_;
  wire [1:0] _0041_;
  wire [1:0] _0042_;
  wire [2:0] _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire [1:0] _0050_;
  wire [2:0] _0051_;
  wire [5:0] _0052_;
  wire [1:0] _0053_;
  wire [3:0] _0054_;
  wire [2:0] _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire [2:0] _0079_;
  wire [2:0] _0080_;
  wire [2:0] _0081_;
  wire [2:0] _0082_;
  wire [2:0] _0083_;
  wire [31:0] _0084_;
  wire [31:0] _0085_;
  wire [31:0] _0086_;
  wire [31:0] _0087_;
  wire [31:0] _0088_;
  wire [31:0] _0089_;
  wire [31:0] _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire [31:0] _0094_;
  wire [31:0] _0095_;
  wire [2:0] _0096_;
  wire [2:0] _0097_;
  wire [2:0] _0098_;
  wire [31:0] _0099_;
  wire _0100_;
  wire _0101_;
  wire [2:0] _0102_;
  wire [1:0] _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire [1:0] _0107_;
  wire [1:0] _0108_;
  wire [1:0] _0109_;
  wire [1:0] _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  /* cellift = 32'd1 */
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  /* cellift = 32'd1 */
  wire _0128_;
  wire _0129_;
  /* cellift = 32'd1 */
  wire _0130_;
  wire _0131_;
  /* cellift = 32'd1 */
  wire _0132_;
  wire _0133_;
  /* cellift = 32'd1 */
  wire _0134_;
  wire _0135_;
  /* cellift = 32'd1 */
  wire _0136_;
  wire _0137_;
  /* cellift = 32'd1 */
  wire _0138_;
  wire _0139_;
  /* cellift = 32'd1 */
  wire _0140_;
  wire _0141_;
  /* cellift = 32'd1 */
  wire _0142_;
  wire _0143_;
  /* cellift = 32'd1 */
  wire _0144_;
  wire _0145_;
  /* cellift = 32'd1 */
  wire _0146_;
  wire _0147_;
  /* cellift = 32'd1 */
  wire _0148_;
  wire _0149_;
  /* cellift = 32'd1 */
  wire _0150_;
  wire _0151_;
  /* cellift = 32'd1 */
  wire _0152_;
  wire _0153_;
  /* cellift = 32'd1 */
  wire _0154_;
  wire _0155_;
  /* cellift = 32'd1 */
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire [31:0] _0160_;
  wire [31:0] _0161_;
  wire [31:0] _0162_;
  wire [31:0] _0163_;
  wire [31:0] _0164_;
  wire [31:0] _0165_;
  wire [4:0] _0166_;
  wire [4:0] _0167_;
  wire [31:0] _0168_;
  wire [31:0] _0169_;
  wire [31:0] _0170_;
  wire [2:0] _0171_;
  wire [2:0] _0172_;
  wire [2:0] _0173_;
  wire [7:0] _0174_;
  wire [2:0] _0175_;
  wire [1:0] _0176_;
  wire [2:0] _0177_;
  wire [6:0] _0178_;
  wire [1:0] _0179_;
  wire [1:0] _0180_;
  wire [1:0] _0181_;
  wire [1:0] _0182_;
  wire [1:0] _0183_;
  wire [5:0] _0184_;
  wire [1:0] _0185_;
  wire [3:0] _0186_;
  wire [2:0] _0187_;
  wire [2:0] _0188_;
  wire [2:0] _0189_;
  wire [2:0] _0190_;
  wire [2:0] _0191_;
  wire [2:0] _0192_;
  wire [2:0] _0193_;
  wire [2:0] _0194_;
  wire [2:0] _0195_;
  wire [2:0] _0196_;
  wire [2:0] _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire [31:0] _0278_;
  wire [31:0] _0279_;
  wire [31:0] _0280_;
  wire [31:0] _0281_;
  wire [31:0] _0282_;
  wire [31:0] _0283_;
  wire [31:0] _0284_;
  wire [31:0] _0285_;
  wire [31:0] _0286_;
  wire [31:0] _0287_;
  wire [31:0] _0288_;
  wire [31:0] _0289_;
  wire [31:0] _0290_;
  wire [31:0] _0291_;
  wire [31:0] _0292_;
  wire [31:0] _0293_;
  wire [31:0] _0294_;
  wire [31:0] _0295_;
  wire [31:0] _0296_;
  wire [31:0] _0297_;
  wire [31:0] _0298_;
  wire [31:0] _0299_;
  wire [31:0] _0300_;
  wire [31:0] _0301_;
  wire [31:0] _0302_;
  wire [31:0] _0303_;
  wire [31:0] _0304_;
  wire [31:0] _0305_;
  wire [31:0] _0306_;
  wire [31:0] _0307_;
  wire [31:0] _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire [31:0] _0323_;
  wire [31:0] _0324_;
  wire [31:0] _0325_;
  wire [31:0] _0326_;
  wire [31:0] _0327_;
  wire [31:0] _0328_;
  wire [1:0] _0329_;
  wire [2:0] _0330_;
  wire [2:0] _0331_;
  wire [2:0] _0332_;
  wire [2:0] _0333_;
  wire [2:0] _0334_;
  wire [2:0] _0335_;
  wire [2:0] _0336_;
  wire [2:0] _0337_;
  wire [2:0] _0338_;
  wire [31:0] _0339_;
  wire [31:0] _0340_;
  wire [31:0] _0341_;
  wire _0342_;
  wire [31:0] _0343_;
  wire [31:0] _0344_;
  wire [31:0] _0345_;
  wire [31:0] _0346_;
  wire [31:0] _0347_;
  wire [31:0] _0348_;
  wire [31:0] _0349_;
  wire [31:0] _0350_;
  wire [4:0] _0351_;
  wire [31:0] _0352_;
  wire [31:0] _0353_;
  wire [31:0] _0354_;
  wire [31:0] _0355_;
  wire [2:0] _0356_;
  wire [2:0] _0357_;
  wire [2:0] _0358_;
  wire [2:0] _0359_;
  wire [2:0] _0360_;
  wire [1:0] _0361_;
  wire [6:0] _0362_;
  wire [2:0] _0363_;
  wire [2:0] _0364_;
  wire [2:0] _0365_;
  wire [2:0] _0366_;
  wire [2:0] _0367_;
  wire [2:0] _0368_;
  wire [2:0] _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire [31:0] _0398_;
  wire [31:0] _0399_;
  wire [31:0] _0400_;
  wire [31:0] _0401_;
  wire [31:0] _0402_;
  wire [31:0] _0403_;
  wire [31:0] _0404_;
  wire [31:0] _0405_;
  wire [31:0] _0406_;
  wire [31:0] _0407_;
  wire [31:0] _0408_;
  wire [31:0] _0409_;
  wire [31:0] _0410_;
  wire [31:0] _0411_;
  wire [31:0] _0412_;
  wire [31:0] _0413_;
  wire [31:0] _0414_;
  wire [31:0] _0415_;
  wire [31:0] _0416_;
  wire [31:0] _0417_;
  wire [31:0] _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire [31:0] _0427_;
  wire [31:0] _0428_;
  wire [31:0] _0429_;
  wire [31:0] _0430_;
  wire [31:0] _0431_;
  wire [31:0] _0432_;
  wire [31:0] _0433_;
  wire [2:0] _0434_;
  wire [2:0] _0435_;
  wire [2:0] _0436_;
  wire [2:0] _0437_;
  wire [2:0] _0438_;
  wire [2:0] _0439_;
  wire [31:0] _0440_;
  wire [31:0] _0441_;
  wire [31:0] _0442_;
  wire [31:0] _0443_;
  wire [31:0] _0444_;
  wire [31:0] _0445_;
  wire [2:0] _0446_;
  wire [2:0] _0447_;
  wire [2:0] _0448_;
  wire [2:0] _0449_;
  wire [2:0] _0450_;
  wire [2:0] _0451_;
  wire [31:0] _0452_;
  wire [31:0] _0453_;
  wire [31:0] _0454_;
  wire [31:0] _0455_;
  wire [31:0] _0456_;
  wire [31:0] _0457_;
  wire [31:0] _0458_;
  wire [31:0] _0459_;
  wire [31:0] _0460_;
  wire [31:0] _0461_;
  wire [31:0] _0462_;
  wire [31:0] _0463_;
  wire [31:0] _0464_;
  wire [31:0] _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire [31:0] _0470_;
  wire [31:0] _0471_;
  wire [2:0] _0472_;
  wire [31:0] _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire [2:0] _0491_;
  /* cellift = 32'd1 */
  wire [2:0] _0492_;
  wire [2:0] _0493_;
  /* cellift = 32'd1 */
  wire [2:0] _0494_;
  wire [2:0] _0495_;
  /* cellift = 32'd1 */
  wire [2:0] _0496_;
  wire [2:0] _0497_;
  /* cellift = 32'd1 */
  wire [2:0] _0498_;
  wire [2:0] _0499_;
  /* cellift = 32'd1 */
  wire [2:0] _0500_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:837.38-837.51" */
  wire _0501_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:837.38-837.51" */
  wire _0502_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:846.33-846.46" */
  wire _0503_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:846.33-846.46" */
  wire _0504_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:939.13-939.47" */
  wire _0505_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:939.13-939.47" */
  wire _0506_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:943.13-943.48" */
  wire _0507_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:943.13-943.48" */
  wire _0508_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:948.12-948.25" */
  wire _0509_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:948.12-948.25" */
  wire _0510_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:953.33-953.46" */
  wire _0511_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:953.33-953.46" */
  wire _0512_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1003.16-1003.40" */
  wire _0513_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1003.16-1003.40" */
  wire _0514_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1003.46-1003.72" */
  wire _0515_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1003.46-1003.72" */
  wire _0516_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:837.23-837.52" */
  wire _0517_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:837.23-837.52" */
  wire _0518_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:837.22-837.67" */
  wire _0519_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:837.22-837.67" */
  wire _0520_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:880.53-880.103" */
  wire _0521_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:880.53-880.103" */
  wire _0522_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:889.29-889.50" */
  wire _0523_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:889.29-889.50" */
  wire _0524_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:889.55-889.76" */
  wire _0525_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:889.55-889.76" */
  wire _0526_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:890.8-890.37" */
  wire _0527_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:890.8-890.37" */
  wire _0528_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:894.13-894.33" */
  wire _0529_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:894.13-894.33" */
  wire _0530_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:899.13-899.33" */
  wire _0531_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:899.13-899.33" */
  wire _0532_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:909.19-909.42" */
  wire _0533_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:909.19-909.42" */
  wire _0534_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:910.68-910.103" */
  wire _0535_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:910.68-910.103" */
  wire _0536_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:931.13-931.50" */
  wire _0537_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:931.13-931.50" */
  wire _0538_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:935.13-935.51" */
  wire _0539_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:935.13-935.51" */
  wire _0540_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1003.15-1003.73" */
  wire _0541_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1003.15-1003.73" */
  wire _0542_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:817.15-817.42" */
  wire _0543_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:817.15-817.42" */
  wire _0544_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:910.22-910.62" */
  wire _0545_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:910.22-910.62" */
  wire _0546_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:837.72-837.87" */
  wire _0547_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:837.57-837.67" */
  wire _0548_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:889.42-889.50" */
  wire _0549_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:889.68-889.76" */
  wire _0550_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:879.67-879.95" */
  wire _0551_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:879.67-879.95" */
  wire _0552_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:879.66-879.108" */
  wire _0553_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:879.66-879.108" */
  wire _0554_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:889.28-889.77" */
  wire _0555_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:889.28-889.77" */
  wire _0556_;
  wire [31:0] _0557_;
  wire [31:0] _0558_;
  /* cellift = 32'd1 */
  wire [31:0] _0559_;
  wire [31:0] _0560_;
  /* cellift = 32'd1 */
  wire [31:0] _0561_;
  wire [31:0] _0562_;
  /* cellift = 32'd1 */
  wire [31:0] _0563_;
  wire [31:0] _0564_;
  /* cellift = 32'd1 */
  wire [31:0] _0565_;
  wire [31:0] _0566_;
  /* cellift = 32'd1 */
  wire [31:0] _0567_;
  /* cellift = 32'd1 */
  wire [31:0] _0568_;
  wire [31:0] _0569_;
  /* cellift = 32'd1 */
  wire [31:0] _0570_;
  wire [31:0] _0571_;
  /* cellift = 32'd1 */
  wire [31:0] _0572_;
  wire [31:0] _0573_;
  /* cellift = 32'd1 */
  wire [31:0] _0574_;
  wire [31:0] _0575_;
  wire [31:0] _0576_;
  /* cellift = 32'd1 */
  wire [31:0] _0577_;
  wire [31:0] _0578_;
  /* cellift = 32'd1 */
  wire [31:0] _0579_;
  /* cellift = 32'd1 */
  wire [31:0] _0580_;
  wire [31:0] _0581_;
  /* cellift = 32'd1 */
  wire [31:0] _0582_;
  wire [31:0] _0583_;
  /* cellift = 32'd1 */
  wire [31:0] _0584_;
  wire [31:0] _0585_;
  /* cellift = 32'd1 */
  wire [31:0] _0586_;
  wire _0587_;
  wire _0588_;
  /* cellift = 32'd1 */
  wire _0589_;
  wire _0590_;
  /* cellift = 32'd1 */
  wire _0591_;
  /* cellift = 32'd1 */
  wire _0592_;
  /* cellift = 32'd1 */
  wire _0593_;
  wire _0594_;
  /* cellift = 32'd1 */
  wire _0595_;
  wire _0596_;
  /* cellift = 32'd1 */
  wire _0597_;
  wire [31:0] _0598_;
  /* cellift = 32'd1 */
  wire [31:0] _0599_;
  wire [31:0] _0600_;
  /* cellift = 32'd1 */
  wire [31:0] _0601_;
  wire [31:0] _0602_;
  /* cellift = 32'd1 */
  wire [31:0] _0603_;
  wire _0604_;
  /* cellift = 32'd1 */
  wire _0605_;
  wire _0606_;
  /* cellift = 32'd1 */
  wire _0607_;
  wire _0608_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:782.7-782.20" */
  wire activate_trap;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:782.7-782.20" */
  wire activate_trap_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:769.7-769.16" */
  wire basic_rdy;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:769.7-769.16" */
  wire basic_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:754.14-754.20" */
  output branch;
  wire branch;
  /* cellift = 32'd1 */
  output branch_t0;
  wire branch_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:753.21-753.34" */
  output [31:0] branch_target;
  wire [31:0] branch_target;
  /* cellift = 32'd1 */
  output [31:0] branch_target_t0;
  wire [31:0] branch_target_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:726.13-726.16" */
  input clk;
  wire clk;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:779.7-779.21" */
  wire core_interrupt;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:780.13-780.33" */
  wire [3:0] core_interrupt_cause;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:780.13-780.33" */
  wire [3:0] core_interrupt_cause_t0;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:779.7-779.21" */
  wire core_interrupt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:776.14-776.22" */
  wire [31:0] csr_data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:776.14-776.22" */
  wire [31:0] csr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:775.7-775.14" */
  wire csr_rdy;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:775.7-775.14" */
  wire csr_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:774.7-774.14" */
  wire csr_vld;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:774.7-774.14" */
  wire csr_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:761.13-761.21" */
  input data_ack;
  wire data_ack;
  /* cellift = 32'd1 */
  input data_ack_t0;
  wire data_ack_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:755.21-755.30" */
  output [31:0] data_addr;
  wire [31:0] data_addr;
  /* cellift = 32'd1 */
  output [31:0] data_addr_t0;
  wire [31:0] data_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:758.20-758.29" */
  output [3:0] data_mask;
  wire [3:0] data_mask;
  /* cellift = 32'd1 */
  output [3:0] data_mask_t0;
  wire [3:0] data_mask_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:756.20-756.32" */
  input [31:0] data_rd_data;
  wire [31:0] data_rd_data;
  /* cellift = 32'd1 */
  input [31:0] data_rd_data_t0;
  wire [31:0] data_rd_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:760.14-760.22" */
  output data_req;
  wire data_req;
  /* cellift = 32'd1 */
  output data_req_t0;
  wire data_req_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:757.21-757.33" */
  output [31:0] data_wr_data;
  wire [31:0] data_wr_data;
  /* cellift = 32'd1 */
  output [31:0] data_wr_data_t0;
  wire [31:0] data_wr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:759.14-759.24" */
  output data_wr_en;
  wire data_wr_en;
  /* cellift = 32'd1 */
  output data_wr_en_t0;
  wire data_wr_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:732.20-732.31" */
  input [31:0] decode_addr;
  wire [31:0] decode_addr;
  /* cellift = 32'd1 */
  input [31:0] decode_addr_t0;
  wire [31:0] decode_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:734.19-734.31" */
  input [3:0] decode_aluop;
  wire [3:0] decode_aluop;
  /* cellift = 32'd1 */
  input [3:0] decode_aluop_t0;
  wire [3:0] decode_aluop_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:733.13-733.25" */
  input decode_basic;
  wire decode_basic;
  /* cellift = 32'd1 */
  input decode_basic_t0;
  wire decode_basic_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:737.13-737.26" */
  input decode_branch;
  wire decode_branch;
  /* cellift = 32'd1 */
  input decode_branch_t0;
  wire decode_branch_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:741.13-741.23" */
  input decode_csr;
  wire decode_csr;
  /* cellift = 32'd1 */
  input decode_csr_t0;
  wire decode_csr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:744.13-744.27" */
  input decode_illegal;
  wire decode_illegal;
  /* cellift = 32'd1 */
  input decode_illegal_t0;
  wire decode_illegal_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:729.20-729.29" */
  input [31:0] decode_ir;
  wire [31:0] decode_ir;
  /* cellift = 32'd1 */
  input [31:0] decode_ir_t0;
  wire [31:0] decode_ir_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:736.13-736.24" */
  input decode_jump;
  wire decode_jump;
  /* cellift = 32'd1 */
  input decode_jump_t0;
  wire decode_jump_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:738.13-738.24" */
  input decode_load;
  wire decode_load;
  /* cellift = 32'd1 */
  input decode_load_t0;
  wire decode_load_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:740.19-740.30" */
  input [3:0] decode_mask;
  wire [3:0] decode_mask;
  /* cellift = 32'd1 */
  input [3:0] decode_mask_t0;
  wire [3:0] decode_mask_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:745.13-745.34" */
  input decode_misaligned_jmp;
  wire decode_misaligned_jmp;
  /* cellift = 32'd1 */
  input decode_misaligned_jmp_t0;
  wire decode_misaligned_jmp_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:746.13-746.35" */
  input decode_misaligned_ldst;
  wire decode_misaligned_ldst;
  /* cellift = 32'd1 */
  input decode_misaligned_ldst_t0;
  wire decode_misaligned_ldst_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:730.20-730.30" */
  input [31:0] decode_op1;
  wire [31:0] decode_op1;
  /* cellift = 32'd1 */
  input [31:0] decode_op1_t0;
  wire [31:0] decode_op1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:731.20-731.30" */
  input [31:0] decode_op2;
  wire [31:0] decode_op2;
  /* cellift = 32'd1 */
  input [31:0] decode_op2_t0;
  wire [31:0] decode_op2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:728.20-728.29" */
  input [31:0] decode_pc;
  wire [31:0] decode_pc;
  /* cellift = 32'd1 */
  input [31:0] decode_pc_t0;
  wire [31:0] decode_pc_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:748.14-748.24" */
  output decode_rdy;
  wire decode_rdy;
  /* cellift = 32'd1 */
  output decode_rdy_t0;
  wire decode_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:735.13-735.29" */
  input decode_regwr_alu;
  wire decode_regwr_alu;
  /* cellift = 32'd1 */
  input decode_regwr_alu_t0;
  wire decode_regwr_alu_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:739.13-739.25" */
  input decode_store;
  wire decode_store;
  /* cellift = 32'd1 */
  input decode_store_t0;
  wire decode_store_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:743.19-743.31" */
  input [1:0] decode_sysop;
  wire [1:0] decode_sysop;
  /* cellift = 32'd1 */
  input [1:0] decode_sysop_t0;
  wire [1:0] decode_sysop_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:742.13-742.26" */
  input decode_system;
  wire decode_system;
  /* cellift = 32'd1 */
  input decode_system_t0;
  wire decode_system_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:747.13-747.23" */
  input decode_vld;
  wire decode_vld;
  /* cellift = 32'd1 */
  input decode_vld_t0;
  wire decode_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:781.7-781.16" */
  wire exception;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:781.7-781.16" */
  wire exception_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:764.13-764.31" */
  input external_interrupt;
  wire external_interrupt;
  /* cellift = 32'd1 */
  input external_interrupt_t0;
  wire external_interrupt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:768.7-768.17" */
  wire instr_jump;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:768.7-768.17" */
  wire instr_jump_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:767.7-767.16" */
  wire instr_vld;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:767.7-767.16" */
  wire instr_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:778.6-778.13" */
  reg instret;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:778.6-778.13" */
  reg instret_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:772.14-772.23" */
  wire [31:0] load_data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:772.14-772.23" */
  wire [31:0] load_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:771.7-771.14" */
  wire lsu_rdy;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:771.7-771.14" */
  wire lsu_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:770.7-770.14" */
  wire lsu_vld;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:770.7-770.14" */
  wire lsu_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:791.12-791.22" */
  wire [2:0] next_state;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:791.12-791.22" */
  wire [2:0] next_state_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:777.7-777.16" */
  wire regwr_csr;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:777.7-777.16" */
  wire regwr_csr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:749.20-749.30" */
  output [31:0] regwr_data;
  reg [31:0] regwr_data;
  /* cellift = 32'd1 */
  output [31:0] regwr_data_t0;
  reg [31:0] regwr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:751.13-751.21" */
  output regwr_en;
  reg regwr_en;
  /* cellift = 32'd1 */
  output regwr_en_t0;
  reg regwr_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:773.7-773.16" */
  wire regwr_lsu;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:773.7-773.16" */
  wire regwr_lsu_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:752.14-752.27" */
  output regwr_pending;
  wire regwr_pending;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:788.7-788.31" */
  wire regwr_pending_firstcycle;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:788.7-788.31" */
  wire regwr_pending_firstcycle_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:789.6-789.25" */
  reg regwr_pending_later;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:789.6-789.25" */
  reg regwr_pending_later_t0;
  /* cellift = 32'd1 */
  output regwr_pending_t0;
  wire regwr_pending_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:750.19-750.28" */
  output [4:0] regwr_sel;
  reg [4:0] regwr_sel;
  /* cellift = 32'd1 */
  output [4:0] regwr_sel_t0;
  reg [4:0] regwr_sel_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:765.14-765.20" */
  wire [31:0] result;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:765.14-765.20" */
  wire [31:0] result_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:783.7-783.18" */
  wire return_trap;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:783.7-783.18" */
  wire return_trap_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:727.13-727.17" */
  input rstz;
  wire rstz;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:762.13-762.31" */
  input software_interrupt;
  wire software_interrupt;
  /* cellift = 32'd1 */
  input software_interrupt_t0;
  wire software_interrupt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:790.12-790.17" */
  reg [2:0] state;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:790.12-790.17" */
  reg [2:0] state_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:763.13-763.28" */
  input timer_interrupt;
  wire timer_interrupt;
  /* cellift = 32'd1 */
  input timer_interrupt_t0;
  wire timer_interrupt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:784.13-784.23" */
  reg [31:0] trap_cause;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:784.13-784.23" */
  reg [31:0] trap_cause_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:785.14-785.25" */
  wire [31:0] trap_handle;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:785.14-785.25" */
  wire [31:0] trap_handle_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:787.7-787.16" */
  wire trap_jump;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:787.7-787.16" */
  wire trap_jump_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:786.13-786.23" */
  reg [31:0] trap_value;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:786.13-786.23" */
  reg [31:0] trap_value_t0;
  assign regwr_pending_firstcycle = _0513_ & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:879.36-879.109" */ _0553_;
  assign _0157_ = _0514_ & _0553_;
  assign _0158_ = _0554_ & _0513_;
  assign _0159_ = _0514_ & _0554_;
  assign _0342_ = _0157_ | _0158_;
  assign regwr_pending_firstcycle_t0 = _0342_ | _0159_;
  assign _0443_ = _0000_ ^ trap_cause;
  assign _0444_ = _0602_ ^ regwr_data;
  assign _0445_ = _0002_ ^ trap_value;
  assign _0022_ = ~ _0151_;
  assign _0023_ = ~ rstz;
  assign _0021_ = ~ _0149_;
  assign _0343_ = _0001_ | trap_cause_t0;
  assign _0347_ = _0603_ | regwr_data_t0;
  assign _0352_ = _0003_ | trap_value_t0;
  assign _0344_ = _0443_ | _0343_;
  assign _0348_ = _0444_ | _0347_;
  assign _0353_ = _0445_ | _0352_;
  assign _0160_ = { _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_ } & _0001_;
  assign _0163_ = { _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_, _0151_ } & _0603_;
  assign _0166_ = { rstz, rstz, rstz, rstz, rstz } & decode_ir_t0[11:7];
  assign _0168_ = { _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_, _0149_ } & _0003_;
  assign _0161_ = { _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_ } & trap_cause_t0;
  assign _0164_ = { _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_ } & regwr_data_t0;
  assign _0167_ = { _0023_, _0023_, _0023_, _0023_, _0023_ } & regwr_sel_t0;
  assign _0169_ = { _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_ } & trap_value_t0;
  assign _0162_ = _0344_ & { _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_ };
  assign _0165_ = _0348_ & { _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_, _0152_ };
  assign _0170_ = _0353_ & { _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_, _0150_ };
  assign _0345_ = _0160_ | _0161_;
  assign _0349_ = _0163_ | _0164_;
  assign _0351_ = _0166_ | _0167_;
  assign _0354_ = _0168_ | _0169_;
  assign _0346_ = _0345_ | _0162_;
  assign _0350_ = _0349_ | _0165_;
  assign _0355_ = _0354_ | _0170_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME trap_cause_t0 */
  always_ff @(posedge clk)
    trap_cause_t0 <= _0346_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME regwr_data_t0 */
  always_ff @(posedge clk)
    regwr_data_t0 <= _0350_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME regwr_sel_t0 */
  always_ff @(posedge clk)
    regwr_sel_t0 <= _0351_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME trap_value_t0 */
  always_ff @(posedge clk)
    trap_value_t0 <= _0355_;
  assign _0024_ = | { _0508_, _0506_, _0540_, _0538_, _0536_, _0518_, core_interrupt_t0, decode_illegal_t0 };
  assign _0025_ = | { _0510_, _0518_, core_interrupt_t0 };
  assign _0026_ = | { _0502_, _0544_, exception_t0, core_interrupt_t0, decode_system_t0, decode_csr_t0, decode_vld_t0 };
  assign _0027_ = | { _0502_, decode_vld_t0 };
  assign _0028_ = | { _0504_, lsu_rdy_t0 };
  assign _0029_ = | { _0512_, csr_rdy_t0 };
  assign _0030_ = | { _0510_, core_interrupt_t0 };
  assign _0031_ = | { _0605_, trap_jump_t0 };
  assign _0032_ = | decode_sysop_t0;
  assign _0034_ = ~ { _0508_, _0506_, _0540_, _0538_, _0536_, _0518_, core_interrupt_t0, decode_illegal_t0 };
  assign _0035_ = ~ { _0510_, _0518_, core_interrupt_t0 };
  assign _0036_ = ~ { _0502_, _0544_, exception_t0, core_interrupt_t0, decode_vld_t0, decode_system_t0, decode_csr_t0 };
  assign _0037_ = ~ { _0502_, decode_vld_t0 };
  assign _0038_ = ~ { _0504_, lsu_rdy_t0 };
  assign _0039_ = ~ { _0512_, csr_rdy_t0 };
  assign _0040_ = ~ { _0510_, core_interrupt_t0 };
  assign _0041_ = ~ { _0605_, trap_jump_t0 };
  assign _0043_ = ~ state_t0;
  assign _0174_ = { _0507_, _0505_, _0539_, _0537_, _0535_, _0517_, core_interrupt, decode_illegal } & _0034_;
  assign _0175_ = { _0509_, _0517_, core_interrupt } & _0035_;
  assign _0178_ = { _0501_, _0543_, exception, core_interrupt, decode_vld, decode_system, decode_csr } & _0036_;
  assign _0179_ = { _0501_, decode_vld } & _0037_;
  assign _0180_ = { _0503_, lsu_rdy } & _0038_;
  assign _0181_ = { _0511_, csr_rdy } & _0039_;
  assign _0182_ = { _0509_, core_interrupt } & _0040_;
  assign _0183_ = { _0604_, trap_jump } & _0041_;
  assign _0329_ = decode_sysop & _0042_;
  assign _0337_ = state & _0043_;
  assign _0474_ = _0174_ == { 5'h00, _0034_[2], 2'h0 };
  assign _0475_ = _0175_ == { _0035_[2], 2'h0 };
  assign _0476_ = _0178_ == { _0036_[6], 3'h0, _0036_[2], 2'h0 };
  assign _0477_ = _0179_ == { _0037_[1], 1'h0 };
  assign _0478_ = _0180_ == { _0038_[1], 1'h0 };
  assign _0479_ = _0181_ == { _0039_[1], 1'h0 };
  assign _0480_ = _0182_ == { _0040_[1], 1'h0 };
  assign _0481_ = _0183_ == { _0041_[1], 1'h0 };
  assign _0482_ = _0329_ == _0042_;
  assign _0483_ = _0329_ == { _0042_[1], 1'h0 };
  assign _0484_ = _0329_ == { 1'h0, _0042_[0] };
  assign _0485_ = _0337_ == { _0043_[2:1], 1'h0 };
  assign _0486_ = _0337_ == { _0043_[2], 2'h0 };
  assign _0487_ = _0337_ == { 1'h0, _0043_[1:0] };
  assign _0488_ = _0337_ == { _0043_[2], 1'h0, _0043_[0] };
  assign _0489_ = _0337_ == { 1'h0, _0043_[1], 1'h0 };
  assign _0490_ = _0337_ == { 2'h0, _0043_[0] };
  assign _0128_ = _0474_ & _0024_;
  assign _0130_ = _0475_ & _0025_;
  assign _0136_ = _0476_ & _0026_;
  assign _0138_ = _0477_ & _0027_;
  assign _0140_ = _0478_ & _0028_;
  assign _0142_ = _0479_ & _0029_;
  assign _0144_ = _0480_ & _0030_;
  assign _0146_ = _0481_ & _0031_;
  assign _0607_ = _0482_ & _0032_;
  assign _0492_[2] = _0483_ & _0032_;
  assign _0508_ = _0484_ & _0032_;
  assign _0605_ = _0485_ & _0033_;
  assign return_trap_t0 = _0486_ & _0033_;
  assign activate_trap_t0 = _0487_ & _0033_;
  assign _0510_ = _0488_ & _0033_;
  assign _0512_ = _0489_ & _0033_;
  assign _0504_ = _0490_ & _0033_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:881.2-906.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME regwr_en */
  always_ff @(posedge clk)
    if (!rstz) regwr_en <= 1'h0;
    else regwr_en <= _0590_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:917.2-952.7" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME trap_cause */
  always_ff @(posedge clk)
    if (_0149_) trap_cause <= _0000_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:881.2-906.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME regwr_pending_later */
  always_ff @(posedge clk)
    if (!rstz) regwr_pending_later <= 1'h0;
    else regwr_pending_later <= _0596_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:881.2-906.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME regwr_data */
  always_ff @(posedge clk)
    if (_0151_) regwr_data <= _0602_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:881.2-906.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME regwr_sel */
  always_ff @(posedge clk)
    if (rstz) regwr_sel <= decode_ir[11:7];
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:999.2-1003.74" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME instret */
  always_ff @(posedge clk)
    if (!rstz) instret <= 1'h0;
    else instret <= _0541_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:917.2-952.7" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME trap_value */
  always_ff @(posedge clk)
    if (_0149_) trap_value <= _0002_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:793.2-797.24" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME state */
  always_ff @(posedge clk)
    if (!rstz) state <= 3'h0;
    else if (_0153_) state <= next_state;
  assign _0198_ = decode_vld_t0 & decode_rdy;
  assign _0201_ = decode_system_t0 & trap_jump;
  assign _0204_ = _0520_ & _0547_;
  assign _0207_ = _0518_ & _0548_;
  assign _0210_ = instr_vld_t0 & decode_basic;
  assign _0213_ = _0514_ & regwr_pending_later;
  assign _0216_ = regwr_lsu_t0 & _0549_;
  assign _0219_ = regwr_csr_t0 & _0550_;
  assign _0222_ = instr_vld_t0 & decode_regwr_alu;
  assign _0217_ = lsu_rdy_t0 & regwr_lsu;
  assign _0220_ = csr_rdy_t0 & regwr_csr;
  assign _0227_ = instr_vld_t0 & instr_jump;
  assign _0230_ = decode_vld_t0 & _0501_;
  assign _0233_ = decode_misaligned_jmp_t0 & instr_jump;
  assign _0236_ = decode_misaligned_ldst_t0 & decode_load;
  assign _0239_ = decode_misaligned_ldst_t0 & decode_store;
  assign _0199_ = decode_rdy_t0 & decode_vld;
  assign _0202_ = trap_jump_t0 & decode_system;
  assign _0205_ = core_interrupt_t0 & _0519_;
  assign _0208_ = exception_t0 & _0517_;
  assign _0211_ = decode_basic_t0 & instr_vld;
  assign _0214_ = regwr_pending_later_t0 & _0064_;
  assign _0223_ = decode_regwr_alu_t0 & instr_vld;
  assign _0225_ = regwr_lsu_t0 & lsu_rdy;
  assign _0226_ = regwr_csr_t0 & csr_rdy;
  assign _0228_ = instr_jump_t0 & instr_vld;
  assign _0231_ = _0502_ & decode_vld;
  assign _0234_ = instr_jump_t0 & decode_misaligned_jmp;
  assign _0237_ = decode_load_t0 & decode_misaligned_ldst;
  assign _0240_ = decode_store_t0 & decode_misaligned_ldst;
  assign _0200_ = decode_vld_t0 & decode_rdy_t0;
  assign _0203_ = decode_system_t0 & trap_jump_t0;
  assign _0206_ = _0520_ & core_interrupt_t0;
  assign _0209_ = _0518_ & exception_t0;
  assign _0212_ = instr_vld_t0 & decode_basic_t0;
  assign _0215_ = _0514_ & regwr_pending_later_t0;
  assign _0224_ = instr_vld_t0 & decode_regwr_alu_t0;
  assign _0218_ = lsu_rdy_t0 & regwr_lsu_t0;
  assign _0221_ = csr_rdy_t0 & regwr_csr_t0;
  assign _0229_ = instr_vld_t0 & instr_jump_t0;
  assign _0232_ = decode_vld_t0 & _0502_;
  assign _0235_ = decode_misaligned_jmp_t0 & instr_jump_t0;
  assign _0238_ = decode_misaligned_ldst_t0 & decode_load_t0;
  assign _0241_ = decode_misaligned_ldst_t0 & decode_store_t0;
  assign _0370_ = _0198_ | _0199_;
  assign _0371_ = _0201_ | _0202_;
  assign _0372_ = _0204_ | _0205_;
  assign _0373_ = _0207_ | _0208_;
  assign _0374_ = _0210_ | _0211_;
  assign _0375_ = _0213_ | _0214_;
  assign _0376_ = _0216_ | _0217_;
  assign _0377_ = _0219_ | _0220_;
  assign _0378_ = _0222_ | _0223_;
  assign _0379_ = _0217_ | _0225_;
  assign _0380_ = _0220_ | _0226_;
  assign _0381_ = _0227_ | _0228_;
  assign _0382_ = _0230_ | _0231_;
  assign _0383_ = _0233_ | _0234_;
  assign _0384_ = _0236_ | _0237_;
  assign _0385_ = _0239_ | _0240_;
  assign _0514_ = _0370_ | _0200_;
  assign _0516_ = _0371_ | _0203_;
  assign instr_vld_t0 = _0372_ | _0206_;
  assign _0520_ = _0373_ | _0209_;
  assign basic_rdy_t0 = _0374_ | _0212_;
  assign _0522_ = _0375_ | _0215_;
  assign _0524_ = _0376_ | _0218_;
  assign _0526_ = _0377_ | _0221_;
  assign _0528_ = _0378_ | _0224_;
  assign _0530_ = _0379_ | _0218_;
  assign _0532_ = _0380_ | _0221_;
  assign _0534_ = _0381_ | _0229_;
  assign _0518_ = _0382_ | _0232_;
  assign _0536_ = _0383_ | _0235_;
  assign _0538_ = _0384_ | _0238_;
  assign _0540_ = _0385_ | _0241_;
  assign _0044_ = | { _0510_, _0518_ };
  assign _0045_ = | { _0532_, _0530_, _0528_ };
  assign _0046_ = | { _0156_, _0605_, _0512_, _0504_, _0502_, _0510_ };
  assign _0047_ = | { return_trap_t0, activate_trap_t0 };
  assign _0048_ = | { _0605_, _0510_, return_trap_t0, activate_trap_t0 };
  assign _0033_ = | state_t0;
  assign _0049_ = | { basic_rdy_t0, csr_rdy_t0, lsu_rdy_t0 };
  assign _0050_ = ~ { _0510_, _0518_ };
  assign _0051_ = ~ { _0532_, _0530_, _0528_ };
  assign _0052_ = ~ { _0156_, _0605_, _0512_, _0510_, _0504_, _0502_ };
  assign _0053_ = ~ { return_trap_t0, activate_trap_t0 };
  assign _0054_ = ~ { _0605_, _0510_, return_trap_t0, activate_trap_t0 };
  assign _0042_ = ~ decode_sysop_t0;
  assign _0055_ = ~ { csr_rdy_t0, lsu_rdy_t0, basic_rdy_t0 };
  assign _0176_ = { _0509_, _0517_ } & _0050_;
  assign _0177_ = { _0531_, _0529_, _0527_ } & _0051_;
  assign _0184_ = { _0155_, _0604_, _0511_, _0509_, _0503_, _0501_ } & _0052_;
  assign _0185_ = { return_trap, activate_trap } & _0053_;
  assign _0186_ = { _0604_, _0509_, return_trap, activate_trap } & _0054_;
  assign _0338_ = { csr_rdy, lsu_rdy, basic_rdy } & _0055_;
  assign _0056_ = ! _0176_;
  assign _0057_ = ! _0177_;
  assign _0058_ = ! _0184_;
  assign _0059_ = ! _0185_;
  assign _0060_ = ! _0186_;
  assign _0061_ = ! _0329_;
  assign _0062_ = ! _0337_;
  assign _0063_ = ! _0338_;
  assign _0132_ = _0056_ & _0044_;
  assign _0134_ = _0057_ & _0045_;
  assign _0148_ = _0058_ & _0046_;
  assign _0156_ = _0059_ & _0047_;
  assign _0120_ = _0060_ & _0048_;
  assign _0506_ = _0061_ & _0032_;
  assign _0502_ = _0062_ & _0033_;
  assign decode_rdy_t0 = _0063_ & _0049_;
  assign _0065_ = ~ decode_load;
  assign _0067_ = ~ decode_jump;
  assign _0068_ = ~ _0533_;
  assign _0069_ = ~ decode_illegal;
  assign _0070_ = ~ _0545_;
  assign _0066_ = ~ instr_vld;
  assign _0071_ = ~ _0515_;
  assign _0072_ = ~ decode_store;
  assign _0073_ = ~ _0503_;
  assign _0074_ = ~ decode_branch;
  assign _0075_ = ~ trap_jump;
  assign _0076_ = ~ decode_misaligned_ldst;
  assign _0077_ = ~ _0535_;
  assign _0078_ = ~ _0511_;
  assign _0242_ = _0514_ & _0071_;
  assign _0245_ = decode_load_t0 & _0072_;
  assign _0248_ = instr_vld_t0 & _0073_;
  assign _0251_ = decode_jump_t0 & _0074_;
  assign _0254_ = _0534_ & _0075_;
  assign _0257_ = decode_illegal_t0 & _0076_;
  assign _0260_ = _0546_ & _0077_;
  assign _0263_ = instr_vld_t0 & _0078_;
  assign _0243_ = _0516_ & _0064_;
  assign _0246_ = decode_store_t0 & _0065_;
  assign _0249_ = _0504_ & _0066_;
  assign _0252_ = decode_branch_t0 & _0067_;
  assign _0255_ = trap_jump_t0 & _0068_;
  assign _0258_ = decode_misaligned_ldst_t0 & _0069_;
  assign _0261_ = _0536_ & _0070_;
  assign _0264_ = _0512_ & _0066_;
  assign _0244_ = _0514_ & _0516_;
  assign _0247_ = decode_load_t0 & decode_store_t0;
  assign _0250_ = instr_vld_t0 & _0504_;
  assign _0253_ = decode_jump_t0 & decode_branch_t0;
  assign _0256_ = _0534_ & trap_jump_t0;
  assign _0259_ = decode_illegal_t0 & decode_misaligned_ldst_t0;
  assign _0262_ = _0546_ & _0536_;
  assign _0265_ = instr_vld_t0 & _0512_;
  assign _0386_ = _0242_ | _0243_;
  assign _0387_ = _0245_ | _0246_;
  assign _0388_ = _0248_ | _0249_;
  assign _0389_ = _0251_ | _0252_;
  assign _0390_ = _0254_ | _0255_;
  assign _0391_ = _0257_ | _0258_;
  assign _0392_ = _0260_ | _0261_;
  assign _0393_ = _0263_ | _0264_;
  assign _0542_ = _0386_ | _0244_;
  assign _0544_ = _0387_ | _0247_;
  assign lsu_vld_t0 = _0388_ | _0250_;
  assign instr_jump_t0 = _0389_ | _0253_;
  assign branch_t0 = _0390_ | _0256_;
  assign _0546_ = _0391_ | _0259_;
  assign exception_t0 = _0392_ | _0262_;
  assign csr_vld_t0 = _0393_ | _0265_;
  assign _0079_ = ~ { _0606_, _0606_, _0606_ };
  assign _0080_ = ~ { _0604_, _0604_, _0604_ };
  assign _0081_ = ~ { _0503_, _0503_, _0503_ };
  assign _0082_ = ~ { _0511_, _0511_, _0511_ };
  assign _0083_ = ~ { _0119_, _0119_, _0119_ };
  assign _0085_ = ~ { _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_, _0505_ };
  assign _0086_ = ~ { _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_ };
  assign _0087_ = ~ { _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_ };
  assign _0088_ = ~ { _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_ };
  assign _0089_ = ~ { decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal };
  assign _0084_ = ~ { core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt };
  assign _0090_ = ~ { _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_ };
  assign _0064_ = ~ _0513_;
  assign _0091_ = ~ _0531_;
  assign _0092_ = ~ _0529_;
  assign _0093_ = ~ _0527_;
  assign _0094_ = ~ { _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_ };
  assign _0095_ = ~ { _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_ };
  assign _0096_ = ~ { core_interrupt, core_interrupt, core_interrupt };
  assign _0097_ = ~ { decode_system, decode_system, decode_system };
  assign _0098_ = ~ { exception, exception, exception };
  assign _0099_ = ~ { trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump };
  assign _0363_ = { _0607_, _0607_, _0607_ } | _0079_;
  assign _0364_ = { _0605_, _0605_, _0605_ } | _0080_;
  assign _0365_ = { _0504_, _0504_, _0504_ } | _0081_;
  assign _0366_ = { _0512_, _0512_, _0512_ } | _0082_;
  assign _0367_ = { _0120_, _0120_, _0120_ } | _0083_;
  assign _0402_ = { _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_ } | _0085_;
  assign _0403_ = { _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_ } | _0086_;
  assign _0406_ = { _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_ } | _0087_;
  assign _0409_ = { _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_ } | _0088_;
  assign _0412_ = { decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0 } | _0089_;
  assign _0398_ = { core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0 } | _0084_;
  assign _0415_ = { _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_ } | _0090_;
  assign _0419_ = _0532_ | _0091_;
  assign _0420_ = _0530_ | _0092_;
  assign _0421_ = _0528_ | _0093_;
  assign _0423_ = _0514_ | _0064_;
  assign _0428_ = { _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_ } | _0094_;
  assign _0431_ = { _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_ } | _0095_;
  assign _0434_ = { core_interrupt_t0, core_interrupt_t0, core_interrupt_t0 } | _0096_;
  assign _0435_ = { decode_system_t0, decode_system_t0, decode_system_t0 } | _0097_;
  assign _0438_ = { exception_t0, exception_t0, exception_t0 } | _0098_;
  assign _0440_ = { trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0 } | _0099_;
  assign _0368_ = { _0120_, _0120_, _0120_ } | { _0119_, _0119_, _0119_ };
  assign _0400_ = { _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_, _0510_ } | { _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_, _0509_ };
  assign _0401_ = { _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_, _0508_ } | { _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_, _0507_ };
  assign _0404_ = { _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_ } | { _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_, _0539_ };
  assign _0407_ = { _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_ } | { _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_, _0537_ };
  assign _0410_ = { _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_ } | { _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_, _0535_ };
  assign _0413_ = { decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0 } | { decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal, decode_illegal };
  assign _0399_ = { core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0 } | { core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt, core_interrupt };
  assign _0416_ = { _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_ } | { _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_, _0517_ };
  assign _0424_ = _0514_ | _0513_;
  assign _0422_ = _0528_ | _0527_;
  assign _0427_ = { _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_, _0532_ } | { _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_, _0531_ };
  assign _0429_ = { _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_ } | { _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_, _0529_ };
  assign _0432_ = { _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_ } | { _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_, _0527_ };
  assign _0436_ = { decode_system_t0, decode_system_t0, decode_system_t0 } | { decode_system, decode_system, decode_system };
  assign _0439_ = { decode_vld_t0, decode_vld_t0, decode_vld_t0 } | { decode_vld, decode_vld, decode_vld };
  assign _0441_ = { trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0 } | { trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump, trap_jump };
  assign _0187_ = { _0492_[2], _0492_[2], _0492_[2] } & _0363_;
  assign _0189_ = _0494_ & _0364_;
  assign _0191_ = _0008_ & _0365_;
  assign _0193_ = _0498_ & _0366_;
  assign _0195_ = _0500_ & _0367_;
  assign _0278_ = _0559_ & _0402_;
  assign _0280_ = _0561_ & _0403_;
  assign _0283_ = _0563_ & _0406_;
  assign _0286_ = _0565_ & _0409_;
  assign _0289_ = _0567_ & _0412_;
  assign _0292_ = _0568_ & _0398_;
  assign _0296_ = _0577_ & _0403_;
  assign _0298_ = _0579_ & _0406_;
  assign _0300_ = _0580_ & _0409_;
  assign _0302_ = _0582_ & _0412_;
  assign _0304_ = _0584_ & _0398_;
  assign _0306_ = _0574_ & _0415_;
  assign _0309_ = _0532_ & _0420_;
  assign _0311_ = _0589_ & _0421_;
  assign _0313_ = regwr_pending_later_t0 & _0423_;
  assign _0316_ = _0592_ & _0419_;
  assign _0318_ = _0593_ & _0420_;
  assign _0320_ = _0595_ & _0421_;
  assign _0323_ = _0599_ & _0428_;
  assign _0326_ = _0601_ & _0431_;
  assign _0330_ = _0018_ & _0435_;
  assign _0333_ = _0014_ & _0438_;
  assign _0335_ = _0012_ & _0434_;
  assign _0339_ = decode_addr_t0 & _0440_;
  assign _0196_ = _0496_ & _0368_;
  assign _0559_ = decode_pc_t0 & _0401_;
  assign _0281_ = decode_addr_t0 & _0404_;
  assign _0284_ = decode_addr_t0 & _0407_;
  assign _0287_ = decode_addr_t0 & _0410_;
  assign _0290_ = decode_ir_t0 & _0413_;
  assign _0294_ = _0570_ & _0416_;
  assign _0574_ = _0572_ & _0400_;
  assign _0572_ = { 28'h0000000, core_interrupt_cause_t0 } & _0399_;
  assign _0307_ = _0586_ & _0416_;
  assign _0314_ = _0556_ & _0424_;
  assign _0321_ = _0592_ & _0422_;
  assign _0599_ = csr_data_t0 & _0427_;
  assign _0324_ = load_data_t0 & _0429_;
  assign _0327_ = result_t0 & _0432_;
  assign _0331_ = _0016_ & _0436_;
  assign _0008_ = _0010_ & _0439_;
  assign _0340_ = trap_handle_t0 & _0441_;
  assign _0369_ = _0195_ | _0196_;
  assign _0405_ = _0280_ | _0281_;
  assign _0408_ = _0283_ | _0284_;
  assign _0411_ = _0286_ | _0287_;
  assign _0414_ = _0289_ | _0290_;
  assign _0417_ = _0304_ | _0572_;
  assign _0418_ = _0306_ | _0307_;
  assign _0425_ = _0313_ | _0314_;
  assign _0426_ = _0320_ | _0321_;
  assign _0430_ = _0323_ | _0324_;
  assign _0433_ = _0326_ | _0327_;
  assign _0437_ = _0330_ | _0331_;
  assign _0442_ = _0339_ | _0340_;
  assign _0448_ = _0493_ ^ _0006_;
  assign _0449_ = _0007_ ^ _0020_;
  assign _0450_ = _0497_ ^ _0004_;
  assign _0451_ = _0499_ ^ _0495_;
  assign _0453_ = _0560_ ^ decode_addr;
  assign _0454_ = _0562_ ^ decode_addr;
  assign _0455_ = _0564_ ^ decode_addr;
  assign _0456_ = _0566_ ^ decode_ir;
  assign _0458_ = _0558_ ^ _0569_;
  assign _0464_ = _0583_ ^ { 28'h8000000, core_interrupt_cause };
  assign _0465_ = _0573_ ^ _0585_;
  assign _0466_ = regwr_pending_later ^ _0555_;
  assign _0469_ = _0594_ ^ _0467_;
  assign _0470_ = _0598_ ^ load_data;
  assign _0471_ = _0600_ ^ result;
  assign _0472_ = _0017_ ^ _0015_;
  assign _0473_ = decode_addr ^ trap_handle;
  assign _0188_ = { _0607_, _0607_, _0607_ } & { _0107_[1], _0447_[1], _0107_[0] };
  assign _0494_ = { _0156_, _0156_, _0156_ } & { _0110_, _0005_[0] };
  assign _0190_ = { _0605_, _0605_, _0605_ } & _0448_;
  assign _0192_ = { _0504_, _0504_, _0504_ } & _0449_;
  assign _0194_ = { _0512_, _0512_, _0512_ } & _0450_;
  assign _0197_ = { _0120_, _0120_, _0120_ } & _0451_;
  assign _0279_ = { _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_ } & _0452_;
  assign _0282_ = { _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_ } & _0453_;
  assign _0285_ = { _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_ } & _0454_;
  assign _0288_ = { _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_ } & _0455_;
  assign _0291_ = { decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0 } & _0456_;
  assign _0293_ = { core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0 } & _0457_;
  assign _0295_ = { _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_ } & _0458_;
  assign _0577_ = { _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_, _0506_ } & { _0459_[31:4], _0102_[2], _0459_[2], _0102_[1:0] };
  assign _0297_ = { _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_, _0540_ } & { _0460_[31:3], _0103_, _0460_[0] };
  assign _0299_ = { _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_, _0538_ } & { _0461_[31:3], _0104_, _0461_[1:0] };
  assign _0301_ = { _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_, _0536_ } & _0462_;
  assign _0303_ = { decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0, decode_illegal_t0 } & { _0463_[31:2], _0105_, _0463_[0] };
  assign _0305_ = { core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0, core_interrupt_t0 } & _0464_;
  assign _0308_ = { _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_, _0518_ } & _0465_;
  assign _0310_ = _0530_ & _0100_;
  assign _0312_ = _0528_ & _0101_;
  assign _0315_ = _0514_ & _0466_;
  assign _0317_ = _0532_ & _0467_;
  assign _0319_ = _0530_ & _0468_;
  assign _0322_ = _0528_ & _0469_;
  assign _0325_ = { _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_, _0530_ } & _0470_;
  assign _0328_ = { _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_, _0528_ } & _0471_;
  assign _0018_ = { _0544_, _0544_, _0544_ } & { _0019_[2:1], _0106_ };
  assign _0332_ = { decode_system_t0, decode_system_t0, decode_system_t0 } & _0472_;
  assign _0334_ = { exception_t0, exception_t0, exception_t0 } & { _0013_[2], _0108_ };
  assign _0336_ = { core_interrupt_t0, core_interrupt_t0, core_interrupt_t0 } & { _0011_[2], _0109_ };
  assign _0341_ = { trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0, trap_jump_t0 } & _0473_;
  assign _0016_ = _0188_ | _0187_;
  assign _0496_ = _0190_ | _0189_;
  assign _0498_ = _0192_ | _0191_;
  assign _0500_ = _0194_ | _0193_;
  assign next_state_t0 = _0197_ | _0369_;
  assign _0561_ = _0279_ | _0278_;
  assign _0563_ = _0282_ | _0405_;
  assign _0565_ = _0285_ | _0408_;
  assign _0567_ = _0288_ | _0411_;
  assign _0568_ = _0291_ | _0414_;
  assign _0570_ = _0293_ | _0292_;
  assign _0003_ = _0295_ | _0294_;
  assign _0579_ = _0297_ | _0296_;
  assign _0580_ = _0299_ | _0298_;
  assign _0582_ = _0301_ | _0300_;
  assign _0584_ = _0303_ | _0302_;
  assign _0586_ = _0305_ | _0417_;
  assign _0001_ = _0308_ | _0418_;
  assign _0589_ = _0310_ | _0309_;
  assign _0591_ = _0312_ | _0311_;
  assign _0592_ = _0315_ | _0425_;
  assign _0593_ = _0317_ | _0316_;
  assign _0595_ = _0319_ | _0318_;
  assign _0597_ = _0322_ | _0426_;
  assign _0601_ = _0325_ | _0430_;
  assign _0603_ = _0328_ | _0433_;
  assign _0014_ = _0332_ | _0437_;
  assign _0012_ = _0334_ | _0333_;
  assign _0010_ = _0336_ | _0335_;
  assign branch_target_t0 = _0341_ | _0442_;
  assign _0127_ = { _0507_, _0505_, _0539_, _0537_, _0535_, _0517_, core_interrupt, decode_illegal } != 8'h04;
  assign _0129_ = { _0509_, _0517_, core_interrupt } != 3'h4;
  assign _0131_ = | { _0509_, _0517_ };
  assign _0133_ = | { _0531_, _0529_, _0527_ };
  assign _0135_ = { _0501_, _0543_, exception, core_interrupt, decode_vld, decode_system, decode_csr } != 7'h44;
  assign _0137_ = { _0501_, decode_vld } != 2'h2;
  assign _0139_ = { _0503_, lsu_rdy } != 2'h2;
  assign _0141_ = { _0511_, csr_rdy } != 2'h2;
  assign _0143_ = { _0509_, core_interrupt } != 2'h2;
  assign _0145_ = { _0604_, trap_jump } != 2'h2;
  assign _0147_ = | { _0155_, _0604_, _0511_, _0509_, _0503_, _0501_ };
  assign _0149_ = & { _0131_, _0129_, _0127_ };
  assign _0151_ = & { _0133_, rstz };
  assign _0153_ = & { _0141_, _0147_, _0135_, _0137_, _0139_, _0143_, _0145_ };
  assign _0100_ = ~ _0587_;
  assign _0101_ = ~ _0588_;
  assign _0102_ = ~ { _0575_[3], _0575_[1:0] };
  assign _0103_ = ~ _0576_[2:1];
  assign _0104_ = ~ _0578_[2];
  assign _0105_ = ~ _0581_[1];
  assign _0106_ = ~ _0019_[0];
  assign _0107_ = ~ { _0491_[2], _0491_[0] };
  assign _0108_ = ~ _0013_[1:0];
  assign _0109_ = ~ _0011_[1:0];
  assign _0110_ = ~ _0005_[2:1];
  assign _0155_ = | { return_trap, activate_trap };
  assign _0111_ = ~ decode_regwr_alu;
  assign _0112_ = ~ _0551_;
  assign _0113_ = ~ regwr_pending_firstcycle;
  assign _0114_ = ~ _0523_;
  assign _0115_ = ~ regwr_lsu;
  assign _0116_ = ~ regwr_csr;
  assign _0117_ = ~ _0521_;
  assign _0118_ = ~ _0525_;
  assign _0266_ = decode_regwr_alu_t0 & _0115_;
  assign _0269_ = _0552_ & _0116_;
  assign _0272_ = regwr_pending_firstcycle_t0 & _0117_;
  assign _0275_ = _0524_ & _0118_;
  assign _0267_ = regwr_lsu_t0 & _0111_;
  assign _0270_ = regwr_csr_t0 & _0112_;
  assign _0273_ = _0522_ & _0113_;
  assign _0276_ = _0526_ & _0114_;
  assign _0268_ = decode_regwr_alu_t0 & regwr_lsu_t0;
  assign _0271_ = _0552_ & regwr_csr_t0;
  assign _0274_ = regwr_pending_firstcycle_t0 & _0522_;
  assign _0277_ = _0524_ & _0526_;
  assign _0394_ = _0266_ | _0267_;
  assign _0395_ = _0269_ | _0270_;
  assign _0396_ = _0272_ | _0273_;
  assign _0397_ = _0275_ | _0276_;
  assign _0552_ = _0394_ | _0268_;
  assign _0554_ = _0395_ | _0271_;
  assign regwr_pending_t0 = _0396_ | _0274_;
  assign _0556_ = _0397_ | _0277_;
  assign _0119_ = | { _0604_, _0509_, return_trap, activate_trap };
  assign { _0491_[2], _0447_[1], _0491_[0] } = _0608_ ? 3'h4 : 3'h3;
  assign _0015_ = _0606_ ? 3'h5 : { _0491_[2], _0447_[1], _0491_[0] };
  assign _0493_ = _0155_ ? 3'h6 : _0005_;
  assign _0495_ = _0604_ ? _0006_ : _0493_;
  assign _0497_ = _0503_ ? _0020_ : _0007_;
  assign _0499_ = _0511_ ? _0004_ : _0497_;
  assign next_state = _0119_ ? _0495_ : _0499_;
  assign _0121_ = | { _0132_, _0130_, _0128_ };
  assign _0122_ = | { _0148_, _0146_, _0144_, _0142_, _0140_, _0138_, _0136_ };
  assign _0360_ = { _0131_, _0129_, _0127_ } | { _0132_, _0130_, _0128_ };
  assign _0361_ = { _0133_, rstz } | { _0134_, 1'h0 };
  assign _0362_ = { _0141_, _0147_, _0135_, _0137_, _0139_, _0143_, _0145_ } | { _0142_, _0148_, _0136_, _0138_, _0140_, _0144_, _0146_ };
  assign _0123_ = & _0360_;
  assign _0124_ = & _0361_;
  assign _0125_ = & _0362_;
  assign _0150_ = _0121_ & _0123_;
  assign _0152_ = _0134_ & _0124_;
  assign _0154_ = _0122_ & _0125_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME regwr_en_t0 */
  always_ff @(posedge clk)
    if (!rstz) regwr_en_t0 <= 1'h0;
    else regwr_en_t0 <= _0591_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME regwr_pending_later_t0 */
  always_ff @(posedge clk)
    if (!rstz) regwr_pending_later_t0 <= 1'h0;
    else regwr_pending_later_t0 <= _0597_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME instret_t0 */
  always_ff @(posedge clk)
    if (!rstz) instret_t0 <= 1'h0;
    else instret_t0 <= _0542_;
  assign _0126_ = ~ _0153_;
  assign _0446_ = next_state ^ state;
  assign _0356_ = next_state_t0 | state_t0;
  assign _0357_ = _0446_ | _0356_;
  assign _0171_ = { _0153_, _0153_, _0153_ } & next_state_t0;
  assign _0172_ = { _0126_, _0126_, _0126_ } & state_t0;
  assign _0173_ = _0357_ & { _0154_, _0154_, _0154_ };
  assign _0358_ = _0171_ | _0172_;
  assign _0359_ = _0358_ | _0173_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  */
/* PC_TAINT_INFO STATE_NAME state_t0 */
  always_ff @(posedge clk)
    if (!rstz) state_t0 <= 3'h0;
    else state_t0 <= _0359_;
  assign _0513_ = decode_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1003.16-1003.40" */ decode_rdy;
  assign _0515_ = decode_system && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1003.46-1003.72" */ trap_jump;
  assign instr_vld = _0519_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:837.21-837.87" */ _0547_;
  assign _0519_ = _0517_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:837.22-837.67" */ _0548_;
  assign basic_rdy = instr_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:838.21-838.46" */ decode_basic;
  assign _0521_ = _0064_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:880.53-880.103" */ regwr_pending_later;
  assign _0523_ = regwr_lsu && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:889.29-889.50" */ _0549_;
  assign _0525_ = regwr_csr && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:889.55-889.76" */ _0550_;
  assign _0527_ = instr_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:890.8-890.37" */ decode_regwr_alu;
  assign _0529_ = lsu_rdy && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:894.13-894.33" */ regwr_lsu;
  assign _0531_ = csr_rdy && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:899.13-899.33" */ regwr_csr;
  assign _0533_ = instr_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:909.19-909.42" */ instr_jump;
  assign _0517_ = decode_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:918.7-918.36" */ _0501_;
  assign _0535_ = decode_misaligned_jmp && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:927.13-927.48" */ instr_jump;
  assign _0537_ = decode_misaligned_ldst && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:931.13-931.50" */ decode_load;
  assign _0539_ = decode_misaligned_ldst && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:935.13-935.51" */ decode_store;
  assign _0541_ = _0513_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1003.15-1003.73" */ _0515_;
  assign _0543_ = decode_load || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:817.15-817.42" */ decode_store;
  assign lsu_vld = instr_vld || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:846.19-846.47" */ _0503_;
  assign instr_jump = decode_jump || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:908.22-908.50" */ decode_branch;
  assign branch = _0533_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:909.18-909.56" */ trap_jump;
  assign _0545_ = decode_illegal || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:910.22-910.62" */ decode_misaligned_ldst;
  assign exception = _0545_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:910.21-910.104" */ _0535_;
  assign csr_vld = instr_vld || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:953.19-953.47" */ _0511_;
  assign _0547_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:837.72-837.87" */ core_interrupt;
  assign _0548_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:837.57-837.67" */ exception;
  assign _0549_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:889.42-889.50" */ lsu_rdy;
  assign _0550_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:889.68-889.76" */ csr_rdy;
  assign _0551_ = decode_regwr_alu | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:879.67-879.95" */ regwr_lsu;
  assign _0553_ = _0551_ | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:879.66-879.108" */ regwr_csr;
  assign regwr_pending = regwr_pending_firstcycle | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:880.25-880.104" */ _0521_;
  assign _0555_ = _0523_ | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:889.28-889.77" */ _0525_;
  assign _0557_ = core_interrupt ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:949.8-949.22|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:949.4-952.7" */ 32'd0 : 32'hxxxxxxxx;
  assign _0558_ = _0509_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:948.12-948.25|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:948.8-952.7" */ _0557_ : 32'hxxxxxxxx;
  assign _0452_ = _0507_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:943.13-943.48|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:943.9-946.7" */ decode_pc : 32'hxxxxxxxx;
  assign _0560_ = _0505_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:939.13-939.47|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:939.9-946.7" */ 32'd0 : _0452_;
  assign _0562_ = _0539_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:935.13-935.51|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:935.9-946.7" */ decode_addr : _0560_;
  assign _0564_ = _0537_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:931.13-931.50|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:931.9-946.7" */ decode_addr : _0562_;
  assign _0566_ = _0535_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:927.13-927.48|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:927.9-946.7" */ decode_addr : _0564_;
  assign _0457_ = decode_illegal ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:923.13-923.27|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:923.9-946.7" */ decode_ir : _0566_;
  assign _0569_ = core_interrupt ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:919.8-919.22|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:919.4-946.7" */ 32'd0 : _0457_;
  assign _0002_ = _0517_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:918.7-918.36|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:918.3-952.7" */ _0569_ : _0558_;
  assign _0571_ = core_interrupt ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:949.8-949.22|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:949.4-952.7" */ { 28'h8000000, core_interrupt_cause } : 32'hxxxxxxxx;
  assign _0573_ = _0509_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:948.12-948.25|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:948.8-952.7" */ _0571_ : 32'hxxxxxxxx;
  assign { _0459_[31:4], _0575_[3], _0459_[2], _0575_[1:0] } = _0507_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:943.13-943.48|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:943.9-946.7" */ 32'd3 : 32'hxxxxxxxx;
  assign { _0460_[31:3], _0576_[2:1], _0460_[0] } = _0505_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:939.13-939.47|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:939.9-946.7" */ 32'd11 : { _0459_[31:4], _0575_[3], _0459_[2], _0575_[1:0] };
  assign { _0461_[31:3], _0578_[2], _0461_[1:0] } = _0539_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:935.13-935.51|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:935.9-946.7" */ 32'd6 : { _0460_[31:3], _0576_[2:1], _0460_[0] };
  assign _0462_ = _0537_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:931.13-931.50|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:931.9-946.7" */ 32'd4 : { _0461_[31:3], _0578_[2], _0461_[1:0] };
  assign { _0463_[31:2], _0581_[1], _0463_[0] } = _0535_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:927.13-927.48|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:927.9-946.7" */ 32'd0 : _0462_;
  assign _0583_ = decode_illegal ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:923.13-923.27|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:923.9-946.7" */ 32'd2 : { _0463_[31:2], _0581_[1], _0463_[0] };
  assign _0585_ = core_interrupt ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:919.8-919.22|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:919.4-946.7" */ { 28'h8000000, core_interrupt_cause } : _0583_;
  assign _0000_ = _0517_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:918.7-918.36|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:918.3-952.7" */ _0585_ : _0573_;
  assign _0587_ = _0531_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:899.13-899.33|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:899.9-905.22" */ 1'h1 : 1'h0;
  assign _0588_ = _0529_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:894.13-894.33|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:894.9-905.22" */ 1'h1 : _0587_;
  assign _0590_ = _0527_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:890.8-890.37|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:890.4-905.22" */ 1'h1 : _0588_;
  assign _0467_ = _0513_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:888.8-888.32|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:888.4-889.78" */ _0555_ : regwr_pending_later;
  assign _0468_ = _0531_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:899.13-899.33|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:899.9-905.22" */ 1'h0 : _0467_;
  assign _0594_ = _0529_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:894.13-894.33|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:894.9-905.22" */ 1'h0 : _0468_;
  assign _0596_ = _0527_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:890.8-890.37|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:890.4-905.22" */ _0467_ : _0594_;
  assign _0598_ = _0531_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:899.13-899.33|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:899.9-905.22" */ csr_data : 32'hxxxxxxxx;
  assign _0600_ = _0529_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:894.13-894.33|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:894.9-905.22" */ load_data : _0598_;
  assign _0602_ = _0527_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:890.8-890.37|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:890.4-905.22" */ result : _0600_;
  assign _0006_ = trap_jump ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:833.9-833.18|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:833.5-834.24" */ 3'h0 : 3'hx;
  assign _0005_ = core_interrupt ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:828.9-828.23|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:828.5-829.24" */ 3'h3 : 3'hx;
  assign _0004_ = csr_rdy ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:825.9-825.16|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:825.5-826.24" */ 3'h0 : 3'hx;
  assign _0020_ = lsu_rdy ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:822.9-822.16|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:822.5-823.24" */ 3'h0 : 3'hx;
  assign _0019_ = decode_csr ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:819.15-819.25|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:819.11-820.25" */ 3'h2 : 3'hx;
  assign _0017_ = _0543_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:817.15-817.42|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:817.11-820.25" */ 3'h1 : _0019_;
  assign _0606_ = decode_sysop == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:812.7-816.14" */ 2'h3;
  assign _0608_ = decode_sysop == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:812.7-816.14" */ 2'h2;
  assign _0505_ = ! /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:812.7-816.14" */ decode_sysop;
  assign _0507_ = decode_sysop == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:812.7-816.14" */ 2'h1;
  assign _0013_ = decode_system ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:811.15-811.28|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:811.11-820.25" */ _0015_ : _0017_;
  assign _0011_ = exception ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:809.15-809.24|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:809.11-820.25" */ 3'h3 : _0013_;
  assign _0009_ = core_interrupt ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:807.10-807.24|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:807.6-820.25" */ 3'h3 : _0011_;
  assign _0007_ = decode_vld ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:806.9-806.19|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:806.5-820.25" */ _0009_ : 3'hx;
  assign _0604_ = state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:804.3-835.10" */ 3'h6;
  assign return_trap = state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:804.3-835.10" */ 3'h4;
  assign activate_trap = state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:804.3-835.10" */ 3'h3;
  assign _0509_ = state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:804.3-835.10" */ 3'h5;
  assign _0511_ = state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:804.3-835.10" */ 3'h2;
  assign _0503_ = state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:804.3-835.10" */ 3'h1;
  assign _0501_ = ! /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:804.3-835.10" */ state;
  assign decode_rdy = | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:839.22-839.52" */ { csr_rdy, lsu_rdy, basic_rdy };
  assign branch_target = trap_jump ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:907.26-907.63" */ trap_handle : decode_addr;
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:840.13-845.3" */
  kronos_alu u_alu (
    .aluop(decode_aluop),
    .aluop_t0(decode_aluop_t0),
    .op1(decode_op1),
    .op1_t0(decode_op1_t0),
    .op2(decode_op2),
    .op2_t0(decode_op2_t0),
    .result(result),
    .result_t0(result_t0)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:958.4-996.3" */
  \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  u_csr (
    .activate_trap(activate_trap),
    .activate_trap_t0(activate_trap_t0),
    .clk(clk),
    .core_interrupt(core_interrupt),
    .core_interrupt_cause(core_interrupt_cause),
    .core_interrupt_cause_t0(core_interrupt_cause_t0),
    .core_interrupt_t0(core_interrupt_t0),
    .csr_data(csr_data),
    .csr_data_t0(csr_data_t0),
    .csr_rdy(csr_rdy),
    .csr_rdy_t0(csr_rdy_t0),
    .csr_vld(csr_vld),
    .csr_vld_t0(csr_vld_t0),
    .decode_addr(decode_addr),
    .decode_addr_t0(decode_addr_t0),
    .decode_aluop(decode_aluop),
    .decode_aluop_t0(decode_aluop_t0),
    .decode_basic(decode_basic),
    .decode_basic_t0(decode_basic_t0),
    .decode_branch(decode_branch),
    .decode_branch_t0(decode_branch_t0),
    .decode_csr(decode_csr),
    .decode_csr_t0(decode_csr_t0),
    .decode_illegal(decode_illegal),
    .decode_illegal_t0(decode_illegal_t0),
    .decode_ir(decode_ir),
    .decode_ir_t0(decode_ir_t0),
    .decode_jump(decode_jump),
    .decode_jump_t0(decode_jump_t0),
    .decode_load(decode_load),
    .decode_load_t0(decode_load_t0),
    .decode_mask(decode_mask),
    .decode_mask_t0(decode_mask_t0),
    .decode_misaligned_jmp(decode_misaligned_jmp),
    .decode_misaligned_jmp_t0(decode_misaligned_jmp_t0),
    .decode_misaligned_ldst(decode_misaligned_ldst),
    .decode_misaligned_ldst_t0(decode_misaligned_ldst_t0),
    .decode_op1(decode_op1),
    .decode_op1_t0(decode_op1_t0),
    .decode_op2(decode_op2),
    .decode_op2_t0(decode_op2_t0),
    .decode_pc(decode_pc),
    .decode_pc_t0(decode_pc_t0),
    .decode_regwr_alu(decode_regwr_alu),
    .decode_regwr_alu_t0(decode_regwr_alu_t0),
    .decode_store(decode_store),
    .decode_store_t0(decode_store_t0),
    .decode_sysop(decode_sysop),
    .decode_sysop_t0(decode_sysop_t0),
    .decode_system(decode_system),
    .decode_system_t0(decode_system_t0),
    .external_interrupt(external_interrupt),
    .external_interrupt_t0(external_interrupt_t0),
    .instret(instret),
    .instret_t0(instret_t0),
    .regwr_csr(regwr_csr),
    .regwr_csr_t0(regwr_csr_t0),
    .return_trap(return_trap),
    .return_trap_t0(return_trap_t0),
    .rstz(rstz),
    .software_interrupt(software_interrupt),
    .software_interrupt_t0(software_interrupt_t0),
    .timer_interrupt(timer_interrupt),
    .timer_interrupt_t0(timer_interrupt_t0),
    .trap_cause(trap_cause),
    .trap_cause_t0(trap_cause_t0),
    .trap_handle(trap_handle),
    .trap_handle_t0(trap_handle_t0),
    .trap_jump(trap_jump),
    .trap_jump_t0(trap_jump_t0),
    .trap_value(trap_value),
    .trap_value_t0(trap_value_t0)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:847.13-878.3" */
  kronos_lsu u_lsu (
    .data_ack(data_ack),
    .data_ack_t0(data_ack_t0),
    .data_addr(data_addr),
    .data_addr_t0(data_addr_t0),
    .data_mask(data_mask),
    .data_mask_t0(data_mask_t0),
    .data_rd_data(data_rd_data),
    .data_rd_data_t0(data_rd_data_t0),
    .data_req(data_req),
    .data_req_t0(data_req_t0),
    .data_wr_data(data_wr_data),
    .data_wr_data_t0(data_wr_data_t0),
    .data_wr_en(data_wr_en),
    .data_wr_en_t0(data_wr_en_t0),
    .decode_addr(decode_addr),
    .decode_addr_t0(decode_addr_t0),
    .decode_aluop(decode_aluop),
    .decode_aluop_t0(decode_aluop_t0),
    .decode_basic(decode_basic),
    .decode_basic_t0(decode_basic_t0),
    .decode_branch(decode_branch),
    .decode_branch_t0(decode_branch_t0),
    .decode_csr(decode_csr),
    .decode_csr_t0(decode_csr_t0),
    .decode_illegal(decode_illegal),
    .decode_illegal_t0(decode_illegal_t0),
    .decode_ir(decode_ir),
    .decode_ir_t0(decode_ir_t0),
    .decode_jump(decode_jump),
    .decode_jump_t0(decode_jump_t0),
    .decode_load(decode_load),
    .decode_load_t0(decode_load_t0),
    .decode_mask(decode_mask),
    .decode_mask_t0(decode_mask_t0),
    .decode_misaligned_jmp(decode_misaligned_jmp),
    .decode_misaligned_jmp_t0(decode_misaligned_jmp_t0),
    .decode_misaligned_ldst(decode_misaligned_ldst),
    .decode_misaligned_ldst_t0(decode_misaligned_ldst_t0),
    .decode_op1(decode_op1),
    .decode_op1_t0(decode_op1_t0),
    .decode_op2(decode_op2),
    .decode_op2_t0(decode_op2_t0),
    .decode_pc(decode_pc),
    .decode_pc_t0(decode_pc_t0),
    .decode_regwr_alu(decode_regwr_alu),
    .decode_regwr_alu_t0(decode_regwr_alu_t0),
    .decode_store(decode_store),
    .decode_store_t0(decode_store_t0),
    .decode_sysop(decode_sysop),
    .decode_sysop_t0(decode_sysop_t0),
    .decode_system(decode_system),
    .decode_system_t0(decode_system_t0),
    .load_data(load_data),
    .load_data_t0(load_data_t0),
    .lsu_rdy(lsu_rdy),
    .lsu_rdy_t0(lsu_rdy_t0),
    .lsu_vld(lsu_vld),
    .lsu_vld_t0(lsu_vld_t0),
    .regwr_lsu(regwr_lsu),
    .regwr_lsu_t0(regwr_lsu_t0)
  );
  assign { _0447_[2], _0447_[0] } = _0107_;
  assign { _0459_[3], _0459_[1:0] } = _0102_;
  assign _0460_[2:1] = _0103_;
  assign _0461_[2] = _0104_;
  assign _0463_[1] = _0105_;
  assign _0491_[1] = _0447_[1];
  assign _0492_[1:0] = { _0492_[2], _0492_[2] };
  assign { _0575_[31:4], _0575_[2] } = { _0459_[31:4], _0459_[2] };
  assign { _0576_[31:3], _0576_[0] } = { _0460_[31:3], _0460_[0] };
  assign { _0578_[31:3], _0578_[1:0] } = { _0461_[31:3], _0461_[1:0] };
  assign { _0581_[31:2], _0581_[0] } = { _0463_[31:2], _0463_[0] };
endmodule

/* cellift =  1  */
/* hdlname = "\\kronos_csr" */
/* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:381.1-681.10" */
module \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr (clk, rstz, decode_pc, decode_ir, decode_op1, decode_op2, decode_addr, decode_basic, decode_aluop, decode_regwr_alu, decode_jump, decode_branch, decode_load, decode_store, decode_mask, decode_csr, decode_system, decode_sysop, decode_illegal, decode_misaligned_jmp, decode_misaligned_ldst
, csr_vld, csr_rdy, csr_data, regwr_csr, instret, activate_trap, return_trap, trap_cause, trap_value, trap_handle, trap_jump, software_interrupt, timer_interrupt, external_interrupt, core_interrupt, core_interrupt_cause, decode_addr_t0, decode_aluop_t0, decode_basic_t0, decode_branch_t0, decode_csr_t0
, decode_illegal_t0, decode_ir_t0, decode_jump_t0, decode_load_t0, decode_mask_t0, decode_misaligned_jmp_t0, decode_misaligned_ldst_t0, decode_op1_t0, decode_op2_t0, decode_pc_t0, decode_regwr_alu_t0, decode_store_t0, decode_sysop_t0, decode_system_t0, activate_trap_t0, core_interrupt_t0, core_interrupt_cause_t0, csr_data_t0, csr_rdy_t0, csr_vld_t0, external_interrupt_t0
, instret_t0, regwr_csr_t0, return_trap_t0, software_interrupt_t0, timer_interrupt_t0, trap_cause_t0, trap_handle_t0, trap_jump_t0, trap_value_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:500.2-511.5" */
  wire [1:0] _0000_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:500.2-511.5" */
  wire [1:0] _0001_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:588.39-588.58" */
  wire [31:0] _0002_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:588.39-588.58" */
  wire [31:0] _0003_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:632.15-632.46" */
  wire _0004_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:632.15-632.46" */
  wire _0005_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:632.14-632.56" */
  wire _0006_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:632.14-632.56" */
  wire _0007_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:633.15-633.43" */
  wire _0008_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:633.15-633.43" */
  wire _0009_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:633.14-633.53" */
  wire _0010_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:633.14-633.53" */
  wire _0011_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:634.15-634.46" */
  wire _0012_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:634.15-634.46" */
  wire _0013_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:634.14-634.56" */
  wire _0014_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:634.14-634.56" */
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire [1:0] _0032_;
  wire [1:0] _0033_;
  wire [1:0] _0034_;
  wire [1:0] _0035_;
  wire [1:0] _0036_;
  wire [1:0] _0037_;
  wire [2:0] _0038_;
  wire [1:0] _0039_;
  wire [11:0] _0040_;
  wire [1:0] _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire [2:0] _0054_;
  wire [2:0] _0055_;
  wire [1:0] _0056_;
  wire [1:0] _0057_;
  wire [1:0] _0058_;
  wire [2:0] _0059_;
  wire [3:0] _0060_;
  wire [2:0] _0061_;
  wire [2:0] _0062_;
  wire [5:0] _0063_;
  wire [4:0] _0064_;
  wire [4:0] _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire [31:0] _0081_;
  wire [31:0] _0082_;
  wire [18:0] _0083_;
  wire [18:0] _0084_;
  wire [18:0] _0085_;
  wire [18:0] _0086_;
  wire [18:0] _0087_;
  wire [18:0] _0088_;
  wire [18:0] _0089_;
  wire [18:0] _0090_;
  wire [2:0] _0091_;
  wire [2:0] _0092_;
  wire [2:0] _0093_;
  wire [2:0] _0094_;
  wire [2:0] _0095_;
  wire [2:0] _0096_;
  wire [2:0] _0097_;
  wire [2:0] _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire [1:0] _0113_;
  wire _0114_;
  wire _0115_;
  wire [31:0] _0116_;
  wire [31:0] _0117_;
  wire _0118_;
  wire [31:0] _0119_;
  wire _0120_;
  wire [1:0] _0121_;
  wire _0122_;
  wire [31:0] _0123_;
  wire [31:0] _0124_;
  wire _0125_;
  /* cellift = 32'd1 */
  wire _0126_;
  wire _0127_;
  /* cellift = 32'd1 */
  wire _0128_;
  wire _0129_;
  /* cellift = 32'd1 */
  wire _0130_;
  wire _0131_;
  /* cellift = 32'd1 */
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  /* cellift = 32'd1 */
  wire _0158_;
  wire _0159_;
  /* cellift = 32'd1 */
  wire _0160_;
  wire _0161_;
  /* cellift = 32'd1 */
  wire _0162_;
  wire _0163_;
  /* cellift = 32'd1 */
  wire _0164_;
  wire _0165_;
  /* cellift = 32'd1 */
  wire _0166_;
  wire _0167_;
  /* cellift = 32'd1 */
  wire _0168_;
  wire _0169_;
  /* cellift = 32'd1 */
  wire _0170_;
  wire _0171_;
  /* cellift = 32'd1 */
  wire _0172_;
  wire _0173_;
  /* cellift = 32'd1 */
  wire _0174_;
  wire _0175_;
  /* cellift = 32'd1 */
  wire _0176_;
  wire _0177_;
  /* cellift = 32'd1 */
  wire _0178_;
  wire _0179_;
  /* cellift = 32'd1 */
  wire _0180_;
  wire _0181_;
  /* cellift = 32'd1 */
  wire _0182_;
  wire _0183_;
  /* cellift = 32'd1 */
  wire _0184_;
  wire _0185_;
  /* cellift = 32'd1 */
  wire _0186_;
  wire _0187_;
  /* cellift = 32'd1 */
  wire _0188_;
  wire _0189_;
  /* cellift = 32'd1 */
  wire _0190_;
  wire _0191_;
  /* cellift = 32'd1 */
  wire _0192_;
  wire _0193_;
  /* cellift = 32'd1 */
  wire _0194_;
  wire _0195_;
  /* cellift = 32'd1 */
  wire _0196_;
  wire _0197_;
  /* cellift = 32'd1 */
  wire _0198_;
  wire _0199_;
  /* cellift = 32'd1 */
  wire _0200_;
  wire _0201_;
  wire [31:0] _0202_;
  wire [31:0] _0203_;
  wire [31:0] _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire [1:0] _0231_;
  wire [1:0] _0232_;
  wire [1:0] _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire [29:0] _0243_;
  wire [29:0] _0244_;
  wire [29:0] _0245_;
  wire [31:0] _0246_;
  wire [31:0] _0247_;
  wire [31:0] _0248_;
  wire [31:0] _0249_;
  wire [31:0] _0250_;
  wire [31:0] _0251_;
  wire [31:0] _0252_;
  wire [31:0] _0253_;
  wire [31:0] _0254_;
  wire [31:0] _0255_;
  wire [31:0] _0256_;
  wire [31:0] _0257_;
  wire [31:0] _0258_;
  wire [31:0] _0259_;
  wire [31:0] _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire [1:0] _0264_;
  wire [1:0] _0265_;
  wire [1:0] _0266_;
  wire [29:0] _0267_;
  wire [29:0] _0268_;
  wire [29:0] _0269_;
  wire [1:0] _0270_;
  wire [1:0] _0271_;
  wire [1:0] _0272_;
  wire [2:0] _0273_;
  wire [2:0] _0274_;
  wire [1:0] _0275_;
  wire [1:0] _0276_;
  wire [1:0] _0277_;
  wire [1:0] _0278_;
  wire [1:0] _0279_;
  wire [1:0] _0280_;
  wire [1:0] _0281_;
  wire [2:0] _0282_;
  wire [1:0] _0283_;
  wire [1:0] _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire [3:0] _0294_;
  wire [2:0] _0295_;
  wire [2:0] _0296_;
  wire [5:0] _0297_;
  wire [31:0] _0298_;
  wire [31:0] _0299_;
  wire [31:0] _0300_;
  wire [31:0] _0301_;
  wire [31:0] _0302_;
  wire [31:0] _0303_;
  wire [18:0] _0304_;
  wire [18:0] _0305_;
  wire [18:0] _0306_;
  wire [18:0] _0307_;
  wire [18:0] _0308_;
  wire [18:0] _0309_;
  wire [18:0] _0310_;
  wire [18:0] _0311_;
  wire [18:0] _0312_;
  wire [18:0] _0313_;
  wire [18:0] _0314_;
  wire [18:0] _0315_;
  wire [18:0] _0316_;
  wire [18:0] _0317_;
  wire [18:0] _0318_;
  wire [18:0] _0319_;
  wire [18:0] _0320_;
  wire [18:0] _0321_;
  wire [18:0] _0322_;
  wire [18:0] _0323_;
  wire [18:0] _0324_;
  wire [18:0] _0325_;
  wire [18:0] _0326_;
  wire [18:0] _0327_;
  wire [18:0] _0328_;
  wire [18:0] _0329_;
  wire [2:0] _0330_;
  wire [2:0] _0331_;
  wire [2:0] _0332_;
  wire [2:0] _0333_;
  wire [2:0] _0334_;
  wire [2:0] _0335_;
  wire [2:0] _0336_;
  wire [2:0] _0337_;
  wire [2:0] _0338_;
  wire [2:0] _0339_;
  wire [2:0] _0340_;
  wire [2:0] _0341_;
  wire [2:0] _0342_;
  wire [2:0] _0343_;
  wire [2:0] _0344_;
  wire [2:0] _0345_;
  wire [2:0] _0346_;
  wire [2:0] _0347_;
  wire [2:0] _0348_;
  wire [2:0] _0349_;
  wire [2:0] _0350_;
  wire [2:0] _0351_;
  wire [2:0] _0352_;
  wire [2:0] _0353_;
  wire [2:0] _0354_;
  wire [2:0] _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire [2:0] _0424_;
  wire [2:0] _0425_;
  wire [2:0] _0426_;
  wire [2:0] _0427_;
  wire [2:0] _0428_;
  wire [2:0] _0429_;
  wire [2:0] _0430_;
  wire [2:0] _0431_;
  wire [2:0] _0432_;
  wire [2:0] _0433_;
  wire [2:0] _0434_;
  wire [2:0] _0435_;
  wire [2:0] _0436_;
  wire [2:0] _0437_;
  wire [2:0] _0438_;
  wire [2:0] _0439_;
  wire [2:0] _0440_;
  wire [2:0] _0441_;
  wire [2:0] _0442_;
  wire [2:0] _0443_;
  wire [2:0] _0444_;
  wire [2:0] _0445_;
  wire [2:0] _0446_;
  wire [2:0] _0447_;
  wire [2:0] _0448_;
  wire [2:0] _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire [2:0] _0477_;
  wire [2:0] _0478_;
  wire [2:0] _0479_;
  wire [2:0] _0480_;
  wire [2:0] _0481_;
  wire [2:0] _0482_;
  wire [2:0] _0483_;
  wire [2:0] _0484_;
  wire [2:0] _0485_;
  wire [2:0] _0486_;
  wire [2:0] _0487_;
  wire [2:0] _0488_;
  wire [2:0] _0489_;
  wire [2:0] _0490_;
  wire [2:0] _0491_;
  wire [2:0] _0492_;
  wire [2:0] _0493_;
  wire [2:0] _0494_;
  wire [2:0] _0495_;
  wire [2:0] _0496_;
  wire [2:0] _0497_;
  wire [2:0] _0498_;
  wire [2:0] _0499_;
  wire [2:0] _0500_;
  wire [2:0] _0501_;
  wire [2:0] _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire [1:0] _0538_;
  wire [1:0] _0539_;
  wire [2:0] _0540_;
  wire [4:0] _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire [4:0] _0578_;
  wire [31:0] _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire [31:0] _0590_;
  wire [31:0] _0591_;
  wire [31:0] _0592_;
  wire [31:0] _0593_;
  wire [31:0] _0594_;
  wire [31:0] _0595_;
  wire [31:0] _0596_;
  wire [31:0] _0597_;
  wire [31:0] _0598_;
  wire [1:0] _0599_;
  wire [11:0] _0600_;
  wire _0601_;
  wire _0602_;
  wire [31:0] _0603_;
  wire [31:0] _0604_;
  wire [31:0] _0605_;
  wire _0606_;
  wire _0607_;
  wire [1:0] _0608_;
  wire [31:0] _0609_;
  wire [31:0] _0610_;
  wire [31:0] _0611_;
  wire [31:0] _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire [1:0] _0629_;
  wire [1:0] _0630_;
  wire [1:0] _0631_;
  wire [1:0] _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire [29:0] _0645_;
  wire [29:0] _0646_;
  wire [29:0] _0647_;
  wire [29:0] _0648_;
  wire [31:0] _0649_;
  wire [31:0] _0650_;
  wire [31:0] _0651_;
  wire [31:0] _0652_;
  wire [31:0] _0653_;
  wire [31:0] _0654_;
  wire [31:0] _0655_;
  wire [31:0] _0656_;
  wire [31:0] _0657_;
  wire [31:0] _0658_;
  wire [31:0] _0659_;
  wire [31:0] _0660_;
  wire [31:0] _0661_;
  wire [31:0] _0662_;
  wire [31:0] _0663_;
  wire [31:0] _0664_;
  wire [31:0] _0665_;
  wire [31:0] _0666_;
  wire [31:0] _0667_;
  wire [31:0] _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire [1:0] _0673_;
  wire [1:0] _0674_;
  wire [1:0] _0675_;
  wire [1:0] _0676_;
  wire [29:0] _0677_;
  wire [29:0] _0678_;
  wire [29:0] _0679_;
  wire [29:0] _0680_;
  wire [1:0] _0681_;
  wire [1:0] _0682_;
  wire [1:0] _0683_;
  wire [1:0] _0684_;
  wire [1:0] _0685_;
  wire [1:0] _0686_;
  wire [1:0] _0687_;
  wire [1:0] _0688_;
  wire [2:0] _0689_;
  wire [2:0] _0690_;
  wire [2:0] _0691_;
  wire [2:0] _0692_;
  wire [1:0] _0693_;
  wire [2:0] _0694_;
  wire _0695_;
  wire _0696_;
  wire _0697_;
  wire [31:0] _0698_;
  wire [31:0] _0699_;
  wire [31:0] _0700_;
  wire [31:0] _0701_;
  wire [31:0] _0702_;
  wire [31:0] _0703_;
  wire [18:0] _0704_;
  wire [18:0] _0705_;
  wire [18:0] _0706_;
  wire [18:0] _0707_;
  wire [18:0] _0708_;
  wire [18:0] _0709_;
  wire [18:0] _0710_;
  wire [18:0] _0711_;
  wire [18:0] _0712_;
  wire [18:0] _0713_;
  wire [18:0] _0714_;
  wire [18:0] _0715_;
  wire [18:0] _0716_;
  wire [18:0] _0717_;
  wire [18:0] _0718_;
  wire [18:0] _0719_;
  wire [18:0] _0720_;
  wire [18:0] _0721_;
  wire [18:0] _0722_;
  wire [18:0] _0723_;
  wire [18:0] _0724_;
  wire [18:0] _0725_;
  wire [18:0] _0726_;
  wire [18:0] _0727_;
  wire [18:0] _0728_;
  wire [2:0] _0729_;
  wire [2:0] _0730_;
  wire [2:0] _0731_;
  wire [2:0] _0732_;
  wire [2:0] _0733_;
  wire [2:0] _0734_;
  wire [2:0] _0735_;
  wire [2:0] _0736_;
  wire [2:0] _0737_;
  wire [2:0] _0738_;
  wire [2:0] _0739_;
  wire [2:0] _0740_;
  wire [2:0] _0741_;
  wire [2:0] _0742_;
  wire [2:0] _0743_;
  wire [2:0] _0744_;
  wire [2:0] _0745_;
  wire [2:0] _0746_;
  wire [2:0] _0747_;
  wire [2:0] _0748_;
  wire [2:0] _0749_;
  wire [2:0] _0750_;
  wire [2:0] _0751_;
  wire [2:0] _0752_;
  wire [2:0] _0753_;
  wire _0754_;
  wire _0755_;
  wire _0756_;
  wire _0757_;
  wire _0758_;
  wire _0759_;
  wire _0760_;
  wire _0761_;
  wire _0762_;
  wire _0763_;
  wire _0764_;
  wire _0765_;
  wire _0766_;
  wire _0767_;
  wire _0768_;
  wire _0769_;
  wire _0770_;
  wire _0771_;
  wire _0772_;
  wire _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire _0782_;
  wire _0783_;
  wire _0784_;
  wire _0785_;
  wire _0786_;
  wire _0787_;
  wire _0788_;
  wire _0789_;
  wire _0790_;
  wire _0791_;
  wire _0792_;
  wire _0793_;
  wire _0794_;
  wire _0795_;
  wire _0796_;
  wire _0797_;
  wire _0798_;
  wire [2:0] _0799_;
  wire [2:0] _0800_;
  wire [2:0] _0801_;
  wire [2:0] _0802_;
  wire [2:0] _0803_;
  wire [2:0] _0804_;
  wire [2:0] _0805_;
  wire [2:0] _0806_;
  wire _0807_;
  wire _0808_;
  wire _0809_;
  wire _0810_;
  wire _0811_;
  wire _0812_;
  wire _0813_;
  wire _0814_;
  wire _0815_;
  wire _0816_;
  wire _0817_;
  wire _0818_;
  wire _0819_;
  wire _0820_;
  wire _0821_;
  wire [2:0] _0822_;
  wire [2:0] _0823_;
  wire [2:0] _0824_;
  wire [2:0] _0825_;
  wire [2:0] _0826_;
  wire [2:0] _0827_;
  wire [2:0] _0828_;
  wire [2:0] _0829_;
  wire _0830_;
  wire _0831_;
  wire _0832_;
  wire _0833_;
  wire _0834_;
  wire _0835_;
  wire _0836_;
  wire _0837_;
  wire _0838_;
  wire _0839_;
  wire _0840_;
  wire [1:0] _0841_;
  wire _0842_;
  wire _0843_;
  wire _0844_;
  wire _0845_;
  wire _0846_;
  wire _0847_;
  wire _0848_;
  wire _0849_;
  wire _0850_;
  wire _0851_;
  wire _0852_;
  wire _0853_;
  wire [31:0] _0854_;
  wire _0855_;
  wire _0856_;
  wire _0857_;
  wire _0858_;
  wire _0859_;
  wire _0860_;
  wire _0861_;
  wire [31:0] _0862_;
  wire [31:0] _0863_;
  wire [31:0] _0864_;
  wire [31:0] _0865_;
  wire [31:0] _0866_;
  wire [31:0] _0867_;
  wire [31:0] _0868_;
  wire [31:0] _0869_;
  wire [31:0] _0870_;
  wire [31:0] _0871_;
  wire [31:0] _0872_;
  wire [31:0] _0873_;
  wire _0874_;
  wire [31:0] _0875_;
  wire [31:0] _0876_;
  wire [31:0] _0877_;
  wire _0878_;
  /* cellift = 32'd1 */
  wire _0879_;
  wire _0880_;
  /* cellift = 32'd1 */
  wire _0881_;
  wire _0882_;
  /* cellift = 32'd1 */
  wire _0883_;
  wire _0884_;
  wire _0885_;
  wire _0886_;
  wire [1:0] _0887_;
  wire _0888_;
  wire _0889_;
  wire _0890_;
  wire [29:0] _0891_;
  wire [31:0] _0892_;
  wire [31:0] _0893_;
  wire [31:0] _0894_;
  wire [31:0] _0895_;
  wire [31:0] _0896_;
  wire _0897_;
  wire [1:0] _0898_;
  wire [29:0] _0899_;
  wire [1:0] _0900_;
  wire [31:0] _0901_;
  wire [31:0] _0902_;
  wire [18:0] _0903_;
  wire [18:0] _0904_;
  wire [18:0] _0905_;
  wire [18:0] _0906_;
  wire [18:0] _0907_;
  wire [18:0] _0908_;
  wire [18:0] _0909_;
  wire [18:0] _0910_;
  wire [2:0] _0911_;
  wire [2:0] _0912_;
  wire [2:0] _0913_;
  wire [2:0] _0914_;
  wire [2:0] _0915_;
  wire [2:0] _0916_;
  wire [2:0] _0917_;
  wire [2:0] _0918_;
  wire _0919_;
  wire _0920_;
  wire _0921_;
  wire _0922_;
  wire _0923_;
  wire _0924_;
  wire _0925_;
  wire _0926_;
  wire _0927_;
  wire _0928_;
  wire _0929_;
  wire _0930_;
  wire _0931_;
  wire _0932_;
  wire _0933_;
  wire _0934_;
  wire _0935_;
  wire _0936_;
  wire _0937_;
  wire _0938_;
  wire _0939_;
  wire _0940_;
  wire [2:0] _0941_;
  wire [2:0] _0942_;
  wire [2:0] _0943_;
  wire [2:0] _0944_;
  wire [2:0] _0945_;
  wire [2:0] _0946_;
  wire [2:0] _0947_;
  wire [2:0] _0948_;
  wire _0949_;
  wire _0950_;
  wire _0951_;
  wire _0952_;
  wire _0953_;
  wire _0954_;
  wire _0955_;
  wire _0956_;
  wire _0957_;
  wire [2:0] _0958_;
  wire [2:0] _0959_;
  wire [2:0] _0960_;
  wire [2:0] _0961_;
  wire [2:0] _0962_;
  wire [2:0] _0963_;
  wire [2:0] _0964_;
  wire [2:0] _0965_;
  wire _0966_;
  wire _0967_;
  wire _0968_;
  wire _0969_;
  wire _0970_;
  wire _0971_;
  wire _0972_;
  wire _0973_;
  wire _0974_;
  wire _0975_;
  wire _0976_;
  wire [1:0] _0977_;
  wire [1:0] _0978_;
  wire [3:0] _0979_;
  wire _0980_;
  wire _0981_;
  wire _0982_;
  wire _0983_;
  wire [31:0] _0984_;
  wire [31:0] _0985_;
  wire [31:0] _0986_;
  wire [31:0] _0987_;
  wire _0988_;
  wire [31:0] _0989_;
  wire _0990_;
  wire _0991_;
  wire _0992_;
  wire _0993_;
  wire _0994_;
  wire _0995_;
  wire _0996_;
  wire _0997_;
  wire _0998_;
  wire _0999_;
  wire _1000_;
  wire _1001_;
  wire _1002_;
  wire _1003_;
  wire _1004_;
  wire _1005_;
  wire _1006_;
  wire _1007_;
  wire _1008_;
  wire _1009_;
  wire _1010_;
  wire _1011_;
  wire _1012_;
  wire _1013_;
  wire [31:0] _1014_;
  /* cellift = 32'd1 */
  wire [31:0] _1015_;
  wire [18:0] _1016_;
  /* cellift = 32'd1 */
  wire [18:0] _1017_;
  wire [18:0] _1018_;
  /* cellift = 32'd1 */
  wire [18:0] _1019_;
  wire [18:0] _1020_;
  /* cellift = 32'd1 */
  wire [18:0] _1021_;
  wire [18:0] _1022_;
  /* cellift = 32'd1 */
  wire [18:0] _1023_;
  wire [18:0] _1024_;
  /* cellift = 32'd1 */
  wire [18:0] _1025_;
  wire [18:0] _1026_;
  /* cellift = 32'd1 */
  wire [18:0] _1027_;
  wire [18:0] _1028_;
  /* cellift = 32'd1 */
  wire [18:0] _1029_;
  wire [18:0] _1030_;
  /* cellift = 32'd1 */
  wire [18:0] _1031_;
  wire [2:0] _1032_;
  /* cellift = 32'd1 */
  wire [2:0] _1033_;
  wire [2:0] _1034_;
  /* cellift = 32'd1 */
  wire [2:0] _1035_;
  wire [2:0] _1036_;
  /* cellift = 32'd1 */
  wire [2:0] _1037_;
  wire [2:0] _1038_;
  /* cellift = 32'd1 */
  wire [2:0] _1039_;
  wire [2:0] _1040_;
  /* cellift = 32'd1 */
  wire [2:0] _1041_;
  wire [2:0] _1042_;
  /* cellift = 32'd1 */
  wire [2:0] _1043_;
  wire [2:0] _1044_;
  /* cellift = 32'd1 */
  wire [2:0] _1045_;
  wire [2:0] _1046_;
  /* cellift = 32'd1 */
  wire [2:0] _1047_;
  wire _1048_;
  /* cellift = 32'd1 */
  wire _1049_;
  wire _1050_;
  /* cellift = 32'd1 */
  wire _1051_;
  wire _1052_;
  /* cellift = 32'd1 */
  wire _1053_;
  wire _1054_;
  /* cellift = 32'd1 */
  wire _1055_;
  wire _1056_;
  /* cellift = 32'd1 */
  wire _1057_;
  wire _1058_;
  /* cellift = 32'd1 */
  wire _1059_;
  wire _1060_;
  /* cellift = 32'd1 */
  wire _1061_;
  wire _1062_;
  /* cellift = 32'd1 */
  wire _1063_;
  wire _1064_;
  /* cellift = 32'd1 */
  wire _1065_;
  wire _1066_;
  /* cellift = 32'd1 */
  wire _1067_;
  wire _1068_;
  /* cellift = 32'd1 */
  wire _1069_;
  wire _1070_;
  /* cellift = 32'd1 */
  wire _1071_;
  wire _1072_;
  /* cellift = 32'd1 */
  wire _1073_;
  wire _1074_;
  /* cellift = 32'd1 */
  wire _1075_;
  wire _1076_;
  /* cellift = 32'd1 */
  wire _1077_;
  wire _1078_;
  /* cellift = 32'd1 */
  wire _1079_;
  wire _1080_;
  /* cellift = 32'd1 */
  wire _1081_;
  wire _1082_;
  /* cellift = 32'd1 */
  wire _1083_;
  wire _1084_;
  /* cellift = 32'd1 */
  wire _1085_;
  wire _1086_;
  /* cellift = 32'd1 */
  wire _1087_;
  wire _1088_;
  /* cellift = 32'd1 */
  wire _1089_;
  wire _1090_;
  /* cellift = 32'd1 */
  wire _1091_;
  wire [2:0] _1092_;
  /* cellift = 32'd1 */
  wire [2:0] _1093_;
  wire [2:0] _1094_;
  /* cellift = 32'd1 */
  wire [2:0] _1095_;
  wire [2:0] _1096_;
  /* cellift = 32'd1 */
  wire [2:0] _1097_;
  wire [2:0] _1098_;
  /* cellift = 32'd1 */
  wire [2:0] _1099_;
  wire [2:0] _1100_;
  /* cellift = 32'd1 */
  wire [2:0] _1101_;
  wire [2:0] _1102_;
  /* cellift = 32'd1 */
  wire [2:0] _1103_;
  wire [2:0] _1104_;
  /* cellift = 32'd1 */
  wire [2:0] _1105_;
  wire [2:0] _1106_;
  /* cellift = 32'd1 */
  wire [2:0] _1107_;
  wire _1108_;
  /* cellift = 32'd1 */
  wire _1109_;
  wire _1110_;
  /* cellift = 32'd1 */
  wire _1111_;
  wire _1112_;
  /* cellift = 32'd1 */
  wire _1113_;
  wire _1114_;
  /* cellift = 32'd1 */
  wire _1115_;
  wire _1116_;
  /* cellift = 32'd1 */
  wire _1117_;
  wire _1118_;
  /* cellift = 32'd1 */
  wire _1119_;
  wire _1120_;
  /* cellift = 32'd1 */
  wire _1121_;
  wire _1122_;
  /* cellift = 32'd1 */
  wire _1123_;
  wire [2:0] _1124_;
  /* cellift = 32'd1 */
  wire [2:0] _1125_;
  wire [2:0] _1126_;
  /* cellift = 32'd1 */
  wire [2:0] _1127_;
  wire [2:0] _1128_;
  /* cellift = 32'd1 */
  wire [2:0] _1129_;
  wire [2:0] _1130_;
  /* cellift = 32'd1 */
  wire [2:0] _1131_;
  wire [2:0] _1132_;
  /* cellift = 32'd1 */
  wire [2:0] _1133_;
  wire [2:0] _1134_;
  /* cellift = 32'd1 */
  wire [2:0] _1135_;
  wire [2:0] _1136_;
  /* cellift = 32'd1 */
  wire [2:0] _1137_;
  wire [2:0] _1138_;
  /* cellift = 32'd1 */
  wire [2:0] _1139_;
  wire _1140_;
  /* cellift = 32'd1 */
  wire _1141_;
  wire _1142_;
  /* cellift = 32'd1 */
  wire _1143_;
  wire _1144_;
  /* cellift = 32'd1 */
  wire _1145_;
  wire _1146_;
  /* cellift = 32'd1 */
  wire _1147_;
  wire _1148_;
  /* cellift = 32'd1 */
  wire _1149_;
  wire _1150_;
  /* cellift = 32'd1 */
  wire _1151_;
  wire _1152_;
  /* cellift = 32'd1 */
  wire _1153_;
  wire _1154_;
  /* cellift = 32'd1 */
  wire _1155_;
  wire _1156_;
  /* cellift = 32'd1 */
  wire _1157_;
  wire _1158_;
  /* cellift = 32'd1 */
  wire _1159_;
  wire _1160_;
  /* cellift = 32'd1 */
  wire _1161_;
  /* cellift = 32'd1 */
  wire [1:0] _1162_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:517.14-517.27" */
  wire _1163_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:517.14-517.27" */
  wire _1164_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.22-518.38" */
  wire _1165_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.22-518.38" */
  wire _1166_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.44-518.60" */
  wire _1167_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.44-518.60" */
  wire _1168_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.67-518.86" */
  wire _1169_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.67-518.86" */
  wire _1170_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:524.22-524.35" */
  wire _1171_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:524.22-524.35" */
  wire _1172_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:651.38-651.65" */
  wire _1173_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:651.38-651.65" */
  wire _1174_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:652.38-652.66" */
  wire _1175_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:652.38-652.66" */
  wire _1176_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:666.40-666.69" */
  wire _1177_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:666.40-666.69" */
  wire _1178_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:667.40-667.70" */
  wire _1179_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:667.40-667.70" */
  wire _1180_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:504.9-504.30" */
  wire _1181_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:504.9-504.30" */
  wire _1182_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:517.13-517.39" */
  wire _1183_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:517.13-517.39" */
  wire _1184_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:517.12-517.54" */
  wire _1185_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:517.12-517.54" */
  wire _1186_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.20-518.87" */
  wire _1187_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.20-518.87" */
  wire _1188_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.21-518.61" */
  wire _1189_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.21-518.61" */
  wire _1190_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:519.17-519.34" */
  wire _1191_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:519.17-519.34" */
  wire _1192_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.18-518.88" */
  wire _1193_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:587.39-587.57" */
  wire [31:0] _1194_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:587.39-587.57" */
  wire [31:0] _1195_;
  wire [3:0] _1196_;
  /* unused_bits = "0 1 2" */
  wire [3:0] _1197_;
  /* cellift = 32'd1 */
  /* unused_bits = "0 1 2" */
  wire [3:0] _1198_;
  wire _1199_;
  /* cellift = 32'd1 */
  wire _1200_;
  wire _1201_;
  wire _1202_;
  /* cellift = 32'd1 */
  wire _1203_;
  wire _1204_;
  /* cellift = 32'd1 */
  wire _1205_;
  wire _1206_;
  wire _1207_;
  /* cellift = 32'd1 */
  wire _1208_;
  /* cellift = 32'd1 */
  wire _1209_;
  wire _1210_;
  /* cellift = 32'd1 */
  wire _1211_;
  wire _1212_;
  /* cellift = 32'd1 */
  wire _1213_;
  wire _1214_;
  /* cellift = 32'd1 */
  wire _1215_;
  wire [31:0] _1216_;
  /* cellift = 32'd1 */
  wire [31:0] _1217_;
  wire [31:0] _1218_;
  /* cellift = 32'd1 */
  wire [31:0] _1219_;
  wire _1220_;
  /* cellift = 32'd1 */
  wire _1221_;
  wire [31:0] _1222_;
  /* cellift = 32'd1 */
  wire [31:0] _1223_;
  wire [31:0] _1224_;
  /* cellift = 32'd1 */
  wire [31:0] _1225_;
  wire [31:0] _1226_;
  /* cellift = 32'd1 */
  wire [31:0] _1227_;
  wire _1228_;
  /* cellift = 32'd1 */
  wire _1229_;
  wire [31:0] _1230_;
  /* cellift = 32'd1 */
  wire [31:0] _1231_;
  wire _1232_;
  /* cellift = 32'd1 */
  wire _1233_;
  wire _1234_;
  /* cellift = 32'd1 */
  wire _1235_;
  wire [31:0] _1236_;
  /* cellift = 32'd1 */
  wire [31:0] _1237_;
  wire [31:0] _1238_;
  /* cellift = 32'd1 */
  wire [31:0] _1239_;
  wire _1240_;
  /* cellift = 32'd1 */
  wire _1241_;
  wire [31:0] _1242_;
  /* cellift = 32'd1 */
  wire [31:0] _1243_;
  wire _1244_;
  /* cellift = 32'd1 */
  wire _1245_;
  wire _1246_;
  /* cellift = 32'd1 */
  wire _1247_;
  wire _1248_;
  /* cellift = 32'd1 */
  wire _1249_;
  wire _1250_;
  wire _1251_;
  /* cellift = 32'd1 */
  wire _1252_;
  wire [31:0] _1253_;
  /* cellift = 32'd1 */
  wire [31:0] _1254_;
  /* unused_bits = "0 1" */
  wire [31:0] _1255_;
  /* cellift = 32'd1 */
  /* unused_bits = "0 1" */
  wire [31:0] _1256_;
  wire _1257_;
  wire _1258_;
  /* cellift = 32'd1 */
  wire _1259_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:643.22-643.28" */
  wire _1260_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:449.13-449.26" */
  input activate_trap;
  wire activate_trap;
  /* cellift = 32'd1 */
  input activate_trap_t0;
  wire activate_trap_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:423.13-423.16" */
  input clk;
  wire clk;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:458.13-458.27" */
  output core_interrupt;
  reg core_interrupt;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:459.19-459.39" */
  output [3:0] core_interrupt_cause;
  wire [3:0] core_interrupt_cause;
  /* cellift = 32'd1 */
  output [3:0] core_interrupt_cause_t0;
  wire [3:0] core_interrupt_cause_t0;
  /* cellift = 32'd1 */
  output core_interrupt_t0;
  reg core_interrupt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:446.20-446.28" */
  output [31:0] csr_data;
  reg [31:0] csr_data;
  /* cellift = 32'd1 */
  output [31:0] csr_data_t0;
  reg [31:0] csr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:465.13-465.24" */
  wire [31:0] csr_rd_data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:465.13-465.24" */
  wire [31:0] csr_rd_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:469.7-469.16" */
  wire csr_rd_en;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:469.7-469.16" */
  wire csr_rd_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:467.7-467.17" */
  wire csr_rd_vld;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:467.7-467.17" */
  wire csr_rd_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:445.14-445.21" */
  output csr_rdy;
  wire csr_rdy;
  /* cellift = 32'd1 */
  output csr_rdy_t0;
  wire csr_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:444.13-444.20" */
  input csr_vld;
  wire csr_vld;
  /* cellift = 32'd1 */
  input csr_vld_t0;
  wire csr_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:466.13-466.24" */
  wire [31:0] csr_wr_data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:466.13-466.24" */
  wire [31:0] csr_wr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:470.7-470.16" */
  wire csr_wr_en;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:470.7-470.16" */
  wire csr_wr_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:468.6-468.16" */
  reg csr_wr_vld;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:468.6-468.16" */
  reg csr_wr_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:429.20-429.31" */
  input [31:0] decode_addr;
  wire [31:0] decode_addr;
  /* cellift = 32'd1 */
  input [31:0] decode_addr_t0;
  wire [31:0] decode_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:431.19-431.31" */
  input [3:0] decode_aluop;
  wire [3:0] decode_aluop;
  /* cellift = 32'd1 */
  input [3:0] decode_aluop_t0;
  wire [3:0] decode_aluop_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:430.13-430.25" */
  input decode_basic;
  wire decode_basic;
  /* cellift = 32'd1 */
  input decode_basic_t0;
  wire decode_basic_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:434.13-434.26" */
  input decode_branch;
  wire decode_branch;
  /* cellift = 32'd1 */
  input decode_branch_t0;
  wire decode_branch_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:438.13-438.23" */
  input decode_csr;
  wire decode_csr;
  /* cellift = 32'd1 */
  input decode_csr_t0;
  wire decode_csr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:441.13-441.27" */
  input decode_illegal;
  wire decode_illegal;
  /* cellift = 32'd1 */
  input decode_illegal_t0;
  wire decode_illegal_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:426.20-426.29" */
  input [31:0] decode_ir;
  wire [31:0] decode_ir;
  /* cellift = 32'd1 */
  input [31:0] decode_ir_t0;
  wire [31:0] decode_ir_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:433.13-433.24" */
  input decode_jump;
  wire decode_jump;
  /* cellift = 32'd1 */
  input decode_jump_t0;
  wire decode_jump_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:435.13-435.24" */
  input decode_load;
  wire decode_load;
  /* cellift = 32'd1 */
  input decode_load_t0;
  wire decode_load_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:437.19-437.30" */
  input [3:0] decode_mask;
  wire [3:0] decode_mask;
  /* cellift = 32'd1 */
  input [3:0] decode_mask_t0;
  wire [3:0] decode_mask_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:442.13-442.34" */
  input decode_misaligned_jmp;
  wire decode_misaligned_jmp;
  /* cellift = 32'd1 */
  input decode_misaligned_jmp_t0;
  wire decode_misaligned_jmp_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:443.13-443.35" */
  input decode_misaligned_ldst;
  wire decode_misaligned_ldst;
  /* cellift = 32'd1 */
  input decode_misaligned_ldst_t0;
  wire decode_misaligned_ldst_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:427.20-427.30" */
  input [31:0] decode_op1;
  wire [31:0] decode_op1;
  /* cellift = 32'd1 */
  input [31:0] decode_op1_t0;
  wire [31:0] decode_op1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:428.20-428.30" */
  input [31:0] decode_op2;
  wire [31:0] decode_op2;
  /* cellift = 32'd1 */
  input [31:0] decode_op2_t0;
  wire [31:0] decode_op2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:425.20-425.29" */
  input [31:0] decode_pc;
  wire [31:0] decode_pc;
  /* cellift = 32'd1 */
  input [31:0] decode_pc_t0;
  wire [31:0] decode_pc_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:432.13-432.29" */
  input decode_regwr_alu;
  wire decode_regwr_alu;
  /* cellift = 32'd1 */
  input decode_regwr_alu_t0;
  wire decode_regwr_alu_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:436.13-436.25" */
  input decode_store;
  wire decode_store;
  /* cellift = 32'd1 */
  input decode_store_t0;
  wire decode_store_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:440.19-440.31" */
  input [1:0] decode_sysop;
  wire [1:0] decode_sysop;
  /* cellift = 32'd1 */
  input [1:0] decode_sysop_t0;
  wire [1:0] decode_sysop_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:439.13-439.26" */
  input decode_system;
  wire decode_system;
  /* cellift = 32'd1 */
  input decode_system_t0;
  wire decode_system_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:457.13-457.31" */
  input external_interrupt;
  wire external_interrupt;
  /* cellift = 32'd1 */
  input external_interrupt_t0;
  wire external_interrupt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:448.13-448.20" */
  input instret;
  wire instret;
  /* cellift = 32'd1 */
  input instret_t0;
  wire instret_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:477.13-477.19" */
  reg [31:0] mcause;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:477.13-477.19" */
  reg [31:0] mcause_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:482.14-482.20" */
  wire [63:0] mcycle;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:481.7-481.20" */
  wire mcycle_rd_vld;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:481.7-481.20" */
  wire mcycle_rd_vld_t0;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:482.14-482.20" */
  wire [63:0] mcycle_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:480.7-480.19" */
  wire mcycle_wrenh;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:480.7-480.19" */
  wire mcycle_wrenh_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:479.7-479.19" */
  wire mcycle_wrenl;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:479.7-479.19" */
  wire mcycle_wrenl_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:476.13-476.17" */
  reg [31:0] mepc;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:476.13-476.17" */
  reg [31:0] mepc_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:472.12-472.15" */
  reg [2:0] mie;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:472.12-472.15" */
  reg [2:0] mie_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:486.14-486.22" */
  wire [63:0] minstret;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:485.7-485.22" */
  wire minstret_rd_vld;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:485.7-485.22" */
  wire minstret_rd_vld_t0;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:486.14-486.22" */
  wire [63:0] minstret_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:484.7-484.21" */
  wire minstret_wrenh;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:484.7-484.21" */
  wire minstret_wrenh_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:483.7-483.21" */
  wire minstret_wrenl;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:483.7-483.21" */
  wire minstret_wrenl_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:473.12-473.15" */
  reg [2:0] mip;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:473.12-473.15" */
  reg [2:0] mip_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:475.13-475.21" */
  reg [31:0] mscratch;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:475.13-475.21" */
  reg [31:0] mscratch_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:471.12-471.19" */
  wire [3:0] mstatus;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:471.12-471.19" */
  wire [3:0] mstatus_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:478.13-478.18" */
  reg [31:0] mtval;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:478.13-478.18" */
  reg [31:0] mtval_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:474.13-474.18" */
  wire [31:0] mtvec;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:474.13-474.18" */
  wire [31:0] mtvec_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:488.12-488.22" */
  wire [1:0] next_state;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:488.12-488.22" */
  wire [1:0] next_state_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:447.13-447.22" */
  output regwr_csr;
  reg regwr_csr;
  /* cellift = 32'd1 */
  output regwr_csr_t0;
  reg regwr_csr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:450.13-450.24" */
  input return_trap;
  wire return_trap;
  /* cellift = 32'd1 */
  input return_trap_t0;
  wire return_trap_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:424.13-424.17" */
  input rstz;
  wire rstz;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:455.13-455.31" */
  input software_interrupt;
  wire software_interrupt;
  /* cellift = 32'd1 */
  input software_interrupt_t0;
  wire software_interrupt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:487.12-487.17" */
  reg [1:0] state;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:487.12-487.17" */
  reg [1:0] state_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:456.13-456.28" */
  input timer_interrupt;
  wire timer_interrupt;
  /* cellift = 32'd1 */
  input timer_interrupt_t0;
  wire timer_interrupt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:451.20-451.30" */
  input [31:0] trap_cause;
  wire [31:0] trap_cause;
  /* cellift = 32'd1 */
  input [31:0] trap_cause_t0;
  wire [31:0] trap_cause_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:453.20-453.31" */
  output [31:0] trap_handle;
  reg [31:0] trap_handle;
  /* cellift = 32'd1 */
  output [31:0] trap_handle_t0;
  reg [31:0] trap_handle_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:454.13-454.22" */
  output trap_jump;
  reg trap_jump;
  /* cellift = 32'd1 */
  output trap_jump_t0;
  reg trap_jump_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:452.20-452.30" */
  input [31:0] trap_value;
  wire [31:0] trap_value;
  /* cellift = 32'd1 */
  input [31:0] trap_value_t0;
  wire [31:0] trap_value_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:464.14-464.21" */
  wire [31:0] wr_data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:464.14-464.21" */
  wire [31:0] wr_data_t0;
  assign _0002_ = csr_data & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:588.39-588.58" */ _0124_;
  assign _0004_ = software_interrupt & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:632.15-632.46" */ mstatus[0];
  assign _0006_ = _0004_ & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:632.14-632.56" */ mie[0];
  assign _0008_ = timer_interrupt & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:633.15-633.43" */ mstatus[0];
  assign _0010_ = _0008_ & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:633.14-633.53" */ mie[1];
  assign _0012_ = external_interrupt & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:634.15-634.46" */ mstatus[0];
  assign _0014_ = _0012_ & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:634.14-634.56" */ mie[2];
  assign _0205_ = software_interrupt_t0 & mstatus[0];
  assign _0208_ = _0005_ & mie[0];
  assign _0211_ = timer_interrupt_t0 & mstatus[0];
  assign _0214_ = _0009_ & mie[1];
  assign _0217_ = external_interrupt_t0 & mstatus[0];
  assign _0220_ = _0013_ & mie[2];
  assign _0203_ = wr_data_t0 & csr_data;
  assign _0206_ = mstatus_t0[0] & software_interrupt;
  assign _0209_ = mie_t0[0] & _0004_;
  assign _0212_ = mstatus_t0[0] & timer_interrupt;
  assign _0215_ = mie_t0[1] & _0008_;
  assign _0218_ = mstatus_t0[0] & external_interrupt;
  assign _0221_ = mie_t0[2] & _0012_;
  assign _0207_ = software_interrupt_t0 & mstatus_t0[0];
  assign _0210_ = _0005_ & mie_t0[0];
  assign _0213_ = timer_interrupt_t0 & mstatus_t0[0];
  assign _0216_ = _0009_ & mie_t0[1];
  assign _0219_ = external_interrupt_t0 & mstatus_t0[0];
  assign _0222_ = _0013_ & mie_t0[2];
  assign _0612_ = _0202_ | _0203_;
  assign _0613_ = _0205_ | _0206_;
  assign _0614_ = _0208_ | _0209_;
  assign _0615_ = _0211_ | _0212_;
  assign _0616_ = _0214_ | _0215_;
  assign _0617_ = _0217_ | _0218_;
  assign _0618_ = _0220_ | _0221_;
  assign _0003_ = _0612_ | _0204_;
  assign _0005_ = _0613_ | _0207_;
  assign _0007_ = _0614_ | _0210_;
  assign _0009_ = _0615_ | _0213_;
  assign _0011_ = _0616_ | _0216_;
  assign _0013_ = _0617_ | _0219_;
  assign _0015_ = _0618_ | _0222_;
  assign _0892_ = csr_wr_data ^ mscratch;
  assign _0893_ = _1230_ ^ mepc;
  assign _0894_ = _1222_ ^ mcause;
  assign _0895_ = _1242_ ^ mtval;
  assign _0896_ = csr_rd_data ^ csr_data;
  assign _0899_ = _1255_[31:2] ^ trap_handle[31:2];
  assign _0016_ = ~ _0189_;
  assign _0017_ = ~ _0191_;
  assign _0018_ = ~ _0193_;
  assign _0019_ = ~ _0195_;
  assign _0020_ = ~ csr_rd_en;
  assign _0021_ = ~ _0197_;
  assign _0649_ = csr_wr_data_t0 | mscratch_t0;
  assign _0653_ = _1231_ | mepc_t0;
  assign _0657_ = _1223_ | mcause_t0;
  assign _0661_ = _1243_ | mtval_t0;
  assign _0665_ = csr_rd_data_t0 | csr_data_t0;
  assign _0677_ = _1256_[31:2] | trap_handle_t0[31:2];
  assign _0650_ = _0892_ | _0649_;
  assign _0654_ = _0893_ | _0653_;
  assign _0658_ = _0894_ | _0657_;
  assign _0662_ = _0895_ | _0661_;
  assign _0666_ = _0896_ | _0665_;
  assign _0678_ = _0899_ | _0677_;
  assign _0246_ = { _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_, _0189_ } & csr_wr_data_t0;
  assign _0249_ = { _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_, _0191_ } & _1231_;
  assign _0252_ = { _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_, _0193_ } & _1223_;
  assign _0255_ = { _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_, _0195_ } & _1243_;
  assign _0258_ = { csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en, csr_rd_en } & csr_rd_data_t0;
  assign _0267_ = { _0197_, _0197_, _0197_, _0197_, _0197_, _0197_, _0197_, _0197_, _0197_, _0197_, _0197_, _0197_, _0197_, _0197_, _0197_, _0197_, _0197_, _0197_, _0197_, _0197_, _0197_, _0197_, _0197_, _0197_, _0197_, _0197_, _0197_, _0197_, _0197_, _0197_ } & _1256_[31:2];
  assign _0247_ = { _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_ } & mscratch_t0;
  assign _0250_ = { _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_ } & mepc_t0;
  assign _0253_ = { _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_ } & mcause_t0;
  assign _0256_ = { _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_ } & mtval_t0;
  assign _0259_ = { _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_ } & csr_data_t0;
  assign _0268_ = { _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_ } & trap_handle_t0[31:2];
  assign _0248_ = _0650_ & { _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_, _0190_ };
  assign _0251_ = _0654_ & { _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_, _0192_ };
  assign _0254_ = _0658_ & { _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_, _0194_ };
  assign _0257_ = _0662_ & { _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_, _0196_ };
  assign _0260_ = _0666_ & { csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0, csr_rd_en_t0 };
  assign _0269_ = _0678_ & { _0198_, _0198_, _0198_, _0198_, _0198_, _0198_, _0198_, _0198_, _0198_, _0198_, _0198_, _0198_, _0198_, _0198_, _0198_, _0198_, _0198_, _0198_, _0198_, _0198_, _0198_, _0198_, _0198_, _0198_, _0198_, _0198_, _0198_, _0198_, _0198_, _0198_ };
  assign _0651_ = _0246_ | _0247_;
  assign _0655_ = _0249_ | _0250_;
  assign _0659_ = _0252_ | _0253_;
  assign _0663_ = _0255_ | _0256_;
  assign _0667_ = _0258_ | _0259_;
  assign _0679_ = _0267_ | _0268_;
  assign _0652_ = _0651_ | _0248_;
  assign _0656_ = _0655_ | _0251_;
  assign _0660_ = _0659_ | _0254_;
  assign _0664_ = _0663_ | _0257_;
  assign _0668_ = _0667_ | _0260_;
  assign _0680_ = _0679_ | _0269_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mscratch_t0 */
  always_ff @(posedge clk)
    mscratch_t0 <= _0652_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mepc_t0 */
  always_ff @(posedge clk)
    mepc_t0 <= _0656_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mcause_t0 */
  always_ff @(posedge clk)
    mcause_t0 <= _0660_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mtval_t0 */
  always_ff @(posedge clk)
    mtval_t0 <= _0664_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME csr_data_t0 */
  always_ff @(posedge clk)
    csr_data_t0 <= _0668_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME trap_handle_t0[31:2] */
  always_ff @(posedge clk)
    trap_handle_t0[31:2] <= _0680_;
  assign _0022_ = | { _1065_, csr_wr_en_t0 };
  assign _0023_ = | { _1229_, csr_wr_en_t0 };
  assign _0024_ = | { _1221_, csr_wr_en_t0 };
  assign _0025_ = | { _1241_, csr_wr_en_t0 };
  assign _0026_ = | { csr_rd_vld_t0, _1172_ };
  assign _0027_ = | { _1182_, _1164_ };
  assign _0028_ = | decode_ir_t0[14:12];
  assign _0029_ = | decode_ir_t0[13:12];
  assign _0030_ = | decode_ir_t0[31:20];
  assign _0031_ = | state_t0;
  assign _0032_ = ~ { _1065_, csr_wr_en_t0 };
  assign _0033_ = ~ { _1229_, csr_wr_en_t0 };
  assign _0034_ = ~ { _1221_, csr_wr_en_t0 };
  assign _0035_ = ~ { _1241_, csr_wr_en_t0 };
  assign _0036_ = ~ { _1172_, csr_rd_vld_t0 };
  assign _0037_ = ~ { _1164_, _1182_ };
  assign _0038_ = ~ decode_ir_t0[14:12];
  assign _0039_ = ~ decode_ir_t0[13:12];
  assign _0040_ = ~ decode_ir_t0[31:20];
  assign _0041_ = ~ state_t0;
  assign _0275_ = { _1206_, csr_wr_en } & _0032_;
  assign _0277_ = { _1228_, csr_wr_en } & _0033_;
  assign _0278_ = { _1220_, csr_wr_en } & _0034_;
  assign _0279_ = { _1240_, csr_wr_en } & _0035_;
  assign _0283_ = { _1171_, csr_rd_vld } & _0036_;
  assign _0284_ = { _1163_, _1181_ } & _0037_;
  assign _0540_ = decode_ir[14:12] & _0038_;
  assign _0599_ = decode_ir[13:12] & _0039_;
  assign _0600_ = decode_ir[31:20] & _0040_;
  assign _0608_ = state & _0041_;
  assign _0990_ = _0275_ == { 1'h0, _0032_[0] };
  assign _0991_ = _0277_ == { 1'h0, _0033_[0] };
  assign _0992_ = _0278_ == { 1'h0, _0034_[0] };
  assign _0993_ = _0279_ == { 1'h0, _0035_[0] };
  assign _0994_ = _0283_ == { _0036_[1], 1'h0 };
  assign _0995_ = _0284_ == { _0037_[1], 1'h0 };
  assign _0996_ = _0540_ == { 1'h0, _0038_[1], 1'h0 };
  assign _0997_ = _0540_ == { 1'h0, _0038_[1:0] };
  assign _0998_ = _0599_ == _0039_;
  assign _0999_ = _0599_ == { _0039_[1], 1'h0 };
  assign _1000_ = _0600_ == { _0040_[11], 1'h0, _0040_[9:7], 5'h00, _0040_[1], 1'h0 };
  assign _1001_ = _0600_ == { _0040_[11], 1'h0, _0040_[9:7], 7'h00 };
  assign _1002_ = _0600_ == { _0040_[11], 1'h0, _0040_[9:8], 6'h00, _0040_[1], 1'h0 };
  assign _1003_ = _0600_ == { _0040_[11], 1'h0, _0040_[9:8], 8'h00 };
  assign _1004_ = _0600_ == { 2'h0, _0040_[9:8], 1'h0, _0040_[6], 3'h0, _0040_[2], 2'h0 };
  assign _1005_ = _0600_ == { 2'h0, _0040_[9:8], 1'h0, _0040_[6], 4'h0, _0040_[1:0] };
  assign _1006_ = _0600_ == { 2'h0, _0040_[9:8], 1'h0, _0040_[6], 4'h0, _0040_[1], 1'h0 };
  assign _1007_ = _0600_ == { 2'h0, _0040_[9:8], 1'h0, _0040_[6], 5'h00, _0040_[0] };
  assign _1008_ = _0600_ == { 2'h0, _0040_[9:8], 1'h0, _0040_[6], 6'h00 };
  assign _1009_ = _0600_ == { 2'h0, _0040_[9:8], 5'h00, _0040_[2], 1'h0, _0040_[0] };
  assign _1010_ = _0600_ == { 2'h0, _0040_[9:8], 5'h00, _0040_[2], 2'h0 };
  assign _1011_ = _0600_ == { 2'h0, _0040_[9:8], 8'h00 };
  assign _1012_ = _0608_ == { _0041_[1], 1'h0 };
  assign _1013_ = _0608_ == { 1'h0, _0041_[0] };
  assign _0162_ = _0990_ & _0022_;
  assign _0166_ = _0991_ & _0023_;
  assign _0168_ = _0992_ & _0024_;
  assign _0170_ = _0993_ & _0025_;
  assign _0178_ = _0994_ & _0026_;
  assign _0180_ = _0995_ & _0027_;
  assign _1166_ = _0996_ & _0028_;
  assign _1168_ = _0997_ & _0028_;
  assign _1245_ = _0998_ & _0029_;
  assign _1247_ = _0999_ & _0029_;
  assign _1180_ = _1000_ & _0030_;
  assign _1176_ = _1001_ & _0030_;
  assign _1178_ = _1002_ & _0030_;
  assign _1174_ = _1003_ & _0030_;
  assign _1249_ = _1004_ & _0030_;
  assign _1241_ = _1005_ & _0030_;
  assign _1221_ = _1006_ & _0030_;
  assign _1229_ = _1007_ & _0030_;
  assign _1233_ = _1008_ & _0030_;
  assign _1235_ = _1009_ & _0030_;
  assign _1200_ = _1010_ & _0030_;
  assign _1065_ = _1011_ & _0030_;
  assign csr_rdy_t0 = _1012_ & _0031_;
  assign _1172_ = _1013_ & _0031_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:512.2-522.22" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME csr_wr_vld */
  always_ff @(posedge clk)
    if (!rstz) csr_wr_vld <= 1'h0;
    else if (_1185_) csr_wr_vld <= _1193_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:639.2-650.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME core_interrupt */
  always_ff @(posedge clk)
    if (!rstz) core_interrupt <= 1'h0;
    else core_interrupt <= _1260_;
  reg \core_interrupt_cause_reg[2] ;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:639.2-650.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME \core_interrupt_cause_reg[2]  */
  always_ff @(posedge clk)
    if (_0181_)
      if (_0201_) \core_interrupt_cause_reg[2]  <= 1'h0;
      else \core_interrupt_cause_reg[2]  <= _0979_[2];
  assign core_interrupt_cause[2] = \core_interrupt_cause_reg[2] ;
  reg \core_interrupt_cause_reg[3] ;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:639.2-650.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME \core_interrupt_cause_reg[3]  */
  always_ff @(posedge clk)
    if (_0181_)
      if (mip[2]) \core_interrupt_cause_reg[3]  <= 1'h1;
      else \core_interrupt_cause_reg[3]  <= _1197_[3];
  assign core_interrupt_cause[3] = \core_interrupt_cause_reg[3] ;
  reg [1:0] _1443_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:593.2-635.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME _1443_ */
  always_ff @(posedge clk)
    if (!rstz) _1443_ <= 2'h0;
    else if (_0183_) _1443_ <= { _1207_, _1214_ };
  assign mstatus[1:0] = _1443_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:593.2-635.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mie[2] */
  always_ff @(posedge clk)
    if (!rstz) mie[2] <= 1'h0;
    else if (_0185_) mie[2] <= csr_wr_data[11];
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:593.2-635.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mie[1] */
  always_ff @(posedge clk)
    if (!rstz) mie[1] <= 1'h0;
    else if (_0185_) mie[1] <= csr_wr_data[7];
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:593.2-635.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mie[0] */
  always_ff @(posedge clk)
    if (!rstz) mie[0] <= 1'h0;
    else if (_0185_) mie[0] <= csr_wr_data[3];
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:593.2-635.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mip */
  always_ff @(posedge clk)
    if (!rstz) mip <= 3'h0;
    else mip <= { _0014_, _0010_, _0006_ };
  reg [29:0] _1448_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:593.2-635.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME _1448_ */
  always_ff @(posedge clk)
    if (!rstz) _1448_ <= 30'h00000000;
    else if (_0187_) _1448_ <= csr_wr_data[31:2];
  assign mtvec[31:2] = _1448_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:593.2-635.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mscratch */
  always_ff @(posedge clk)
    if (_0189_) mscratch <= csr_wr_data;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:593.2-635.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mepc */
  always_ff @(posedge clk)
    if (_0191_) mepc <= _1230_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:593.2-635.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mcause */
  always_ff @(posedge clk)
    if (_0193_) mcause <= _1222_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:593.2-635.6" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mtval */
  always_ff @(posedge clk)
    if (_0195_) mtval <= _1242_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:529.2-541.22" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME trap_jump */
  always_ff @(posedge clk)
    if (!rstz) trap_jump <= 1'h0;
    else trap_jump <= _1251_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:526.2-528.28" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME csr_data */
  always_ff @(posedge clk)
    if (csr_rd_en) csr_data <= csr_rd_data;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:512.2-522.22" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME regwr_csr */
  always_ff @(posedge clk)
    if (!rstz) regwr_csr <= 1'h0;
    else if (_0173_) regwr_csr <= _1258_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:529.2-541.22" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME trap_handle[1:0] */
  always_ff @(posedge clk)
    if (_0197_)
      if (activate_trap) trap_handle[1:0] <= 2'h0;
      else trap_handle[1:0] <= _1253_[1:0];
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:529.2-541.22" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME trap_handle[31:2] */
  always_ff @(posedge clk)
    if (_0197_) trap_handle[31:2] <= _1255_[31:2];
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:495.2-499.24" */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME state */
  always_ff @(posedge clk)
    if (!rstz) state <= 2'h0;
    else if (_0199_) state <= next_state;
  assign _0542_ = csr_vld_t0 & decode_csr;
  assign _0545_ = _1164_ & csr_vld;
  assign _0548_ = _1184_ & decode_csr;
  assign _0551_ = _1190_ & _1169_;
  assign _0554_ = mcycle_rd_vld_t0 & minstret_rd_vld;
  assign _0557_ = _1172_ & csr_rd_vld;
  assign _0560_ = csr_rdy_t0 & csr_wr_vld;
  assign _0563_ = csr_wr_en_t0 & _1173_;
  assign _0566_ = csr_wr_en_t0 & _1175_;
  assign _0569_ = csr_wr_en_t0 & _1177_;
  assign _0572_ = csr_wr_en_t0 & _1179_;
  assign _0543_ = decode_csr_t0 & csr_vld;
  assign _0546_ = csr_vld_t0 & _1163_;
  assign _0549_ = decode_csr_t0 & _1183_;
  assign _0552_ = _1170_ & _1189_;
  assign _0555_ = minstret_rd_vld_t0 & mcycle_rd_vld;
  assign _0558_ = csr_rd_vld_t0 & _1171_;
  assign _0561_ = csr_wr_vld_t0 & csr_rdy;
  assign _0564_ = _1174_ & csr_wr_en;
  assign _0567_ = _1176_ & csr_wr_en;
  assign _0570_ = _1178_ & csr_wr_en;
  assign _0573_ = _1180_ & csr_wr_en;
  assign _0544_ = csr_vld_t0 & decode_csr_t0;
  assign _0547_ = _1164_ & csr_vld_t0;
  assign _0550_ = _1184_ & decode_csr_t0;
  assign _0553_ = _1190_ & _1170_;
  assign _0556_ = mcycle_rd_vld_t0 & minstret_rd_vld_t0;
  assign _0559_ = _1172_ & csr_rd_vld_t0;
  assign _0562_ = csr_rdy_t0 & csr_wr_vld_t0;
  assign _0565_ = csr_wr_en_t0 & _1174_;
  assign _0568_ = csr_wr_en_t0 & _1176_;
  assign _0571_ = csr_wr_en_t0 & _1178_;
  assign _0574_ = csr_wr_en_t0 & _1180_;
  assign _0842_ = _0542_ | _0543_;
  assign _0843_ = _0545_ | _0546_;
  assign _0844_ = _0548_ | _0549_;
  assign _0845_ = _0551_ | _0552_;
  assign _0846_ = _0554_ | _0555_;
  assign _0847_ = _0557_ | _0558_;
  assign _0848_ = _0560_ | _0561_;
  assign _0849_ = _0563_ | _0564_;
  assign _0850_ = _0566_ | _0567_;
  assign _0851_ = _0569_ | _0570_;
  assign _0852_ = _0572_ | _0573_;
  assign _1182_ = _0842_ | _0544_;
  assign _1184_ = _0843_ | _0547_;
  assign _1186_ = _0844_ | _0550_;
  assign _1188_ = _0845_ | _0553_;
  assign csr_rd_vld_t0 = _0846_ | _0556_;
  assign csr_rd_en_t0 = _0847_ | _0559_;
  assign csr_wr_en_t0 = _0848_ | _0562_;
  assign mcycle_wrenl_t0 = _0849_ | _0565_;
  assign mcycle_wrenh_t0 = _0850_ | _0568_;
  assign minstret_wrenl_t0 = _0851_ | _0571_;
  assign minstret_wrenh_t0 = _0852_ | _0574_;
  assign _0042_ = | mip_t0;
  assign _0043_ = | { csr_wr_en_t0, return_trap_t0, activate_trap_t0 };
  assign _0044_ = | { csr_wr_en_t0, activate_trap_t0 };
  assign _0045_ = | { return_trap_t0, activate_trap_t0 };
  assign _0046_ = | { _1186_, csr_rdy_t0 };
  assign _0047_ = | { _1172_, _1164_, csr_rdy_t0 };
  assign _0048_ = | { _1178_, _1174_, _0879_, _1241_ };
  assign _0049_ = | { _1178_, _1180_, _1176_ };
  assign _0050_ = | { _1233_, _1221_, _1229_ };
  assign _0051_ = | { _1249_, _1178_, _1174_, _1180_, _1176_, _1241_ };
  assign _0052_ = | decode_ir_t0[19:15];
  assign _0053_ = | decode_ir_t0[11:7];
  assign _0055_ = ~ { csr_wr_en_t0, return_trap_t0, activate_trap_t0 };
  assign _0056_ = ~ { csr_wr_en_t0, activate_trap_t0 };
  assign _0057_ = ~ { return_trap_t0, activate_trap_t0 };
  assign _0058_ = ~ { csr_rdy_t0, _1186_ };
  assign _0059_ = ~ { _1172_, _1164_, csr_rdy_t0 };
  assign _0060_ = ~ { _0879_, _1241_, _1178_, _1174_ };
  assign _0061_ = ~ { _1180_, _1178_, _1176_ };
  assign _0062_ = ~ { _1233_, _1229_, _1221_ };
  assign _0063_ = ~ { _1249_, _1241_, _1180_, _1178_, _1176_, _1174_ };
  assign _0064_ = ~ decode_ir_t0[19:15];
  assign _0065_ = ~ decode_ir_t0[11:7];
  assign _0054_ = ~ mip_t0;
  assign _0273_ = mip & _0054_;
  assign _0274_ = { csr_wr_en, return_trap, activate_trap } & _0055_;
  assign _0276_ = { csr_wr_en, activate_trap } & _0056_;
  assign _0280_ = { return_trap, activate_trap } & _0057_;
  assign _0281_ = { csr_rdy, _1185_ } & _0058_;
  assign _0282_ = { _1171_, _1163_, csr_rdy } & _0059_;
  assign _0294_ = { _0878_, _1240_, _1177_, _1173_ } & _0060_;
  assign _0295_ = { _1179_, _1177_, _1175_ } & _0061_;
  assign _0296_ = { _1232_, _1228_, _1220_ } & _0062_;
  assign _0297_ = { _1248_, _1240_, _1179_, _1177_, _1175_, _1173_ } & _0063_;
  assign _0541_ = decode_ir[19:15] & _0064_;
  assign _0578_ = decode_ir[11:7] & _0065_;
  assign _0066_ = ! _0273_;
  assign _0067_ = ! _0274_;
  assign _0068_ = ! _0276_;
  assign _0069_ = ! _0280_;
  assign _0070_ = ! _0281_;
  assign _0071_ = ! _0282_;
  assign _0072_ = ! _0294_;
  assign _0073_ = ! _0295_;
  assign _0074_ = ! _0296_;
  assign _0075_ = ! _0297_;
  assign _0076_ = ! _0541_;
  assign _0077_ = ! _0578_;
  assign _0078_ = ! _0608_;
  assign _0160_ = _0067_ & _0043_;
  assign _0164_ = _0068_ & _0044_;
  assign _0172_ = _0069_ & _0045_;
  assign _0174_ = _0070_ & _0046_;
  assign _0176_ = _0071_ & _0047_;
  assign _0126_ = _0072_ & _0048_;
  assign _0128_ = _0073_ & _0049_;
  assign _0130_ = _0074_ & _0050_;
  assign _0132_ = _0075_ & _0051_;
  assign _1170_ = _0076_ & _0052_;
  assign _1192_ = _0077_ & _0053_;
  assign _1164_ = _0078_ & _0031_;
  assign _0158_ = _0066_ & _0042_;
  assign _0079_ = ~ _1165_;
  assign _0080_ = ~ _1167_;
  assign _0575_ = _1166_ & _0080_;
  assign _0576_ = _1168_ & _0079_;
  assign _0577_ = _1166_ & _1168_;
  assign _0853_ = _0575_ | _0576_;
  assign _1190_ = _0853_ | _0577_;
  assign _0081_ = ~ { _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_ };
  assign _0082_ = ~ { _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_ };
  assign _0083_ = ~ { _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_ };
  assign _0084_ = ~ { _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_ };
  assign _0085_ = ~ { _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_ };
  assign _0086_ = ~ { _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_ };
  assign _0087_ = ~ { _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_ };
  assign _0088_ = ~ { _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_ };
  assign _0089_ = ~ { _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_ };
  assign _0090_ = ~ { _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_ };
  assign _0110_ = ~ _1177_;
  assign _0111_ = ~ _0878_;
  assign _0112_ = ~ _0125_;
  assign _0091_ = ~ { _1179_, _1179_, _1179_ };
  assign _0092_ = ~ { _1173_, _1173_, _1173_ };
  assign _0093_ = ~ { _1177_, _1177_, _1177_ };
  assign _0094_ = ~ { _0878_, _0878_, _0878_ };
  assign _0095_ = ~ { _1220_, _1220_, _1220_ };
  assign _0096_ = ~ { _1232_, _1232_, _1232_ };
  assign _0097_ = ~ { _0880_, _0880_, _0880_ };
  assign _0098_ = ~ { _0125_, _0125_, _0125_ };
  assign _0099_ = ~ _1175_;
  assign _0100_ = ~ _1179_;
  assign _0101_ = ~ _1248_;
  assign _0102_ = ~ _1173_;
  assign _0103_ = ~ _0127_;
  assign _0104_ = ~ _1228_;
  assign _0105_ = ~ _1220_;
  assign _0106_ = ~ _1234_;
  assign _0107_ = ~ _0882_;
  assign _0108_ = ~ _0129_;
  assign _0109_ = ~ _0131_;
  assign _0113_ = ~ { csr_rdy, csr_rdy };
  assign _0115_ = ~ csr_wr_en;
  assign _0116_ = ~ { activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap };
  assign _0117_ = ~ { csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en };
  assign _0114_ = ~ activate_trap;
  assign _0118_ = ~ _1185_;
  assign _0119_ = ~ { decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14] };
  assign _0698_ = { _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_ } | _0081_;
  assign _0701_ = { _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_ } | _0082_;
  assign _0704_ = { _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_ } | _0083_;
  assign _0707_ = { _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_ } | _0084_;
  assign _0710_ = { _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_ } | _0085_;
  assign _0713_ = { _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_ } | _0086_;
  assign _0716_ = { _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_ } | _0087_;
  assign _0720_ = { _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_ } | _0088_;
  assign _0723_ = { _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_ } | _0089_;
  assign _0726_ = { _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_ } | _0090_;
  assign _0809_ = _1178_ | _0110_;
  assign _0812_ = _0879_ | _0111_;
  assign _0819_ = _0126_ | _0112_;
  assign _0729_ = { _1180_, _1180_, _1180_ } | _0091_;
  assign _0732_ = { _1174_, _1174_, _1174_ } | _0092_;
  assign _0735_ = { _1178_, _1178_, _1178_ } | _0093_;
  assign _0738_ = { _0879_, _0879_, _0879_ } | _0094_;
  assign _0741_ = { _1221_, _1221_, _1221_ } | _0095_;
  assign _0745_ = { _1233_, _1233_, _1233_ } | _0096_;
  assign _0748_ = { _0881_, _0881_, _0881_ } | _0097_;
  assign _0751_ = { _0126_, _0126_, _0126_ } | _0098_;
  assign _0754_ = _1176_ | _0099_;
  assign _0757_ = _1180_ | _0100_;
  assign _0760_ = _1249_ | _0101_;
  assign _0763_ = _1174_ | _0102_;
  assign _0766_ = _0128_ | _0103_;
  assign _0769_ = _1229_ | _0104_;
  assign _0772_ = _1221_ | _0105_;
  assign _0775_ = _1235_ | _0106_;
  assign _0778_ = _0883_ | _0107_;
  assign _0781_ = _0130_ | _0108_;
  assign _0784_ = _0132_ | _0109_;
  assign _0841_ = { csr_rdy_t0, csr_rdy_t0 } | _0113_;
  assign _0858_ = csr_wr_en_t0 | _0115_;
  assign _0865_ = { csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0 } | _0117_;
  assign _0862_ = { activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0 } | _0116_;
  assign _0856_ = activate_trap_t0 | _0114_;
  assign _0875_ = { decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14] } | _0119_;
  assign _0699_ = { _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_ } | { _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_, _1246_ };
  assign _0702_ = { _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_ } | { _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_, _1244_ };
  assign _0705_ = { _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_ } | { _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_, _1179_ };
  assign _0708_ = { _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_ } | { _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_, _1173_ };
  assign _0711_ = { _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_ } | { _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_, _1177_ };
  assign _0714_ = { _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_ } | { _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_, _0878_ };
  assign _0717_ = { _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_ } | { _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_ };
  assign _0719_ = { _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_ } | { _1234_, _1234_, _1234_, _1234_, _1234_, _1234_, _1234_, _1234_, _1234_, _1234_, _1234_, _1234_, _1234_, _1234_, _1234_, _1234_, _1234_, _1234_, _1234_ };
  assign _0721_ = { _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_ } | { _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_, _1232_ };
  assign _0724_ = { _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_ } | { _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_, _0880_ };
  assign _0727_ = { _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_ } | { _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_ };
  assign _0810_ = _1178_ | _1177_;
  assign _0813_ = _0879_ | _0878_;
  assign _0820_ = _0126_ | _0125_;
  assign _0730_ = { _1180_, _1180_, _1180_ } | { _1179_, _1179_, _1179_ };
  assign _0733_ = { _1174_, _1174_, _1174_ } | { _1173_, _1173_, _1173_ };
  assign _0736_ = { _1178_, _1178_, _1178_ } | { _1177_, _1177_, _1177_ };
  assign _0739_ = { _0879_, _0879_, _0879_ } | { _0878_, _0878_, _0878_ };
  assign _0742_ = { _1221_, _1221_, _1221_ } | { _1220_, _1220_, _1220_ };
  assign _0744_ = { _1235_, _1235_, _1235_ } | { _1234_, _1234_, _1234_ };
  assign _0746_ = { _1233_, _1233_, _1233_ } | { _1232_, _1232_, _1232_ };
  assign _0749_ = { _0881_, _0881_, _0881_ } | { _0880_, _0880_, _0880_ };
  assign _0752_ = { _0126_, _0126_, _0126_ } | { _0125_, _0125_, _0125_ };
  assign _0755_ = _1176_ | _1175_;
  assign _0758_ = _1180_ | _1179_;
  assign _0761_ = _1249_ | _1248_;
  assign _0764_ = _1174_ | _1173_;
  assign _0767_ = _0128_ | _0127_;
  assign _0770_ = _1229_ | _1228_;
  assign _0773_ = _1221_ | _1220_;
  assign _0776_ = _1235_ | _1234_;
  assign _0779_ = _0883_ | _0882_;
  assign _0782_ = _0130_ | _0129_;
  assign _0785_ = _0132_ | _0131_;
  assign _0855_ = return_trap_t0 | return_trap;
  assign _0857_ = activate_trap_t0 | activate_trap;
  assign _0795_ = _1065_ | _1206_;
  assign _0859_ = csr_wr_en_t0 | csr_wr_en;
  assign _0864_ = { _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_ } | { _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_, _1220_ };
  assign _0868_ = { _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_, _1229_ } | { _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_, _1228_ };
  assign _0863_ = { activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0 } | { activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap, activate_trap };
  assign _0870_ = { _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_, _1241_ } | { _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_, _1240_ };
  assign _0866_ = { csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0 } | { csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en, csr_wr_en };
  assign _0872_ = { return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0, return_trap_t0 } | { return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap, return_trap };
  assign _0874_ = _1186_ | _1185_;
  assign _0876_ = { decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14] } | { decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14] };
  assign _0298_ = wr_data_t0 & _0698_;
  assign _0301_ = _1015_ & _0701_;
  assign _0304_ = mcycle_t0[63:45] & _0704_;
  assign _0307_ = mtval_t0[31:13] & _0707_;
  assign _0310_ = _1019_ & _0710_;
  assign _0313_ = _1021_ & _0713_;
  assign _0316_ = mepc_t0[31:13] & _0716_;
  assign _0321_ = _1027_ & _0720_;
  assign _0324_ = _1029_ & _0723_;
  assign _0327_ = _1031_ & _0726_;
  assign _0330_ = mcycle_t0[34:32] & _0729_;
  assign _0333_ = mtval_t0[2:0] & _0732_;
  assign _0336_ = _1035_ & _0735_;
  assign _0339_ = _1037_ & _0738_;
  assign _0342_ = mepc_t0[2:0] & _0741_;
  assign _0347_ = _1043_ & _0745_;
  assign _0350_ = _1045_ & _0748_;
  assign _0353_ = _1047_ & _0751_;
  assign _0356_ = minstret_t0[11] & _0754_;
  assign _0359_ = _1049_ & _0757_;
  assign _0362_ = mtval_t0[11] & _0760_;
  assign _0365_ = _1053_ & _0763_;
  assign _0368_ = _1055_ & _0766_;
  assign _0371_ = mscratch_t0[11] & _0769_;
  assign _0374_ = _1059_ & _0772_;
  assign _0377_ = mie_t0[2] & _0775_;
  assign _0380_ = _1065_ & _0778_;
  assign _0383_ = _1067_ & _0781_;
  assign _0386_ = _1069_ & _0784_;
  assign _0389_ = minstret_t0[3] & _0754_;
  assign _0392_ = _1071_ & _0757_;
  assign _0395_ = mtval_t0[3] & _0760_;
  assign _0398_ = _1075_ & _0763_;
  assign _0401_ = _1077_ & _0766_;
  assign _0404_ = mscratch_t0[3] & _0769_;
  assign _0407_ = _1081_ & _0772_;
  assign _0410_ = mie_t0[0] & _0775_;
  assign _0415_ = _1087_ & _0778_;
  assign _0418_ = _1089_ & _0781_;
  assign _0421_ = _1091_ & _0784_;
  assign _0424_ = mcycle_t0[38:36] & _0729_;
  assign _0427_ = mtval_t0[6:4] & _0732_;
  assign _0430_ = _1095_ & _0735_;
  assign _0433_ = _1097_ & _0738_;
  assign _0436_ = mepc_t0[6:4] & _0741_;
  assign _0441_ = _1103_ & _0745_;
  assign _0444_ = _1105_ & _0748_;
  assign _0447_ = _1107_ & _0751_;
  assign _0450_ = mcycle_t0[44] & _0757_;
  assign _0453_ = mtval_t0[12] & _0763_;
  assign _0456_ = _1111_ & _0809_;
  assign _0459_ = _1113_ & _0812_;
  assign _0462_ = mscratch_t0[12] & _0769_;
  assign _0465_ = _1117_ & _0772_;
  assign _0468_ = _1065_ & _0775_;
  assign _0471_ = _1121_ & _0781_;
  assign _0474_ = _1123_ & _0819_;
  assign _0477_ = mcycle_t0[42:40] & _0729_;
  assign _0480_ = mtval_t0[10:8] & _0732_;
  assign _0483_ = _1127_ & _0735_;
  assign _0486_ = _1129_ & _0738_;
  assign _0489_ = mepc_t0[10:8] & _0741_;
  assign _0494_ = _1135_ & _0745_;
  assign _0497_ = _1137_ & _0748_;
  assign _0500_ = _1139_ & _0751_;
  assign _0503_ = minstret_t0[7] & _0754_;
  assign _0506_ = _1141_ & _0757_;
  assign _0509_ = mtval_t0[7] & _0760_;
  assign _0512_ = _1145_ & _0763_;
  assign _0515_ = _1147_ & _0766_;
  assign _0518_ = mscratch_t0[7] & _0769_;
  assign _0521_ = _1151_ & _0772_;
  assign _0524_ = mie_t0[1] & _0775_;
  assign _0529_ = _1157_ & _0778_;
  assign _0532_ = _1159_ & _0781_;
  assign _0535_ = _1161_ & _0784_;
  assign _0538_ = _1162_ & _0841_;
  assign _0582_ = _1203_ & _0858_;
  assign _0585_ = _1209_ & _0856_;
  assign _0587_ = _1211_ & _0858_;
  assign _0590_ = _1217_ & _0865_;
  assign _0593_ = _1225_ & _0865_;
  assign _0596_ = _1237_ & _0865_;
  assign _0601_ = return_trap_t0 & _0856_;
  assign _0603_ = _1254_ & _0862_;
  assign _0609_ = decode_op1_t0 & _0875_;
  assign _0299_ = _1195_ & _0699_;
  assign _0302_ = _0003_ & _0702_;
  assign _0305_ = minstret_t0[63:45] & _0705_;
  assign _0308_ = mcycle_t0[31:13] & _0708_;
  assign _0311_ = minstret_t0[31:13] & _0711_;
  assign _0314_ = _1017_ & _0714_;
  assign _0317_ = mcause_t0[31:13] & _0717_;
  assign _0319_ = mtvec_t0[31:13] & _0719_;
  assign _0322_ = mscratch_t0[31:13] & _0721_;
  assign _0325_ = _1025_ & _0724_;
  assign _0328_ = _1023_ & _0727_;
  assign _0331_ = minstret_t0[34:32] & _0730_;
  assign _0334_ = mcycle_t0[2:0] & _0733_;
  assign _0337_ = minstret_t0[2:0] & _0736_;
  assign _0340_ = _1033_ & _0739_;
  assign _0343_ = mcause_t0[2:0] & _0742_;
  assign _0345_ = { mtvec_t0[2], 2'h0 } & _0744_;
  assign _0348_ = mscratch_t0[2:0] & _0746_;
  assign _0351_ = _1041_ & _0749_;
  assign _0354_ = _1039_ & _0752_;
  assign _0357_ = mcycle_t0[43] & _0755_;
  assign _0360_ = minstret_t0[43] & _0758_;
  assign _0363_ = mip_t0[2] & _0761_;
  assign _0366_ = mcycle_t0[11] & _0764_;
  assign _0369_ = _1051_ & _0767_;
  assign _0372_ = mepc_t0[11] & _0770_;
  assign _0375_ = mcause_t0[11] & _0773_;
  assign _0378_ = mtvec_t0[11] & _0776_;
  assign _0381_ = _1063_ & _0779_;
  assign _0384_ = _1061_ & _0782_;
  assign _0387_ = _1057_ & _0785_;
  assign _0390_ = mcycle_t0[35] & _0755_;
  assign _0393_ = minstret_t0[35] & _0758_;
  assign _0396_ = mip_t0[0] & _0761_;
  assign _0399_ = mcycle_t0[3] & _0764_;
  assign _0402_ = _1073_ & _0767_;
  assign _0405_ = mepc_t0[3] & _0770_;
  assign _0408_ = mcause_t0[3] & _0773_;
  assign _0411_ = mtvec_t0[3] & _0776_;
  assign _0413_ = mstatus_t0[0] & _0795_;
  assign _0416_ = _1085_ & _0779_;
  assign _0419_ = _1083_ & _0782_;
  assign _0422_ = _1079_ & _0785_;
  assign _0425_ = minstret_t0[38:36] & _0730_;
  assign _0428_ = mcycle_t0[6:4] & _0733_;
  assign _0431_ = minstret_t0[6:4] & _0736_;
  assign _0434_ = _1093_ & _0739_;
  assign _0437_ = mcause_t0[6:4] & _0742_;
  assign _0439_ = mtvec_t0[6:4] & _0744_;
  assign _0442_ = mscratch_t0[6:4] & _0746_;
  assign _0445_ = _1101_ & _0749_;
  assign _0448_ = _1099_ & _0752_;
  assign _0451_ = minstret_t0[44] & _0758_;
  assign _0454_ = mcycle_t0[12] & _0764_;
  assign _0457_ = minstret_t0[12] & _0810_;
  assign _0460_ = _1109_ & _0813_;
  assign _0463_ = mepc_t0[12] & _0770_;
  assign _0466_ = mcause_t0[12] & _0773_;
  assign _0469_ = mtvec_t0[12] & _0776_;
  assign _0472_ = _1119_ & _0782_;
  assign _0475_ = _1115_ & _0820_;
  assign _0478_ = minstret_t0[42:40] & _0730_;
  assign _0481_ = mcycle_t0[10:8] & _0733_;
  assign _0484_ = minstret_t0[10:8] & _0736_;
  assign _0487_ = _1125_ & _0739_;
  assign _0490_ = mcause_t0[10:8] & _0742_;
  assign _0492_ = mtvec_t0[10:8] & _0744_;
  assign _0495_ = mscratch_t0[10:8] & _0746_;
  assign _0498_ = _1133_ & _0749_;
  assign _0501_ = _1131_ & _0752_;
  assign _0504_ = mcycle_t0[39] & _0755_;
  assign _0507_ = minstret_t0[39] & _0758_;
  assign _0510_ = mip_t0[1] & _0761_;
  assign _0513_ = mcycle_t0[7] & _0764_;
  assign _0516_ = _1143_ & _0767_;
  assign _0519_ = mepc_t0[7] & _0770_;
  assign _0522_ = mcause_t0[7] & _0773_;
  assign _0525_ = mtvec_t0[7] & _0776_;
  assign _0527_ = mstatus_t0[1] & _0795_;
  assign _0530_ = _1155_ & _0779_;
  assign _0533_ = _1153_ & _0782_;
  assign _0536_ = _1149_ & _0785_;
  assign _0580_ = mstatus_t0[0] & _0857_;
  assign _1205_ = csr_wr_data_t0[7] & _0795_;
  assign _0583_ = _1205_ & _0859_;
  assign _1209_ = mstatus_t0[1] & _0855_;
  assign _1213_ = csr_wr_data_t0[3] & _0795_;
  assign _0588_ = _1213_ & _0859_;
  assign _1217_ = trap_cause_t0 & _0863_;
  assign _1219_ = csr_wr_data_t0 & _0864_;
  assign _0591_ = _1219_ & _0866_;
  assign _1225_ = { decode_pc_t0[31:2], 2'h0 } & _0863_;
  assign _1227_ = { csr_wr_data_t0[31:2], 2'h0 } & _0868_;
  assign _0594_ = _1227_ & _0866_;
  assign _1237_ = trap_value_t0 & _0863_;
  assign _1239_ = csr_wr_data_t0 & _0870_;
  assign _0597_ = _1239_ & _0866_;
  assign _1254_ = mepc_t0 & _0872_;
  assign _0604_ = { mtvec_t0[31:2], 2'h0 } & _0863_;
  assign _0606_ = _1192_ & _0874_;
  assign _0610_ = { 27'h0000000, decode_ir_t0[19:15] } & _0876_;
  assign _0700_ = _0298_ | _0299_;
  assign _0703_ = _0301_ | _0302_;
  assign _0706_ = _0304_ | _0305_;
  assign _0709_ = _0307_ | _0308_;
  assign _0712_ = _0310_ | _0311_;
  assign _0715_ = _0313_ | _0314_;
  assign _0718_ = _0316_ | _0317_;
  assign _0722_ = _0321_ | _0322_;
  assign _0725_ = _0324_ | _0325_;
  assign _0728_ = _0327_ | _0328_;
  assign _0731_ = _0330_ | _0331_;
  assign _0734_ = _0333_ | _0334_;
  assign _0737_ = _0336_ | _0337_;
  assign _0740_ = _0339_ | _0340_;
  assign _0743_ = _0342_ | _0343_;
  assign _0747_ = _0347_ | _0348_;
  assign _0750_ = _0350_ | _0351_;
  assign _0753_ = _0353_ | _0354_;
  assign _0756_ = _0356_ | _0357_;
  assign _0759_ = _0359_ | _0360_;
  assign _0762_ = _0362_ | _0363_;
  assign _0765_ = _0365_ | _0366_;
  assign _0768_ = _0368_ | _0369_;
  assign _0771_ = _0371_ | _0372_;
  assign _0774_ = _0374_ | _0375_;
  assign _0777_ = _0377_ | _0378_;
  assign _0780_ = _0380_ | _0381_;
  assign _0783_ = _0383_ | _0384_;
  assign _0786_ = _0386_ | _0387_;
  assign _0787_ = _0389_ | _0390_;
  assign _0788_ = _0392_ | _0393_;
  assign _0789_ = _0395_ | _0396_;
  assign _0790_ = _0398_ | _0399_;
  assign _0791_ = _0401_ | _0402_;
  assign _0792_ = _0404_ | _0405_;
  assign _0793_ = _0407_ | _0408_;
  assign _0794_ = _0410_ | _0411_;
  assign _0796_ = _0415_ | _0416_;
  assign _0797_ = _0418_ | _0419_;
  assign _0798_ = _0421_ | _0422_;
  assign _0799_ = _0424_ | _0425_;
  assign _0800_ = _0427_ | _0428_;
  assign _0801_ = _0430_ | _0431_;
  assign _0802_ = _0433_ | _0434_;
  assign _0803_ = _0436_ | _0437_;
  assign _0804_ = _0441_ | _0442_;
  assign _0805_ = _0444_ | _0445_;
  assign _0806_ = _0447_ | _0448_;
  assign _0807_ = _0450_ | _0451_;
  assign _0808_ = _0453_ | _0454_;
  assign _0811_ = _0456_ | _0457_;
  assign _0814_ = _0459_ | _0460_;
  assign _0815_ = _0462_ | _0463_;
  assign _0816_ = _0465_ | _0466_;
  assign _0817_ = _0468_ | _0469_;
  assign _0818_ = _0471_ | _0472_;
  assign _0821_ = _0474_ | _0475_;
  assign _0822_ = _0477_ | _0478_;
  assign _0823_ = _0480_ | _0481_;
  assign _0824_ = _0483_ | _0484_;
  assign _0825_ = _0486_ | _0487_;
  assign _0826_ = _0489_ | _0490_;
  assign _0827_ = _0494_ | _0495_;
  assign _0828_ = _0497_ | _0498_;
  assign _0829_ = _0500_ | _0501_;
  assign _0830_ = _0503_ | _0504_;
  assign _0831_ = _0506_ | _0507_;
  assign _0832_ = _0509_ | _0510_;
  assign _0833_ = _0512_ | _0513_;
  assign _0834_ = _0515_ | _0516_;
  assign _0835_ = _0518_ | _0519_;
  assign _0836_ = _0521_ | _0522_;
  assign _0837_ = _0524_ | _0525_;
  assign _0838_ = _0529_ | _0530_;
  assign _0839_ = _0532_ | _0533_;
  assign _0840_ = _0535_ | _0536_;
  assign _0860_ = _0582_ | _0583_;
  assign _0861_ = _0587_ | _0588_;
  assign _0867_ = _0590_ | _0591_;
  assign _0869_ = _0593_ | _0594_;
  assign _0871_ = _0596_ | _0597_;
  assign _0873_ = _0603_ | _0604_;
  assign _0877_ = _0609_ | _0610_;
  assign _0901_ = wr_data ^ _1194_;
  assign _0902_ = _1014_ ^ _0002_;
  assign _0903_ = mcycle[63:45] ^ minstret[63:45];
  assign _0904_ = mtval[31:13] ^ mcycle[31:13];
  assign _0905_ = _1018_ ^ minstret[31:13];
  assign _0906_ = _1020_ ^ _1016_;
  assign _0907_ = mepc[31:13] ^ mcause[31:13];
  assign _0908_ = _1026_ ^ mscratch[31:13];
  assign _0909_ = _1028_ ^ _1024_;
  assign _0910_ = _1030_ ^ _1022_;
  assign _0911_ = mcycle[34:32] ^ minstret[34:32];
  assign _0912_ = mtval[2:0] ^ mcycle[2:0];
  assign _0913_ = _1034_ ^ minstret[2:0];
  assign _0914_ = _1036_ ^ _1032_;
  assign _0915_ = mepc[2:0] ^ mcause[2:0];
  assign _0916_ = _1042_ ^ mscratch[2:0];
  assign _0917_ = _1044_ ^ _1040_;
  assign _0918_ = _1046_ ^ _1038_;
  assign _0919_ = minstret[11] ^ mcycle[43];
  assign _0920_ = _1048_ ^ minstret[43];
  assign _0921_ = mtval[11] ^ mip[2];
  assign _0922_ = _1052_ ^ mcycle[11];
  assign _0923_ = _1054_ ^ _1050_;
  assign _0924_ = mscratch[11] ^ mepc[11];
  assign _0925_ = _1058_ ^ mcause[11];
  assign _0926_ = mie[2] ^ mtvec[11];
  assign _0927_ = _1064_ ^ _1062_;
  assign _0928_ = _1066_ ^ _1060_;
  assign _0929_ = _1068_ ^ _1056_;
  assign _0930_ = minstret[3] ^ mcycle[35];
  assign _0931_ = _1070_ ^ minstret[35];
  assign _0932_ = mtval[3] ^ mip[0];
  assign _0933_ = _1074_ ^ mcycle[3];
  assign _0934_ = _1076_ ^ _1072_;
  assign _0935_ = mscratch[3] ^ mepc[3];
  assign _0936_ = _1080_ ^ mcause[3];
  assign _0937_ = mie[0] ^ mtvec[3];
  assign _0938_ = _1086_ ^ _1084_;
  assign _0939_ = _1088_ ^ _1082_;
  assign _0940_ = _1090_ ^ _1078_;
  assign _0941_ = mcycle[38:36] ^ minstret[38:36];
  assign _0942_ = mtval[6:4] ^ mcycle[6:4];
  assign _0943_ = _1094_ ^ minstret[6:4];
  assign _0944_ = _1096_ ^ _1092_;
  assign _0945_ = mepc[6:4] ^ mcause[6:4];
  assign _0946_ = _1102_ ^ mscratch[6:4];
  assign _0947_ = _1104_ ^ _1100_;
  assign _0948_ = _1106_ ^ _1098_;
  assign _0949_ = mcycle[44] ^ minstret[44];
  assign _0950_ = mtval[12] ^ mcycle[12];
  assign _0951_ = _1110_ ^ minstret[12];
  assign _0952_ = _1112_ ^ _1108_;
  assign _0953_ = mscratch[12] ^ mepc[12];
  assign _0954_ = _1116_ ^ mcause[12];
  assign _0955_ = _1064_ ^ mtvec[12];
  assign _0956_ = _1120_ ^ _1118_;
  assign _0957_ = _1122_ ^ _1114_;
  assign _0958_ = mcycle[42:40] ^ minstret[42:40];
  assign _0959_ = mtval[10:8] ^ mcycle[10:8];
  assign _0960_ = _1126_ ^ minstret[10:8];
  assign _0961_ = _1128_ ^ _1124_;
  assign _0962_ = mepc[10:8] ^ mcause[10:8];
  assign _0963_ = _1134_ ^ mscratch[10:8];
  assign _0964_ = _1136_ ^ _1132_;
  assign _0965_ = _1138_ ^ _1130_;
  assign _0966_ = minstret[7] ^ mcycle[39];
  assign _0967_ = _1140_ ^ minstret[39];
  assign _0968_ = mtval[7] ^ mip[1];
  assign _0969_ = _1144_ ^ mcycle[7];
  assign _0970_ = _1146_ ^ _1142_;
  assign _0971_ = mscratch[7] ^ mepc[7];
  assign _0972_ = _1150_ ^ mcause[7];
  assign _0973_ = mie[1] ^ mtvec[7];
  assign _0974_ = _1156_ ^ _1154_;
  assign _0975_ = _1158_ ^ _1152_;
  assign _0976_ = _1160_ ^ _1148_;
  assign _0977_ = _0000_ ^ _0001_;
  assign _0980_ = _1201_ ^ mstatus[0];
  assign _0981_ = _1202_ ^ _1204_;
  assign _0983_ = _1210_ ^ _1212_;
  assign _0984_ = _1216_ ^ _1218_;
  assign _0985_ = _1224_ ^ _1226_;
  assign _0986_ = _1236_ ^ _1238_;
  assign _0987_ = _1253_ ^ { mtvec[31:2], 2'h0 };
  assign _0988_ = _1257_ ^ _1191_;
  assign _0989_ = decode_op1 ^ { 27'h0000000, decode_ir[19:15] };
  assign _0300_ = { _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_, _1247_ } & _0901_;
  assign _0303_ = { _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_, _1245_ } & _0902_;
  assign _0306_ = { _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_, _1180_ } & _0903_;
  assign _0309_ = { _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_, _1174_ } & _0904_;
  assign _0312_ = { _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_, _1178_ } & _0905_;
  assign _0315_ = { _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_, _0879_ } & _0906_;
  assign _0318_ = { _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_, _1221_ } & _0907_;
  assign _0320_ = { _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_, _1235_ } & mtvec[31:13];
  assign _0323_ = { _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_, _1233_ } & _0908_;
  assign _0326_ = { _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_, _0881_ } & _0909_;
  assign _0329_ = { _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_ } & _0910_;
  assign _0332_ = { _1180_, _1180_, _1180_ } & _0911_;
  assign _0335_ = { _1174_, _1174_, _1174_ } & _0912_;
  assign _0338_ = { _1178_, _1178_, _1178_ } & _0913_;
  assign _0341_ = { _0879_, _0879_, _0879_ } & _0914_;
  assign _0344_ = { _1221_, _1221_, _1221_ } & _0915_;
  assign _0346_ = { _1235_, _1235_, _1235_ } & { mtvec[2], 2'h0 };
  assign _0349_ = { _1233_, _1233_, _1233_ } & _0916_;
  assign _0352_ = { _0881_, _0881_, _0881_ } & _0917_;
  assign _0355_ = { _0126_, _0126_, _0126_ } & _0918_;
  assign _0358_ = _1176_ & _0919_;
  assign _0361_ = _1180_ & _0920_;
  assign _0364_ = _1249_ & _0921_;
  assign _0367_ = _1174_ & _0922_;
  assign _0370_ = _0128_ & _0923_;
  assign _0373_ = _1229_ & _0924_;
  assign _0376_ = _1221_ & _0925_;
  assign _0379_ = _1235_ & _0926_;
  assign _0382_ = _0883_ & _0927_;
  assign _0385_ = _0130_ & _0928_;
  assign _0388_ = _0132_ & _0929_;
  assign _0391_ = _1176_ & _0930_;
  assign _0394_ = _1180_ & _0931_;
  assign _0397_ = _1249_ & _0932_;
  assign _0400_ = _1174_ & _0933_;
  assign _0403_ = _0128_ & _0934_;
  assign _0406_ = _1229_ & _0935_;
  assign _0409_ = _1221_ & _0936_;
  assign _0412_ = _1235_ & _0937_;
  assign _0414_ = _1065_ & mstatus[0];
  assign _0417_ = _0883_ & _0938_;
  assign _0420_ = _0130_ & _0939_;
  assign _0423_ = _0132_ & _0940_;
  assign _0426_ = { _1180_, _1180_, _1180_ } & _0941_;
  assign _0429_ = { _1174_, _1174_, _1174_ } & _0942_;
  assign _0432_ = { _1178_, _1178_, _1178_ } & _0943_;
  assign _0435_ = { _0879_, _0879_, _0879_ } & _0944_;
  assign _0438_ = { _1221_, _1221_, _1221_ } & _0945_;
  assign _0440_ = { _1235_, _1235_, _1235_ } & mtvec[6:4];
  assign _0443_ = { _1233_, _1233_, _1233_ } & _0946_;
  assign _0446_ = { _0881_, _0881_, _0881_ } & _0947_;
  assign _0449_ = { _0126_, _0126_, _0126_ } & _0948_;
  assign _0452_ = _1180_ & _0949_;
  assign _0455_ = _1174_ & _0950_;
  assign _0458_ = _1178_ & _0951_;
  assign _0461_ = _0879_ & _0952_;
  assign _0464_ = _1229_ & _0953_;
  assign _0467_ = _1221_ & _0954_;
  assign _0470_ = _1235_ & _0955_;
  assign _0473_ = _0130_ & _0956_;
  assign _0476_ = _0126_ & _0957_;
  assign _0479_ = { _1180_, _1180_, _1180_ } & _0958_;
  assign _0482_ = { _1174_, _1174_, _1174_ } & _0959_;
  assign _0485_ = { _1178_, _1178_, _1178_ } & _0960_;
  assign _0488_ = { _0879_, _0879_, _0879_ } & _0961_;
  assign _0491_ = { _1221_, _1221_, _1221_ } & _0962_;
  assign _0493_ = { _1235_, _1235_, _1235_ } & mtvec[10:8];
  assign _0496_ = { _1233_, _1233_, _1233_ } & _0963_;
  assign _0499_ = { _0881_, _0881_, _0881_ } & _0964_;
  assign _0502_ = { _0126_, _0126_, _0126_ } & _0965_;
  assign _0505_ = _1176_ & _0966_;
  assign _0508_ = _1180_ & _0967_;
  assign _0511_ = _1249_ & _0968_;
  assign _0514_ = _1174_ & _0969_;
  assign _0517_ = _0128_ & _0970_;
  assign _0520_ = _1229_ & _0971_;
  assign _0523_ = _1221_ & _0972_;
  assign _0526_ = _1235_ & _0973_;
  assign _0528_ = _1065_ & mstatus[1];
  assign _0531_ = _0883_ & _0974_;
  assign _0534_ = _0130_ & _0975_;
  assign _0537_ = _0132_ & _0976_;
  assign _1162_ = { _1172_, _1172_ } & _0977_;
  assign _0539_ = { csr_rdy_t0, csr_rdy_t0 } & _0978_;
  assign _1198_ = { mip_t0[0], mip_t0[0], mip_t0[0], mip_t0[0] } & { _0979_[3:2], _0121_ };
  assign _0581_ = activate_trap_t0 & _0980_;
  assign _0584_ = csr_wr_en_t0 & _0981_;
  assign _0586_ = activate_trap_t0 & _0982_;
  assign _0589_ = csr_wr_en_t0 & _0983_;
  assign _0592_ = { csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0 } & _0984_;
  assign _0595_ = { csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0 } & _0985_;
  assign _0598_ = { csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0, csr_wr_en_t0 } & _0986_;
  assign _0602_ = activate_trap_t0 & _0120_;
  assign _0605_ = { activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0, activate_trap_t0 } & _0987_;
  assign _0607_ = _1186_ & _0988_;
  assign _0611_ = { decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14] } & _0989_;
  assign _1015_ = _0300_ | _0700_;
  assign csr_wr_data_t0 = _0303_ | _0703_;
  assign _1017_ = _0306_ | _0706_;
  assign _1019_ = _0309_ | _0709_;
  assign _1021_ = _0312_ | _0712_;
  assign _1023_ = _0315_ | _0715_;
  assign _1025_ = _0318_ | _0718_;
  assign _1027_ = _0320_ | _0319_;
  assign _1029_ = _0323_ | _0722_;
  assign _1031_ = _0326_ | _0725_;
  assign csr_rd_data_t0[31:13] = _0329_ | _0728_;
  assign _1033_ = _0332_ | _0731_;
  assign _1035_ = _0335_ | _0734_;
  assign _1037_ = _0338_ | _0737_;
  assign _1039_ = _0341_ | _0740_;
  assign _1041_ = _0344_ | _0743_;
  assign _1043_ = _0346_ | _0345_;
  assign _1045_ = _0349_ | _0747_;
  assign _1047_ = _0352_ | _0750_;
  assign csr_rd_data_t0[2:0] = _0355_ | _0753_;
  assign _1049_ = _0358_ | _0756_;
  assign _1051_ = _0361_ | _0759_;
  assign _1053_ = _0364_ | _0762_;
  assign _1055_ = _0367_ | _0765_;
  assign _1057_ = _0370_ | _0768_;
  assign _1059_ = _0373_ | _0771_;
  assign _1061_ = _0376_ | _0774_;
  assign _1063_ = _0379_ | _0777_;
  assign _1067_ = _0382_ | _0780_;
  assign _1069_ = _0385_ | _0783_;
  assign csr_rd_data_t0[11] = _0388_ | _0786_;
  assign _1071_ = _0391_ | _0787_;
  assign _1073_ = _0394_ | _0788_;
  assign _1075_ = _0397_ | _0789_;
  assign _1077_ = _0400_ | _0790_;
  assign _1079_ = _0403_ | _0791_;
  assign _1081_ = _0406_ | _0792_;
  assign _1083_ = _0409_ | _0793_;
  assign _1085_ = _0412_ | _0794_;
  assign _1087_ = _0414_ | _0413_;
  assign _1089_ = _0417_ | _0796_;
  assign _1091_ = _0420_ | _0797_;
  assign csr_rd_data_t0[3] = _0423_ | _0798_;
  assign _1093_ = _0426_ | _0799_;
  assign _1095_ = _0429_ | _0800_;
  assign _1097_ = _0432_ | _0801_;
  assign _1099_ = _0435_ | _0802_;
  assign _1101_ = _0438_ | _0803_;
  assign _1103_ = _0440_ | _0439_;
  assign _1105_ = _0443_ | _0804_;
  assign _1107_ = _0446_ | _0805_;
  assign csr_rd_data_t0[6:4] = _0449_ | _0806_;
  assign _1109_ = _0452_ | _0807_;
  assign _1111_ = _0455_ | _0808_;
  assign _1113_ = _0458_ | _0811_;
  assign _1115_ = _0461_ | _0814_;
  assign _1117_ = _0464_ | _0815_;
  assign _1119_ = _0467_ | _0816_;
  assign _1121_ = _0470_ | _0817_;
  assign _1123_ = _0473_ | _0818_;
  assign csr_rd_data_t0[12] = _0476_ | _0821_;
  assign _1125_ = _0479_ | _0822_;
  assign _1127_ = _0482_ | _0823_;
  assign _1129_ = _0485_ | _0824_;
  assign _1131_ = _0488_ | _0825_;
  assign _1133_ = _0491_ | _0826_;
  assign _1135_ = _0493_ | _0492_;
  assign _1137_ = _0496_ | _0827_;
  assign _1139_ = _0499_ | _0828_;
  assign csr_rd_data_t0[10:8] = _0502_ | _0829_;
  assign _1141_ = _0505_ | _0830_;
  assign _1143_ = _0508_ | _0831_;
  assign _1145_ = _0511_ | _0832_;
  assign _1147_ = _0514_ | _0833_;
  assign _1149_ = _0517_ | _0834_;
  assign _1151_ = _0520_ | _0835_;
  assign _1153_ = _0523_ | _0836_;
  assign _1155_ = _0526_ | _0837_;
  assign _1157_ = _0528_ | _0527_;
  assign _1159_ = _0531_ | _0838_;
  assign _1161_ = _0534_ | _0839_;
  assign csr_rd_data_t0[7] = _0537_ | _0840_;
  assign next_state_t0 = _0539_ | _0538_;
  assign _1203_ = _0581_ | _0580_;
  assign _1208_ = _0584_ | _0860_;
  assign _1211_ = _0586_ | _0585_;
  assign _1215_ = _0589_ | _0861_;
  assign _1223_ = _0592_ | _0867_;
  assign _1231_ = _0595_ | _0869_;
  assign _1243_ = _0598_ | _0871_;
  assign _1252_ = _0602_ | _0601_;
  assign _1256_ = _0605_ | _0873_;
  assign _1259_ = _0607_ | _0606_;
  assign wr_data_t0 = _0611_ | _0877_;
  assign _0157_ = | mip;
  assign _0159_ = | { csr_wr_en, return_trap, activate_trap };
  assign _0161_ = { _1206_, csr_wr_en } != 2'h1;
  assign _0163_ = | { csr_wr_en, activate_trap };
  assign _0165_ = { _1228_, csr_wr_en } != 2'h1;
  assign _0167_ = { _1220_, csr_wr_en } != 2'h1;
  assign _0169_ = { _1240_, csr_wr_en } != 2'h1;
  assign _0171_ = | { return_trap, activate_trap };
  assign _0173_ = | { csr_rdy, _1185_ };
  assign _0175_ = | { _1171_, _1163_, csr_rdy };
  assign _0177_ = { _1171_, csr_rd_vld } != 2'h2;
  assign _0179_ = { _1163_, _1181_ } != 2'h2;
  assign _0181_ = & { _0157_, rstz };
  assign _0183_ = & { _0159_, _0161_ };
  assign _0185_ = & { _1199_, csr_wr_en };
  assign _0187_ = & { _1234_, csr_wr_en };
  assign _0189_ = & { _1232_, csr_wr_en, rstz };
  assign _0191_ = & { _0165_, _0163_, rstz };
  assign _0193_ = & { _0163_, _0167_, rstz };
  assign _0195_ = & { _0163_, _0169_, rstz };
  assign _0197_ = & { _0171_, rstz };
  assign _0199_ = & { _0175_, _0177_, _0179_ };
  assign _0201_ = | { mip[2], mip[0] };
  assign _0120_ = ~ _1250_;
  assign _0121_ = ~ _1196_[1:0];
  assign _0122_ = ~ _1199_;
  assign _0123_ = ~ csr_data;
  assign _0124_ = ~ wr_data;
  assign _0285_ = _1176_ & _0100_;
  assign _0288_ = _1229_ & _0105_;
  assign _0291_ = _1200_ & _0106_;
  assign _0202_ = csr_data_t0 & _0124_;
  assign _0286_ = _1180_ & _0099_;
  assign _0289_ = _1221_ & _0104_;
  assign _0292_ = _1235_ & _0122_;
  assign _0579_ = wr_data_t0 & _0123_;
  assign _0287_ = _1176_ & _1180_;
  assign _0290_ = _1229_ & _1221_;
  assign _0293_ = _1200_ & _1235_;
  assign _0204_ = csr_data_t0 & wr_data_t0;
  assign _0695_ = _0285_ | _0286_;
  assign _0696_ = _0288_ | _0289_;
  assign _0697_ = _0291_ | _0292_;
  assign _0854_ = _0202_ | _0579_;
  assign _0879_ = _0695_ | _0287_;
  assign _0881_ = _0696_ | _0290_;
  assign _0883_ = _0697_ | _0293_;
  assign _1195_ = _0854_ | _0204_;
  assign _0878_ = _1175_ | _1179_;
  assign _0880_ = _1228_ | _1220_;
  assign _0882_ = _1199_ | _1234_;
  assign _0125_ = | { _0878_, _1240_, _1177_, _1173_ };
  assign _0127_ = | { _1179_, _1177_, _1175_ };
  assign _0129_ = | { _1232_, _1228_, _1220_ };
  assign _0131_ = | { _1248_, _1240_, _1179_, _1177_, _1175_, _1173_ };
  assign _1014_ = _1246_ ? _1194_ : wr_data;
  assign csr_wr_data = _1244_ ? _0002_ : _1014_;
  assign _1016_ = _1179_ ? minstret[63:45] : mcycle[63:45];
  assign _1018_ = _1173_ ? mcycle[31:13] : mtval[31:13];
  assign _1020_ = _1177_ ? minstret[31:13] : _1018_;
  assign _1022_ = _0878_ ? _1016_ : _1020_;
  assign _1024_ = _1220_ ? mcause[31:13] : mepc[31:13];
  assign _1026_ = _1234_ ? mtvec[31:13] : 19'h00000;
  assign _1028_ = _1232_ ? mscratch[31:13] : _1026_;
  assign _1030_ = _0880_ ? _1024_ : _1028_;
  assign csr_rd_data[31:13] = _0125_ ? _1022_ : _1030_;
  assign _1032_ = _1179_ ? minstret[34:32] : mcycle[34:32];
  assign _1034_ = _1173_ ? mcycle[2:0] : mtval[2:0];
  assign _1036_ = _1177_ ? minstret[2:0] : _1034_;
  assign _1038_ = _0878_ ? _1032_ : _1036_;
  assign _1040_ = _1220_ ? mcause[2:0] : mepc[2:0];
  assign _1042_ = _1234_ ? { mtvec[2], 2'h0 } : 3'h0;
  assign _1044_ = _1232_ ? mscratch[2:0] : _1042_;
  assign _1046_ = _0880_ ? _1040_ : _1044_;
  assign csr_rd_data[2:0] = _0125_ ? _1038_ : _1046_;
  assign _1048_ = _1175_ ? mcycle[43] : minstret[11];
  assign _1050_ = _1179_ ? minstret[43] : _1048_;
  assign _1052_ = _1248_ ? mip[2] : mtval[11];
  assign _1054_ = _1173_ ? mcycle[11] : _1052_;
  assign _1056_ = _0127_ ? _1050_ : _1054_;
  assign _1058_ = _1228_ ? mepc[11] : mscratch[11];
  assign _1060_ = _1220_ ? mcause[11] : _1058_;
  assign _1062_ = _1234_ ? mtvec[11] : mie[2];
  assign _1066_ = _0882_ ? _1062_ : _1064_;
  assign _1068_ = _0129_ ? _1060_ : _1066_;
  assign csr_rd_data[11] = _0131_ ? _1056_ : _1068_;
  assign _1070_ = _1175_ ? mcycle[35] : minstret[3];
  assign _1072_ = _1179_ ? minstret[35] : _1070_;
  assign _1074_ = _1248_ ? mip[0] : mtval[3];
  assign _1076_ = _1173_ ? mcycle[3] : _1074_;
  assign _1078_ = _0127_ ? _1072_ : _1076_;
  assign _1080_ = _1228_ ? mepc[3] : mscratch[3];
  assign _1082_ = _1220_ ? mcause[3] : _1080_;
  assign _1084_ = _1234_ ? mtvec[3] : mie[0];
  assign _1086_ = _1206_ ? mstatus[0] : 1'h0;
  assign _1088_ = _0882_ ? _1084_ : _1086_;
  assign _1090_ = _0129_ ? _1082_ : _1088_;
  assign csr_rd_data[3] = _0131_ ? _1078_ : _1090_;
  assign _1092_ = _1179_ ? minstret[38:36] : mcycle[38:36];
  assign _1094_ = _1173_ ? mcycle[6:4] : mtval[6:4];
  assign _1096_ = _1177_ ? minstret[6:4] : _1094_;
  assign _1098_ = _0878_ ? _1092_ : _1096_;
  assign _1100_ = _1220_ ? mcause[6:4] : mepc[6:4];
  assign _1102_ = _1234_ ? mtvec[6:4] : 3'h0;
  assign _1104_ = _1232_ ? mscratch[6:4] : _1102_;
  assign _1106_ = _0880_ ? _1100_ : _1104_;
  assign csr_rd_data[6:4] = _0125_ ? _1098_ : _1106_;
  assign _1108_ = _1179_ ? minstret[44] : mcycle[44];
  assign _1110_ = _1173_ ? mcycle[12] : mtval[12];
  assign _1112_ = _1177_ ? minstret[12] : _1110_;
  assign _1114_ = _0878_ ? _1108_ : _1112_;
  assign _1116_ = _1228_ ? mepc[12] : mscratch[12];
  assign _1118_ = _1220_ ? mcause[12] : _1116_;
  assign _1064_ = _1206_ ? 1'h1 : 1'h0;
  assign _1120_ = _1234_ ? mtvec[12] : _1064_;
  assign _1122_ = _0129_ ? _1118_ : _1120_;
  assign csr_rd_data[12] = _0125_ ? _1114_ : _1122_;
  assign _1124_ = _1179_ ? minstret[42:40] : mcycle[42:40];
  assign _1126_ = _1173_ ? mcycle[10:8] : mtval[10:8];
  assign _1128_ = _1177_ ? minstret[10:8] : _1126_;
  assign _1130_ = _0878_ ? _1124_ : _1128_;
  assign _1132_ = _1220_ ? mcause[10:8] : mepc[10:8];
  assign _1134_ = _1234_ ? mtvec[10:8] : 3'h0;
  assign _1136_ = _1232_ ? mscratch[10:8] : _1134_;
  assign _1138_ = _0880_ ? _1132_ : _1136_;
  assign csr_rd_data[10:8] = _0125_ ? _1130_ : _1138_;
  assign _1140_ = _1175_ ? mcycle[39] : minstret[7];
  assign _1142_ = _1179_ ? minstret[39] : _1140_;
  assign _1144_ = _1248_ ? mip[1] : mtval[7];
  assign _1146_ = _1173_ ? mcycle[7] : _1144_;
  assign _1148_ = _0127_ ? _1142_ : _1146_;
  assign _1150_ = _1228_ ? mepc[7] : mscratch[7];
  assign _1152_ = _1220_ ? mcause[7] : _1150_;
  assign _1154_ = _1234_ ? mtvec[7] : mie[1];
  assign _1156_ = _1206_ ? mstatus[1] : 1'h0;
  assign _1158_ = _0882_ ? _1154_ : _1156_;
  assign _1160_ = _0129_ ? _1152_ : _1158_;
  assign csr_rd_data[7] = _0131_ ? _1148_ : _1160_;
  assign _0978_ = _1171_ ? _0001_ : _0000_;
  assign next_state = csr_rdy ? 2'h0 : _0978_;
  assign _0133_ = | { _0162_, _0160_ };
  assign _0134_ = | { _1200_, csr_wr_en_t0 };
  assign _0135_ = | { _1235_, csr_wr_en_t0 };
  assign _0136_ = | { _1233_, csr_wr_en_t0 };
  assign _0137_ = | { _0166_, _0164_ };
  assign _0138_ = | { _0168_, _0164_ };
  assign _0139_ = | { _0170_, _0164_ };
  assign _0140_ = | { _0180_, _0178_, _0176_ };
  assign _0685_ = { _0157_, rstz } | { _0158_, 1'h0 };
  assign _0686_ = { _0159_, _0161_ } | { _0160_, _0162_ };
  assign _0687_ = { _1199_, csr_wr_en } | { _1200_, csr_wr_en_t0 };
  assign _0688_ = { _1234_, csr_wr_en } | { _1235_, csr_wr_en_t0 };
  assign _0689_ = { _1232_, csr_wr_en, rstz } | { _1233_, csr_wr_en_t0, 1'h0 };
  assign _0690_ = { _0165_, _0163_, rstz } | { _0166_, _0164_, 1'h0 };
  assign _0691_ = { _0163_, _0167_, rstz } | { _0164_, _0168_, 1'h0 };
  assign _0692_ = { _0163_, _0169_, rstz } | { _0164_, _0170_, 1'h0 };
  assign _0693_ = { _0171_, rstz } | { _0172_, 1'h0 };
  assign _0694_ = { _0175_, _0177_, _0179_ } | { _0176_, _0178_, _0180_ };
  assign _0141_ = & _0685_;
  assign _0142_ = & _0686_;
  assign _0143_ = & _0687_;
  assign _0144_ = & _0688_;
  assign _0145_ = & _0689_;
  assign _0146_ = & _0690_;
  assign _0147_ = & _0691_;
  assign _0148_ = & _0692_;
  assign _0149_ = & _0693_;
  assign _0150_ = & _0694_;
  assign _0182_ = _0158_ & _0141_;
  assign _0184_ = _0133_ & _0142_;
  assign _0186_ = _0134_ & _0143_;
  assign _0188_ = _0135_ & _0144_;
  assign _0190_ = _0136_ & _0145_;
  assign _0192_ = _0137_ & _0146_;
  assign _0194_ = _0138_ & _0147_;
  assign _0196_ = _0139_ & _0148_;
  assign _0198_ = _0172_ & _0149_;
  assign _0200_ = _0140_ & _0150_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME core_interrupt_t0 */
  always_ff @(posedge clk)
    if (!rstz) core_interrupt_t0 <= 1'h0;
    else core_interrupt_t0 <= _0158_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mip_t0 */
  always_ff @(posedge clk)
    if (!rstz) mip_t0 <= 3'h0;
    else mip_t0 <= { _0015_, _0011_, _0007_ };
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME trap_jump_t0 */
  always_ff @(posedge clk)
    if (!rstz) trap_jump_t0 <= 1'h0;
    else trap_jump_t0 <= _1252_;
  assign _0151_ = ~ _0181_;
  assign _0885_ = _0979_[2] ^ core_interrupt_cause[2];
  assign _0886_ = _1197_[3] ^ core_interrupt_cause[3];
  assign _0898_ = _1253_[1:0] ^ trap_handle[1:0];
  assign _0625_ = _1198_[3] | core_interrupt_cause_t0[3];
  assign _0673_ = _1254_[1:0] | trap_handle_t0[1:0];
  assign _0623_ = _0885_ | core_interrupt_cause_t0[2];
  assign _0626_ = _0886_ | _0625_;
  assign _0674_ = _0898_ | _0673_;
  assign _0228_ = _0181_ & _1198_[3];
  assign _0264_ = { _0197_, _0197_ } & _1254_[1:0];
  assign _0226_ = _0151_ & core_interrupt_cause_t0[2];
  assign _0229_ = _0151_ & core_interrupt_cause_t0[3];
  assign _0265_ = { _0021_, _0021_ } & trap_handle_t0[1:0];
  assign _0227_ = _0623_ & _0182_;
  assign _0230_ = _0626_ & _0182_;
  assign _0266_ = _0674_ & { _0198_, _0198_ };
  assign _0627_ = _0228_ | _0229_;
  assign _0675_ = _0264_ | _0265_;
  assign _0624_ = _0226_ | _0227_;
  assign _0628_ = _0627_ | _0230_;
  assign _0676_ = _0675_ | _0266_;
  reg \core_interrupt_cause_t0_reg[2] ;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME \core_interrupt_cause_t0_reg[2]  */
  always_ff @(posedge clk)
    if (_0201_) \core_interrupt_cause_t0_reg[2]  <= 1'h0;
    else \core_interrupt_cause_t0_reg[2]  <= _0624_;
  assign core_interrupt_cause_t0[2] = \core_interrupt_cause_t0_reg[2] ;
  reg \core_interrupt_cause_t0_reg[3] ;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME \core_interrupt_cause_t0_reg[3]  */
  always_ff @(posedge clk)
    if (mip[2]) \core_interrupt_cause_t0_reg[3]  <= 1'h0;
    else \core_interrupt_cause_t0_reg[3]  <= _0628_;
  assign core_interrupt_cause_t0[3] = \core_interrupt_cause_t0_reg[3] ;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME trap_handle_t0[1:0] */
  always_ff @(posedge clk)
    if (activate_trap) trap_handle_t0[1:0] <= 2'h0;
    else trap_handle_t0[1:0] <= _0676_;
  assign _0152_ = ~ _0183_;
  assign _0153_ = ~ _0185_;
  assign _0154_ = ~ _0187_;
  assign _0155_ = ~ _0173_;
  assign _0156_ = ~ _0199_;
  assign _0884_ = _1193_ ^ csr_wr_vld;
  assign _0887_ = { _1207_, _1214_ } ^ mstatus[1:0];
  assign _0888_ = csr_wr_data[11] ^ mie[2];
  assign _0889_ = csr_wr_data[7] ^ mie[1];
  assign _0890_ = csr_wr_data[3] ^ mie[0];
  assign _0891_ = csr_wr_data[31:2] ^ mtvec[31:2];
  assign _0897_ = _1258_ ^ regwr_csr;
  assign _0900_ = next_state ^ state;
  assign _0619_ = _1188_ | csr_wr_vld_t0;
  assign _0629_ = { _1208_, _1215_ } | mstatus_t0[1:0];
  assign _0633_ = csr_wr_data_t0[11] | mie_t0[2];
  assign _0637_ = csr_wr_data_t0[7] | mie_t0[1];
  assign _0641_ = csr_wr_data_t0[3] | mie_t0[0];
  assign _0645_ = csr_wr_data_t0[31:2] | mtvec_t0[31:2];
  assign _0669_ = _1259_ | regwr_csr_t0;
  assign _0681_ = next_state_t0 | state_t0;
  assign _0620_ = _0884_ | _0619_;
  assign _0630_ = _0887_ | _0629_;
  assign _0634_ = _0888_ | _0633_;
  assign _0638_ = _0889_ | _0637_;
  assign _0642_ = _0890_ | _0641_;
  assign _0646_ = _0891_ | _0645_;
  assign _0670_ = _0897_ | _0669_;
  assign _0682_ = _0900_ | _0681_;
  assign _0223_ = _1185_ & _1188_;
  assign _0231_ = { _0183_, _0183_ } & { _1208_, _1215_ };
  assign _0234_ = _0185_ & csr_wr_data_t0[11];
  assign _0237_ = _0185_ & csr_wr_data_t0[7];
  assign _0240_ = _0185_ & csr_wr_data_t0[3];
  assign _0243_ = { _0187_, _0187_, _0187_, _0187_, _0187_, _0187_, _0187_, _0187_, _0187_, _0187_, _0187_, _0187_, _0187_, _0187_, _0187_, _0187_, _0187_, _0187_, _0187_, _0187_, _0187_, _0187_, _0187_, _0187_, _0187_, _0187_, _0187_, _0187_, _0187_, _0187_ } & csr_wr_data_t0[31:2];
  assign _0261_ = _0173_ & _1259_;
  assign _0270_ = { _0199_, _0199_ } & next_state_t0;
  assign _0224_ = _0118_ & csr_wr_vld_t0;
  assign _0232_ = { _0152_, _0152_ } & mstatus_t0[1:0];
  assign _0235_ = _0153_ & mie_t0[2];
  assign _0238_ = _0153_ & mie_t0[1];
  assign _0241_ = _0153_ & mie_t0[0];
  assign _0244_ = { _0154_, _0154_, _0154_, _0154_, _0154_, _0154_, _0154_, _0154_, _0154_, _0154_, _0154_, _0154_, _0154_, _0154_, _0154_, _0154_, _0154_, _0154_, _0154_, _0154_, _0154_, _0154_, _0154_, _0154_, _0154_, _0154_, _0154_, _0154_, _0154_, _0154_ } & mtvec_t0[31:2];
  assign _0262_ = _0155_ & regwr_csr_t0;
  assign _0271_ = { _0156_, _0156_ } & state_t0;
  assign _0225_ = _0620_ & _1186_;
  assign _0233_ = _0630_ & { _0184_, _0184_ };
  assign _0236_ = _0634_ & _0186_;
  assign _0239_ = _0638_ & _0186_;
  assign _0242_ = _0642_ & _0186_;
  assign _0245_ = _0646_ & { _0188_, _0188_, _0188_, _0188_, _0188_, _0188_, _0188_, _0188_, _0188_, _0188_, _0188_, _0188_, _0188_, _0188_, _0188_, _0188_, _0188_, _0188_, _0188_, _0188_, _0188_, _0188_, _0188_, _0188_, _0188_, _0188_, _0188_, _0188_, _0188_, _0188_ };
  assign _0263_ = _0670_ & _0174_;
  assign _0272_ = _0682_ & { _0200_, _0200_ };
  assign _0621_ = _0223_ | _0224_;
  assign _0631_ = _0231_ | _0232_;
  assign _0635_ = _0234_ | _0235_;
  assign _0639_ = _0237_ | _0238_;
  assign _0643_ = _0240_ | _0241_;
  assign _0647_ = _0243_ | _0244_;
  assign _0671_ = _0261_ | _0262_;
  assign _0683_ = _0270_ | _0271_;
  assign _0622_ = _0621_ | _0225_;
  assign _0632_ = _0631_ | _0233_;
  assign _0636_ = _0635_ | _0236_;
  assign _0640_ = _0639_ | _0239_;
  assign _0644_ = _0643_ | _0242_;
  assign _0648_ = _0647_ | _0245_;
  assign _0672_ = _0671_ | _0263_;
  assign _0684_ = _0683_ | _0272_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME csr_wr_vld_t0 */
  always_ff @(posedge clk)
    if (!rstz) csr_wr_vld_t0 <= 1'h0;
    else csr_wr_vld_t0 <= _0622_;
  reg [1:0] _2528_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME _2528_ */
  always_ff @(posedge clk)
    if (!rstz) _2528_ <= 2'h0;
    else _2528_ <= _0632_;
  assign mstatus_t0[1:0] = _2528_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mie_t0[2] */
  always_ff @(posedge clk)
    if (!rstz) mie_t0[2] <= 1'h0;
    else mie_t0[2] <= _0636_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mie_t0[1] */
  always_ff @(posedge clk)
    if (!rstz) mie_t0[1] <= 1'h0;
    else mie_t0[1] <= _0640_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME mie_t0[0] */
  always_ff @(posedge clk)
    if (!rstz) mie_t0[0] <= 1'h0;
    else mie_t0[0] <= _0644_;
  reg [29:0] _2532_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME _2532_ */
  always_ff @(posedge clk)
    if (!rstz) _2532_ <= 30'h00000000;
    else _2532_ <= _0648_;
  assign mtvec_t0[31:2] = _2532_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME regwr_csr_t0 */
  always_ff @(posedge clk)
    if (!rstz) regwr_csr_t0 <= 1'h0;
    else regwr_csr_t0 <= _0672_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_csr  */
/* PC_TAINT_INFO STATE_NAME state_t0 */
  always_ff @(posedge clk)
    if (!rstz) state_t0 <= 2'h0;
    else state_t0 <= _0684_;
  assign _1165_ = decode_ir[14:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.22-518.38" */ 3'h2;
  assign _1167_ = decode_ir[14:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.44-518.60" */ 3'h3;
  assign _1169_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.67-518.86" */ decode_ir[19:15];
  assign _1181_ = csr_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:504.9-504.30" */ decode_csr;
  assign _1183_ = _1163_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:517.13-517.39" */ csr_vld;
  assign _1185_ = _1183_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:517.12-517.54" */ decode_csr;
  assign _1187_ = _1189_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.20-518.87" */ _1169_;
  assign csr_rd_vld = mcycle_rd_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:523.22-523.54" */ minstret_rd_vld;
  assign csr_rd_en = _1171_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:524.21-524.50" */ csr_rd_vld;
  assign csr_wr_en = csr_rdy && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:525.21-525.50" */ csr_wr_vld;
  assign mcycle_wrenl = csr_wr_en && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:651.24-651.66" */ _1173_;
  assign mcycle_wrenh = csr_wr_en && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:652.24-652.67" */ _1175_;
  assign minstret_wrenl = csr_wr_en && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:666.26-666.70" */ _1177_;
  assign minstret_wrenh = csr_wr_en && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:667.26-667.71" */ _1179_;
  assign _1189_ = _1165_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.21-518.61" */ _1167_;
  assign _1191_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:519.17-519.34" */ decode_ir[11:7];
  assign _1193_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:518.18-518.88" */ _1187_;
  assign _1194_ = csr_data | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:587.39-587.57" */ wr_data;
  assign { _0979_[3:2], _1196_[1:0] } = mip[1] ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:648.13-648.19|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:648.9-649.58" */ 4'h7 : 4'hx;
  assign _1197_ = mip[0] ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:646.13-646.19|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:646.9-649.58" */ 4'h3 : { _0979_[3:2], _1196_[1:0] };
  assign _1201_ = return_trap ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:628.13-628.24|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:628.9-631.7" */ 1'h1 : 1'hx;
  assign _1202_ = activate_trap ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:621.13-621.26|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:621.9-631.7" */ mstatus[0] : _1201_;
  assign _1204_ = _1206_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:605.5-620.12" */ csr_wr_data[7] : 1'hx;
  assign _1207_ = csr_wr_en ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:604.8-604.17|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:604.4-631.7" */ _1204_ : _1202_;
  assign _0982_ = return_trap ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:628.13-628.24|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:628.9-631.7" */ mstatus[1] : 1'hx;
  assign _1210_ = activate_trap ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:621.13-621.26|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:621.9-631.7" */ 1'h0 : _0982_;
  assign _1212_ = _1206_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:605.5-620.12" */ csr_wr_data[3] : 1'hx;
  assign _1214_ = csr_wr_en ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:604.8-604.17|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:604.4-631.7" */ _1212_ : _1210_;
  assign _1216_ = activate_trap ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:621.13-621.26|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:621.9-631.7" */ trap_cause : 32'hxxxxxxxx;
  assign _1218_ = _1220_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:605.5-620.12" */ csr_wr_data : 32'hxxxxxxxx;
  assign _1222_ = csr_wr_en ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:604.8-604.17|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:604.4-631.7" */ _1218_ : _1216_;
  assign _1224_ = activate_trap ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:621.13-621.26|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:621.9-631.7" */ { decode_pc[31:2], 2'h0 } : 32'hxxxxxxxx;
  assign _1226_ = _1228_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:605.5-620.12" */ { csr_wr_data[31:2], 2'h0 } : 32'hxxxxxxxx;
  assign _1230_ = csr_wr_en ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:604.8-604.17|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:604.4-631.7" */ _1226_ : _1224_;
  assign _1236_ = activate_trap ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:621.13-621.26|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:621.9-631.7" */ trap_value : 32'hxxxxxxxx;
  assign _1238_ = _1240_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:605.5-620.12" */ csr_wr_data : 32'hxxxxxxxx;
  assign _1242_ = csr_wr_en ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:604.8-604.17|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:604.4-631.7" */ _1238_ : _1236_;
  assign _1244_ = decode_ir[13:12] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:586.3-590.10" */ 2'h3;
  assign _1246_ = decode_ir[13:12] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:586.3-590.10" */ 2'h2;
  assign _1179_ = decode_ir[31:20] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:556.3-581.10" */ 12'hb82;
  assign _1175_ = decode_ir[31:20] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:556.3-581.10" */ 12'hb80;
  assign _1177_ = decode_ir[31:20] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:556.3-581.10" */ 12'hb02;
  assign _1173_ = decode_ir[31:20] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:556.3-581.10" */ 12'hb00;
  assign _1248_ = decode_ir[31:20] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:556.3-581.10" */ 12'h344;
  assign _1240_ = decode_ir[31:20] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:556.3-581.10" */ 12'h343;
  assign _1220_ = decode_ir[31:20] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:556.3-581.10" */ 12'h342;
  assign _1228_ = decode_ir[31:20] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:556.3-581.10" */ 12'h341;
  assign _1232_ = decode_ir[31:20] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:556.3-581.10" */ 12'h340;
  assign _1234_ = decode_ir[31:20] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:556.3-581.10" */ 12'h305;
  assign _1199_ = decode_ir[31:20] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:556.3-581.10" */ 12'h304;
  assign _1206_ = decode_ir[31:20] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:556.3-581.10" */ 12'h300;
  assign _1250_ = return_trap ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:536.12-536.23|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:536.8-541.22" */ 1'h1 : 1'h0;
  assign _1251_ = activate_trap ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:532.12-532.25|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:532.8-541.22" */ 1'h1 : _1250_;
  assign _1253_ = return_trap ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:536.12-536.23|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:536.8-541.22" */ mepc : 32'hxxxxxxxx;
  assign _1255_ = activate_trap ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:532.12-532.25|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:532.8-541.22" */ { mtvec[31:2], 2'h0 } : _1253_;
  assign _1257_ = csr_rdy ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:521.12-521.25|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:521.8-522.22" */ 1'h0 : 1'hx;
  assign _1258_ = _1185_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:517.12-517.54|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:517.8-522.22" */ _1191_ : _1257_;
  assign _0001_ = csr_rd_vld ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:507.9-507.19|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:507.5-508.24" */ 2'h2 : 2'hx;
  assign _0000_ = _1181_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:504.9-504.30|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:504.5-505.24" */ 2'h1 : 2'hx;
  assign csr_rdy = state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:502.3-510.10" */ 2'h2;
  assign _1171_ = state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:502.3-510.10" */ 2'h1;
  assign _1163_ = ! /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:502.3-510.10" */ state;
  assign _1260_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:643.22-643.28" */ mip;
  assign wr_data = decode_ir[14] ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:493.20-493.84" */ { 27'h0000000, decode_ir[19:15] } : decode_op1;
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:656.4-665.3" */
  \$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64  u_hpmcounter0 (
    .clk(clk),
    .count(mcycle),
    .count_t0(mcycle_t0),
    .count_vld(mcycle_rd_vld),
    .count_vld_t0(mcycle_rd_vld_t0),
    .incr(1'h1),
    .incr_t0(1'h0),
    .load_data(csr_wr_data),
    .load_data_t0(csr_wr_data_t0),
    .load_high(mcycle_wrenh),
    .load_high_t0(mcycle_wrenh_t0),
    .load_low(mcycle_wrenl),
    .load_low_t0(mcycle_wrenl_t0),
    .rstz(rstz)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:671.4-680.3" */
  \$paramod$7f28a733942cfa68708efb963cc03bff51aab720\kronos_counter64  u_hpmcounter1 (
    .clk(clk),
    .count(minstret),
    .count_t0(minstret_t0),
    .count_vld(minstret_rd_vld),
    .count_vld_t0(minstret_rd_vld_t0),
    .incr(instret),
    .incr_t0(instret_t0),
    .load_data(csr_wr_data),
    .load_data_t0(csr_wr_data_t0),
    .load_high(minstret_wrenh),
    .load_high_t0(minstret_wrenh_t0),
    .load_low(minstret_wrenl),
    .load_low_t0(minstret_wrenl_t0),
    .rstz(rstz)
  );
  assign _0979_[1:0] = _0121_;
  assign _1196_[3:2] = _0979_[3:2];
  assign core_interrupt_cause[1:0] = 2'h3;
  assign core_interrupt_cause_t0[1:0] = 2'h0;
  assign mstatus[3:2] = 2'h3;
  assign mstatus_t0[3:2] = 2'h0;
  assign mtvec[1:0] = 2'h0;
  assign mtvec_t0[1:0] = 2'h0;
endmodule

/* cellift =  1  */
/* hdlname = "\\kronos_RF" */
/* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1723.1-1871.10" */
module kronos_RF(clk, rstz, instr_data, instr_vld, fetch_rdy, immediate, regrd_rs1, regrd_rs2, regrd_rs1_en, regrd_rs2_en, regwr_data, regwr_sel, regwr_en, fetch_rdy_t0, instr_vld_t0, regrd_rs2_en_t0, immediate_t0, instr_data_t0, regrd_rs1_t0, regrd_rs2_t0, regrd_rs1_en_t0
, regwr_data_t0, regwr_en_t0, regwr_sel_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1868.2-1870.33" */
  wire [4:0] _0000_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1868.2-1870.33" */
  wire [4:0] _0001_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1868.2-1870.33" */
  wire [31:0] _0002_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1868.2-1870.33" */
  wire [31:0] _0003_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1868.2-1870.33" */
  wire [31:0] _0004_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1790.2-1828.5" */
  wire _0005_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1790.2-1828.5" */
  wire _0006_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1790.2-1828.5" */
  wire [3:0] _0007_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1790.2-1828.5" */
  wire [3:0] _0008_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1790.2-1828.5" */
  wire _0009_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1790.2-1828.5" */
  wire _0010_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1790.2-1828.5" */
  wire _0011_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1790.2-1828.5" */
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire [2:0] _0057_;
  wire [2:0] _0058_;
  wire [1:0] _0059_;
  wire [4:0] _0060_;
  wire [2:0] _0061_;
  wire [4:0] _0062_;
  wire [4:0] _0063_;
  wire [4:0] _0064_;
  wire [4:0] _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire [2:0] _0069_;
  wire [4:0] _0070_;
  wire [4:0] _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire [31:0] _0100_;
  wire [31:0] _0101_;
  wire [31:0] _0102_;
  wire [31:0] _0103_;
  wire [31:0] _0104_;
  wire [31:0] _0105_;
  wire [31:0] _0106_;
  wire [31:0] _0107_;
  wire [31:0] _0108_;
  wire [31:0] _0109_;
  wire [31:0] _0110_;
  wire [31:0] _0111_;
  wire [31:0] _0112_;
  wire [31:0] _0113_;
  wire [31:0] _0114_;
  wire [11:0] _0115_;
  wire [7:0] _0116_;
  wire [3:0] _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  /* cellift = 32'd1 */
  wire _0129_;
  wire _0130_;
  /* cellift = 32'd1 */
  wire _0131_;
  wire _0132_;
  /* cellift = 32'd1 */
  wire _0133_;
  wire _0134_;
  /* cellift = 32'd1 */
  wire _0135_;
  wire _0136_;
  /* cellift = 32'd1 */
  wire _0137_;
  wire _0138_;
  /* cellift = 32'd1 */
  wire _0139_;
  wire _0140_;
  /* cellift = 32'd1 */
  wire _0141_;
  wire _0142_;
  /* cellift = 32'd1 */
  wire _0143_;
  wire _0144_;
  /* cellift = 32'd1 */
  wire _0145_;
  wire _0146_;
  /* cellift = 32'd1 */
  wire _0147_;
  wire _0148_;
  /* cellift = 32'd1 */
  wire _0149_;
  wire _0150_;
  /* cellift = 32'd1 */
  wire _0151_;
  wire _0152_;
  /* cellift = 32'd1 */
  wire _0153_;
  wire _0154_;
  /* cellift = 32'd1 */
  wire _0155_;
  wire _0156_;
  /* cellift = 32'd1 */
  wire _0157_;
  wire _0158_;
  /* cellift = 32'd1 */
  wire _0159_;
  wire _0160_;
  /* cellift = 32'd1 */
  wire _0161_;
  wire _0162_;
  /* cellift = 32'd1 */
  wire _0163_;
  wire _0164_;
  /* cellift = 32'd1 */
  wire _0165_;
  wire _0166_;
  /* cellift = 32'd1 */
  wire _0167_;
  wire _0168_;
  /* cellift = 32'd1 */
  wire _0169_;
  wire _0170_;
  /* cellift = 32'd1 */
  wire _0171_;
  wire _0172_;
  /* cellift = 32'd1 */
  wire _0173_;
  wire _0174_;
  /* cellift = 32'd1 */
  wire _0175_;
  wire _0176_;
  /* cellift = 32'd1 */
  wire _0177_;
  wire _0178_;
  /* cellift = 32'd1 */
  wire _0179_;
  wire _0180_;
  /* cellift = 32'd1 */
  wire _0181_;
  wire _0182_;
  /* cellift = 32'd1 */
  wire _0183_;
  wire _0184_;
  /* cellift = 32'd1 */
  wire _0185_;
  wire _0186_;
  /* cellift = 32'd1 */
  wire _0187_;
  wire _0188_;
  /* cellift = 32'd1 */
  wire _0189_;
  wire _0190_;
  /* cellift = 32'd1 */
  wire _0191_;
  wire _0192_;
  /* cellift = 32'd1 */
  wire _0193_;
  wire _0194_;
  /* cellift = 32'd1 */
  wire _0195_;
  wire _0196_;
  /* cellift = 32'd1 */
  wire _0197_;
  wire _0198_;
  /* cellift = 32'd1 */
  wire _0199_;
  wire _0200_;
  /* cellift = 32'd1 */
  wire _0201_;
  wire _0202_;
  /* cellift = 32'd1 */
  wire _0203_;
  wire _0204_;
  /* cellift = 32'd1 */
  wire _0205_;
  wire _0206_;
  /* cellift = 32'd1 */
  wire _0207_;
  wire _0208_;
  /* cellift = 32'd1 */
  wire _0209_;
  wire _0210_;
  /* cellift = 32'd1 */
  wire _0211_;
  wire _0212_;
  /* cellift = 32'd1 */
  wire _0213_;
  wire _0214_;
  /* cellift = 32'd1 */
  wire _0215_;
  wire _0216_;
  /* cellift = 32'd1 */
  wire _0217_;
  wire _0218_;
  /* cellift = 32'd1 */
  wire _0219_;
  wire _0220_;
  /* cellift = 32'd1 */
  wire _0221_;
  wire _0222_;
  /* cellift = 32'd1 */
  wire _0223_;
  wire _0224_;
  /* cellift = 32'd1 */
  wire _0225_;
  wire _0226_;
  /* cellift = 32'd1 */
  wire _0227_;
  wire _0228_;
  /* cellift = 32'd1 */
  wire _0229_;
  wire _0230_;
  /* cellift = 32'd1 */
  wire _0231_;
  wire _0232_;
  /* cellift = 32'd1 */
  wire _0233_;
  wire _0234_;
  /* cellift = 32'd1 */
  wire _0235_;
  wire _0236_;
  /* cellift = 32'd1 */
  wire _0237_;
  wire _0238_;
  /* cellift = 32'd1 */
  wire _0239_;
  wire _0240_;
  /* cellift = 32'd1 */
  wire _0241_;
  wire [31:0] _0242_;
  wire [31:0] _0243_;
  wire [31:0] _0244_;
  wire [31:0] _0245_;
  wire [31:0] _0246_;
  wire [31:0] _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire [4:0] _0257_;
  wire [4:0] _0258_;
  wire [4:0] _0259_;
  wire [4:0] _0260_;
  wire [4:0] _0261_;
  wire [4:0] _0262_;
  wire [10:0] _0263_;
  wire [10:0] _0264_;
  wire [10:0] _0265_;
  wire [20:0] _0266_;
  wire [20:0] _0267_;
  wire [20:0] _0268_;
  wire [31:0] _0269_;
  wire [31:0] _0270_;
  wire [31:0] _0271_;
  wire [31:0] _0272_;
  wire [31:0] _0273_;
  wire [31:0] _0274_;
  wire [31:0] _0275_;
  wire [31:0] _0276_;
  wire [31:0] _0277_;
  wire [31:0] _0278_;
  wire [31:0] _0279_;
  wire [31:0] _0280_;
  wire [31:0] _0281_;
  wire [31:0] _0282_;
  wire [31:0] _0283_;
  wire [31:0] _0284_;
  wire [31:0] _0285_;
  wire [31:0] _0286_;
  wire [31:0] _0287_;
  wire [31:0] _0288_;
  wire [31:0] _0289_;
  wire [31:0] _0290_;
  wire [31:0] _0291_;
  wire [31:0] _0292_;
  wire [31:0] _0293_;
  wire [31:0] _0294_;
  wire [31:0] _0295_;
  wire [31:0] _0296_;
  wire [31:0] _0297_;
  wire [31:0] _0298_;
  wire [31:0] _0299_;
  wire [31:0] _0300_;
  wire [31:0] _0301_;
  wire [31:0] _0302_;
  wire [31:0] _0303_;
  wire [31:0] _0304_;
  wire [31:0] _0305_;
  wire [31:0] _0306_;
  wire [31:0] _0307_;
  wire [31:0] _0308_;
  wire [31:0] _0309_;
  wire [31:0] _0310_;
  wire [31:0] _0311_;
  wire [31:0] _0312_;
  wire [31:0] _0313_;
  wire [31:0] _0314_;
  wire [31:0] _0315_;
  wire [31:0] _0316_;
  wire [31:0] _0317_;
  wire [31:0] _0318_;
  wire [31:0] _0319_;
  wire [31:0] _0320_;
  wire [31:0] _0321_;
  wire [31:0] _0322_;
  wire [31:0] _0323_;
  wire [31:0] _0324_;
  wire [31:0] _0325_;
  wire [31:0] _0326_;
  wire [31:0] _0327_;
  wire [31:0] _0328_;
  wire [31:0] _0329_;
  wire [31:0] _0330_;
  wire [31:0] _0331_;
  wire [31:0] _0332_;
  wire [31:0] _0333_;
  wire [31:0] _0334_;
  wire [31:0] _0335_;
  wire [31:0] _0336_;
  wire [31:0] _0337_;
  wire [31:0] _0338_;
  wire [31:0] _0339_;
  wire [31:0] _0340_;
  wire [31:0] _0341_;
  wire [31:0] _0342_;
  wire [31:0] _0343_;
  wire [31:0] _0344_;
  wire [31:0] _0345_;
  wire [31:0] _0346_;
  wire [31:0] _0347_;
  wire [31:0] _0348_;
  wire [31:0] _0349_;
  wire [31:0] _0350_;
  wire [31:0] _0351_;
  wire [31:0] _0352_;
  wire [31:0] _0353_;
  wire [31:0] _0354_;
  wire [31:0] _0355_;
  wire [31:0] _0356_;
  wire [31:0] _0357_;
  wire [31:0] _0358_;
  wire [31:0] _0359_;
  wire [31:0] _0360_;
  wire [31:0] _0361_;
  wire [31:0] _0362_;
  wire [31:0] _0363_;
  wire [31:0] _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire [1:0] _0487_;
  wire [2:0] _0488_;
  wire [2:0] _0489_;
  wire [2:0] _0490_;
  wire [4:0] _0491_;
  wire [2:0] _0492_;
  wire [4:0] _0493_;
  wire [4:0] _0494_;
  wire [4:0] _0495_;
  wire [4:0] _0496_;
  wire [4:0] _0497_;
  wire [4:0] _0498_;
  wire [4:0] _0499_;
  wire [4:0] _0500_;
  wire [4:0] _0501_;
  wire [4:0] _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire [31:0] _0566_;
  wire [31:0] _0567_;
  wire [31:0] _0568_;
  wire [31:0] _0569_;
  wire [31:0] _0570_;
  wire [31:0] _0571_;
  wire [31:0] _0572_;
  wire [31:0] _0573_;
  wire [31:0] _0574_;
  wire [31:0] _0575_;
  wire [31:0] _0576_;
  wire [31:0] _0577_;
  wire [31:0] _0578_;
  wire [31:0] _0579_;
  wire [31:0] _0580_;
  wire [31:0] _0581_;
  wire [31:0] _0582_;
  wire [31:0] _0583_;
  wire [31:0] _0584_;
  wire [31:0] _0585_;
  wire [31:0] _0586_;
  wire [31:0] _0587_;
  wire [31:0] _0588_;
  wire [31:0] _0589_;
  wire [31:0] _0590_;
  wire [31:0] _0591_;
  wire [31:0] _0592_;
  wire [31:0] _0593_;
  wire [31:0] _0594_;
  wire [31:0] _0595_;
  wire [31:0] _0596_;
  wire [31:0] _0597_;
  wire [31:0] _0598_;
  wire [31:0] _0599_;
  wire [31:0] _0600_;
  wire [31:0] _0601_;
  wire [31:0] _0602_;
  wire [31:0] _0603_;
  wire [31:0] _0604_;
  wire [31:0] _0605_;
  wire [31:0] _0606_;
  wire [31:0] _0607_;
  wire [31:0] _0608_;
  wire [31:0] _0609_;
  wire [31:0] _0610_;
  wire [31:0] _0611_;
  wire [31:0] _0612_;
  wire [31:0] _0613_;
  wire [31:0] _0614_;
  wire [31:0] _0615_;
  wire [31:0] _0616_;
  wire [31:0] _0617_;
  wire [31:0] _0618_;
  wire [31:0] _0619_;
  wire [31:0] _0620_;
  wire [31:0] _0621_;
  wire [31:0] _0622_;
  wire [31:0] _0623_;
  wire [31:0] _0624_;
  wire [31:0] _0625_;
  wire [31:0] _0626_;
  wire [31:0] _0627_;
  wire [31:0] _0628_;
  wire [31:0] _0629_;
  wire [31:0] _0630_;
  wire [31:0] _0631_;
  wire [31:0] _0632_;
  wire [31:0] _0633_;
  wire [31:0] _0634_;
  wire [31:0] _0635_;
  wire [31:0] _0636_;
  wire [31:0] _0637_;
  wire [31:0] _0638_;
  wire [31:0] _0639_;
  wire [31:0] _0640_;
  wire [31:0] _0641_;
  wire [31:0] _0642_;
  wire [31:0] _0643_;
  wire [31:0] _0644_;
  wire [31:0] _0645_;
  wire [31:0] _0646_;
  wire [31:0] _0647_;
  wire [31:0] _0648_;
  wire [31:0] _0649_;
  wire [31:0] _0650_;
  wire [31:0] _0651_;
  wire [31:0] _0652_;
  wire [31:0] _0653_;
  wire [31:0] _0654_;
  wire [31:0] _0655_;
  wire [31:0] _0656_;
  wire [31:0] _0657_;
  wire [31:0] _0658_;
  wire [31:0] _0659_;
  wire [31:0] _0660_;
  wire [31:0] _0661_;
  wire [31:0] _0662_;
  wire [31:0] _0663_;
  wire [31:0] _0664_;
  wire [31:0] _0665_;
  wire [31:0] _0666_;
  wire [31:0] _0667_;
  wire [31:0] _0668_;
  wire [31:0] _0669_;
  wire [31:0] _0670_;
  wire [31:0] _0671_;
  wire [31:0] _0672_;
  wire [31:0] _0673_;
  wire [31:0] _0674_;
  wire [31:0] _0675_;
  wire [31:0] _0676_;
  wire [31:0] _0677_;
  wire [31:0] _0678_;
  wire [31:0] _0679_;
  wire [31:0] _0680_;
  wire [31:0] _0681_;
  wire [31:0] _0682_;
  wire [31:0] _0683_;
  wire [31:0] _0684_;
  wire [31:0] _0685_;
  wire [31:0] _0686_;
  wire [31:0] _0687_;
  wire [31:0] _0688_;
  wire [31:0] _0689_;
  wire [31:0] _0690_;
  wire [31:0] _0691_;
  wire [31:0] _0692_;
  wire [31:0] _0693_;
  wire [31:0] _0694_;
  wire [31:0] _0695_;
  wire [31:0] _0696_;
  wire [31:0] _0697_;
  wire [31:0] _0698_;
  wire [31:0] _0699_;
  wire [31:0] _0700_;
  wire [31:0] _0701_;
  wire [31:0] _0702_;
  wire [31:0] _0703_;
  wire [31:0] _0704_;
  wire [31:0] _0705_;
  wire [31:0] _0706_;
  wire [31:0] _0707_;
  wire [31:0] _0708_;
  wire [31:0] _0709_;
  wire [31:0] _0710_;
  wire [31:0] _0711_;
  wire [31:0] _0712_;
  wire [31:0] _0713_;
  wire [31:0] _0714_;
  wire [31:0] _0715_;
  wire [31:0] _0716_;
  wire [31:0] _0717_;
  wire [31:0] _0718_;
  wire [31:0] _0719_;
  wire [31:0] _0720_;
  wire [31:0] _0721_;
  wire [31:0] _0722_;
  wire [31:0] _0723_;
  wire [31:0] _0724_;
  wire [31:0] _0725_;
  wire [31:0] _0726_;
  wire [31:0] _0727_;
  wire [31:0] _0728_;
  wire [31:0] _0729_;
  wire [31:0] _0730_;
  wire [31:0] _0731_;
  wire [31:0] _0732_;
  wire [31:0] _0733_;
  wire [31:0] _0734_;
  wire [31:0] _0735_;
  wire [31:0] _0736_;
  wire [31:0] _0737_;
  wire [31:0] _0738_;
  wire [31:0] _0739_;
  wire [31:0] _0740_;
  wire [31:0] _0741_;
  wire [31:0] _0742_;
  wire [31:0] _0743_;
  wire [31:0] _0744_;
  wire [31:0] _0745_;
  wire [31:0] _0746_;
  wire [31:0] _0747_;
  wire [31:0] _0748_;
  wire [31:0] _0749_;
  wire [31:0] _0750_;
  wire [31:0] _0751_;
  wire _0752_;
  wire _0753_;
  wire _0754_;
  wire _0755_;
  wire _0756_;
  wire _0757_;
  wire _0758_;
  wire _0759_;
  wire _0760_;
  wire _0761_;
  wire _0762_;
  wire _0763_;
  wire _0764_;
  wire _0765_;
  wire _0766_;
  wire _0767_;
  wire _0768_;
  wire _0769_;
  wire _0770_;
  wire _0771_;
  wire _0772_;
  wire _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire _0782_;
  wire _0783_;
  wire _0784_;
  wire _0785_;
  wire _0786_;
  wire _0787_;
  wire _0788_;
  wire _0789_;
  wire _0790_;
  wire _0791_;
  wire _0792_;
  wire _0793_;
  wire _0794_;
  wire _0795_;
  wire _0796_;
  wire _0797_;
  wire _0798_;
  wire _0799_;
  wire _0800_;
  wire _0801_;
  wire _0802_;
  wire _0803_;
  wire _0804_;
  wire _0805_;
  wire _0806_;
  wire _0807_;
  wire _0808_;
  wire _0809_;
  wire _0810_;
  wire _0811_;
  wire _0812_;
  wire _0813_;
  wire _0814_;
  wire _0815_;
  wire _0816_;
  wire _0817_;
  wire _0818_;
  wire _0819_;
  wire _0820_;
  wire _0821_;
  wire _0822_;
  wire _0823_;
  wire _0824_;
  wire _0825_;
  wire _0826_;
  wire _0827_;
  wire _0828_;
  wire _0829_;
  wire _0830_;
  wire _0831_;
  wire _0832_;
  wire _0833_;
  wire _0834_;
  wire _0835_;
  wire _0836_;
  wire _0837_;
  wire _0838_;
  wire _0839_;
  wire _0840_;
  wire _0841_;
  wire _0842_;
  wire _0843_;
  wire _0844_;
  wire _0845_;
  wire _0846_;
  wire _0847_;
  wire _0848_;
  wire [31:0] _0849_;
  wire [31:0] _0850_;
  wire [31:0] _0851_;
  wire [31:0] _0852_;
  wire [31:0] _0853_;
  wire [31:0] _0854_;
  wire [31:0] _0855_;
  wire [31:0] _0856_;
  wire [31:0] _0857_;
  wire [31:0] _0858_;
  wire [31:0] _0859_;
  wire [31:0] _0860_;
  wire [31:0] _0861_;
  wire [31:0] _0862_;
  wire [31:0] _0863_;
  wire [31:0] _0864_;
  wire [11:0] _0865_;
  wire [11:0] _0866_;
  wire [11:0] _0867_;
  wire [7:0] _0868_;
  wire [7:0] _0869_;
  wire [7:0] _0870_;
  wire _0871_;
  wire _0872_;
  wire _0873_;
  wire _0874_;
  wire _0875_;
  wire _0876_;
  wire [3:0] _0877_;
  wire [3:0] _0878_;
  wire [3:0] _0879_;
  wire _0880_;
  wire _0881_;
  wire _0882_;
  wire _0883_;
  wire _0884_;
  wire [31:0] _0885_;
  wire [31:0] _0886_;
  wire [31:0] _0887_;
  wire [31:0] _0888_;
  wire [31:0] _0889_;
  wire [31:0] _0890_;
  wire [31:0] _0891_;
  wire [31:0] _0892_;
  wire _0893_;
  wire _0894_;
  wire _0895_;
  wire _0896_;
  wire _0897_;
  wire _0898_;
  wire _0899_;
  wire _0900_;
  wire _0901_;
  wire _0902_;
  wire _0903_;
  wire _0904_;
  wire [4:0] _0905_;
  wire [4:0] _0906_;
  wire [4:0] _0907_;
  wire [4:0] _0908_;
  wire [4:0] _0909_;
  wire [4:0] _0910_;
  wire [4:0] _0911_;
  wire [4:0] _0912_;
  wire [10:0] _0913_;
  wire [10:0] _0914_;
  wire [10:0] _0915_;
  wire [10:0] _0916_;
  wire [20:0] _0917_;
  wire [20:0] _0918_;
  wire [20:0] _0919_;
  wire [20:0] _0920_;
  wire [31:0] _0921_;
  wire [31:0] _0922_;
  wire [31:0] _0923_;
  wire [31:0] _0924_;
  wire [31:0] _0925_;
  wire [31:0] _0926_;
  wire [31:0] _0927_;
  wire [31:0] _0928_;
  wire [31:0] _0929_;
  wire [31:0] _0930_;
  wire [31:0] _0931_;
  wire [31:0] _0932_;
  wire [31:0] _0933_;
  wire [31:0] _0934_;
  wire [31:0] _0935_;
  wire [31:0] _0936_;
  wire [31:0] _0937_;
  wire [31:0] _0938_;
  wire [31:0] _0939_;
  wire [31:0] _0940_;
  wire [31:0] _0941_;
  wire [31:0] _0942_;
  wire [31:0] _0943_;
  wire [31:0] _0944_;
  wire [31:0] _0945_;
  wire [31:0] _0946_;
  wire [31:0] _0947_;
  wire [31:0] _0948_;
  wire [31:0] _0949_;
  wire [31:0] _0950_;
  wire [31:0] _0951_;
  wire [31:0] _0952_;
  wire [31:0] _0953_;
  wire [31:0] _0954_;
  wire [31:0] _0955_;
  wire [31:0] _0956_;
  wire [31:0] _0957_;
  wire [31:0] _0958_;
  wire [31:0] _0959_;
  wire [31:0] _0960_;
  wire [31:0] _0961_;
  wire [31:0] _0962_;
  wire [31:0] _0963_;
  wire [31:0] _0964_;
  wire [31:0] _0965_;
  wire [31:0] _0966_;
  wire [31:0] _0967_;
  wire [31:0] _0968_;
  wire [31:0] _0969_;
  wire [31:0] _0970_;
  wire [31:0] _0971_;
  wire [31:0] _0972_;
  wire [31:0] _0973_;
  wire [31:0] _0974_;
  wire [31:0] _0975_;
  wire [31:0] _0976_;
  wire [31:0] _0977_;
  wire [31:0] _0978_;
  wire [31:0] _0979_;
  wire [31:0] _0980_;
  wire [31:0] _0981_;
  wire [31:0] _0982_;
  wire [31:0] _0983_;
  wire [31:0] _0984_;
  wire [31:0] _0985_;
  wire [31:0] _0986_;
  wire [31:0] _0987_;
  wire [31:0] _0988_;
  wire [31:0] _0989_;
  wire [31:0] _0990_;
  wire [31:0] _0991_;
  wire [31:0] _0992_;
  wire [31:0] _0993_;
  wire [31:0] _0994_;
  wire [31:0] _0995_;
  wire [31:0] _0996_;
  wire [31:0] _0997_;
  wire [31:0] _0998_;
  wire [31:0] _0999_;
  wire [31:0] _1000_;
  wire [31:0] _1001_;
  wire [31:0] _1002_;
  wire [31:0] _1003_;
  wire [31:0] _1004_;
  wire [31:0] _1005_;
  wire [31:0] _1006_;
  wire [31:0] _1007_;
  wire [31:0] _1008_;
  wire [31:0] _1009_;
  wire [31:0] _1010_;
  wire [31:0] _1011_;
  wire [31:0] _1012_;
  wire [31:0] _1013_;
  wire [31:0] _1014_;
  wire [31:0] _1015_;
  wire [31:0] _1016_;
  wire [31:0] _1017_;
  wire [31:0] _1018_;
  wire [31:0] _1019_;
  wire [31:0] _1020_;
  wire [31:0] _1021_;
  wire [31:0] _1022_;
  wire [31:0] _1023_;
  wire [31:0] _1024_;
  wire [31:0] _1025_;
  wire [31:0] _1026_;
  wire [31:0] _1027_;
  wire [31:0] _1028_;
  wire [31:0] _1029_;
  wire [31:0] _1030_;
  wire [31:0] _1031_;
  wire [31:0] _1032_;
  wire [31:0] _1033_;
  wire [31:0] _1034_;
  wire [31:0] _1035_;
  wire [31:0] _1036_;
  wire [31:0] _1037_;
  wire [31:0] _1038_;
  wire [31:0] _1039_;
  wire [31:0] _1040_;
  wire [31:0] _1041_;
  wire [31:0] _1042_;
  wire [31:0] _1043_;
  wire [31:0] _1044_;
  wire [31:0] _1045_;
  wire [31:0] _1046_;
  wire [31:0] _1047_;
  wire [31:0] _1048_;
  wire _1049_;
  wire _1050_;
  wire _1051_;
  wire _1052_;
  wire _1053_;
  wire _1054_;
  wire _1055_;
  wire _1056_;
  wire _1057_;
  wire _1058_;
  wire _1059_;
  wire _1060_;
  wire _1061_;
  wire _1062_;
  wire _1063_;
  wire _1064_;
  wire _1065_;
  wire _1066_;
  wire _1067_;
  wire _1068_;
  wire _1069_;
  wire _1070_;
  wire _1071_;
  wire _1072_;
  wire _1073_;
  wire _1074_;
  wire _1075_;
  wire _1076_;
  wire _1077_;
  wire _1078_;
  wire _1079_;
  wire _1080_;
  wire _1081_;
  wire _1082_;
  wire _1083_;
  wire _1084_;
  wire _1085_;
  wire _1086_;
  wire _1087_;
  wire _1088_;
  wire _1089_;
  wire _1090_;
  wire _1091_;
  wire _1092_;
  wire _1093_;
  wire _1094_;
  wire _1095_;
  wire _1096_;
  wire [2:0] _1097_;
  wire [2:0] _1098_;
  wire [1:0] _1099_;
  wire [1:0] _1100_;
  wire [4:0] _1101_;
  wire [4:0] _1102_;
  wire [4:0] _1103_;
  wire [4:0] _1104_;
  wire _1105_;
  wire _1106_;
  wire _1107_;
  wire _1108_;
  wire _1109_;
  wire _1110_;
  wire _1111_;
  wire _1112_;
  wire _1113_;
  wire _1114_;
  wire _1115_;
  wire _1116_;
  wire _1117_;
  wire _1118_;
  wire _1119_;
  wire _1120_;
  wire _1121_;
  wire _1122_;
  wire _1123_;
  wire _1124_;
  wire _1125_;
  wire [31:0] _1126_;
  wire [31:0] _1127_;
  wire [31:0] _1128_;
  wire [31:0] _1129_;
  wire [31:0] _1130_;
  wire [31:0] _1131_;
  wire [31:0] _1132_;
  wire [31:0] _1133_;
  wire [31:0] _1134_;
  wire [31:0] _1135_;
  wire [31:0] _1136_;
  wire [31:0] _1137_;
  wire [31:0] _1138_;
  wire [31:0] _1139_;
  wire [31:0] _1140_;
  wire [31:0] _1141_;
  wire [31:0] _1142_;
  wire [31:0] _1143_;
  wire [31:0] _1144_;
  wire [31:0] _1145_;
  wire [31:0] _1146_;
  wire [31:0] _1147_;
  wire [31:0] _1148_;
  wire [31:0] _1149_;
  wire [31:0] _1150_;
  wire [31:0] _1151_;
  wire [31:0] _1152_;
  wire [31:0] _1153_;
  wire [31:0] _1154_;
  wire [31:0] _1155_;
  wire [31:0] _1156_;
  wire [31:0] _1157_;
  wire [31:0] _1158_;
  wire [31:0] _1159_;
  wire [31:0] _1160_;
  wire [31:0] _1161_;
  wire [31:0] _1162_;
  wire [31:0] _1163_;
  wire [31:0] _1164_;
  wire [31:0] _1165_;
  wire [31:0] _1166_;
  wire [31:0] _1167_;
  wire [31:0] _1168_;
  wire [31:0] _1169_;
  wire [31:0] _1170_;
  wire [31:0] _1171_;
  wire [31:0] _1172_;
  wire [31:0] _1173_;
  wire [31:0] _1174_;
  wire [31:0] _1175_;
  wire [31:0] _1176_;
  wire [31:0] _1177_;
  wire [31:0] _1178_;
  wire [31:0] _1179_;
  wire [31:0] _1180_;
  wire [31:0] _1181_;
  wire [31:0] _1182_;
  wire [31:0] _1183_;
  wire [31:0] _1184_;
  wire [31:0] _1185_;
  wire [31:0] _1186_;
  wire [31:0] _1187_;
  wire [31:0] _1188_;
  wire [31:0] _1189_;
  wire [31:0] _1190_;
  wire [31:0] _1191_;
  wire [31:0] _1192_;
  wire [31:0] _1193_;
  wire [31:0] _1194_;
  wire [31:0] _1195_;
  wire [31:0] _1196_;
  wire [31:0] _1197_;
  wire [31:0] _1198_;
  wire [31:0] _1199_;
  wire [31:0] _1200_;
  wire [31:0] _1201_;
  wire [31:0] _1202_;
  wire [31:0] _1203_;
  wire [31:0] _1204_;
  wire [31:0] _1205_;
  wire [31:0] _1206_;
  wire [31:0] _1207_;
  wire _1208_;
  wire _1209_;
  wire _1210_;
  wire _1211_;
  wire _1212_;
  wire _1213_;
  wire _1214_;
  wire _1215_;
  wire _1216_;
  wire _1217_;
  wire _1218_;
  wire _1219_;
  wire _1220_;
  wire _1221_;
  wire _1222_;
  wire _1223_;
  wire _1224_;
  wire _1225_;
  wire _1226_;
  wire _1227_;
  wire _1228_;
  wire _1229_;
  wire _1230_;
  wire _1231_;
  wire _1232_;
  wire _1233_;
  wire _1234_;
  wire _1235_;
  wire _1236_;
  wire _1237_;
  wire _1238_;
  wire _1239_;
  wire _1240_;
  wire [31:0] _1241_;
  wire [4:0] _1242_;
  wire [31:0] _1243_;
  wire [31:0] _1244_;
  wire [31:0] _1245_;
  wire [31:0] _1246_;
  wire [31:0] _1247_;
  wire [31:0] _1248_;
  wire [31:0] _1249_;
  wire [31:0] _1250_;
  wire [31:0] _1251_;
  wire [31:0] _1252_;
  wire [31:0] _1253_;
  wire [31:0] _1254_;
  wire [31:0] _1255_;
  wire [31:0] _1256_;
  wire [31:0] _1257_;
  wire [11:0] _1258_;
  wire [11:0] _1259_;
  wire [11:0] _1260_;
  wire [7:0] _1261_;
  wire [7:0] _1262_;
  wire [7:0] _1263_;
  wire _1264_;
  wire _1265_;
  wire _1266_;
  wire _1267_;
  wire _1268_;
  wire _1269_;
  wire [3:0] _1270_;
  wire [3:0] _1271_;
  wire [3:0] _1272_;
  wire _1273_;
  wire _1274_;
  wire _1275_;
  wire _1276_;
  wire [31:0] _1277_;
  wire [31:0] _1278_;
  wire _1279_;
  wire _1280_;
  wire _1281_;
  wire [4:0] _1282_;
  wire [4:0] _1283_;
  wire [10:0] _1284_;
  wire [20:0] _1285_;
  wire [31:0] _1286_;
  wire [31:0] _1287_;
  wire [31:0] _1288_;
  wire [31:0] _1289_;
  wire [31:0] _1290_;
  wire [31:0] _1291_;
  wire [31:0] _1292_;
  wire [31:0] _1293_;
  wire [31:0] _1294_;
  wire [31:0] _1295_;
  wire [31:0] _1296_;
  wire [31:0] _1297_;
  wire [31:0] _1298_;
  wire [31:0] _1299_;
  wire [31:0] _1300_;
  wire [31:0] _1301_;
  wire [31:0] _1302_;
  wire [31:0] _1303_;
  wire [31:0] _1304_;
  wire [31:0] _1305_;
  wire [31:0] _1306_;
  wire [31:0] _1307_;
  wire [31:0] _1308_;
  wire [31:0] _1309_;
  wire [31:0] _1310_;
  wire [31:0] _1311_;
  wire [31:0] _1312_;
  wire [31:0] _1313_;
  wire [31:0] _1314_;
  wire [31:0] _1315_;
  wire [31:0] _1316_;
  wire [31:0] _1317_;
  wire [31:0] _1318_;
  wire [31:0] _1319_;
  wire [31:0] _1320_;
  wire [31:0] _1321_;
  wire [31:0] _1322_;
  wire [31:0] _1323_;
  wire [31:0] _1324_;
  wire [31:0] _1325_;
  wire [31:0] _1326_;
  wire [31:0] _1327_;
  wire [31:0] _1328_;
  wire [31:0] _1329_;
  wire [31:0] _1330_;
  wire [31:0] _1331_;
  wire [31:0] _1332_;
  wire [31:0] _1333_;
  wire [31:0] _1334_;
  wire [31:0] _1335_;
  wire [31:0] _1336_;
  wire [31:0] _1337_;
  wire [31:0] _1338_;
  wire [31:0] _1339_;
  wire [31:0] _1340_;
  wire [31:0] _1341_;
  wire [31:0] _1342_;
  wire [31:0] _1343_;
  wire [31:0] _1344_;
  wire [31:0] _1345_;
  wire [31:0] _1346_;
  wire [31:0] _1347_;
  wire [31:0] _1348_;
  wire [31:0] _1349_;
  wire [31:0] _1350_;
  wire [31:0] _1351_;
  wire [31:0] _1352_;
  wire [31:0] _1353_;
  wire [31:0] _1354_;
  wire [31:0] _1355_;
  wire [31:0] _1356_;
  wire [31:0] _1357_;
  wire [31:0] _1358_;
  wire [31:0] _1359_;
  wire [31:0] _1360_;
  wire [31:0] _1361_;
  wire [31:0] _1362_;
  wire [31:0] _1363_;
  wire [31:0] _1364_;
  wire [31:0] _1365_;
  wire [31:0] _1366_;
  wire [31:0] _1367_;
  wire [31:0] _1368_;
  wire [31:0] _1369_;
  wire [11:0] _1370_;
  wire [7:0] _1371_;
  wire _1372_;
  wire _1373_;
  wire [3:0] _1374_;
  wire _1375_;
  wire _1376_;
  wire _1377_;
  wire _1378_;
  wire _1379_;
  wire _1380_;
  wire _1381_;
  wire _1382_;
  wire _1383_;
  wire _1384_;
  wire _1385_;
  wire _1386_;
  wire _1387_;
  wire _1388_;
  wire _1389_;
  wire _1390_;
  wire _1391_;
  wire _1392_;
  wire _1393_;
  wire _1394_;
  wire _1395_;
  wire _1396_;
  wire _1397_;
  wire _1398_;
  wire _1399_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1791.16-1791.46" */
  wire _1400_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1791.16-1791.46" */
  wire _1401_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1791.52-1791.81" */
  wire _1402_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1791.52-1791.81" */
  wire _1403_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1791.88-1791.117" */
  wire _1404_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1791.88-1791.117" */
  wire _1405_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1795.15-1795.43" */
  wire _1406_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1795.15-1795.43" */
  wire _1407_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1795.49-1795.79" */
  wire _1408_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1795.49-1795.79" */
  wire _1409_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.22-1831.50" */
  wire _1410_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.22-1831.50" */
  wire _1411_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.58-1831.74" */
  wire _1412_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.58-1831.74" */
  wire _1413_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.80-1831.96" */
  wire _1414_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.80-1831.96" */
  wire _1415_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.103-1831.119" */
  wire _1416_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.103-1831.119" */
  wire _1417_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.69-1833.96" */
  wire _1418_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.69-1833.96" */
  wire _1419_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1842.8-1842.16" */
  wire _1420_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1842.8-1842.16" */
  wire _1421_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1844.26-1844.42" */
  wire _1422_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1844.26-1844.42" */
  wire _1423_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1848.8-1848.16" */
  wire _1424_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1848.8-1848.16" */
  wire _1425_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1850.26-1850.42" */
  wire _1426_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1850.26-1850.42" */
  wire _1427_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1860.8-1860.28" */
  wire _1428_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1860.8-1860.28" */
  wire _1429_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1862.8-1862.28" */
  wire _1430_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1862.8-1862.28" */
  wire _1431_;
  /* FORMAL_ABSTRACT = 32'd1 */
  /* keep = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1839.12-1839.34" */
  wire _1432_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1839.12-1839.34" */
  wire _1433_;
  /* FORMAL_ABSTRACT = 32'd1 */
  /* keep = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1844.13-1844.43" */
  wire _1434_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1844.13-1844.43" */
  wire _1435_;
  /* FORMAL_ABSTRACT = 32'd1 */
  /* keep = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1850.13-1850.43" */
  wire _1436_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1850.13-1850.43" */
  wire _1437_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1859.12-1859.31" */
  wire _1438_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1859.12-1859.31" */
  wire _1439_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1865.12-1865.32" */
  wire _1440_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1865.12-1865.32" */
  wire _1441_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1791.15-1791.82" */
  wire _1442_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1791.15-1791.82" */
  wire _1443_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1804.12-1804.32" */
  wire _1444_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1804.12-1804.32" */
  wire _1445_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1820.7-1820.27" */
  wire _1446_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1820.7-1820.27" */
  wire _1447_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.57-1831.97" */
  wire _1448_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.57-1831.97" */
  wire _1449_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.56-1831.120" */
  wire _1450_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.56-1831.120" */
  wire _1451_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.32-1833.97" */
  wire _1452_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.32-1833.97" */
  wire _1453_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.31-1833.133" */
  wire _1454_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.31-1833.133" */
  wire _1455_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.30-1833.167" */
  wire _1456_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.30-1833.167" */
  wire _1457_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.29-1833.203" */
  wire _1458_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.29-1833.203" */
  wire _1459_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.28-1833.240" */
  wire _1460_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.28-1833.240" */
  wire _1461_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1834.28-1834.90" */
  wire _1462_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1834.28-1834.90" */
  wire _1463_;
  wire [31:0] _1464_;
  /* cellift = 32'd1 */
  wire [31:0] _1465_;
  wire [31:0] _1466_;
  /* cellift = 32'd1 */
  wire [31:0] _1467_;
  wire [31:0] _1468_;
  /* cellift = 32'd1 */
  wire [31:0] _1469_;
  wire [31:0] _1470_;
  /* cellift = 32'd1 */
  wire [31:0] _1471_;
  wire [31:0] _1472_;
  /* cellift = 32'd1 */
  wire [31:0] _1473_;
  wire [31:0] _1474_;
  /* cellift = 32'd1 */
  wire [31:0] _1475_;
  wire [31:0] _1476_;
  /* cellift = 32'd1 */
  wire [31:0] _1477_;
  wire [31:0] _1478_;
  /* cellift = 32'd1 */
  wire [31:0] _1479_;
  wire [31:0] _1480_;
  /* cellift = 32'd1 */
  wire [31:0] _1481_;
  wire [31:0] _1482_;
  /* cellift = 32'd1 */
  wire [31:0] _1483_;
  wire [31:0] _1484_;
  /* cellift = 32'd1 */
  wire [31:0] _1485_;
  wire [31:0] _1486_;
  /* cellift = 32'd1 */
  wire [31:0] _1487_;
  wire [31:0] _1488_;
  /* cellift = 32'd1 */
  wire [31:0] _1489_;
  wire [31:0] _1490_;
  /* cellift = 32'd1 */
  wire [31:0] _1491_;
  wire [31:0] _1492_;
  /* cellift = 32'd1 */
  wire [31:0] _1493_;
  wire [31:0] _1494_;
  /* cellift = 32'd1 */
  wire [31:0] _1495_;
  wire [31:0] _1496_;
  /* cellift = 32'd1 */
  wire [31:0] _1497_;
  wire [31:0] _1498_;
  /* cellift = 32'd1 */
  wire [31:0] _1499_;
  wire [31:0] _1500_;
  /* cellift = 32'd1 */
  wire [31:0] _1501_;
  wire [31:0] _1502_;
  /* cellift = 32'd1 */
  wire [31:0] _1503_;
  wire [31:0] _1504_;
  /* cellift = 32'd1 */
  wire [31:0] _1505_;
  wire [31:0] _1506_;
  /* cellift = 32'd1 */
  wire [31:0] _1507_;
  wire [31:0] _1508_;
  /* cellift = 32'd1 */
  wire [31:0] _1509_;
  wire [31:0] _1510_;
  /* cellift = 32'd1 */
  wire [31:0] _1511_;
  wire [31:0] _1512_;
  /* cellift = 32'd1 */
  wire [31:0] _1513_;
  wire [31:0] _1514_;
  /* cellift = 32'd1 */
  wire [31:0] _1515_;
  wire [31:0] _1516_;
  /* cellift = 32'd1 */
  wire [31:0] _1517_;
  wire [31:0] _1518_;
  /* cellift = 32'd1 */
  wire [31:0] _1519_;
  wire [31:0] _1520_;
  /* cellift = 32'd1 */
  wire [31:0] _1521_;
  wire [31:0] _1522_;
  /* cellift = 32'd1 */
  wire [31:0] _1523_;
  wire [31:0] _1524_;
  /* cellift = 32'd1 */
  wire [31:0] _1525_;
  wire [31:0] _1526_;
  /* cellift = 32'd1 */
  wire [31:0] _1527_;
  wire [31:0] _1528_;
  /* cellift = 32'd1 */
  wire [31:0] _1529_;
  wire [31:0] _1530_;
  /* cellift = 32'd1 */
  wire [31:0] _1531_;
  wire [31:0] _1532_;
  /* cellift = 32'd1 */
  wire [31:0] _1533_;
  wire [31:0] _1534_;
  /* cellift = 32'd1 */
  wire [31:0] _1535_;
  wire [31:0] _1536_;
  /* cellift = 32'd1 */
  wire [31:0] _1537_;
  wire [31:0] _1538_;
  /* cellift = 32'd1 */
  wire [31:0] _1539_;
  wire [31:0] _1540_;
  /* cellift = 32'd1 */
  wire [31:0] _1541_;
  wire [31:0] _1542_;
  /* cellift = 32'd1 */
  wire [31:0] _1543_;
  wire [31:0] _1544_;
  /* cellift = 32'd1 */
  wire [31:0] _1545_;
  wire [31:0] _1546_;
  /* cellift = 32'd1 */
  wire [31:0] _1547_;
  wire [31:0] _1548_;
  /* cellift = 32'd1 */
  wire [31:0] _1549_;
  wire [31:0] _1550_;
  /* cellift = 32'd1 */
  wire [31:0] _1551_;
  wire [31:0] _1552_;
  /* cellift = 32'd1 */
  wire [31:0] _1553_;
  wire [31:0] _1554_;
  /* cellift = 32'd1 */
  wire [31:0] _1555_;
  wire [31:0] _1556_;
  /* cellift = 32'd1 */
  wire [31:0] _1557_;
  wire [31:0] _1558_;
  /* cellift = 32'd1 */
  wire [31:0] _1559_;
  wire [31:0] _1560_;
  /* cellift = 32'd1 */
  wire [31:0] _1561_;
  wire [31:0] _1562_;
  /* cellift = 32'd1 */
  wire [31:0] _1563_;
  wire [31:0] _1564_;
  /* cellift = 32'd1 */
  wire [31:0] _1565_;
  wire [31:0] _1566_;
  /* cellift = 32'd1 */
  wire [31:0] _1567_;
  wire [31:0] _1568_;
  /* cellift = 32'd1 */
  wire [31:0] _1569_;
  wire [31:0] _1570_;
  /* cellift = 32'd1 */
  wire [31:0] _1571_;
  wire [31:0] _1572_;
  /* cellift = 32'd1 */
  wire [31:0] _1573_;
  wire [31:0] _1574_;
  /* cellift = 32'd1 */
  wire [31:0] _1575_;
  wire [31:0] _1576_;
  /* cellift = 32'd1 */
  wire [31:0] _1577_;
  wire [31:0] _1578_;
  /* cellift = 32'd1 */
  wire [31:0] _1579_;
  wire [31:0] _1580_;
  /* cellift = 32'd1 */
  wire [31:0] _1581_;
  wire [31:0] _1582_;
  /* cellift = 32'd1 */
  wire [31:0] _1583_;
  wire _1584_;
  /* cellift = 32'd1 */
  wire _1585_;
  wire _1586_;
  /* cellift = 32'd1 */
  wire _1587_;
  wire _1588_;
  /* cellift = 32'd1 */
  wire _1589_;
  wire _1590_;
  /* cellift = 32'd1 */
  wire _1591_;
  wire _1592_;
  /* cellift = 32'd1 */
  wire _1593_;
  wire _1594_;
  /* cellift = 32'd1 */
  wire _1595_;
  wire _1596_;
  /* cellift = 32'd1 */
  wire _1597_;
  wire _1598_;
  /* cellift = 32'd1 */
  wire _1599_;
  wire _1600_;
  /* cellift = 32'd1 */
  wire _1601_;
  wire _1602_;
  /* cellift = 32'd1 */
  wire _1603_;
  wire _1604_;
  /* cellift = 32'd1 */
  wire _1605_;
  wire _1606_;
  /* cellift = 32'd1 */
  wire _1607_;
  wire _1608_;
  /* cellift = 32'd1 */
  wire _1609_;
  wire _1610_;
  /* cellift = 32'd1 */
  wire _1611_;
  wire _1612_;
  /* cellift = 32'd1 */
  wire _1613_;
  wire _1614_;
  /* cellift = 32'd1 */
  wire _1615_;
  wire _1616_;
  /* cellift = 32'd1 */
  wire _1617_;
  wire _1618_;
  /* cellift = 32'd1 */
  wire _1619_;
  wire _1620_;
  /* cellift = 32'd1 */
  wire _1621_;
  wire _1622_;
  /* cellift = 32'd1 */
  wire _1623_;
  wire _1624_;
  /* cellift = 32'd1 */
  wire _1625_;
  wire _1626_;
  /* cellift = 32'd1 */
  wire _1627_;
  wire _1628_;
  /* cellift = 32'd1 */
  wire _1629_;
  wire _1630_;
  /* cellift = 32'd1 */
  wire _1631_;
  wire _1632_;
  /* cellift = 32'd1 */
  wire _1633_;
  wire _1634_;
  /* cellift = 32'd1 */
  wire _1635_;
  wire _1636_;
  /* cellift = 32'd1 */
  wire _1637_;
  wire _1638_;
  /* cellift = 32'd1 */
  wire _1639_;
  wire _1640_;
  /* cellift = 32'd1 */
  wire _1641_;
  wire _1642_;
  /* cellift = 32'd1 */
  wire _1643_;
  wire _1644_;
  /* cellift = 32'd1 */
  wire _1645_;
  wire _1646_;
  /* cellift = 32'd1 */
  wire _1647_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1847.18-1847.21" */
  wire [31:0] _1648_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1847.18-1847.21" */
  wire [31:0] _1649_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1853.18-1853.21" */
  wire [31:0] _1650_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1853.18-1853.21" */
  wire [31:0] _1651_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1867.21-1867.29" */
  wire _1652_;
  wire _1653_;
  wire _1654_;
  wire _1655_;
  /* cellift = 32'd1 */
  wire _1656_;
  wire [31:0] _1657_;
  /* cellift = 32'd1 */
  wire [31:0] _1658_;
  wire [31:0] _1659_;
  /* cellift = 32'd1 */
  wire [31:0] _1660_;
  /* cellift = 32'd1 */
  wire [31:0] _1661_;
  wire [31:0] _1662_;
  /* cellift = 32'd1 */
  wire [31:0] _1663_;
  wire [31:0] _1664_;
  /* cellift = 32'd1 */
  wire [31:0] _1665_;
  wire [31:0] _1666_;
  /* cellift = 32'd1 */
  wire [31:0] _1667_;
  wire [31:0] _1668_;
  /* cellift = 32'd1 */
  wire [31:0] _1669_;
  /* cellift = 32'd1 */
  wire [31:0] _1670_;
  wire [31:0] _1671_;
  /* cellift = 32'd1 */
  wire [31:0] _1672_;
  wire [31:0] _1673_;
  /* cellift = 32'd1 */
  wire [31:0] _1674_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1760.6-1760.10" */
  wire ImmA;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1760.6-1760.10" */
  wire ImmA_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1764.12-1764.16" */
  wire [7:0] ImmE;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1764.12-1764.16" */
  wire [7:0] ImmE_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1765.13-1765.17" */
  wire [11:0] ImmF;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1765.13-1765.17" */
  wire [11:0] ImmF_t0;
  reg [31:0] \REG[0] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[0]_t0 ;
  reg [31:0] \REG[10] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[10]_t0 ;
  reg [31:0] \REG[11] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[11]_t0 ;
  reg [31:0] \REG[12] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[12]_t0 ;
  reg [31:0] \REG[13] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[13]_t0 ;
  reg [31:0] \REG[14] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[14]_t0 ;
  reg [31:0] \REG[15] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[15]_t0 ;
  reg [31:0] \REG[16] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[16]_t0 ;
  reg [31:0] \REG[17] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[17]_t0 ;
  reg [31:0] \REG[18] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[18]_t0 ;
  reg [31:0] \REG[19] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[19]_t0 ;
  reg [31:0] \REG[1] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[1]_t0 ;
  reg [31:0] \REG[20] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[20]_t0 ;
  reg [31:0] \REG[21] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[21]_t0 ;
  reg [31:0] \REG[22] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[22]_t0 ;
  reg [31:0] \REG[23] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[23]_t0 ;
  reg [31:0] \REG[24] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[24]_t0 ;
  reg [31:0] \REG[25] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[25]_t0 ;
  reg [31:0] \REG[26] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[26]_t0 ;
  reg [31:0] \REG[27] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[27]_t0 ;
  reg [31:0] \REG[28] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[28]_t0 ;
  reg [31:0] \REG[29] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[29]_t0 ;
  reg [31:0] \REG[2] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[2]_t0 ;
  reg [31:0] \REG[30] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[30]_t0 ;
  reg [31:0] \REG[31] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[31]_t0 ;
  reg [31:0] \REG[3] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[3]_t0 ;
  reg [31:0] \REG[4] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[4]_t0 ;
  reg [31:0] \REG[5] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[5]_t0 ;
  reg [31:0] \REG[6] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[6]_t0 ;
  reg [31:0] \REG[7] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[7]_t0 ;
  reg [31:0] \REG[8] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[8]_t0 ;
  reg [31:0] \REG[9] ;
  /* cellift = 32'd1 */
  reg [31:0] \REG[9]_t0 ;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1738.13-1738.16" */
  input clk;
  wire clk;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1773.7-1773.16" */
  wire csr_regrd;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1773.7-1773.16" */
  wire csr_regrd_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1742.13-1742.22" */
  input fetch_rdy;
  wire fetch_rdy;
  /* cellift = 32'd1 */
  input fetch_rdy_t0;
  wire fetch_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1771.6-1771.14" */
  wire format_B;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1771.6-1771.14" */
  wire format_B_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1768.6-1768.14" */
  wire format_I;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1768.6-1768.14" */
  wire format_I_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1769.6-1769.14" */
  wire format_J;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1769.6-1769.14" */
  wire format_J_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1770.6-1770.14" */
  wire format_S;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1770.6-1770.14" */
  wire format_S_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1772.6-1772.14" */
  wire format_U;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1772.6-1772.14" */
  wire format_U_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1743.20-1743.29" */
  output [31:0] immediate;
  wire [31:0] immediate;
  /* cellift = 32'd1 */
  output [31:0] immediate_t0;
  wire [31:0] immediate_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1740.20-1740.30" */
  input [31:0] instr_data;
  wire [31:0] instr_data;
  /* cellift = 32'd1 */
  input [31:0] instr_data_t0;
  wire [31:0] instr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1752.7-1752.16" */
  wire instr_rdy;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1752.7-1752.16" */
  wire instr_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1741.13-1741.22" */
  input instr_vld;
  wire instr_vld;
  /* cellift = 32'd1 */
  input instr_vld_t0;
  wire instr_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1774.7-1774.22" */
  wire is_regrd_rs1_en;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1774.7-1774.22" */
  wire is_regrd_rs1_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1775.7-1775.22" */
  wire is_regrd_rs2_en;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1775.7-1775.22" */
  wire is_regrd_rs2_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1753.12-1753.19" */
  reg [4:0] reg_rs1;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1753.12-1753.19" */
  reg [4:0] reg_rs1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1754.12-1754.19" */
  reg [4:0] reg_rs2;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1754.12-1754.19" */
  reg [4:0] reg_rs2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1751.6-1751.13" */
  reg reg_vld;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1751.6-1751.13" */
  reg reg_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1744.20-1744.29" */
  output [31:0] regrd_rs1;
  reg [31:0] regrd_rs1;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1746.13-1746.25" */
  output regrd_rs1_en;
  reg regrd_rs1_en;
  /* cellift = 32'd1 */
  output regrd_rs1_en_t0;
  reg regrd_rs1_en_t0;
  /* cellift = 32'd1 */
  output [31:0] regrd_rs1_t0;
  reg [31:0] regrd_rs1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1745.20-1745.29" */
  output [31:0] regrd_rs2;
  reg [31:0] regrd_rs2;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1747.13-1747.25" */
  output regrd_rs2_en;
  reg regrd_rs2_en;
  /* cellift = 32'd1 */
  output regrd_rs2_en_t0;
  reg regrd_rs2_en_t0;
  /* cellift = 32'd1 */
  output [31:0] regrd_rs2_t0;
  reg [31:0] regrd_rs2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1748.20-1748.30" */
  input [31:0] regwr_data;
  wire [31:0] regwr_data;
  /* cellift = 32'd1 */
  input [31:0] regwr_data_t0;
  wire [31:0] regwr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1750.13-1750.21" */
  input regwr_en;
  wire regwr_en;
  /* cellift = 32'd1 */
  input regwr_en_t0;
  wire regwr_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1749.19-1749.28" */
  input [4:0] regwr_sel;
  wire [4:0] regwr_sel;
  /* cellift = 32'd1 */
  input [4:0] regwr_sel_t0;
  wire [4:0] regwr_sel_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1739.13-1739.17" */
  input rstz;
  wire rstz;
  assign _0374_ = _0147_ & _0150_;
  assign _0365_ = _0001_[0] & _1377_;
  assign _0378_ = _0155_ & _0150_;
  assign _0382_ = _0159_ & _0150_;
  assign _0381_ = _0001_[0] & _0000_[1];
  assign _0385_ = _0163_ & _0150_;
  assign _0371_ = _0001_[2] & _0148_;
  assign _0389_ = _0147_ & _0166_;
  assign _0392_ = _0155_ & _0166_;
  assign _0395_ = _0159_ & _0166_;
  assign _0398_ = _0163_ & _0166_;
  assign _0368_ = _0001_[3] & _1380_;
  assign _0405_ = _0147_ & _0178_;
  assign _0408_ = _0155_ & _0178_;
  assign _0411_ = _0159_ & _0178_;
  assign _0414_ = _0163_ & _0178_;
  assign _0402_ = _0001_[2] & _0176_;
  assign _0418_ = _0147_ & _0188_;
  assign _0421_ = _0155_ & _0188_;
  assign _0424_ = _0159_ & _0188_;
  assign _0427_ = _0163_ & _0188_;
  assign _0434_ = _0147_ & _0200_;
  assign _0437_ = _0155_ & _0200_;
  assign _0440_ = _0159_ & _0200_;
  assign _0443_ = _0163_ & _0200_;
  assign _0431_ = _0001_[2] & _0198_;
  assign _0447_ = _0147_ & _0210_;
  assign _0450_ = _0155_ & _0210_;
  assign _0453_ = _0159_ & _0210_;
  assign _0456_ = _0163_ & _0210_;
  assign _0430_ = _0001_[3] & _0000_[4];
  assign _0462_ = _0147_ & _0222_;
  assign _0465_ = _0155_ & _0222_;
  assign _0468_ = _0159_ & _0222_;
  assign _0471_ = _0163_ & _0222_;
  assign _0459_ = _0001_[2] & _0220_;
  assign _0475_ = _0147_ & _0232_;
  assign _0478_ = _0155_ & _0232_;
  assign _0481_ = _0159_ & _0232_;
  assign _0484_ = _0163_ & _0232_;
  assign _0752_ = _0153_ & _0004_[31];
  assign _0755_ = _0185_ & _0004_[31];
  assign _0758_ = _0187_ & _0004_[31];
  assign _0761_ = _0191_ & _0004_[31];
  assign _0764_ = _0193_ & _0004_[31];
  assign _0767_ = _0195_ & _0004_[31];
  assign _0770_ = _0197_ & _0004_[31];
  assign _0773_ = _0203_ & _0004_[31];
  assign _0776_ = _0205_ & _0004_[31];
  assign _0779_ = _0207_ & _0004_[31];
  assign _0782_ = _0209_ & _0004_[31];
  assign _0785_ = _0157_ & _0004_[31];
  assign _0788_ = _0213_ & _0004_[31];
  assign _0791_ = _0215_ & _0004_[31];
  assign _0794_ = _0217_ & _0004_[31];
  assign _0797_ = _0219_ & _0004_[31];
  assign _0800_ = _0225_ & _0004_[31];
  assign _0803_ = _0227_ & _0004_[31];
  assign _0806_ = _0229_ & _0004_[31];
  assign _0809_ = _0231_ & _0004_[31];
  assign _0812_ = _0235_ & _0004_[31];
  assign _0815_ = _0237_ & _0004_[31];
  assign _0818_ = _0161_ & _0004_[31];
  assign _0821_ = _0239_ & _0004_[31];
  assign _0824_ = _0241_ & _0004_[31];
  assign _0827_ = _0165_ & _0004_[31];
  assign _0830_ = _0169_ & _0004_[31];
  assign _0833_ = _0171_ & _0004_[31];
  assign _0836_ = _0173_ & _0004_[31];
  assign _0839_ = _0175_ & _0004_[31];
  assign _0842_ = _0181_ & _0004_[31];
  assign _0845_ = _0183_ & _0004_[31];
  assign _0372_ = _0149_ & _1378_;
  assign _0375_ = _0151_ & _0146_;
  assign _0379_ = _0151_ & _0154_;
  assign _0366_ = _0001_[1] & _1376_;
  assign _0383_ = _0151_ & _0158_;
  assign _0377_ = _0001_[1] & _0000_[0];
  assign _0386_ = _0151_ & _0162_;
  assign _0388_ = _0149_ & _0000_[2];
  assign _0390_ = _0167_ & _0146_;
  assign _0393_ = _0167_ & _0154_;
  assign _0396_ = _0167_ & _0158_;
  assign _0399_ = _0167_ & _0162_;
  assign _0403_ = _0177_ & _1378_;
  assign _0406_ = _0179_ & _0146_;
  assign _0409_ = _0179_ & _0154_;
  assign _0412_ = _0179_ & _0158_;
  assign _0415_ = _0179_ & _0162_;
  assign _0417_ = _0177_ & _0000_[2];
  assign _0419_ = _0189_ & _0146_;
  assign _0422_ = _0189_ & _0154_;
  assign _0425_ = _0189_ & _0158_;
  assign _0428_ = _0189_ & _0162_;
  assign _0369_ = _0001_[4] & _1379_;
  assign _0432_ = _0199_ & _1378_;
  assign _0435_ = _0201_ & _0146_;
  assign _0438_ = _0201_ & _0154_;
  assign _0441_ = _0201_ & _0158_;
  assign _0444_ = _0201_ & _0162_;
  assign _0446_ = _0199_ & _0000_[2];
  assign _0448_ = _0211_ & _0146_;
  assign _0451_ = _0211_ & _0154_;
  assign _0454_ = _0211_ & _0158_;
  assign _0457_ = _0211_ & _0162_;
  assign _0401_ = _0001_[4] & _0000_[3];
  assign _0460_ = _0221_ & _1378_;
  assign _0463_ = _0223_ & _0146_;
  assign _0466_ = _0223_ & _0154_;
  assign _0469_ = _0223_ & _0158_;
  assign _0472_ = _0223_ & _0162_;
  assign _0474_ = _0221_ & _0000_[2];
  assign _0476_ = _0233_ & _0146_;
  assign _0479_ = _0233_ & _0154_;
  assign _0482_ = _0233_ & _0158_;
  assign _0485_ = _0233_ & _0162_;
  assign _0753_ = regwr_en_t0 & _0152_;
  assign _0756_ = regwr_en_t0 & _0184_;
  assign _0759_ = regwr_en_t0 & _0186_;
  assign _0762_ = regwr_en_t0 & _0190_;
  assign _0765_ = regwr_en_t0 & _0192_;
  assign _0768_ = regwr_en_t0 & _0194_;
  assign _0771_ = regwr_en_t0 & _0196_;
  assign _0774_ = regwr_en_t0 & _0202_;
  assign _0777_ = regwr_en_t0 & _0204_;
  assign _0780_ = regwr_en_t0 & _0206_;
  assign _0783_ = regwr_en_t0 & _0208_;
  assign _0786_ = regwr_en_t0 & _0156_;
  assign _0789_ = regwr_en_t0 & _0212_;
  assign _0792_ = regwr_en_t0 & _0214_;
  assign _0795_ = regwr_en_t0 & _0216_;
  assign _0798_ = regwr_en_t0 & _0218_;
  assign _0801_ = regwr_en_t0 & _0224_;
  assign _0804_ = regwr_en_t0 & _0226_;
  assign _0807_ = regwr_en_t0 & _0228_;
  assign _0810_ = regwr_en_t0 & _0230_;
  assign _0813_ = regwr_en_t0 & _0234_;
  assign _0816_ = regwr_en_t0 & _0236_;
  assign _0819_ = regwr_en_t0 & _0160_;
  assign _0822_ = regwr_en_t0 & _0238_;
  assign _0825_ = regwr_en_t0 & _0240_;
  assign _0828_ = regwr_en_t0 & _0164_;
  assign _0831_ = regwr_en_t0 & _0168_;
  assign _0834_ = regwr_en_t0 & _0170_;
  assign _0837_ = regwr_en_t0 & _0172_;
  assign _0840_ = regwr_en_t0 & _0174_;
  assign _0843_ = regwr_en_t0 & _0180_;
  assign _0846_ = regwr_en_t0 & _0182_;
  assign _0376_ = _0147_ & _0151_;
  assign _0380_ = _0155_ & _0151_;
  assign _0384_ = _0159_ & _0151_;
  assign _0367_ = _0001_[0] & _0001_[1];
  assign _0387_ = _0163_ & _0151_;
  assign _0373_ = _0001_[2] & _0149_;
  assign _0391_ = _0147_ & _0167_;
  assign _0394_ = _0155_ & _0167_;
  assign _0397_ = _0159_ & _0167_;
  assign _0400_ = _0163_ & _0167_;
  assign _0407_ = _0147_ & _0179_;
  assign _0410_ = _0155_ & _0179_;
  assign _0413_ = _0159_ & _0179_;
  assign _0416_ = _0163_ & _0179_;
  assign _0404_ = _0001_[2] & _0177_;
  assign _0420_ = _0147_ & _0189_;
  assign _0423_ = _0155_ & _0189_;
  assign _0426_ = _0159_ & _0189_;
  assign _0429_ = _0163_ & _0189_;
  assign _0436_ = _0147_ & _0201_;
  assign _0439_ = _0155_ & _0201_;
  assign _0442_ = _0159_ & _0201_;
  assign _0445_ = _0163_ & _0201_;
  assign _0433_ = _0001_[2] & _0199_;
  assign _0449_ = _0147_ & _0211_;
  assign _0452_ = _0155_ & _0211_;
  assign _0455_ = _0159_ & _0211_;
  assign _0458_ = _0163_ & _0211_;
  assign _0370_ = _0001_[3] & _0001_[4];
  assign _0464_ = _0147_ & _0223_;
  assign _0467_ = _0155_ & _0223_;
  assign _0470_ = _0159_ & _0223_;
  assign _0473_ = _0163_ & _0223_;
  assign _0461_ = _0001_[2] & _0221_;
  assign _0477_ = _0147_ & _0233_;
  assign _0480_ = _0155_ & _0233_;
  assign _0483_ = _0159_ & _0233_;
  assign _0486_ = _0163_ & _0233_;
  assign _0754_ = _0153_ & regwr_en_t0;
  assign _0757_ = _0185_ & regwr_en_t0;
  assign _0760_ = _0187_ & regwr_en_t0;
  assign _0763_ = _0191_ & regwr_en_t0;
  assign _0766_ = _0193_ & regwr_en_t0;
  assign _0769_ = _0195_ & regwr_en_t0;
  assign _0772_ = _0197_ & regwr_en_t0;
  assign _0775_ = _0203_ & regwr_en_t0;
  assign _0778_ = _0205_ & regwr_en_t0;
  assign _0781_ = _0207_ & regwr_en_t0;
  assign _0784_ = _0209_ & regwr_en_t0;
  assign _0787_ = _0157_ & regwr_en_t0;
  assign _0790_ = _0213_ & regwr_en_t0;
  assign _0793_ = _0215_ & regwr_en_t0;
  assign _0796_ = _0217_ & regwr_en_t0;
  assign _0799_ = _0219_ & regwr_en_t0;
  assign _0802_ = _0225_ & regwr_en_t0;
  assign _0805_ = _0227_ & regwr_en_t0;
  assign _0808_ = _0229_ & regwr_en_t0;
  assign _0811_ = _0231_ & regwr_en_t0;
  assign _0814_ = _0235_ & regwr_en_t0;
  assign _0817_ = _0237_ & regwr_en_t0;
  assign _0820_ = _0161_ & regwr_en_t0;
  assign _0823_ = _0239_ & regwr_en_t0;
  assign _0826_ = _0241_ & regwr_en_t0;
  assign _0829_ = _0165_ & regwr_en_t0;
  assign _0832_ = _0169_ & regwr_en_t0;
  assign _0835_ = _0171_ & regwr_en_t0;
  assign _0838_ = _0173_ & regwr_en_t0;
  assign _0841_ = _0175_ & regwr_en_t0;
  assign _0844_ = _0181_ & regwr_en_t0;
  assign _0847_ = _0183_ & regwr_en_t0;
  assign _1049_ = _0365_ | _0366_;
  assign _1050_ = _0368_ | _0369_;
  assign _1051_ = _0371_ | _0372_;
  assign _1052_ = _0374_ | _0375_;
  assign _1053_ = _0365_ | _0377_;
  assign _1054_ = _0378_ | _0379_;
  assign _1055_ = _0381_ | _0366_;
  assign _1056_ = _0382_ | _0383_;
  assign _1057_ = _0381_ | _0377_;
  assign _1058_ = _0385_ | _0386_;
  assign _1059_ = _0371_ | _0388_;
  assign _1060_ = _0389_ | _0390_;
  assign _1061_ = _0392_ | _0393_;
  assign _1062_ = _0395_ | _0396_;
  assign _1063_ = _0398_ | _0399_;
  assign _1064_ = _0368_ | _0401_;
  assign _1065_ = _0402_ | _0403_;
  assign _1066_ = _0405_ | _0406_;
  assign _1067_ = _0408_ | _0409_;
  assign _1068_ = _0411_ | _0412_;
  assign _1069_ = _0414_ | _0415_;
  assign _1070_ = _0402_ | _0417_;
  assign _1071_ = _0418_ | _0419_;
  assign _1072_ = _0421_ | _0422_;
  assign _1073_ = _0424_ | _0425_;
  assign _1074_ = _0427_ | _0428_;
  assign _1075_ = _0430_ | _0369_;
  assign _1076_ = _0431_ | _0432_;
  assign _1077_ = _0434_ | _0435_;
  assign _1078_ = _0437_ | _0438_;
  assign _1079_ = _0440_ | _0441_;
  assign _1080_ = _0443_ | _0444_;
  assign _1081_ = _0431_ | _0446_;
  assign _1082_ = _0447_ | _0448_;
  assign _1083_ = _0450_ | _0451_;
  assign _1084_ = _0453_ | _0454_;
  assign _1085_ = _0456_ | _0457_;
  assign _1086_ = _0430_ | _0401_;
  assign _1087_ = _0459_ | _0460_;
  assign _1088_ = _0462_ | _0463_;
  assign _1089_ = _0465_ | _0466_;
  assign _1090_ = _0468_ | _0469_;
  assign _1091_ = _0471_ | _0472_;
  assign _1092_ = _0459_ | _0474_;
  assign _1093_ = _0475_ | _0476_;
  assign _1094_ = _0478_ | _0479_;
  assign _1095_ = _0481_ | _0482_;
  assign _1096_ = _0484_ | _0485_;
  assign _1208_ = _0752_ | _0753_;
  assign _1209_ = _0755_ | _0756_;
  assign _1210_ = _0758_ | _0759_;
  assign _1211_ = _0761_ | _0762_;
  assign _1212_ = _0764_ | _0765_;
  assign _1213_ = _0767_ | _0768_;
  assign _1214_ = _0770_ | _0771_;
  assign _1215_ = _0773_ | _0774_;
  assign _1216_ = _0776_ | _0777_;
  assign _1217_ = _0779_ | _0780_;
  assign _1218_ = _0782_ | _0783_;
  assign _1219_ = _0785_ | _0786_;
  assign _1220_ = _0788_ | _0789_;
  assign _1221_ = _0791_ | _0792_;
  assign _1222_ = _0794_ | _0795_;
  assign _1223_ = _0797_ | _0798_;
  assign _1224_ = _0800_ | _0801_;
  assign _1225_ = _0803_ | _0804_;
  assign _1226_ = _0806_ | _0807_;
  assign _1227_ = _0809_ | _0810_;
  assign _1228_ = _0812_ | _0813_;
  assign _1229_ = _0815_ | _0816_;
  assign _1230_ = _0818_ | _0819_;
  assign _1231_ = _0821_ | _0822_;
  assign _1232_ = _0824_ | _0825_;
  assign _1233_ = _0827_ | _0828_;
  assign _1234_ = _0830_ | _0831_;
  assign _1235_ = _0833_ | _0834_;
  assign _1236_ = _0836_ | _0837_;
  assign _1237_ = _0839_ | _0840_;
  assign _1238_ = _0842_ | _0843_;
  assign _1239_ = _0845_ | _0846_;
  assign _0147_ = _1049_ | _0367_;
  assign _0149_ = _1050_ | _0370_;
  assign _0151_ = _1051_ | _0373_;
  assign _0153_ = _1052_ | _0376_;
  assign _0155_ = _1053_ | _0367_;
  assign _0157_ = _1054_ | _0380_;
  assign _0159_ = _1055_ | _0367_;
  assign _0161_ = _1056_ | _0384_;
  assign _0163_ = _1057_ | _0367_;
  assign _0165_ = _1058_ | _0387_;
  assign _0167_ = _1059_ | _0373_;
  assign _0169_ = _1060_ | _0391_;
  assign _0171_ = _1061_ | _0394_;
  assign _0173_ = _1062_ | _0397_;
  assign _0175_ = _1063_ | _0400_;
  assign _0177_ = _1064_ | _0370_;
  assign _0179_ = _1065_ | _0404_;
  assign _0181_ = _1066_ | _0407_;
  assign _0183_ = _1067_ | _0410_;
  assign _0185_ = _1068_ | _0413_;
  assign _0187_ = _1069_ | _0416_;
  assign _0189_ = _1070_ | _0404_;
  assign _0191_ = _1071_ | _0420_;
  assign _0193_ = _1072_ | _0423_;
  assign _0195_ = _1073_ | _0426_;
  assign _0197_ = _1074_ | _0429_;
  assign _0199_ = _1075_ | _0370_;
  assign _0201_ = _1076_ | _0433_;
  assign _0203_ = _1077_ | _0436_;
  assign _0205_ = _1078_ | _0439_;
  assign _0207_ = _1079_ | _0442_;
  assign _0209_ = _1080_ | _0445_;
  assign _0211_ = _1081_ | _0433_;
  assign _0213_ = _1082_ | _0449_;
  assign _0215_ = _1083_ | _0452_;
  assign _0217_ = _1084_ | _0455_;
  assign _0219_ = _1085_ | _0458_;
  assign _0221_ = _1086_ | _0370_;
  assign _0223_ = _1087_ | _0461_;
  assign _0225_ = _1088_ | _0464_;
  assign _0227_ = _1089_ | _0467_;
  assign _0229_ = _1090_ | _0470_;
  assign _0231_ = _1091_ | _0473_;
  assign _0233_ = _1092_ | _0461_;
  assign _0235_ = _1093_ | _0477_;
  assign _0237_ = _1094_ | _0480_;
  assign _0239_ = _1095_ | _0483_;
  assign _0241_ = _1096_ | _0486_;
  assign _1585_ = _1208_ | _0754_;
  assign _1587_ = _1209_ | _0757_;
  assign _1589_ = _1210_ | _0760_;
  assign _1591_ = _1211_ | _0763_;
  assign _1593_ = _1212_ | _0766_;
  assign _1595_ = _1213_ | _0769_;
  assign _1597_ = _1214_ | _0772_;
  assign _1599_ = _1215_ | _0775_;
  assign _1601_ = _1216_ | _0778_;
  assign _1603_ = _1217_ | _0781_;
  assign _1605_ = _1218_ | _0784_;
  assign _1607_ = _1219_ | _0787_;
  assign _1609_ = _1220_ | _0790_;
  assign _1611_ = _1221_ | _0793_;
  assign _1613_ = _1222_ | _0796_;
  assign _1615_ = _1223_ | _0799_;
  assign _1617_ = _1224_ | _0802_;
  assign _1619_ = _1225_ | _0805_;
  assign _1621_ = _1226_ | _0808_;
  assign _1623_ = _1227_ | _0811_;
  assign _1625_ = _1228_ | _0814_;
  assign _1627_ = _1229_ | _0817_;
  assign _1629_ = _1230_ | _0820_;
  assign _1631_ = _1231_ | _0823_;
  assign _1633_ = _1232_ | _0826_;
  assign _1635_ = _1233_ | _0829_;
  assign _1637_ = _1234_ | _0832_;
  assign _1639_ = _1235_ | _0835_;
  assign _1641_ = _1236_ | _0838_;
  assign _1643_ = _1237_ | _0841_;
  assign _1645_ = _1238_ | _0844_;
  assign _1647_ = _1239_ | _0847_;
  assign _1277_ = _1673_ ^ regrd_rs1;
  assign _1278_ = _1664_ ^ regrd_rs2;
  assign _1279_ = is_regrd_rs1_en ^ regrd_rs1_en;
  assign _1280_ = is_regrd_rs2_en ^ regrd_rs2_en;
  assign _1282_ = instr_data[19:15] ^ reg_rs1;
  assign _1283_ = instr_data[24:20] ^ reg_rs2;
  assign _1285_ = { ImmF, ImmE, ImmA } ^ { immediate[31:12], immediate[0] };
  assign _1286_ = _0002_ ^ \REG[9] ;
  assign _1287_ = _0002_ ^ \REG[8] ;
  assign _1288_ = _0002_ ^ \REG[7] ;
  assign _1289_ = _0002_ ^ \REG[6] ;
  assign _1290_ = _0002_ ^ \REG[5] ;
  assign _1291_ = _0002_ ^ \REG[4] ;
  assign _1292_ = _0002_ ^ \REG[3] ;
  assign _1293_ = _0002_ ^ \REG[31] ;
  assign _1294_ = _0002_ ^ \REG[30] ;
  assign _1295_ = _0002_ ^ \REG[2] ;
  assign _1296_ = _0002_ ^ \REG[29] ;
  assign _1297_ = _0002_ ^ \REG[28] ;
  assign _1298_ = _0002_ ^ \REG[27] ;
  assign _1299_ = _0002_ ^ \REG[26] ;
  assign _1300_ = _0002_ ^ \REG[25] ;
  assign _1301_ = _0002_ ^ \REG[24] ;
  assign _1302_ = _0002_ ^ \REG[23] ;
  assign _1303_ = _0002_ ^ \REG[22] ;
  assign _1304_ = _0002_ ^ \REG[21] ;
  assign _1305_ = _0002_ ^ \REG[20] ;
  assign _1306_ = _0002_ ^ \REG[1] ;
  assign _1307_ = _0002_ ^ \REG[19] ;
  assign _1308_ = _0002_ ^ \REG[18] ;
  assign _1309_ = _0002_ ^ \REG[17] ;
  assign _1310_ = _0002_ ^ \REG[16] ;
  assign _1311_ = _0002_ ^ \REG[15] ;
  assign _1312_ = _0002_ ^ \REG[14] ;
  assign _1313_ = _0002_ ^ \REG[13] ;
  assign _1314_ = _0002_ ^ \REG[12] ;
  assign _1315_ = _0002_ ^ \REG[11] ;
  assign _1316_ = _0002_ ^ \REG[10] ;
  assign _1317_ = _0002_ ^ \REG[0] ;
  assign _0013_ = ~ _0138_;
  assign _0014_ = ~ _0140_;
  assign _0015_ = ~ _0142_;
  assign _0016_ = ~ _1646_;
  assign _0017_ = ~ _1644_;
  assign _0018_ = ~ _1642_;
  assign _0019_ = ~ _1640_;
  assign _0020_ = ~ _1638_;
  assign _0021_ = ~ _1636_;
  assign _0022_ = ~ _1634_;
  assign _0023_ = ~ _1632_;
  assign _0024_ = ~ _1630_;
  assign _0025_ = ~ _1628_;
  assign _0026_ = ~ _1626_;
  assign _0027_ = ~ _1624_;
  assign _0028_ = ~ _1622_;
  assign _0029_ = ~ _1620_;
  assign _0030_ = ~ _1618_;
  assign _0031_ = ~ _1616_;
  assign _0032_ = ~ _1614_;
  assign _0033_ = ~ _1612_;
  assign _0034_ = ~ _1610_;
  assign _0035_ = ~ _1608_;
  assign _0036_ = ~ _1606_;
  assign _0037_ = ~ _1604_;
  assign _0038_ = ~ _1602_;
  assign _0039_ = ~ _1600_;
  assign _0040_ = ~ _1598_;
  assign _0041_ = ~ _1596_;
  assign _0042_ = ~ _1594_;
  assign _0043_ = ~ _1592_;
  assign _0044_ = ~ _1590_;
  assign _0045_ = ~ _1588_;
  assign _0046_ = ~ _1586_;
  assign _0047_ = ~ _1584_;
  assign _0885_ = _1674_ | regrd_rs1_t0;
  assign _0889_ = _1665_ | regrd_rs2_t0;
  assign _0893_ = is_regrd_rs1_en_t0 | regrd_rs1_en_t0;
  assign _0897_ = is_regrd_rs2_en_t0 | regrd_rs2_en_t0;
  assign _0905_ = instr_data_t0[19:15] | reg_rs1_t0;
  assign _0909_ = instr_data_t0[24:20] | reg_rs2_t0;
  assign _0917_ = { ImmF_t0, ImmE_t0, ImmA_t0 } | { immediate_t0[31:12], immediate_t0[0] };
  assign _0921_ = _0003_ | \REG[9]_t0 ;
  assign _0925_ = _0003_ | \REG[8]_t0 ;
  assign _0929_ = _0003_ | \REG[7]_t0 ;
  assign _0933_ = _0003_ | \REG[6]_t0 ;
  assign _0937_ = _0003_ | \REG[5]_t0 ;
  assign _0941_ = _0003_ | \REG[4]_t0 ;
  assign _0945_ = _0003_ | \REG[3]_t0 ;
  assign _0949_ = _0003_ | \REG[31]_t0 ;
  assign _0953_ = _0003_ | \REG[30]_t0 ;
  assign _0957_ = _0003_ | \REG[2]_t0 ;
  assign _0961_ = _0003_ | \REG[29]_t0 ;
  assign _0965_ = _0003_ | \REG[28]_t0 ;
  assign _0969_ = _0003_ | \REG[27]_t0 ;
  assign _0973_ = _0003_ | \REG[26]_t0 ;
  assign _0977_ = _0003_ | \REG[25]_t0 ;
  assign _0981_ = _0003_ | \REG[24]_t0 ;
  assign _0985_ = _0003_ | \REG[23]_t0 ;
  assign _0989_ = _0003_ | \REG[22]_t0 ;
  assign _0993_ = _0003_ | \REG[21]_t0 ;
  assign _0997_ = _0003_ | \REG[20]_t0 ;
  assign _1001_ = _0003_ | \REG[1]_t0 ;
  assign _1005_ = _0003_ | \REG[19]_t0 ;
  assign _1009_ = _0003_ | \REG[18]_t0 ;
  assign _1013_ = _0003_ | \REG[17]_t0 ;
  assign _1017_ = _0003_ | \REG[16]_t0 ;
  assign _1021_ = _0003_ | \REG[15]_t0 ;
  assign _1025_ = _0003_ | \REG[14]_t0 ;
  assign _1029_ = _0003_ | \REG[13]_t0 ;
  assign _1033_ = _0003_ | \REG[12]_t0 ;
  assign _1037_ = _0003_ | \REG[11]_t0 ;
  assign _1041_ = _0003_ | \REG[10]_t0 ;
  assign _1045_ = _0003_ | \REG[0]_t0 ;
  assign _0886_ = _1277_ | _0885_;
  assign _0890_ = _1278_ | _0889_;
  assign _0894_ = _1279_ | _0893_;
  assign _0898_ = _1280_ | _0897_;
  assign _0906_ = _1282_ | _0905_;
  assign _0910_ = _1283_ | _0909_;
  assign _0918_ = _1285_ | _0917_;
  assign _0922_ = _1286_ | _0921_;
  assign _0926_ = _1287_ | _0925_;
  assign _0930_ = _1288_ | _0929_;
  assign _0934_ = _1289_ | _0933_;
  assign _0938_ = _1290_ | _0937_;
  assign _0942_ = _1291_ | _0941_;
  assign _0946_ = _1292_ | _0945_;
  assign _0950_ = _1293_ | _0949_;
  assign _0954_ = _1294_ | _0953_;
  assign _0958_ = _1295_ | _0957_;
  assign _0962_ = _1296_ | _0961_;
  assign _0966_ = _1297_ | _0965_;
  assign _0970_ = _1298_ | _0969_;
  assign _0974_ = _1299_ | _0973_;
  assign _0978_ = _1300_ | _0977_;
  assign _0982_ = _1301_ | _0981_;
  assign _0986_ = _1302_ | _0985_;
  assign _0990_ = _1303_ | _0989_;
  assign _0994_ = _1304_ | _0993_;
  assign _0998_ = _1305_ | _0997_;
  assign _1002_ = _1306_ | _1001_;
  assign _1006_ = _1307_ | _1005_;
  assign _1010_ = _1308_ | _1009_;
  assign _1014_ = _1309_ | _1013_;
  assign _1018_ = _1310_ | _1017_;
  assign _1022_ = _1311_ | _1021_;
  assign _1026_ = _1312_ | _1025_;
  assign _1030_ = _1313_ | _1029_;
  assign _1034_ = _1314_ | _1033_;
  assign _1038_ = _1315_ | _1037_;
  assign _1042_ = _1316_ | _1041_;
  assign _1046_ = _1317_ | _1045_;
  assign _0242_ = { _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_ } & _1674_;
  assign _0245_ = { _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_ } & _1665_;
  assign _0248_ = _0142_ & is_regrd_rs1_en_t0;
  assign _0251_ = _0142_ & is_regrd_rs2_en_t0;
  assign _0257_ = { _0142_, _0142_, _0142_, _0142_, _0142_ } & instr_data_t0[19:15];
  assign _0260_ = { _0142_, _0142_, _0142_, _0142_, _0142_ } & instr_data_t0[24:20];
  assign _0266_ = { _0142_, _0142_, _0142_, _0142_, _0142_, _0142_, _0142_, _0142_, _0142_, _0142_, _0142_, _0142_, _0142_, _0142_, _0142_, _0142_, _0142_, _0142_, _0142_, _0142_, _0142_ } & { ImmF_t0, ImmE_t0, ImmA_t0 };
  assign _0269_ = { _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_, _1646_ } & _0003_;
  assign _0272_ = { _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_, _1644_ } & _0003_;
  assign _0275_ = { _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_, _1642_ } & _0003_;
  assign _0278_ = { _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_, _1640_ } & _0003_;
  assign _0281_ = { _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_, _1638_ } & _0003_;
  assign _0284_ = { _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_, _1636_ } & _0003_;
  assign _0287_ = { _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_, _1634_ } & _0003_;
  assign _0290_ = { _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_, _1632_ } & _0003_;
  assign _0293_ = { _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_, _1630_ } & _0003_;
  assign _0296_ = { _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_, _1628_ } & _0003_;
  assign _0299_ = { _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_, _1626_ } & _0003_;
  assign _0302_ = { _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_, _1624_ } & _0003_;
  assign _0305_ = { _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_, _1622_ } & _0003_;
  assign _0308_ = { _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_, _1620_ } & _0003_;
  assign _0311_ = { _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_, _1618_ } & _0003_;
  assign _0314_ = { _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_, _1616_ } & _0003_;
  assign _0317_ = { _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_, _1614_ } & _0003_;
  assign _0320_ = { _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_, _1612_ } & _0003_;
  assign _0323_ = { _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_, _1610_ } & _0003_;
  assign _0326_ = { _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_, _1608_ } & _0003_;
  assign _0329_ = { _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_, _1606_ } & _0003_;
  assign _0332_ = { _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_, _1604_ } & _0003_;
  assign _0335_ = { _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_, _1602_ } & _0003_;
  assign _0338_ = { _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_, _1600_ } & _0003_;
  assign _0341_ = { _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_, _1598_ } & _0003_;
  assign _0344_ = { _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_, _1596_ } & _0003_;
  assign _0347_ = { _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_, _1594_ } & _0003_;
  assign _0350_ = { _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_, _1592_ } & _0003_;
  assign _0353_ = { _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_, _1590_ } & _0003_;
  assign _0356_ = { _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_, _1588_ } & _0003_;
  assign _0359_ = { _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_, _1586_ } & _0003_;
  assign _0362_ = { _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_, _1584_ } & _0003_;
  assign _0243_ = { _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_, _0013_ } & regrd_rs1_t0;
  assign _0246_ = { _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_, _0014_ } & regrd_rs2_t0;
  assign _0249_ = _0015_ & regrd_rs1_en_t0;
  assign _0252_ = _0015_ & regrd_rs2_en_t0;
  assign _0258_ = { _0015_, _0015_, _0015_, _0015_, _0015_ } & reg_rs1_t0;
  assign _0261_ = { _0015_, _0015_, _0015_, _0015_, _0015_ } & reg_rs2_t0;
  assign _0267_ = { _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_ } & { immediate_t0[31:12], immediate_t0[0] };
  assign _0270_ = { _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_, _0016_ } & \REG[9]_t0 ;
  assign _0273_ = { _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_, _0017_ } & \REG[8]_t0 ;
  assign _0276_ = { _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_, _0018_ } & \REG[7]_t0 ;
  assign _0279_ = { _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_, _0019_ } & \REG[6]_t0 ;
  assign _0282_ = { _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_, _0020_ } & \REG[5]_t0 ;
  assign _0285_ = { _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_, _0021_ } & \REG[4]_t0 ;
  assign _0288_ = { _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_, _0022_ } & \REG[3]_t0 ;
  assign _0291_ = { _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_, _0023_ } & \REG[31]_t0 ;
  assign _0294_ = { _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_, _0024_ } & \REG[30]_t0 ;
  assign _0297_ = { _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_, _0025_ } & \REG[2]_t0 ;
  assign _0300_ = { _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_, _0026_ } & \REG[29]_t0 ;
  assign _0303_ = { _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_, _0027_ } & \REG[28]_t0 ;
  assign _0306_ = { _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_, _0028_ } & \REG[27]_t0 ;
  assign _0309_ = { _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_, _0029_ } & \REG[26]_t0 ;
  assign _0312_ = { _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_, _0030_ } & \REG[25]_t0 ;
  assign _0315_ = { _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_, _0031_ } & \REG[24]_t0 ;
  assign _0318_ = { _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_, _0032_ } & \REG[23]_t0 ;
  assign _0321_ = { _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_, _0033_ } & \REG[22]_t0 ;
  assign _0324_ = { _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_, _0034_ } & \REG[21]_t0 ;
  assign _0327_ = { _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_, _0035_ } & \REG[20]_t0 ;
  assign _0330_ = { _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_, _0036_ } & \REG[1]_t0 ;
  assign _0333_ = { _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_, _0037_ } & \REG[19]_t0 ;
  assign _0336_ = { _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_, _0038_ } & \REG[18]_t0 ;
  assign _0339_ = { _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_, _0039_ } & \REG[17]_t0 ;
  assign _0342_ = { _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_, _0040_ } & \REG[16]_t0 ;
  assign _0345_ = { _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_, _0041_ } & \REG[15]_t0 ;
  assign _0348_ = { _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_, _0042_ } & \REG[14]_t0 ;
  assign _0351_ = { _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_, _0043_ } & \REG[13]_t0 ;
  assign _0354_ = { _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_, _0044_ } & \REG[12]_t0 ;
  assign _0357_ = { _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_, _0045_ } & \REG[11]_t0 ;
  assign _0360_ = { _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_, _0046_ } & \REG[10]_t0 ;
  assign _0363_ = { _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_, _0047_ } & \REG[0]_t0 ;
  assign _0244_ = _0886_ & { _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_ };
  assign _0247_ = _0890_ & { _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_ };
  assign _0250_ = _0894_ & _0143_;
  assign _0253_ = _0898_ & _0143_;
  assign _0259_ = _0906_ & { _0143_, _0143_, _0143_, _0143_, _0143_ };
  assign _0262_ = _0910_ & { _0143_, _0143_, _0143_, _0143_, _0143_ };
  assign _0268_ = _0918_ & { _0143_, _0143_, _0143_, _0143_, _0143_, _0143_, _0143_, _0143_, _0143_, _0143_, _0143_, _0143_, _0143_, _0143_, _0143_, _0143_, _0143_, _0143_, _0143_, _0143_, _0143_ };
  assign _0271_ = _0922_ & { _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_, _1647_ };
  assign _0274_ = _0926_ & { _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_, _1645_ };
  assign _0277_ = _0930_ & { _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_, _1643_ };
  assign _0280_ = _0934_ & { _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_, _1641_ };
  assign _0283_ = _0938_ & { _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_, _1639_ };
  assign _0286_ = _0942_ & { _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_, _1637_ };
  assign _0289_ = _0946_ & { _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_, _1635_ };
  assign _0292_ = _0950_ & { _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_, _1633_ };
  assign _0295_ = _0954_ & { _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_, _1631_ };
  assign _0298_ = _0958_ & { _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_, _1629_ };
  assign _0301_ = _0962_ & { _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_, _1627_ };
  assign _0304_ = _0966_ & { _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_, _1625_ };
  assign _0307_ = _0970_ & { _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_, _1623_ };
  assign _0310_ = _0974_ & { _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_, _1621_ };
  assign _0313_ = _0978_ & { _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_, _1619_ };
  assign _0316_ = _0982_ & { _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_, _1617_ };
  assign _0319_ = _0986_ & { _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_, _1615_ };
  assign _0322_ = _0990_ & { _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_, _1613_ };
  assign _0325_ = _0994_ & { _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_, _1611_ };
  assign _0328_ = _0998_ & { _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_, _1609_ };
  assign _0331_ = _1002_ & { _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_, _1607_ };
  assign _0334_ = _1006_ & { _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_, _1605_ };
  assign _0337_ = _1010_ & { _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_, _1603_ };
  assign _0340_ = _1014_ & { _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_, _1601_ };
  assign _0343_ = _1018_ & { _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_, _1599_ };
  assign _0346_ = _1022_ & { _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_, _1597_ };
  assign _0349_ = _1026_ & { _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_, _1595_ };
  assign _0352_ = _1030_ & { _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_, _1593_ };
  assign _0355_ = _1034_ & { _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_, _1591_ };
  assign _0358_ = _1038_ & { _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_, _1589_ };
  assign _0361_ = _1042_ & { _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_, _1587_ };
  assign _0364_ = _1046_ & { _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_, _1585_ };
  assign _0887_ = _0242_ | _0243_;
  assign _0891_ = _0245_ | _0246_;
  assign _0895_ = _0248_ | _0249_;
  assign _0899_ = _0251_ | _0252_;
  assign _0907_ = _0257_ | _0258_;
  assign _0911_ = _0260_ | _0261_;
  assign _0919_ = _0266_ | _0267_;
  assign _0923_ = _0269_ | _0270_;
  assign _0927_ = _0272_ | _0273_;
  assign _0931_ = _0275_ | _0276_;
  assign _0935_ = _0278_ | _0279_;
  assign _0939_ = _0281_ | _0282_;
  assign _0943_ = _0284_ | _0285_;
  assign _0947_ = _0287_ | _0288_;
  assign _0951_ = _0290_ | _0291_;
  assign _0955_ = _0293_ | _0294_;
  assign _0959_ = _0296_ | _0297_;
  assign _0963_ = _0299_ | _0300_;
  assign _0967_ = _0302_ | _0303_;
  assign _0971_ = _0305_ | _0306_;
  assign _0975_ = _0308_ | _0309_;
  assign _0979_ = _0311_ | _0312_;
  assign _0983_ = _0314_ | _0315_;
  assign _0987_ = _0317_ | _0318_;
  assign _0991_ = _0320_ | _0321_;
  assign _0995_ = _0323_ | _0324_;
  assign _0999_ = _0326_ | _0327_;
  assign _1003_ = _0329_ | _0330_;
  assign _1007_ = _0332_ | _0333_;
  assign _1011_ = _0335_ | _0336_;
  assign _1015_ = _0338_ | _0339_;
  assign _1019_ = _0341_ | _0342_;
  assign _1023_ = _0344_ | _0345_;
  assign _1027_ = _0347_ | _0348_;
  assign _1031_ = _0350_ | _0351_;
  assign _1035_ = _0353_ | _0354_;
  assign _1039_ = _0356_ | _0357_;
  assign _1043_ = _0359_ | _0360_;
  assign _1047_ = _0362_ | _0363_;
  assign _0888_ = _0887_ | _0244_;
  assign _0892_ = _0891_ | _0247_;
  assign _0896_ = _0895_ | _0250_;
  assign _0900_ = _0899_ | _0253_;
  assign _0908_ = _0907_ | _0259_;
  assign _0912_ = _0911_ | _0262_;
  assign _0920_ = _0919_ | _0268_;
  assign _0924_ = _0923_ | _0271_;
  assign _0928_ = _0927_ | _0274_;
  assign _0932_ = _0931_ | _0277_;
  assign _0936_ = _0935_ | _0280_;
  assign _0940_ = _0939_ | _0283_;
  assign _0944_ = _0943_ | _0286_;
  assign _0948_ = _0947_ | _0289_;
  assign _0952_ = _0951_ | _0292_;
  assign _0956_ = _0955_ | _0295_;
  assign _0960_ = _0959_ | _0298_;
  assign _0964_ = _0963_ | _0301_;
  assign _0968_ = _0967_ | _0304_;
  assign _0972_ = _0971_ | _0307_;
  assign _0976_ = _0975_ | _0310_;
  assign _0980_ = _0979_ | _0313_;
  assign _0984_ = _0983_ | _0316_;
  assign _0988_ = _0987_ | _0319_;
  assign _0992_ = _0991_ | _0322_;
  assign _0996_ = _0995_ | _0325_;
  assign _1000_ = _0999_ | _0328_;
  assign _1004_ = _1003_ | _0331_;
  assign _1008_ = _1007_ | _0334_;
  assign _1012_ = _1011_ | _0337_;
  assign _1016_ = _1015_ | _0340_;
  assign _1020_ = _1019_ | _0343_;
  assign _1024_ = _1023_ | _0346_;
  assign _1028_ = _1027_ | _0349_;
  assign _1032_ = _1031_ | _0352_;
  assign _1036_ = _1035_ | _0355_;
  assign _1040_ = _1039_ | _0358_;
  assign _1044_ = _1043_ | _0361_;
  assign _1048_ = _1047_ | _0364_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME regrd_rs1_t0 */
  always_ff @(posedge clk)
    regrd_rs1_t0 <= _0888_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME regrd_rs2_t0 */
  always_ff @(posedge clk)
    regrd_rs2_t0 <= _0892_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME regrd_rs1_en_t0 */
  always_ff @(posedge clk)
    regrd_rs1_en_t0 <= _0896_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME regrd_rs2_en_t0 */
  always_ff @(posedge clk)
    regrd_rs2_en_t0 <= _0900_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME reg_rs1_t0 */
  always_ff @(posedge clk)
    reg_rs1_t0 <= _0908_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME reg_rs2_t0 */
  always_ff @(posedge clk)
    reg_rs2_t0 <= _0912_;
  reg [20:0] _2406_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME _2406_ */
  always_ff @(posedge clk)
    _2406_ <= _0920_;
  assign { immediate_t0[31:12], immediate_t0[0] } = _2406_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[9]_t0  */
  always_ff @(posedge clk)
    \REG[9]_t0  <= _0924_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[8]_t0  */
  always_ff @(posedge clk)
    \REG[8]_t0  <= _0928_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[7]_t0  */
  always_ff @(posedge clk)
    \REG[7]_t0  <= _0932_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[6]_t0  */
  always_ff @(posedge clk)
    \REG[6]_t0  <= _0936_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[5]_t0  */
  always_ff @(posedge clk)
    \REG[5]_t0  <= _0940_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[4]_t0  */
  always_ff @(posedge clk)
    \REG[4]_t0  <= _0944_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[3]_t0  */
  always_ff @(posedge clk)
    \REG[3]_t0  <= _0948_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[31]_t0  */
  always_ff @(posedge clk)
    \REG[31]_t0  <= _0952_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[30]_t0  */
  always_ff @(posedge clk)
    \REG[30]_t0  <= _0956_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[2]_t0  */
  always_ff @(posedge clk)
    \REG[2]_t0  <= _0960_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[29]_t0  */
  always_ff @(posedge clk)
    \REG[29]_t0  <= _0964_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[28]_t0  */
  always_ff @(posedge clk)
    \REG[28]_t0  <= _0968_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[27]_t0  */
  always_ff @(posedge clk)
    \REG[27]_t0  <= _0972_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[26]_t0  */
  always_ff @(posedge clk)
    \REG[26]_t0  <= _0976_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[25]_t0  */
  always_ff @(posedge clk)
    \REG[25]_t0  <= _0980_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[24]_t0  */
  always_ff @(posedge clk)
    \REG[24]_t0  <= _0984_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[23]_t0  */
  always_ff @(posedge clk)
    \REG[23]_t0  <= _0988_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[22]_t0  */
  always_ff @(posedge clk)
    \REG[22]_t0  <= _0992_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[21]_t0  */
  always_ff @(posedge clk)
    \REG[21]_t0  <= _0996_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[20]_t0  */
  always_ff @(posedge clk)
    \REG[20]_t0  <= _1000_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[1]_t0  */
  always_ff @(posedge clk)
    \REG[1]_t0  <= _1004_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[19]_t0  */
  always_ff @(posedge clk)
    \REG[19]_t0  <= _1008_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[18]_t0  */
  always_ff @(posedge clk)
    \REG[18]_t0  <= _1012_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[17]_t0  */
  always_ff @(posedge clk)
    \REG[17]_t0  <= _1016_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[16]_t0  */
  always_ff @(posedge clk)
    \REG[16]_t0  <= _1020_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[15]_t0  */
  always_ff @(posedge clk)
    \REG[15]_t0  <= _1024_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[14]_t0  */
  always_ff @(posedge clk)
    \REG[14]_t0  <= _1028_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[13]_t0  */
  always_ff @(posedge clk)
    \REG[13]_t0  <= _1032_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[12]_t0  */
  always_ff @(posedge clk)
    \REG[12]_t0  <= _1036_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[11]_t0  */
  always_ff @(posedge clk)
    \REG[11]_t0  <= _1040_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[10]_t0  */
  always_ff @(posedge clk)
    \REG[10]_t0  <= _1044_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[0]_t0  */
  always_ff @(posedge clk)
    \REG[0]_t0  <= _1048_;
  assign _0048_ = | { _1429_, _1439_, _1433_ };
  assign _0049_ = | { _1431_, _1439_, _1433_ };
  assign _0050_ = | { _1439_, _1433_ };
  assign _0052_ = | instr_data_t0[14:12];
  assign _0051_ = | instr_data_t0[6:2];
  assign _0053_ = | { regwr_sel_t0, instr_data_t0[19:15] };
  assign _0054_ = | { regwr_sel_t0, instr_data_t0[24:20] };
  assign _0055_ = | { regwr_sel_t0, reg_rs1_t0 };
  assign _0056_ = | { reg_rs2_t0, regwr_sel_t0 };
  assign _1101_ = instr_data_t0[19:15] | regwr_sel_t0;
  assign _1102_ = instr_data_t0[24:20] | regwr_sel_t0;
  assign _1103_ = reg_rs1_t0 | regwr_sel_t0;
  assign _1104_ = reg_rs2_t0 | regwr_sel_t0;
  assign _0057_ = ~ { _1429_, _1439_, _1433_ };
  assign _0058_ = ~ { _1431_, _1439_, _1433_ };
  assign _0059_ = ~ { _1439_, _1433_ };
  assign _0061_ = ~ instr_data_t0[14:12];
  assign _0060_ = ~ instr_data_t0[6:2];
  assign _0062_ = ~ _1101_;
  assign _0063_ = ~ _1102_;
  assign _0064_ = ~ _1103_;
  assign _0065_ = ~ _1104_;
  assign _0488_ = { _1428_, _1438_, _1432_ } & _0057_;
  assign _0489_ = { _1430_, _1438_, _1432_ } & _0058_;
  assign _0487_ = { _1438_, _1432_ } & _0059_;
  assign _0492_ = instr_data[14:12] & _0061_;
  assign _0491_ = instr_data[6:2] & _0060_;
  assign _0494_ = instr_data[19:15] & _0062_;
  assign _0497_ = instr_data[24:20] & _0063_;
  assign _0499_ = reg_rs1 & _0064_;
  assign _0501_ = reg_rs2 & _0065_;
  assign _0495_ = regwr_sel & _0062_;
  assign _0498_ = regwr_sel & _0063_;
  assign _0500_ = regwr_sel & _0064_;
  assign _0502_ = regwr_sel & _0065_;
  assign _1381_ = _0488_ == { 1'h0, _0057_[1], 1'h0 };
  assign _1382_ = _0489_ == { 1'h0, _0058_[1], 1'h0 };
  assign _1383_ = _0487_ == { _0059_[1], 1'h0 };
  assign _1384_ = _0491_ == { _0060_[4:3], 1'h0, _0060_[1:0] };
  assign _1385_ = _0491_ == { 1'h0, _0060_[3:2], 1'h0, _0060_[0] };
  assign _1386_ = _0491_ == { 2'h0, _0060_[2], 1'h0, _0060_[0] };
  assign _1387_ = _0491_ == { _0060_[4:2], 2'h0 };
  assign _1388_ = _0492_ == { 2'h0, _0061_[0] };
  assign _1389_ = _0492_ == { 1'h0, _0061_[1], 1'h0 };
  assign _1390_ = _0492_ == { 1'h0, _0061_[1:0] };
  assign _1391_ = _0491_ == { 2'h0, _0060_[2], 2'h0 };
  assign _1392_ = _0491_ == { _0060_[4:3], 2'h0, _0060_[0] };
  assign _1393_ = _0491_ == { 1'h0, _0060_[3:2], 2'h0 };
  assign _1394_ = _0491_ == { _0060_[4:3], 3'h0 };
  assign _1395_ = _0491_ == { 1'h0, _0060_[3], 3'h0 };
  assign _1396_ = _0494_ == _0495_;
  assign _1397_ = _0497_ == _0498_;
  assign _1398_ = _0499_ == _0500_;
  assign _1399_ = _0501_ == _0502_;
  assign _0131_ = _1381_ & _0048_;
  assign _0133_ = _1382_ & _0049_;
  assign _0137_ = _1383_ & _0050_;
  assign format_J_t0 = _1384_ & _0051_;
  assign _1407_ = _1385_ & _0051_;
  assign _1409_ = _1386_ & _0051_;
  assign _1411_ = _1387_ & _0051_;
  assign _1413_ = _1388_ & _0052_;
  assign _1415_ = _1389_ & _0052_;
  assign _1417_ = _1390_ & _0052_;
  assign _1401_ = _1391_ & _0051_;
  assign _1403_ = _1392_ & _0051_;
  assign _1419_ = _1393_ & _0051_;
  assign format_B_t0 = _1394_ & _0051_;
  assign format_S_t0 = _1395_ & _0051_;
  assign _1423_ = _1396_ & _0053_;
  assign _1427_ = _1397_ & _0054_;
  assign _1429_ = _1398_ & _0055_;
  assign _1431_ = _1399_ & _0056_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1836.2-1866.20" */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME regrd_rs1 */
  always_ff @(posedge clk)
    if (_0138_) regrd_rs1 <= _1673_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1836.2-1866.20" */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME regrd_rs2 */
  always_ff @(posedge clk)
    if (_0140_) regrd_rs2 <= _1664_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1836.2-1866.20" */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME regrd_rs1_en */
  always_ff @(posedge clk)
    if (_0142_) regrd_rs1_en <= is_regrd_rs1_en;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1836.2-1866.20" */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME regrd_rs2_en */
  always_ff @(posedge clk)
    if (_0142_) regrd_rs2_en <= is_regrd_rs2_en;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1836.2-1866.20" */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME reg_vld */
  always_ff @(posedge clk)
    if (!rstz) reg_vld <= 1'h0;
    else if (_0144_) reg_vld <= _1655_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1836.2-1866.20" */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME reg_rs1 */
  always_ff @(posedge clk)
    if (_0142_) reg_rs1 <= instr_data[19:15];
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1836.2-1866.20" */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME reg_rs2 */
  always_ff @(posedge clk)
    if (_0142_) reg_rs2 <= instr_data[24:20];
  reg [10:0] _2519_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1836.2-1866.20" */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME _2519_ */
  always_ff @(posedge clk)
    if (_0142_)
      if (format_U) _2519_ <= 11'h000;
      else _2519_ <= { _0009_, instr_data[30:25], _0007_ };
  assign immediate[11:1] = _2519_;
  reg [20:0] _2520_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1836.2-1866.20" */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME _2520_ */
  always_ff @(posedge clk)
    if (_0142_) _2520_ <= { ImmF, ImmE, ImmA };
  assign { immediate[31:12], immediate[0] } = _2520_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[9]  */
  always_ff @(posedge clk)
    if (_1646_) \REG[9]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[8]  */
  always_ff @(posedge clk)
    if (_1644_) \REG[8]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[7]  */
  always_ff @(posedge clk)
    if (_1642_) \REG[7]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[6]  */
  always_ff @(posedge clk)
    if (_1640_) \REG[6]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[5]  */
  always_ff @(posedge clk)
    if (_1638_) \REG[5]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[4]  */
  always_ff @(posedge clk)
    if (_1636_) \REG[4]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[3]  */
  always_ff @(posedge clk)
    if (_1634_) \REG[3]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[31]  */
  always_ff @(posedge clk)
    if (_1632_) \REG[31]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[30]  */
  always_ff @(posedge clk)
    if (_1630_) \REG[30]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[2]  */
  always_ff @(posedge clk)
    if (_1628_) \REG[2]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[29]  */
  always_ff @(posedge clk)
    if (_1626_) \REG[29]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[28]  */
  always_ff @(posedge clk)
    if (_1624_) \REG[28]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[27]  */
  always_ff @(posedge clk)
    if (_1622_) \REG[27]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[26]  */
  always_ff @(posedge clk)
    if (_1620_) \REG[26]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[25]  */
  always_ff @(posedge clk)
    if (_1618_) \REG[25]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[24]  */
  always_ff @(posedge clk)
    if (_1616_) \REG[24]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[23]  */
  always_ff @(posedge clk)
    if (_1614_) \REG[23]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[22]  */
  always_ff @(posedge clk)
    if (_1612_) \REG[22]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[21]  */
  always_ff @(posedge clk)
    if (_1610_) \REG[21]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[20]  */
  always_ff @(posedge clk)
    if (_1608_) \REG[20]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[1]  */
  always_ff @(posedge clk)
    if (_1606_) \REG[1]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[19]  */
  always_ff @(posedge clk)
    if (_1604_) \REG[19]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[18]  */
  always_ff @(posedge clk)
    if (_1602_) \REG[18]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[17]  */
  always_ff @(posedge clk)
    if (_1600_) \REG[17]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[16]  */
  always_ff @(posedge clk)
    if (_1598_) \REG[16]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[15]  */
  always_ff @(posedge clk)
    if (_1596_) \REG[15]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[14]  */
  always_ff @(posedge clk)
    if (_1594_) \REG[14]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[13]  */
  always_ff @(posedge clk)
    if (_1592_) \REG[13]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[12]  */
  always_ff @(posedge clk)
    if (_1590_) \REG[12]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[11]  */
  always_ff @(posedge clk)
    if (_1588_) \REG[11]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[10]  */
  always_ff @(posedge clk)
    if (_1586_) \REG[10]  <= _0002_;
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME \REG[0]  */
  always_ff @(posedge clk)
    if (_1584_) \REG[0]  <= _0002_;
  assign _0503_ = _1411_ & _1450_;
  assign _0506_ = instr_vld_t0 & instr_rdy;
  assign _0509_ = regwr_en_t0 & _1422_;
  assign _0512_ = regwr_en_t0 & _1426_;
  assign _0515_ = reg_vld_t0 & regwr_en;
  assign _0518_ = reg_vld_t0 & fetch_rdy;
  assign _0504_ = _1451_ & _1410_;
  assign _0507_ = instr_rdy_t0 & instr_vld;
  assign _0510_ = _1423_ & regwr_en;
  assign _0513_ = _1427_ & regwr_en;
  assign _0516_ = regwr_en_t0 & reg_vld;
  assign _0505_ = _1411_ & _1451_;
  assign _0508_ = instr_vld_t0 & instr_rdy_t0;
  assign _0511_ = regwr_en_t0 & _1423_;
  assign _0514_ = regwr_en_t0 & _1427_;
  assign _0517_ = reg_vld_t0 & regwr_en_t0;
  assign _1105_ = _0503_ | _0504_;
  assign _1106_ = _0506_ | _0507_;
  assign _1107_ = _0509_ | _0510_;
  assign _1108_ = _0512_ | _0513_;
  assign _1109_ = _0515_ | _0516_;
  assign _1110_ = _0518_ | _0519_;
  assign csr_regrd_t0 = _1105_ | _0505_;
  assign _1433_ = _1106_ | _0508_;
  assign _1435_ = _1107_ | _0511_;
  assign _1437_ = _1108_ | _0514_;
  assign _1439_ = _1109_ | _0517_;
  assign _1441_ = _1110_ | _0520_;
  assign _0066_ = | { _1441_, _1439_, _1433_ };
  assign _0067_ = | instr_data_t0[19:15];
  assign _0068_ = | instr_data_t0[24:20];
  assign _0069_ = ~ { _1441_, _1439_, _1433_ };
  assign _0070_ = ~ instr_data_t0[19:15];
  assign _0071_ = ~ instr_data_t0[24:20];
  assign _0490_ = { _1440_, _1438_, _1432_ } & _0069_;
  assign _0493_ = instr_data[19:15] & _0070_;
  assign _0496_ = instr_data[24:20] & _0071_;
  assign _0072_ = ! _0487_;
  assign _0073_ = ! _0490_;
  assign _0074_ = ! _0491_;
  assign _0075_ = ! _0493_;
  assign _0076_ = ! _0496_;
  assign _0129_ = _0072_ & _0050_;
  assign _0135_ = _0073_ & _0066_;
  assign _1405_ = _0074_ & _0051_;
  assign _1421_ = _0075_ & _0067_;
  assign _1425_ = _0076_ & _0068_;
  assign _0078_ = ~ _1442_;
  assign _0079_ = ~ _1406_;
  assign _0080_ = ~ format_I;
  assign _0081_ = ~ format_U;
  assign _0082_ = ~ _1412_;
  assign _0083_ = ~ _1448_;
  assign _0077_ = ~ _1400_;
  assign _0084_ = ~ _1452_;
  assign _0085_ = ~ _1454_;
  assign _0086_ = ~ _1456_;
  assign _0087_ = ~ _1458_;
  assign _0088_ = ~ _1460_;
  assign _0089_ = ~ _1418_;
  assign _0090_ = ~ _1462_;
  assign _0093_ = ~ _1408_;
  assign _0094_ = ~ format_J;
  assign _0095_ = ~ _1414_;
  assign _0096_ = ~ _1416_;
  assign _0091_ = ~ _1402_;
  assign _0092_ = ~ _1404_;
  assign _0099_ = ~ csr_regrd;
  assign _0521_ = _1401_ & _0091_;
  assign _0524_ = _1443_ & _0092_;
  assign _0527_ = _1407_ & _0093_;
  assign _0530_ = format_I_t0 & _0094_;
  assign _0533_ = format_U_t0 & _0094_;
  assign _0536_ = _1413_ & _0095_;
  assign _0539_ = _1449_ & _0096_;
  assign _0542_ = _1401_ & _0089_;
  assign _0545_ = _1453_ & _0091_;
  assign _0548_ = _1455_ & _0097_;
  assign _0551_ = _1457_ & _0092_;
  assign _0554_ = _1459_ & _0098_;
  assign _0557_ = _1461_ & _0099_;
  assign _0560_ = _1419_ & _0097_;
  assign _0563_ = _1463_ & _0098_;
  assign _0522_ = _1403_ & _0077_;
  assign _0525_ = _1405_ & _0078_;
  assign _0528_ = _1409_ & _0079_;
  assign _0531_ = format_J_t0 & _0080_;
  assign _0534_ = format_J_t0 & _0081_;
  assign _0537_ = _1415_ & _0082_;
  assign _0540_ = _1417_ & _0083_;
  assign _0543_ = _1419_ & _0077_;
  assign _0546_ = _1403_ & _0084_;
  assign _0549_ = format_B_t0 & _0085_;
  assign _0552_ = _1405_ & _0086_;
  assign _0555_ = format_S_t0 & _0087_;
  assign _0558_ = csr_regrd_t0 & _0088_;
  assign _0561_ = format_B_t0 & _0089_;
  assign _0564_ = format_S_t0 & _0090_;
  assign _0523_ = _1401_ & _1403_;
  assign _0526_ = _1443_ & _1405_;
  assign _0529_ = _1407_ & _1409_;
  assign _0532_ = format_I_t0 & format_J_t0;
  assign _0535_ = format_U_t0 & format_J_t0;
  assign _0538_ = _1413_ & _1415_;
  assign _0541_ = _1449_ & _1417_;
  assign _0544_ = _1401_ & _1419_;
  assign _0547_ = _1453_ & _1403_;
  assign _0550_ = _1455_ & format_B_t0;
  assign _0553_ = _1457_ & _1405_;
  assign _0556_ = _1459_ & format_S_t0;
  assign _0559_ = _1461_ & csr_regrd_t0;
  assign _0562_ = _1419_ & format_B_t0;
  assign _0565_ = _1463_ & format_S_t0;
  assign _1111_ = _0521_ | _0522_;
  assign _1112_ = _0524_ | _0525_;
  assign _1113_ = _0527_ | _0528_;
  assign _1114_ = _0530_ | _0531_;
  assign _1115_ = _0533_ | _0534_;
  assign _1116_ = _0536_ | _0537_;
  assign _1117_ = _0539_ | _0540_;
  assign _1118_ = _0542_ | _0543_;
  assign _1119_ = _0545_ | _0546_;
  assign _1120_ = _0548_ | _0549_;
  assign _1121_ = _0551_ | _0552_;
  assign _1122_ = _0554_ | _0555_;
  assign _1123_ = _0557_ | _0558_;
  assign _1124_ = _0560_ | _0561_;
  assign _1125_ = _0563_ | _0564_;
  assign _1443_ = _1111_ | _0523_;
  assign format_I_t0 = _1112_ | _0526_;
  assign format_U_t0 = _1113_ | _0529_;
  assign _1445_ = _1114_ | _0532_;
  assign _1447_ = _1115_ | _0535_;
  assign _1449_ = _1116_ | _0538_;
  assign _1451_ = _1117_ | _0541_;
  assign _1453_ = _1118_ | _0544_;
  assign _1455_ = _1119_ | _0547_;
  assign _1457_ = _1120_ | _0550_;
  assign _1459_ = _1121_ | _0553_;
  assign _1461_ = _1122_ | _0556_;
  assign is_regrd_rs1_en_t0 = _1123_ | _0559_;
  assign _1463_ = _1124_ | _0562_;
  assign is_regrd_rs2_en_t0 = _1125_ | _0565_;
  assign _1376_ = ~ _0000_[0];
  assign _1377_ = ~ _0000_[1];
  assign _1378_ = ~ _0000_[2];
  assign _1379_ = ~ _0000_[3];
  assign _1380_ = ~ _0000_[4];
  assign _0146_ = _1376_ & _1377_;
  assign _0148_ = _1379_ & _1380_;
  assign _0150_ = _1378_ & _0148_;
  assign _0152_ = _0146_ & _0150_;
  assign _0154_ = _0000_[0] & _1377_;
  assign _0156_ = _0154_ & _0150_;
  assign _0158_ = _1376_ & _0000_[1];
  assign _0160_ = _0158_ & _0150_;
  assign _0162_ = _0000_[0] & _0000_[1];
  assign _0164_ = _0162_ & _0150_;
  assign _0166_ = _0000_[2] & _0148_;
  assign _0168_ = _0146_ & _0166_;
  assign _0170_ = _0154_ & _0166_;
  assign _0172_ = _0158_ & _0166_;
  assign _0174_ = _0162_ & _0166_;
  assign _0176_ = _0000_[3] & _1380_;
  assign _0178_ = _1378_ & _0176_;
  assign _0180_ = _0146_ & _0178_;
  assign _0182_ = _0154_ & _0178_;
  assign _0184_ = _0158_ & _0178_;
  assign _0186_ = _0162_ & _0178_;
  assign _0188_ = _0000_[2] & _0176_;
  assign _0190_ = _0146_ & _0188_;
  assign _0192_ = _0154_ & _0188_;
  assign _0194_ = _0158_ & _0188_;
  assign _0196_ = _0162_ & _0188_;
  assign _0198_ = _1379_ & _0000_[4];
  assign _0200_ = _1378_ & _0198_;
  assign _0202_ = _0146_ & _0200_;
  assign _0204_ = _0154_ & _0200_;
  assign _0206_ = _0158_ & _0200_;
  assign _0208_ = _0162_ & _0200_;
  assign _0210_ = _0000_[2] & _0198_;
  assign _0212_ = _0146_ & _0210_;
  assign _0214_ = _0154_ & _0210_;
  assign _0216_ = _0158_ & _0210_;
  assign _0218_ = _0162_ & _0210_;
  assign _0220_ = _0000_[3] & _0000_[4];
  assign _0222_ = _1378_ & _0220_;
  assign _0224_ = _0146_ & _0222_;
  assign _0226_ = _0154_ & _0222_;
  assign _0228_ = _0158_ & _0222_;
  assign _0230_ = _0162_ & _0222_;
  assign _0232_ = _0000_[2] & _0220_;
  assign _0234_ = _0146_ & _0232_;
  assign _0236_ = _0154_ & _0232_;
  assign _0238_ = _0158_ & _0232_;
  assign _0240_ = _0162_ & _0232_;
  assign _0100_ = ~ { instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24] };
  assign _0101_ = ~ { instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23] };
  assign _0102_ = ~ { instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22] };
  assign _0103_ = ~ { instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21] };
  assign _0104_ = ~ { instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20] };
  assign _0105_ = ~ { instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19] };
  assign _0106_ = ~ { instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18] };
  assign _0107_ = ~ { instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17] };
  assign _0108_ = ~ { instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16] };
  assign _0109_ = ~ { instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15] };
  assign _0110_ = ~ { _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_ };
  assign _0111_ = ~ { _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_, _1424_ };
  assign _0112_ = ~ { _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_ };
  assign _0113_ = ~ { _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_ };
  assign _0114_ = ~ { _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_, _1420_ };
  assign _0115_ = ~ { format_U, format_U, format_U, format_U, format_U, format_U, format_U, format_U, format_U, format_U, format_U, format_U };
  assign _0116_ = ~ { _1446_, _1446_, _1446_, _1446_, _1446_, _1446_, _1446_, _1446_ };
  assign _0097_ = ~ format_B;
  assign _0117_ = ~ { _1444_, _1444_, _1444_, _1444_ };
  assign _0098_ = ~ format_S;
  assign _1126_ = { instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24] } | _0100_;
  assign _1129_ = { instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23] } | _0101_;
  assign _1133_ = { instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22] } | _0102_;
  assign _1139_ = { instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21] } | _0103_;
  assign _1149_ = { instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20] } | _0104_;
  assign _1167_ = { instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19] } | _0105_;
  assign _1170_ = { instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18] } | _0106_;
  assign _1174_ = { instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17] } | _0107_;
  assign _1180_ = { instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16] } | _0108_;
  assign _1190_ = { instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15] } | _0109_;
  assign _1245_ = { _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_ } | _0110_;
  assign _1248_ = { _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_ } | _0111_;
  assign _1249_ = { _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_ } | _0112_;
  assign _1253_ = { _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_ } | _0113_;
  assign _1256_ = { _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_ } | _0114_;
  assign _1258_ = { format_U_t0, format_U_t0, format_U_t0, format_U_t0, format_U_t0, format_U_t0, format_U_t0, format_U_t0, format_U_t0, format_U_t0, format_U_t0, format_U_t0 } | _0115_;
  assign _1261_ = { _1447_, _1447_, _1447_, _1447_, _1447_, _1447_, _1447_, _1447_ } | _0116_;
  assign _1264_ = format_J_t0 | _0094_;
  assign _1267_ = format_B_t0 | _0097_;
  assign _1270_ = { _1445_, _1445_, _1445_, _1445_ } | _0117_;
  assign _1274_ = format_I_t0 | _0080_;
  assign _1127_ = { instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24] } | { instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24], instr_data[24] };
  assign _1130_ = { instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23] } | { instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23], instr_data[23] };
  assign _1134_ = { instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22] } | { instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22], instr_data[22] };
  assign _1140_ = { instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21] } | { instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21], instr_data[21] };
  assign _1150_ = { instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20] } | { instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20], instr_data[20] };
  assign _1168_ = { instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19] } | { instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19], instr_data[19] };
  assign _1171_ = { instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18] } | { instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18], instr_data[18] };
  assign _1175_ = { instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17] } | { instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17], instr_data[17] };
  assign _1181_ = { instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16] } | { instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16], instr_data[16] };
  assign _1191_ = { instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15] } | { instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15], instr_data[15] };
  assign _1241_ = { regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0 } | { regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en, regwr_en };
  assign _1242_ = { regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0, regwr_en_t0 } | { regwr_en, regwr_en, regwr_en, regwr_en, regwr_en };
  assign _1243_ = { _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_, _1431_ } | { _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_, _1430_ };
  assign _1246_ = { _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_ } | { _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_, _1436_ };
  assign _1252_ = { _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_, _1429_ } | { _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_, _1428_ };
  assign _1244_ = { _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_, _1439_ } | { _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_, _1438_ };
  assign _1254_ = { _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_ } | { _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_, _1434_ };
  assign _1250_ = { _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_ } | { _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_, _1432_ };
  assign _1259_ = { format_U_t0, format_U_t0, format_U_t0, format_U_t0, format_U_t0, format_U_t0, format_U_t0, format_U_t0, format_U_t0, format_U_t0, format_U_t0, format_U_t0 } | { format_U, format_U, format_U, format_U, format_U, format_U, format_U, format_U, format_U, format_U, format_U, format_U };
  assign _1262_ = { _1447_, _1447_, _1447_, _1447_, _1447_, _1447_, _1447_, _1447_ } | { _1446_, _1446_, _1446_, _1446_, _1446_, _1446_, _1446_, _1446_ };
  assign _1265_ = format_J_t0 | format_J;
  assign _1268_ = format_B_t0 | format_B;
  assign _1271_ = { _1445_, _1445_, _1445_, _1445_ } | { _1444_, _1444_, _1444_, _1444_ };
  assign _1273_ = format_S_t0 | format_S;
  assign _1275_ = format_I_t0 | format_I;
  assign _0566_ = _1465_ & _1126_;
  assign _0569_ = _1469_ & _1129_;
  assign _0572_ = _1473_ & _1129_;
  assign _0575_ = _1477_ & _1133_;
  assign _0578_ = _1481_ & _1133_;
  assign _0581_ = _1485_ & _1133_;
  assign _0584_ = _1489_ & _1133_;
  assign _0587_ = _1493_ & _1139_;
  assign _0590_ = _1497_ & _1139_;
  assign _0593_ = _1501_ & _1139_;
  assign _0596_ = _1505_ & _1139_;
  assign _0599_ = _1509_ & _1139_;
  assign _0602_ = _1513_ & _1139_;
  assign _0605_ = _1517_ & _1139_;
  assign _0608_ = _1521_ & _1139_;
  assign _0611_ = \REG[0]_t0  & _1149_;
  assign _0614_ = \REG[20]_t0  & _1149_;
  assign _0617_ = \REG[22]_t0  & _1149_;
  assign _0620_ = \REG[24]_t0  & _1149_;
  assign _0623_ = \REG[26]_t0  & _1149_;
  assign _0626_ = \REG[28]_t0  & _1149_;
  assign _0629_ = \REG[30]_t0  & _1149_;
  assign _0632_ = \REG[2]_t0  & _1149_;
  assign _0635_ = \REG[4]_t0  & _1149_;
  assign _0638_ = \REG[6]_t0  & _1149_;
  assign _0641_ = \REG[8]_t0  & _1149_;
  assign _0644_ = \REG[10]_t0  & _1149_;
  assign _0647_ = \REG[12]_t0  & _1149_;
  assign _0650_ = \REG[14]_t0  & _1149_;
  assign _0653_ = \REG[16]_t0  & _1149_;
  assign _0656_ = \REG[18]_t0  & _1149_;
  assign _0659_ = _1525_ & _1167_;
  assign _0662_ = _1529_ & _1170_;
  assign _0665_ = _1533_ & _1170_;
  assign _0668_ = _1537_ & _1174_;
  assign _0671_ = _1541_ & _1174_;
  assign _0674_ = _1545_ & _1174_;
  assign _0677_ = _1549_ & _1174_;
  assign _0680_ = _1553_ & _1180_;
  assign _0683_ = _1557_ & _1180_;
  assign _0686_ = _1561_ & _1180_;
  assign _0689_ = _1565_ & _1180_;
  assign _0692_ = _1569_ & _1180_;
  assign _0695_ = _1573_ & _1180_;
  assign _0698_ = _1577_ & _1180_;
  assign _0701_ = _1581_ & _1180_;
  assign _0704_ = \REG[0]_t0  & _1190_;
  assign _0707_ = \REG[20]_t0  & _1190_;
  assign _0710_ = \REG[22]_t0  & _1190_;
  assign _0713_ = \REG[24]_t0  & _1190_;
  assign _0716_ = \REG[26]_t0  & _1190_;
  assign _0719_ = \REG[28]_t0  & _1190_;
  assign _0722_ = \REG[30]_t0  & _1190_;
  assign _0725_ = \REG[2]_t0  & _1190_;
  assign _0728_ = \REG[4]_t0  & _1190_;
  assign _0731_ = \REG[6]_t0  & _1190_;
  assign _0734_ = \REG[8]_t0  & _1190_;
  assign _0737_ = \REG[10]_t0  & _1190_;
  assign _0740_ = \REG[12]_t0  & _1190_;
  assign _0743_ = \REG[14]_t0  & _1190_;
  assign _0746_ = \REG[16]_t0  & _1190_;
  assign _0749_ = \REG[18]_t0  & _1190_;
  assign _0849_ = _1651_ & _1245_;
  assign _0852_ = _1661_ & _1248_;
  assign _0854_ = _1660_ & _1249_;
  assign _0857_ = _1649_ & _1253_;
  assign _0860_ = _1670_ & _1256_;
  assign _0862_ = _1669_ & _1249_;
  assign _0865_ = { instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31] } & _1258_;
  assign _0868_ = { instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31], instr_data_t0[31] } & _1261_;
  assign _0871_ = instr_data_t0[31] & _1264_;
  assign _0874_ = _0012_ & _1267_;
  assign _0877_ = instr_data_t0[11:8] & _1270_;
  assign _0882_ = _0006_ & _1274_;
  assign _0567_ = _1467_ & _1127_;
  assign _0570_ = _1471_ & _1130_;
  assign _0573_ = _1475_ & _1130_;
  assign _0576_ = _1479_ & _1134_;
  assign _0579_ = _1483_ & _1134_;
  assign _0582_ = _1487_ & _1134_;
  assign _0585_ = _1491_ & _1134_;
  assign _0588_ = _1495_ & _1140_;
  assign _0591_ = _1499_ & _1140_;
  assign _0594_ = _1503_ & _1140_;
  assign _0597_ = _1507_ & _1140_;
  assign _0600_ = _1511_ & _1140_;
  assign _0603_ = _1515_ & _1140_;
  assign _0606_ = _1519_ & _1140_;
  assign _0609_ = _1523_ & _1140_;
  assign _0612_ = \REG[1]_t0  & _1150_;
  assign _0615_ = \REG[21]_t0  & _1150_;
  assign _0618_ = \REG[23]_t0  & _1150_;
  assign _0621_ = \REG[25]_t0  & _1150_;
  assign _0624_ = \REG[27]_t0  & _1150_;
  assign _0627_ = \REG[29]_t0  & _1150_;
  assign _0630_ = \REG[31]_t0  & _1150_;
  assign _0633_ = \REG[3]_t0  & _1150_;
  assign _0636_ = \REG[5]_t0  & _1150_;
  assign _0639_ = \REG[7]_t0  & _1150_;
  assign _0642_ = \REG[9]_t0  & _1150_;
  assign _0645_ = \REG[11]_t0  & _1150_;
  assign _0648_ = \REG[13]_t0  & _1150_;
  assign _0651_ = \REG[15]_t0  & _1150_;
  assign _0654_ = \REG[17]_t0  & _1150_;
  assign _0657_ = \REG[19]_t0  & _1150_;
  assign _0660_ = _1527_ & _1168_;
  assign _0663_ = _1531_ & _1171_;
  assign _0666_ = _1535_ & _1171_;
  assign _0669_ = _1539_ & _1175_;
  assign _0672_ = _1543_ & _1175_;
  assign _0675_ = _1547_ & _1175_;
  assign _0678_ = _1551_ & _1175_;
  assign _0681_ = _1555_ & _1181_;
  assign _0684_ = _1559_ & _1181_;
  assign _0687_ = _1563_ & _1181_;
  assign _0690_ = _1567_ & _1181_;
  assign _0693_ = _1571_ & _1181_;
  assign _0696_ = _1575_ & _1181_;
  assign _0699_ = _1579_ & _1181_;
  assign _0702_ = _1583_ & _1181_;
  assign _0705_ = \REG[1]_t0  & _1191_;
  assign _0708_ = \REG[21]_t0  & _1191_;
  assign _0711_ = \REG[23]_t0  & _1191_;
  assign _0714_ = \REG[25]_t0  & _1191_;
  assign _0717_ = \REG[27]_t0  & _1191_;
  assign _0720_ = \REG[29]_t0  & _1191_;
  assign _0723_ = \REG[31]_t0  & _1191_;
  assign _0726_ = \REG[3]_t0  & _1191_;
  assign _0729_ = \REG[5]_t0  & _1191_;
  assign _0732_ = \REG[7]_t0  & _1191_;
  assign _0735_ = \REG[9]_t0  & _1191_;
  assign _0738_ = \REG[11]_t0  & _1191_;
  assign _0741_ = \REG[13]_t0  & _1191_;
  assign _0744_ = \REG[15]_t0  & _1191_;
  assign _0747_ = \REG[17]_t0  & _1191_;
  assign _0750_ = \REG[19]_t0  & _1191_;
  assign _0003_ = regwr_data_t0 & _1241_;
  assign _0001_ = regwr_sel_t0 & _1242_;
  assign _1658_ = regwr_data_t0 & _1243_;
  assign _1660_ = _1658_ & _1244_;
  assign _0850_ = regwr_data_t0 & _1246_;
  assign _0855_ = _1663_ & _1250_;
  assign _1667_ = regwr_data_t0 & _1252_;
  assign _1669_ = _1667_ & _1244_;
  assign _0858_ = regwr_data_t0 & _1254_;
  assign _0863_ = _1672_ & _1250_;
  assign _0866_ = instr_data_t0[31:20] & _1259_;
  assign _0869_ = instr_data_t0[19:12] & _1262_;
  assign _0872_ = instr_data_t0[20] & _1265_;
  assign _0875_ = instr_data_t0[7] & _1268_;
  assign _0878_ = instr_data_t0[24:21] & _1271_;
  assign _0880_ = instr_data_t0[7] & _1273_;
  assign _0883_ = instr_data_t0[20] & _1275_;
  assign _1128_ = _0566_ | _0567_;
  assign _1131_ = _0569_ | _0570_;
  assign _1132_ = _0572_ | _0573_;
  assign _1135_ = _0575_ | _0576_;
  assign _1136_ = _0578_ | _0579_;
  assign _1137_ = _0581_ | _0582_;
  assign _1138_ = _0584_ | _0585_;
  assign _1141_ = _0587_ | _0588_;
  assign _1142_ = _0590_ | _0591_;
  assign _1143_ = _0593_ | _0594_;
  assign _1144_ = _0596_ | _0597_;
  assign _1145_ = _0599_ | _0600_;
  assign _1146_ = _0602_ | _0603_;
  assign _1147_ = _0605_ | _0606_;
  assign _1148_ = _0608_ | _0609_;
  assign _1151_ = _0611_ | _0612_;
  assign _1152_ = _0614_ | _0615_;
  assign _1153_ = _0617_ | _0618_;
  assign _1154_ = _0620_ | _0621_;
  assign _1155_ = _0623_ | _0624_;
  assign _1156_ = _0626_ | _0627_;
  assign _1157_ = _0629_ | _0630_;
  assign _1158_ = _0632_ | _0633_;
  assign _1159_ = _0635_ | _0636_;
  assign _1160_ = _0638_ | _0639_;
  assign _1161_ = _0641_ | _0642_;
  assign _1162_ = _0644_ | _0645_;
  assign _1163_ = _0647_ | _0648_;
  assign _1164_ = _0650_ | _0651_;
  assign _1165_ = _0653_ | _0654_;
  assign _1166_ = _0656_ | _0657_;
  assign _1169_ = _0659_ | _0660_;
  assign _1172_ = _0662_ | _0663_;
  assign _1173_ = _0665_ | _0666_;
  assign _1176_ = _0668_ | _0669_;
  assign _1177_ = _0671_ | _0672_;
  assign _1178_ = _0674_ | _0675_;
  assign _1179_ = _0677_ | _0678_;
  assign _1182_ = _0680_ | _0681_;
  assign _1183_ = _0683_ | _0684_;
  assign _1184_ = _0686_ | _0687_;
  assign _1185_ = _0689_ | _0690_;
  assign _1186_ = _0692_ | _0693_;
  assign _1187_ = _0695_ | _0696_;
  assign _1188_ = _0698_ | _0699_;
  assign _1189_ = _0701_ | _0702_;
  assign _1192_ = _0704_ | _0705_;
  assign _1193_ = _0707_ | _0708_;
  assign _1194_ = _0710_ | _0711_;
  assign _1195_ = _0713_ | _0714_;
  assign _1196_ = _0716_ | _0717_;
  assign _1197_ = _0719_ | _0720_;
  assign _1198_ = _0722_ | _0723_;
  assign _1199_ = _0725_ | _0726_;
  assign _1200_ = _0728_ | _0729_;
  assign _1201_ = _0731_ | _0732_;
  assign _1202_ = _0734_ | _0735_;
  assign _1203_ = _0737_ | _0738_;
  assign _1204_ = _0740_ | _0741_;
  assign _1205_ = _0743_ | _0744_;
  assign _1206_ = _0746_ | _0747_;
  assign _1207_ = _0749_ | _0750_;
  assign _1247_ = _0849_ | _0850_;
  assign _1251_ = _0854_ | _0855_;
  assign _1255_ = _0857_ | _0858_;
  assign _1257_ = _0862_ | _0863_;
  assign _1260_ = _0865_ | _0866_;
  assign _1263_ = _0868_ | _0869_;
  assign _1266_ = _0871_ | _0872_;
  assign _1269_ = _0874_ | _0875_;
  assign _1272_ = _0877_ | _0878_;
  assign _1276_ = _0882_ | _0883_;
  assign _1318_ = _1464_ ^ _1466_;
  assign _1319_ = _1468_ ^ _1470_;
  assign _1320_ = _1472_ ^ _1474_;
  assign _1321_ = _1476_ ^ _1478_;
  assign _1322_ = _1480_ ^ _1482_;
  assign _1323_ = _1484_ ^ _1486_;
  assign _1324_ = _1488_ ^ _1490_;
  assign _1325_ = _1492_ ^ _1494_;
  assign _1326_ = _1496_ ^ _1498_;
  assign _1327_ = _1500_ ^ _1502_;
  assign _1328_ = _1504_ ^ _1506_;
  assign _1329_ = _1508_ ^ _1510_;
  assign _1330_ = _1512_ ^ _1514_;
  assign _1331_ = _1516_ ^ _1518_;
  assign _1332_ = _1520_ ^ _1522_;
  assign _1349_ = _1524_ ^ _1526_;
  assign _1350_ = _1528_ ^ _1530_;
  assign _1351_ = _1532_ ^ _1534_;
  assign _1352_ = _1536_ ^ _1538_;
  assign _1353_ = _1540_ ^ _1542_;
  assign _1354_ = _1544_ ^ _1546_;
  assign _1355_ = _1548_ ^ _1550_;
  assign _1356_ = _1552_ ^ _1554_;
  assign _1357_ = _1556_ ^ _1558_;
  assign _1358_ = _1560_ ^ _1562_;
  assign _1359_ = _1564_ ^ _1566_;
  assign _1360_ = _1568_ ^ _1570_;
  assign _1361_ = _1572_ ^ _1574_;
  assign _1362_ = _1576_ ^ _1578_;
  assign _1363_ = _1580_ ^ _1582_;
  assign _1333_ = \REG[0]  ^ \REG[1] ;
  assign _1334_ = \REG[20]  ^ \REG[21] ;
  assign _1335_ = \REG[22]  ^ \REG[23] ;
  assign _1336_ = \REG[24]  ^ \REG[25] ;
  assign _1337_ = \REG[26]  ^ \REG[27] ;
  assign _1338_ = \REG[28]  ^ \REG[29] ;
  assign _1339_ = \REG[30]  ^ \REG[31] ;
  assign _1340_ = \REG[2]  ^ \REG[3] ;
  assign _1341_ = \REG[4]  ^ \REG[5] ;
  assign _1342_ = \REG[6]  ^ \REG[7] ;
  assign _1343_ = \REG[8]  ^ \REG[9] ;
  assign _1344_ = \REG[10]  ^ \REG[11] ;
  assign _1345_ = \REG[12]  ^ \REG[13] ;
  assign _1346_ = \REG[14]  ^ \REG[15] ;
  assign _1347_ = \REG[16]  ^ \REG[17] ;
  assign _1348_ = \REG[18]  ^ \REG[19] ;
  assign _1364_ = _1650_ ^ regwr_data;
  assign _1366_ = _1659_ ^ _1662_;
  assign _1367_ = _1648_ ^ regwr_data;
  assign _1369_ = _1668_ ^ _1671_;
  assign _1370_ = { instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31] } ^ instr_data[31:20];
  assign _1371_ = { instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31] } ^ instr_data[19:12];
  assign _1372_ = instr_data[31] ^ instr_data[20];
  assign _1373_ = _0011_ ^ instr_data[7];
  assign _1374_ = instr_data[11:8] ^ instr_data[24:21];
  assign _1375_ = _0005_ ^ instr_data[20];
  assign _0568_ = { instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24], instr_data_t0[24] } & _1318_;
  assign _0571_ = { instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23] } & _1319_;
  assign _0574_ = { instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23], instr_data_t0[23] } & _1320_;
  assign _0577_ = { instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22] } & _1321_;
  assign _0580_ = { instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22] } & _1322_;
  assign _0583_ = { instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22] } & _1323_;
  assign _0586_ = { instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22], instr_data_t0[22] } & _1324_;
  assign _0589_ = { instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21] } & _1325_;
  assign _0592_ = { instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21] } & _1326_;
  assign _0595_ = { instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21] } & _1327_;
  assign _0598_ = { instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21] } & _1328_;
  assign _0601_ = { instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21] } & _1329_;
  assign _0604_ = { instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21] } & _1330_;
  assign _0607_ = { instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21] } & _1331_;
  assign _0610_ = { instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21], instr_data_t0[21] } & _1332_;
  assign _0613_ = { instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20] } & _1333_;
  assign _0616_ = { instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20] } & _1334_;
  assign _0619_ = { instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20] } & _1335_;
  assign _0622_ = { instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20] } & _1336_;
  assign _0625_ = { instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20] } & _1337_;
  assign _0628_ = { instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20] } & _1338_;
  assign _0631_ = { instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20] } & _1339_;
  assign _0634_ = { instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20] } & _1340_;
  assign _0637_ = { instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20] } & _1341_;
  assign _0640_ = { instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20] } & _1342_;
  assign _0643_ = { instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20] } & _1343_;
  assign _0646_ = { instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20] } & _1344_;
  assign _0649_ = { instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20] } & _1345_;
  assign _0652_ = { instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20] } & _1346_;
  assign _0655_ = { instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20] } & _1347_;
  assign _0658_ = { instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20], instr_data_t0[20] } & _1348_;
  assign _0661_ = { instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19], instr_data_t0[19] } & _1349_;
  assign _0664_ = { instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18] } & _1350_;
  assign _0667_ = { instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18], instr_data_t0[18] } & _1351_;
  assign _0670_ = { instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17] } & _1352_;
  assign _0673_ = { instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17] } & _1353_;
  assign _0676_ = { instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17] } & _1354_;
  assign _0679_ = { instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17], instr_data_t0[17] } & _1355_;
  assign _0682_ = { instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16] } & _1356_;
  assign _0685_ = { instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16] } & _1357_;
  assign _0688_ = { instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16] } & _1358_;
  assign _0691_ = { instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16] } & _1359_;
  assign _0694_ = { instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16] } & _1360_;
  assign _0697_ = { instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16] } & _1361_;
  assign _0700_ = { instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16] } & _1362_;
  assign _0703_ = { instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16], instr_data_t0[16] } & _1363_;
  assign _0706_ = { instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15] } & _1333_;
  assign _0709_ = { instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15] } & _1334_;
  assign _0712_ = { instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15] } & _1335_;
  assign _0715_ = { instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15] } & _1336_;
  assign _0718_ = { instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15] } & _1337_;
  assign _0721_ = { instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15] } & _1338_;
  assign _0724_ = { instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15] } & _1339_;
  assign _0727_ = { instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15] } & _1340_;
  assign _0730_ = { instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15] } & _1341_;
  assign _0733_ = { instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15] } & _1342_;
  assign _0736_ = { instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15] } & _1343_;
  assign _0739_ = { instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15] } & _1344_;
  assign _0742_ = { instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15] } & _1345_;
  assign _0745_ = { instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15] } & _1346_;
  assign _0748_ = { instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15] } & _1347_;
  assign _0751_ = { instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15], instr_data_t0[15] } & _1348_;
  assign _1656_ = _1433_ & _0118_;
  assign _0851_ = { _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_, _1437_ } & _1364_;
  assign _0853_ = { _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_, _1425_ } & _1365_;
  assign _0856_ = { _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_ } & _1366_;
  assign _0859_ = { _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_, _1435_ } & _1367_;
  assign _0861_ = { _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_, _1421_ } & _1368_;
  assign _0864_ = { _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_, _1433_ } & _1369_;
  assign _0867_ = { format_U_t0, format_U_t0, format_U_t0, format_U_t0, format_U_t0, format_U_t0, format_U_t0, format_U_t0, format_U_t0, format_U_t0, format_U_t0, format_U_t0 } & _1370_;
  assign _0870_ = { _1447_, _1447_, _1447_, _1447_, _1447_, _1447_, _1447_, _1447_ } & _1371_;
  assign _0873_ = format_J_t0 & _1372_;
  assign _0876_ = format_B_t0 & _1373_;
  assign _0879_ = { _1445_, _1445_, _1445_, _1445_ } & _1374_;
  assign _0881_ = format_S_t0 & instr_data[7];
  assign _0884_ = format_I_t0 & _1375_;
  assign _1651_ = _0568_ | _1128_;
  assign _1465_ = _0571_ | _1131_;
  assign _1467_ = _0574_ | _1132_;
  assign _1469_ = _0577_ | _1135_;
  assign _1471_ = _0580_ | _1136_;
  assign _1473_ = _0583_ | _1137_;
  assign _1475_ = _0586_ | _1138_;
  assign _1477_ = _0589_ | _1141_;
  assign _1479_ = _0592_ | _1142_;
  assign _1481_ = _0595_ | _1143_;
  assign _1483_ = _0598_ | _1144_;
  assign _1485_ = _0601_ | _1145_;
  assign _1487_ = _0604_ | _1146_;
  assign _1489_ = _0607_ | _1147_;
  assign _1491_ = _0610_ | _1148_;
  assign _1493_ = _0613_ | _1151_;
  assign _1513_ = _0616_ | _1152_;
  assign _1515_ = _0619_ | _1153_;
  assign _1517_ = _0622_ | _1154_;
  assign _1519_ = _0625_ | _1155_;
  assign _1521_ = _0628_ | _1156_;
  assign _1523_ = _0631_ | _1157_;
  assign _1495_ = _0634_ | _1158_;
  assign _1497_ = _0637_ | _1159_;
  assign _1499_ = _0640_ | _1160_;
  assign _1501_ = _0643_ | _1161_;
  assign _1503_ = _0646_ | _1162_;
  assign _1505_ = _0649_ | _1163_;
  assign _1507_ = _0652_ | _1164_;
  assign _1509_ = _0655_ | _1165_;
  assign _1511_ = _0658_ | _1166_;
  assign _1649_ = _0661_ | _1169_;
  assign _1525_ = _0664_ | _1172_;
  assign _1527_ = _0667_ | _1173_;
  assign _1529_ = _0670_ | _1176_;
  assign _1531_ = _0673_ | _1177_;
  assign _1533_ = _0676_ | _1178_;
  assign _1535_ = _0679_ | _1179_;
  assign _1537_ = _0682_ | _1182_;
  assign _1539_ = _0685_ | _1183_;
  assign _1541_ = _0688_ | _1184_;
  assign _1543_ = _0691_ | _1185_;
  assign _1545_ = _0694_ | _1186_;
  assign _1547_ = _0697_ | _1187_;
  assign _1549_ = _0700_ | _1188_;
  assign _1551_ = _0703_ | _1189_;
  assign _1553_ = _0706_ | _1192_;
  assign _1573_ = _0709_ | _1193_;
  assign _1575_ = _0712_ | _1194_;
  assign _1577_ = _0715_ | _1195_;
  assign _1579_ = _0718_ | _1196_;
  assign _1581_ = _0721_ | _1197_;
  assign _1583_ = _0724_ | _1198_;
  assign _1555_ = _0727_ | _1199_;
  assign _1557_ = _0730_ | _1200_;
  assign _1559_ = _0733_ | _1201_;
  assign _1561_ = _0736_ | _1202_;
  assign _1563_ = _0739_ | _1203_;
  assign _1565_ = _0742_ | _1204_;
  assign _1567_ = _0745_ | _1205_;
  assign _1569_ = _0748_ | _1206_;
  assign _1571_ = _0751_ | _1207_;
  assign _1661_ = _0851_ | _1247_;
  assign _1663_ = _0853_ | _0852_;
  assign _1665_ = _0856_ | _1251_;
  assign _1670_ = _0859_ | _1255_;
  assign _1672_ = _0861_ | _0860_;
  assign _1674_ = _0864_ | _1257_;
  assign ImmF_t0 = _0867_ | _1260_;
  assign ImmE_t0 = _0870_ | _1263_;
  assign _0012_ = _0873_ | _1266_;
  assign _0010_ = _0876_ | _1269_;
  assign _0008_ = _0879_ | _1272_;
  assign _0006_ = _0881_ | _0880_;
  assign ImmA_t0 = _0884_ | _1276_;
  assign _0128_ = | { _1438_, _1432_ };
  assign _0130_ = { _1428_, _1438_, _1432_ } != 3'h2;
  assign _0132_ = { _1430_, _1438_, _1432_ } != 3'h2;
  assign _0134_ = | { _1440_, _1438_, _1432_ };
  assign _0136_ = { _1438_, _1432_ } != 2'h2;
  assign _0138_ = & { _0130_, _0128_, rstz };
  assign _0140_ = & { _0128_, _0132_, rstz };
  assign _0142_ = & { _1432_, rstz };
  assign _0144_ = & { _0136_, _0134_ };
  assign _0118_ = ~ _1654_;
  assign _0119_ = ~ fetch_rdy;
  assign _0848_ = reg_vld_t0 & _0119_;
  assign _0519_ = fetch_rdy_t0 & reg_vld;
  assign _0520_ = reg_vld_t0 & fetch_rdy_t0;
  assign _1240_ = _0848_ | _0519_;
  assign instr_rdy_t0 = _1240_ | _0520_;
  assign _0120_ = | { _0131_, _0129_ };
  assign _0121_ = | { _0133_, _0129_ };
  assign _0122_ = | { _0137_, _0135_ };
  assign _1097_ = { _0130_, _0128_, rstz } | { _0131_, _0129_, 1'h0 };
  assign _1098_ = { _0128_, _0132_, rstz } | { _0129_, _0133_, 1'h0 };
  assign _1099_ = { _1432_, rstz } | { _1433_, 1'h0 };
  assign _1100_ = { _0136_, _0134_ } | { _0137_, _0135_ };
  assign _0123_ = & _1097_;
  assign _0124_ = & _1098_;
  assign _0125_ = & _1099_;
  assign _0126_ = & _1100_;
  assign _0139_ = _0120_ & _0123_;
  assign _0141_ = _0121_ & _0124_;
  assign _0143_ = _1433_ & _0125_;
  assign _0145_ = _0122_ & _0126_;
  assign _1284_ = { _0009_, instr_data[30:25], _0007_ } ^ immediate[11:1];
  assign _0913_ = { _0010_, instr_data_t0[30:25], _0008_ } | immediate_t0[11:1];
  assign _0914_ = _1284_ | _0913_;
  assign _0263_ = { _0142_, _0142_, _0142_, _0142_, _0142_, _0142_, _0142_, _0142_, _0142_, _0142_, _0142_ } & { _0010_, instr_data_t0[30:25], _0008_ };
  assign _0264_ = { _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_, _0015_ } & immediate_t0[11:1];
  assign _0265_ = _0914_ & { _0143_, _0143_, _0143_, _0143_, _0143_, _0143_, _0143_, _0143_, _0143_, _0143_, _0143_ };
  assign _0915_ = _0263_ | _0264_;
  assign _0916_ = _0915_ | _0265_;
  reg [10:0] _3286_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME _3286_ */
  always_ff @(posedge clk)
    if (format_U) _3286_ <= 11'h000;
    else _3286_ <= _0916_;
  assign immediate_t0[11:1] = _3286_;
  assign _0127_ = ~ _0144_;
  assign _1281_ = _1655_ ^ reg_vld;
  assign _0901_ = _1656_ | reg_vld_t0;
  assign _0902_ = _1281_ | _0901_;
  assign _0254_ = _0144_ & _1656_;
  assign _0255_ = _0127_ & reg_vld_t0;
  assign _0256_ = _0902_ & _0145_;
  assign _0903_ = _0254_ | _0255_;
  assign _0904_ = _0903_ | _0256_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_RF */
/* PC_TAINT_INFO STATE_NAME reg_vld_t0 */
  always_ff @(posedge clk)
    if (!rstz) reg_vld_t0 <= 1'h0;
    else reg_vld_t0 <= _0904_;
  assign format_J = instr_data[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1792.14-1792.42" */ 5'h1b;
  assign _1406_ = instr_data[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1795.15-1795.43" */ 5'h0d;
  assign _1408_ = instr_data[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1795.49-1795.79" */ 5'h05;
  assign _1410_ = instr_data[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.22-1831.50" */ 5'h1c;
  assign _1412_ = instr_data[14:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.58-1831.74" */ 3'h1;
  assign _1414_ = instr_data[14:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.80-1831.96" */ 3'h2;
  assign _1416_ = instr_data[14:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.103-1831.119" */ 3'h3;
  assign _1400_ = instr_data[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.33-1833.63" */ 5'h04;
  assign _1402_ = instr_data[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.103-1833.132" */ 5'h19;
  assign _1404_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.173-1833.202" */ instr_data[6:2];
  assign _1418_ = instr_data[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1834.29-1834.56" */ 5'h0c;
  assign format_B = instr_data[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1834.62-1834.89" */ 5'h18;
  assign format_S = instr_data[6:2] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1834.96-1834.126" */ 5'h08;
  assign _1420_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1842.8-1842.16" */ instr_data[19:15];
  assign _1422_ = instr_data[19:15] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1844.26-1844.42" */ regwr_sel;
  assign _1424_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1848.8-1848.16" */ instr_data[24:20];
  assign _1426_ = instr_data[24:20] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1850.26-1850.42" */ regwr_sel;
  assign _1428_ = reg_rs1 == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1860.8-1860.28" */ regwr_sel;
  assign _1430_ = reg_rs2 == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1862.8-1862.28" */ regwr_sel;
  assign csr_regrd = _1410_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.21-1831.121" */ _1450_;
  assign _1432_ = instr_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1839.12-1839.34" */ instr_rdy;
  assign _1434_ = regwr_en && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1844.13-1844.43" */ _1422_;
  assign _1436_ = regwr_en && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1850.13-1850.43" */ _1426_;
  assign _1438_ = reg_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1859.12-1859.31" */ regwr_en;
  assign _1440_ = reg_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1865.12-1865.32" */ fetch_rdy;
  assign _1442_ = _1400_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1791.15-1791.82" */ _1402_;
  assign format_I = _1442_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1791.14-1791.118" */ _1404_;
  assign format_U = _1406_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1795.14-1795.80" */ _1408_;
  assign _1444_ = format_I || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1804.12-1804.32" */ format_J;
  assign _1446_ = format_U || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1820.7-1820.27" */ format_J;
  assign _1448_ = _1412_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.57-1831.97" */ _1414_;
  assign _1450_ = _1448_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1831.56-1831.120" */ _1416_;
  assign _1452_ = _1400_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.32-1833.97" */ _1418_;
  assign _1454_ = _1452_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.31-1833.133" */ _1402_;
  assign _1456_ = _1454_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.30-1833.167" */ format_B;
  assign _1458_ = _1456_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.29-1833.203" */ _1404_;
  assign _1460_ = _1458_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.28-1833.240" */ format_S;
  assign is_regrd_rs1_en = _1460_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1833.27-1833.254" */ csr_regrd;
  assign _1462_ = _1418_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1834.28-1834.90" */ format_B;
  assign is_regrd_rs2_en = _1462_ || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1834.27-1834.127" */ format_S;
  assign _1650_ = instr_data[24] ? _1466_ : _1464_;
  assign _1464_ = instr_data[23] ? _1470_ : _1468_;
  assign _1466_ = instr_data[23] ? _1474_ : _1472_;
  assign _1468_ = instr_data[22] ? _1478_ : _1476_;
  assign _1470_ = instr_data[22] ? _1482_ : _1480_;
  assign _1472_ = instr_data[22] ? _1486_ : _1484_;
  assign _1474_ = instr_data[22] ? _1490_ : _1488_;
  assign _1476_ = instr_data[21] ? _1494_ : _1492_;
  assign _1478_ = instr_data[21] ? _1498_ : _1496_;
  assign _1480_ = instr_data[21] ? _1502_ : _1500_;
  assign _1482_ = instr_data[21] ? _1506_ : _1504_;
  assign _1484_ = instr_data[21] ? _1510_ : _1508_;
  assign _1486_ = instr_data[21] ? _1514_ : _1512_;
  assign _1488_ = instr_data[21] ? _1518_ : _1516_;
  assign _1490_ = instr_data[21] ? _1522_ : _1520_;
  assign _1492_ = instr_data[20] ? \REG[1]  : \REG[0] ;
  assign _1512_ = instr_data[20] ? \REG[21]  : \REG[20] ;
  assign _1514_ = instr_data[20] ? \REG[23]  : \REG[22] ;
  assign _1516_ = instr_data[20] ? \REG[25]  : \REG[24] ;
  assign _1518_ = instr_data[20] ? \REG[27]  : \REG[26] ;
  assign _1520_ = instr_data[20] ? \REG[29]  : \REG[28] ;
  assign _1522_ = instr_data[20] ? \REG[31]  : \REG[30] ;
  assign _1494_ = instr_data[20] ? \REG[3]  : \REG[2] ;
  assign _1496_ = instr_data[20] ? \REG[5]  : \REG[4] ;
  assign _1498_ = instr_data[20] ? \REG[7]  : \REG[6] ;
  assign _1500_ = instr_data[20] ? \REG[9]  : \REG[8] ;
  assign _1502_ = instr_data[20] ? \REG[11]  : \REG[10] ;
  assign _1504_ = instr_data[20] ? \REG[13]  : \REG[12] ;
  assign _1506_ = instr_data[20] ? \REG[15]  : \REG[14] ;
  assign _1508_ = instr_data[20] ? \REG[17]  : \REG[16] ;
  assign _1510_ = instr_data[20] ? \REG[19]  : \REG[18] ;
  assign _1648_ = instr_data[19] ? _1526_ : _1524_;
  assign _1524_ = instr_data[18] ? _1530_ : _1528_;
  assign _1526_ = instr_data[18] ? _1534_ : _1532_;
  assign _1528_ = instr_data[17] ? _1538_ : _1536_;
  assign _1530_ = instr_data[17] ? _1542_ : _1540_;
  assign _1532_ = instr_data[17] ? _1546_ : _1544_;
  assign _1534_ = instr_data[17] ? _1550_ : _1548_;
  assign _1536_ = instr_data[16] ? _1554_ : _1552_;
  assign _1538_ = instr_data[16] ? _1558_ : _1556_;
  assign _1540_ = instr_data[16] ? _1562_ : _1560_;
  assign _1542_ = instr_data[16] ? _1566_ : _1564_;
  assign _1544_ = instr_data[16] ? _1570_ : _1568_;
  assign _1546_ = instr_data[16] ? _1574_ : _1572_;
  assign _1548_ = instr_data[16] ? _1578_ : _1576_;
  assign _1550_ = instr_data[16] ? _1582_ : _1580_;
  assign _1552_ = instr_data[15] ? \REG[1]  : \REG[0] ;
  assign _1572_ = instr_data[15] ? \REG[21]  : \REG[20] ;
  assign _1574_ = instr_data[15] ? \REG[23]  : \REG[22] ;
  assign _1576_ = instr_data[15] ? \REG[25]  : \REG[24] ;
  assign _1578_ = instr_data[15] ? \REG[27]  : \REG[26] ;
  assign _1580_ = instr_data[15] ? \REG[29]  : \REG[28] ;
  assign _1582_ = instr_data[15] ? \REG[31]  : \REG[30] ;
  assign _1554_ = instr_data[15] ? \REG[3]  : \REG[2] ;
  assign _1556_ = instr_data[15] ? \REG[5]  : \REG[4] ;
  assign _1558_ = instr_data[15] ? \REG[7]  : \REG[6] ;
  assign _1560_ = instr_data[15] ? \REG[9]  : \REG[8] ;
  assign _1562_ = instr_data[15] ? \REG[11]  : \REG[10] ;
  assign _1564_ = instr_data[15] ? \REG[13]  : \REG[12] ;
  assign _1566_ = instr_data[15] ? \REG[15]  : \REG[14] ;
  assign _1568_ = instr_data[15] ? \REG[17]  : \REG[16] ;
  assign _1570_ = instr_data[15] ? \REG[19]  : \REG[18] ;
  assign _1584_ = _0152_ & _0004_[31];
  assign _1586_ = _0184_ & _0004_[31];
  assign _1588_ = _0186_ & _0004_[31];
  assign _1590_ = _0190_ & _0004_[31];
  assign _1592_ = _0192_ & _0004_[31];
  assign _1594_ = _0194_ & _0004_[31];
  assign _1596_ = _0196_ & _0004_[31];
  assign _1598_ = _0202_ & _0004_[31];
  assign _1600_ = _0204_ & _0004_[31];
  assign _1602_ = _0206_ & _0004_[31];
  assign _1604_ = _0208_ & _0004_[31];
  assign _1606_ = _0156_ & _0004_[31];
  assign _1608_ = _0212_ & _0004_[31];
  assign _1610_ = _0214_ & _0004_[31];
  assign _1612_ = _0216_ & _0004_[31];
  assign _1614_ = _0218_ & _0004_[31];
  assign _1616_ = _0224_ & _0004_[31];
  assign _1618_ = _0226_ & _0004_[31];
  assign _1620_ = _0228_ & _0004_[31];
  assign _1622_ = _0230_ & _0004_[31];
  assign _1624_ = _0234_ & _0004_[31];
  assign _1626_ = _0236_ & _0004_[31];
  assign _1628_ = _0160_ & _0004_[31];
  assign _1630_ = _0238_ & _0004_[31];
  assign _1632_ = _0240_ & _0004_[31];
  assign _1634_ = _0164_ & _0004_[31];
  assign _1636_ = _0168_ & _0004_[31];
  assign _1638_ = _0170_ & _0004_[31];
  assign _1640_ = _0172_ & _0004_[31];
  assign _1642_ = _0174_ & _0004_[31];
  assign _1644_ = _0180_ & _0004_[31];
  assign _1646_ = _0182_ & _0004_[31];
  assign _1652_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1867.21-1867.29" */ reg_vld;
  assign instr_rdy = _1652_ | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1867.21-1867.41" */ fetch_rdy;
  assign _0004_[31] = regwr_en ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1869.7-1869.15|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1869.3-1870.33" */ 1'h1 : 1'h0;
  assign _0002_ = regwr_en ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1869.7-1869.15|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1869.3-1870.33" */ regwr_data : 32'hxxxxxxxx;
  assign _0000_ = regwr_en ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1869.7-1869.15|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1869.3-1870.33" */ regwr_sel : 5'hxx;
  assign _1653_ = _1440_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1865.12-1865.32|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1865.8-1866.20" */ 1'h0 : 1'hx;
  assign _1654_ = _1438_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1859.12-1859.31|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1859.8-1866.20" */ 1'hx : _1653_;
  assign _1655_ = _1432_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1839.12-1839.34|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1839.8-1866.20" */ 1'h1 : _1654_;
  assign _1657_ = _1430_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1862.8-1862.28|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1862.4-1863.29" */ regwr_data : 32'hxxxxxxxx;
  assign _1659_ = _1438_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1859.12-1859.31|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1859.8-1866.20" */ _1657_ : 32'hxxxxxxxx;
  assign _1365_ = _1436_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1850.13-1850.43|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1850.9-1853.27" */ regwr_data : _1650_;
  assign _1662_ = _1424_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1848.8-1848.16|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1848.4-1853.27" */ 32'd0 : _1365_;
  assign _1664_ = _1432_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1839.12-1839.34|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1839.8-1866.20" */ _1662_ : _1659_;
  assign _1666_ = _1428_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1860.8-1860.28|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1860.4-1861.29" */ regwr_data : 32'hxxxxxxxx;
  assign _1668_ = _1438_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1859.12-1859.31|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1859.8-1866.20" */ _1666_ : 32'hxxxxxxxx;
  assign _1368_ = _1434_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1844.13-1844.43|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1844.9-1847.27" */ regwr_data : _1648_;
  assign _1671_ = _1420_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1842.8-1842.16|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1842.4-1847.27" */ 32'd0 : _1368_;
  assign _1673_ = _1432_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1839.12-1839.34|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1839.8-1866.20" */ _1671_ : _1668_;
  assign ImmF = format_U ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1824.7-1824.15|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1824.3-1827.23" */ instr_data[31:20] : { instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31] };
  assign ImmE = _1446_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1820.7-1820.27|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1820.3-1823.22" */ instr_data[19:12] : { instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31], instr_data[31] };
  assign _0011_ = format_J ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1816.12-1816.20|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1816.8-1819.16" */ instr_data[20] : instr_data[31];
  assign _0009_ = format_B ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1814.12-1814.20|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1814.8-1819.16" */ instr_data[7] : _0011_;
  assign _0007_ = _1444_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1804.12-1804.32|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1804.8-1807.20" */ instr_data[24:21] : instr_data[11:8];
  assign _0005_ = format_S ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1798.12-1798.20|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1798.8-1801.16" */ instr_data[7] : 1'h0;
  assign ImmA = format_I ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1796.7-1796.15|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1796.3-1801.16" */ instr_data[20] : _0005_;
  assign _0004_[30:0] = { _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31], _0004_[31] };
endmodule

/* cellift =  1  */
/* hdlname = "\\kronos_alu" */
/* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1.1-98.10" */
module kronos_alu(op1, op2, aluop, result, aluop_t0, op1_t0, op2_t0, result_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:52.22-52.55" */
  wire [32:0] _000_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:52.22-52.55" */
  wire [32:0] _001_;
  wire [32:0] _002_;
  wire [32:0] _003_;
  wire [32:0] _004_;
  wire [32:0] _005_;
  wire _006_;
  wire _007_;
  wire [3:0] _008_;
  wire [1:0] _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire [1:0] _014_;
  wire [4:0] _015_;
  wire [2:0] _016_;
  wire [1:0] _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire [31:0] _025_;
  wire [31:0] _026_;
  wire [31:0] _027_;
  wire [31:0] _028_;
  wire [31:0] _029_;
  wire _030_;
  wire [31:0] _031_;
  wire _032_;
  wire [31:0] _033_;
  wire [31:0] _034_;
  wire [31:0] _035_;
  wire [31:0] _036_;
  wire [31:0] _037_;
  wire [31:0] _038_;
  wire [31:0] _039_;
  wire [31:0] _040_;
  wire _041_;
  /* cellift = 32'd1 */
  wire _042_;
  wire _043_;
  /* cellift = 32'd1 */
  wire _044_;
  wire [32:0] _045_;
  wire [32:0] _046_;
  wire [32:0] _047_;
  wire [32:0] _048_;
  wire [31:0] _049_;
  wire [31:0] _050_;
  wire [31:0] _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire [1:0] _055_;
  wire [4:0] _056_;
  wire [31:0] _057_;
  wire [31:0] _058_;
  wire [31:0] _059_;
  wire [31:0] _060_;
  wire [31:0] _061_;
  wire [31:0] _062_;
  wire [31:0] _063_;
  wire [31:0] _064_;
  wire [31:0] _065_;
  wire [31:0] _066_;
  wire [31:0] _067_;
  wire [31:0] _068_;
  wire [31:0] _069_;
  wire [31:0] _070_;
  wire [31:0] _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire [31:0] _078_;
  wire [31:0] _079_;
  wire [2:0] _080_;
  wire [3:0] _081_;
  wire [1:0] _082_;
  wire [1:0] _083_;
  wire [31:0] _084_;
  wire [31:0] _085_;
  wire [31:0] _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire [31:0] _090_;
  wire [31:0] _091_;
  wire [31:0] _092_;
  wire [31:0] _093_;
  wire [31:0] _094_;
  wire [31:0] _095_;
  wire [31:0] _096_;
  wire [31:0] _097_;
  wire [31:0] _098_;
  wire [31:0] _099_;
  wire [31:0] _100_;
  wire [31:0] _101_;
  wire [31:0] _102_;
  wire [31:0] _103_;
  wire [31:0] _104_;
  wire [31:0] _105_;
  wire [31:0] _106_;
  wire [31:0] _107_;
  wire [31:0] _108_;
  wire [31:0] _109_;
  wire [31:0] _110_;
  wire [32:0] _111_;
  wire [32:0] _112_;
  wire [32:0] _113_;
  wire [32:0] _114_;
  wire [32:0] _115_;
  wire [32:0] _116_;
  wire [31:0] _117_;
  wire _118_;
  wire [31:0] _119_;
  wire [31:0] _120_;
  wire [31:0] _121_;
  wire [31:0] _122_;
  wire [31:0] _123_;
  wire [31:0] _124_;
  wire [31:0] _125_;
  wire [31:0] _126_;
  wire [31:0] _127_;
  wire [31:0] _128_;
  wire [31:0] _129_;
  wire [31:0] _130_;
  wire [31:0] _131_;
  wire [31:0] _132_;
  wire [31:0] _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire [31:0] _138_;
  wire [31:0] _139_;
  wire [31:0] _140_;
  wire [31:0] _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire [31:0] _145_;
  wire [31:0] _146_;
  wire [31:0] _147_;
  wire [31:0] _148_;
  wire [31:0] _149_;
  wire [31:0] _150_;
  wire [31:0] _151_;
  wire [31:0] _152_;
  wire [31:0] _153_;
  wire [31:0] _154_;
  wire [31:0] _155_;
  wire [31:0] _156_;
  wire [31:0] _157_;
  wire [31:0] _158_;
  wire [31:0] _159_;
  wire [31:0] _160_;
  wire [31:0] _161_;
  wire [31:0] _162_;
  wire [31:0] _163_;
  wire [32:0] _164_;
  wire [32:0] _165_;
  wire [31:0] _166_;
  wire [31:0] _167_;
  wire [31:0] _168_;
  wire [31:0] _169_;
  wire [31:0] _170_;
  wire _171_;
  wire [31:0] _172_;
  wire _173_;
  wire [31:0] _174_;
  wire [31:0] _175_;
  wire [31:0] _176_;
  wire [31:0] _177_;
  wire [31:0] _178_;
  wire [31:0] _179_;
  wire [31:0] _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire [32:0] _191_;
  wire [32:0] _192_;
  wire [32:0] _193_;
  wire [32:0] _194_;
  wire [31:0] _195_;
  /* cellift = 32'd1 */
  wire [31:0] _196_;
  wire [31:0] _197_;
  /* cellift = 32'd1 */
  wire [31:0] _198_;
  wire [31:0] _199_;
  /* cellift = 32'd1 */
  wire [31:0] _200_;
  wire [31:0] _201_;
  /* cellift = 32'd1 */
  wire [31:0] _202_;
  wire _203_;
  /* cellift = 32'd1 */
  wire _204_;
  wire [2:0] _205_;
  /* cellift = 32'd1 */
  wire [2:0] _206_;
  wire _207_;
  /* cellift = 32'd1 */
  wire _208_;
  wire _209_;
  /* cellift = 32'd1 */
  wire _210_;
  wire _211_;
  /* cellift = 32'd1 */
  wire _212_;
  wire _213_;
  /* cellift = 32'd1 */
  wire _214_;
  wire [1:0] _215_;
  /* cellift = 32'd1 */
  wire [1:0] _216_;
  wire _217_;
  /* cellift = 32'd1 */
  wire _218_;
  wire _219_;
  /* cellift = 32'd1 */
  wire _220_;
  wire _221_;
  wire _222_;
  /* cellift = 32'd1 */
  wire _223_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:34.6-34.12" */
  wire R_sign;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:34.6-34.12" */
  wire R_sign_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:30.13-30.20" */
  wire [31:0] adder_B;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:30.13-30.20" */
  wire [31:0] adder_B_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:9.19-9.24" */
  input [3:0] aluop;
  wire [3:0] aluop;
  /* cellift = 32'd1 */
  input [3:0] aluop_t0;
  wire [3:0] aluop_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:21.7-21.10" */
  wire cin;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:21.7-21.10" */
  wire cin_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:31.6-31.10" */
  wire cout;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:31.6-31.10" */
  wire cout_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:38.14-38.18" */
  wire [31:0] data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:38.14-38.18" */
  wire [31:0] data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:7.20-7.23" */
  input [31:0] op1;
  wire [31:0] op1;
  /* cellift = 32'd1 */
  input [31:0] op1_t0;
  wire [31:0] op1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:8.20-8.23" */
  input [31:0] op2;
  wire [31:0] op2;
  /* cellift = 32'd1 */
  input [31:0] op2_t0;
  wire [31:0] op2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:41.14-41.16" */
  wire [31:0] p0;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:41.14-41.16" */
  wire [31:0] p0_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:42.14-42.16" */
  wire [31:0] p1;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:42.14-42.16" */
  wire [31:0] p1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:43.14-43.16" */
  wire [31:0] p2;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:43.14-43.16" */
  wire [31:0] p2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:44.14-44.16" */
  wire [31:0] p3;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:44.14-44.16" */
  wire [31:0] p3_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:45.14-45.16" */
  wire [31:0] p4;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:45.14-45.16" */
  wire [31:0] p4_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:24.13-24.20" */
  wire [31:0] r_adder;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:24.13-24.20" */
  wire [31:0] r_adder_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:25.13-25.18" */
  wire [31:0] r_and;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:25.13-25.18" */
  wire [31:0] r_and_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:37.6-37.12" */
  wire r_comp;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:37.6-37.12" */
  wire r_comp_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:35.6-35.10" */
  wire r_lt;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:35.6-35.10" */
  wire r_lt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:36.6-36.11" */
  wire r_ltu;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:26.13-26.17" */
  wire [31:0] r_or;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:26.13-26.17" */
  wire [31:0] r_or_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:28.14-28.21" */
  wire [31:0] r_shift;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:28.14-28.21" */
  wire [31:0] r_shift_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:27.13-27.18" */
  wire [31:0] r_xor;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:27.13-27.18" */
  wire [31:0] r_xor_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:10.20-10.26" */
  output [31:0] result;
  wire [31:0] result;
  /* cellift = 32'd1 */
  output [31:0] result_t0;
  wire [31:0] result_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:40.7-40.15" */
  wire shift_in;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:40.7-40.15" */
  wire shift_in_t0;
  assign _000_ = { 1'h0, op1 } + /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:52.22-52.55" */ { 1'h0, adder_B };
  assign { cout, R_sign, r_adder[30:0] } = _000_ + /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:52.21-52.62" */ cin;
  assign r_and = op1 & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:55.11-55.20" */ op2;
  assign shift_in = cin & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:73.20-73.33" */ op1[31];
  assign _002_ = ~ { 1'h0, op1_t0 };
  assign _003_ = ~ _001_;
  assign _004_ = ~ { 1'h0, adder_B_t0 };
  assign _005_ = ~ { 32'h00000000, cin_t0 };
  assign _045_ = { 1'h0, op1 } & _002_;
  assign _047_ = _000_ & _003_;
  assign _046_ = { 1'h0, adder_B } & _004_;
  assign _048_ = { 32'h00000000, cin } & _005_;
  assign _191_ = _045_ + _046_;
  assign _193_ = _047_ + _048_;
  assign _111_ = { 1'h0, op1 } | { 1'h0, op1_t0 };
  assign _114_ = _000_ | _001_;
  assign _112_ = { 1'h0, adder_B } | { 1'h0, adder_B_t0 };
  assign _115_ = { 32'h00000000, cin } | { 32'h00000000, cin_t0 };
  assign _192_ = _111_ + _112_;
  assign _194_ = _114_ + _115_;
  assign _164_ = _191_ ^ _192_;
  assign _165_ = _193_ ^ _194_;
  assign _113_ = _164_ | { 1'h0, op1_t0 };
  assign _116_ = _165_ | _001_;
  assign _001_ = _113_ | { 1'h0, adder_B_t0 };
  assign { cout_t0, R_sign_t0, r_adder_t0[30:0] } = _116_ | { 32'h00000000, cin_t0 };
  assign _049_ = op1_t0 & op2;
  assign _052_ = cin_t0 & op1[31];
  assign _050_ = op2_t0 & op1;
  assign _053_ = op1_t0[31] & cin;
  assign _054_ = cin_t0 & op1_t0[31];
  assign _117_ = _049_ | _050_;
  assign _118_ = _052_ | _053_;
  assign r_and_t0 = _117_ | _051_;
  assign shift_in_t0 = _118_ | _054_;
  assign _006_ = | aluop_t0;
  assign _008_ = ~ aluop_t0;
  assign _081_ = aluop & _008_;
  assign _181_ = _081_ == { 3'h0, _008_[0] };
  assign _182_ = _081_ == { 1'h0, _008_[2], 1'h0, _008_[0] };
  assign _183_ = _081_ == { _008_[3:2], 1'h0, _008_[0] };
  assign _184_ = _081_ == { 1'h0, _008_[2:0] };
  assign _185_ = _081_ == { 1'h0, _008_[2:1], 1'h0 };
  assign _186_ = _081_ == { 1'h0, _008_[2], 2'h0 };
  assign _187_ = _081_ == { 2'h0, _008_[1], 1'h0 };
  assign _188_ = _081_ == { 2'h0, _008_[1:0] };
  assign _189_ = _083_ == _009_;
  assign _190_ = _083_ == { _009_[1], 1'h0 };
  assign _206_[0] = _181_ & _006_;
  assign _206_[1] = _182_ & _006_;
  assign _206_[2] = _183_ & _006_;
  assign _210_ = _184_ & _006_;
  assign _212_ = _185_ & _006_;
  assign _214_ = _186_ & _006_;
  assign _216_[0] = _187_ & _006_;
  assign _216_[1] = _188_ & _006_;
  assign _220_ = _189_ & _007_;
  assign _204_ = _190_ & _007_;
  assign _010_ = | { _223_, _220_ };
  assign _011_ = | { _212_, _210_, _206_ };
  assign _012_ = | _206_;
  assign _013_ = | _216_;
  assign _007_ = | { op2_t0[31], op1_t0[31] };
  assign _014_ = ~ { _223_, _220_ };
  assign _015_ = ~ { _212_, _210_, _206_ };
  assign _016_ = ~ _206_;
  assign _017_ = ~ _216_;
  assign _009_ = ~ { op1_t0[31], op2_t0[31] };
  assign _055_ = { _222_, _219_ } & _014_;
  assign _056_ = { _211_, _209_, _205_ } & _015_;
  assign _080_ = _205_ & _016_;
  assign _082_ = _215_ & _017_;
  assign _083_ = { op1[31], op2[31] } & _009_;
  assign _018_ = ! _055_;
  assign _019_ = ! _056_;
  assign _020_ = ! _080_;
  assign _021_ = ! _082_;
  assign _022_ = ! _083_;
  assign _044_ = _018_ & _010_;
  assign _042_ = _019_ & _011_;
  assign _208_ = _020_ & _012_;
  assign _218_ = _021_ & _013_;
  assign _223_ = _022_ & _007_;
  assign _023_ = ~ aluop[3];
  assign _024_ = ~ aluop[1];
  assign _075_ = aluop_t0[3] & _024_;
  assign _076_ = aluop_t0[1] & _023_;
  assign _077_ = aluop_t0[3] & aluop_t0[1];
  assign _137_ = _075_ | _076_;
  assign cin_t0 = _137_ | _077_;
  assign _025_ = ~ { _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_ };
  assign _026_ = ~ { _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_ };
  assign _027_ = ~ { _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_ };
  assign _028_ = ~ { _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_ };
  assign _029_ = ~ { _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_ };
  assign _030_ = ~ _043_;
  assign _031_ = ~ { cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin };
  assign _032_ = ~ aluop[0];
  assign _033_ = ~ { aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2] };
  assign _034_ = ~ { op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0] };
  assign _035_ = ~ { op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1] };
  assign _036_ = ~ { op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2] };
  assign _037_ = ~ { op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3] };
  assign _038_ = ~ { op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4] };
  assign _119_ = { _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_ } | _025_;
  assign _122_ = { _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_ } | _026_;
  assign _125_ = { _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_ } | _027_;
  assign _128_ = { _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_ } | _028_;
  assign _131_ = { _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_ } | _029_;
  assign _134_ = _044_ | _030_;
  assign _139_ = { cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0 } | _031_;
  assign _142_ = aluop_t0[0] | _032_;
  assign _145_ = { aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2] } | _033_;
  assign _148_ = { op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0] } | _034_;
  assign _151_ = { op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1] } | _035_;
  assign _154_ = { op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2] } | _036_;
  assign _157_ = { op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3] } | _037_;
  assign _160_ = { op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4] } | _038_;
  assign _120_ = { _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_ } | { _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_, _209_ };
  assign _123_ = { _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_ } | { _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_, _207_ };
  assign _126_ = { _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_ } | { _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_, _217_ };
  assign _129_ = { _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_ } | { _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_, _213_ };
  assign _132_ = { _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_ } | { _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_, _041_ };
  assign _135_ = _044_ | _043_;
  assign _140_ = { cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0 } | { cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin, cin };
  assign _143_ = aluop_t0[0] | aluop[0];
  assign _146_ = { aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2] } | { aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2], aluop[2] };
  assign _149_ = { op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0] } | { op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0], op2[0] };
  assign _152_ = { op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1] } | { op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1], op2[1] };
  assign _155_ = { op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2] } | { op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2], op2[2] };
  assign _158_ = { op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3] } | { op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3], op2[3] };
  assign _161_ = { op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4] } | { op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4], op2[4] };
  assign _057_ = r_or_t0 & _119_;
  assign _060_ = _196_ & _122_;
  assign _063_ = { R_sign_t0, r_adder_t0[30:0] } & _125_;
  assign _066_ = _200_ & _128_;
  assign _069_ = _202_ & _131_;
  assign _072_ = _204_ & _134_;
  assign _084_ = op2_t0 & _139_;
  assign _087_ = r_lt_t0 & _142_;
  assign _090_ = { op1_t0[0], op1_t0[1], op1_t0[2], op1_t0[3], op1_t0[4], op1_t0[5], op1_t0[6], op1_t0[7], op1_t0[8], op1_t0[9], op1_t0[10], op1_t0[11], op1_t0[12], op1_t0[13], op1_t0[14], op1_t0[15], op1_t0[16], op1_t0[17], op1_t0[18], op1_t0[19], op1_t0[20], op1_t0[21], op1_t0[22], op1_t0[23], op1_t0[24], op1_t0[25], op1_t0[26], op1_t0[27], op1_t0[28], op1_t0[29], op1_t0[30], op1_t0[31] } & _145_;
  assign _093_ = data_t0 & _148_;
  assign _096_ = p0_t0 & _151_;
  assign _099_ = p1_t0 & _154_;
  assign _102_ = p2_t0 & _157_;
  assign _105_ = p3_t0 & _160_;
  assign _108_ = { p4_t0[0], p4_t0[1], p4_t0[2], p4_t0[3], p4_t0[4], p4_t0[5], p4_t0[6], p4_t0[7], p4_t0[8], p4_t0[9], p4_t0[10], p4_t0[11], p4_t0[12], p4_t0[13], p4_t0[14], p4_t0[15], p4_t0[16], p4_t0[17], p4_t0[18], p4_t0[19], p4_t0[20], p4_t0[21], p4_t0[22], p4_t0[23], p4_t0[24], p4_t0[25], p4_t0[26], p4_t0[27], p4_t0[28], p4_t0[29], p4_t0[30], p4_t0[31] } & _145_;
  assign _058_ = r_and_t0 & _120_;
  assign _061_ = r_shift_t0 & _123_;
  assign _064_ = { 31'h00000000, r_comp_t0 } & _126_;
  assign _067_ = r_xor_t0 & _129_;
  assign _070_ = _198_ & _132_;
  assign _073_ = R_sign_t0 & _135_;
  assign _085_ = op2_t0 & _140_;
  assign _088_ = cout_t0 & _143_;
  assign _091_ = op1_t0 & _146_;
  assign _094_ = { shift_in_t0, data_t0[31:1] } & _149_;
  assign _097_ = { shift_in_t0, shift_in_t0, p0_t0[31:2] } & _152_;
  assign _100_ = { shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, p1_t0[31:4] } & _155_;
  assign _103_ = { shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, p2_t0[31:8] } & _158_;
  assign _106_ = { shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, shift_in_t0, p3_t0[31:16] } & _161_;
  assign _109_ = p4_t0 & _146_;
  assign _121_ = _057_ | _058_;
  assign _124_ = _060_ | _061_;
  assign _127_ = _063_ | _064_;
  assign _130_ = _066_ | _067_;
  assign _133_ = _069_ | _070_;
  assign _136_ = _072_ | _073_;
  assign _141_ = _084_ | _085_;
  assign _144_ = _087_ | _088_;
  assign _147_ = _090_ | _091_;
  assign _150_ = _093_ | _094_;
  assign _153_ = _096_ | _097_;
  assign _156_ = _099_ | _100_;
  assign _159_ = _102_ | _103_;
  assign _162_ = _105_ | _106_;
  assign _163_ = _108_ | _109_;
  assign _166_ = r_or ^ r_and;
  assign _167_ = _195_ ^ r_shift;
  assign _168_ = { R_sign, r_adder[30:0] } ^ { 31'h00000000, r_comp };
  assign _169_ = _199_ ^ r_xor;
  assign _170_ = _201_ ^ _197_;
  assign _171_ = _203_ ^ R_sign;
  assign _172_ = op2 ^ _040_;
  assign _173_ = r_lt ^ r_ltu;
  assign _174_ = { op1[0], op1[1], op1[2], op1[3], op1[4], op1[5], op1[6], op1[7], op1[8], op1[9], op1[10], op1[11], op1[12], op1[13], op1[14], op1[15], op1[16], op1[17], op1[18], op1[19], op1[20], op1[21], op1[22], op1[23], op1[24], op1[25], op1[26], op1[27], op1[28], op1[29], op1[30], op1[31] } ^ op1;
  assign _175_ = data ^ { shift_in, data[31:1] };
  assign _176_ = p0 ^ { shift_in, shift_in, p0[31:2] };
  assign _177_ = p1 ^ { shift_in, shift_in, shift_in, shift_in, p1[31:4] };
  assign _178_ = p2 ^ { shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, p2[31:8] };
  assign _179_ = p3 ^ { shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, p3[31:16] };
  assign _180_ = { p4[0], p4[1], p4[2], p4[3], p4[4], p4[5], p4[6], p4[7], p4[8], p4[9], p4[10], p4[11], p4[12], p4[13], p4[14], p4[15], p4[16], p4[17], p4[18], p4[19], p4[20], p4[21], p4[22], p4[23], p4[24], p4[25], p4[26], p4[27], p4[28], p4[29], p4[30], p4[31] } ^ p4;
  assign _059_ = { _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_, _210_ } & _166_;
  assign _062_ = { _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_, _208_ } & _167_;
  assign _065_ = { _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_, _218_ } & _168_;
  assign _068_ = { _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_, _214_ } & _169_;
  assign _071_ = { _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_, _042_ } & _170_;
  assign _074_ = _044_ & _171_;
  assign _086_ = { cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0, cin_t0 } & _172_;
  assign _089_ = aluop_t0[0] & _173_;
  assign _092_ = { aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2] } & _174_;
  assign _095_ = { op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0], op2_t0[0] } & _175_;
  assign _098_ = { op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1], op2_t0[1] } & _176_;
  assign _101_ = { op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2], op2_t0[2] } & _177_;
  assign _104_ = { op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3], op2_t0[3] } & _178_;
  assign _107_ = { op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4], op2_t0[4] } & _179_;
  assign _110_ = { aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2], aluop_t0[2] } & _180_;
  assign _196_ = _059_ | _121_;
  assign _198_ = _062_ | _124_;
  assign _200_ = _065_ | _127_;
  assign _202_ = _068_ | _130_;
  assign result_t0 = _071_ | _133_;
  assign r_lt_t0 = _074_ | _136_;
  assign adder_B_t0 = _086_ | _141_;
  assign r_comp_t0 = _089_ | _144_;
  assign data_t0 = _092_ | _147_;
  assign p0_t0 = _095_ | _150_;
  assign p1_t0 = _098_ | _153_;
  assign p2_t0 = _101_ | _156_;
  assign p3_t0 = _104_ | _159_;
  assign p4_t0 = _107_ | _162_;
  assign r_shift_t0 = _110_ | _163_;
  assign _043_ = | { _222_, _219_ };
  assign _039_ = ~ op1;
  assign _040_ = ~ op2;
  assign _078_ = op1_t0 & _040_;
  assign _079_ = op2_t0 & _039_;
  assign _051_ = op1_t0 & op2_t0;
  assign _138_ = _078_ | _079_;
  assign r_or_t0 = _138_ | _051_;
  assign _041_ = | { _211_, _209_, _205_ };
  assign _195_ = _209_ ? r_and : r_or;
  assign _197_ = _207_ ? r_shift : _195_;
  assign _199_ = _217_ ? { 31'h00000000, r_comp } : { R_sign, r_adder[30:0] };
  assign _201_ = _213_ ? r_xor : _199_;
  assign result = _041_ ? _197_ : _201_;
  assign _203_ = _221_ ? 1'h1 : 1'h0;
  assign r_lt = _043_ ? R_sign : _203_;
  assign r_xor_t0 = op1_t0 | op2_t0;
  assign cin = aluop[3] || /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:46.15-46.35" */ aluop[1];
  assign r_ltu = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:69.11-69.16" */ cout;
  assign r_or = op1 | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:56.10-56.19" */ op2;
  assign _207_ = | /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:90.3-97.10" */ _205_;
  assign _205_[0] = aluop == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:90.3-97.10" */ 4'h1;
  assign _205_[1] = aluop == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:90.3-97.10" */ 4'h5;
  assign _205_[2] = aluop == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:90.3-97.10" */ 4'hd;
  assign _209_ = aluop == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:90.3-97.10" */ 4'h7;
  assign _211_ = aluop == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:90.3-97.10" */ 4'h6;
  assign _213_ = aluop == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:90.3-97.10" */ 4'h4;
  assign _217_ = | /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:90.3-97.10" */ _215_;
  assign _215_[0] = aluop == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:90.3-97.10" */ 4'h2;
  assign _215_[1] = aluop == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:90.3-97.10" */ 4'h3;
  assign _219_ = { op1[31], op2[31] } == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:63.3-68.10" */ 2'h3;
  assign _221_ = { op1[31], op2[31] } == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:63.3-68.10" */ 2'h2;
  assign _222_ = ! /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:63.3-68.10" */ { op1[31], op2[31] };
  assign adder_B = cin ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:51.14-51.30" */ _040_ : op2;
  assign r_comp = aluop[0] ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:70.13-70.31" */ r_ltu : r_lt;
  assign data = aluop[2] ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:72.17-72.46" */ op1 : { op1[0], op1[1], op1[2], op1[3], op1[4], op1[5], op1[6], op1[7], op1[8], op1[9], op1[10], op1[11], op1[12], op1[13], op1[14], op1[15], op1[16], op1[17], op1[18], op1[19], op1[20], op1[21], op1[22], op1[23], op1[24], op1[25], op1[26], op1[27], op1[28], op1[29], op1[30], op1[31] };
  assign p0 = op2[0] ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:75.15-75.55" */ { shift_in, data[31:1] } : data;
  assign p1 = op2[1] ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:76.15-76.57" */ { shift_in, shift_in, p0[31:2] } : p0;
  assign p2 = op2[2] ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:77.15-77.57" */ { shift_in, shift_in, shift_in, shift_in, p1[31:4] } : p1;
  assign p3 = op2[3] ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:78.15-78.57" */ { shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, p2[31:8] } : p2;
  assign p4 = op2[4] ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:79.15-79.59" */ { shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, shift_in, p3[31:16] } : p3;
  assign r_shift = aluop[2] ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:80.20-80.47" */ p4 : { p4[0], p4[1], p4[2], p4[3], p4[4], p4[5], p4[6], p4[7], p4[8], p4[9], p4[10], p4[11], p4[12], p4[13], p4[14], p4[15], p4[16], p4[17], p4[18], p4[19], p4[20], p4[21], p4[22], p4[23], p4[24], p4[25], p4[26], p4[27], p4[28], p4[29], p4[30], p4[31] };
  assign r_xor = op1 ^ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:57.11-57.20" */ op2;
  assign r_adder[31] = R_sign;
  assign r_adder_t0[31] = R_sign_t0;
endmodule

/* cellift =  1  */
/* hdlname = "\\kronos_branch" */
/* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:99.1-126.10" */
module kronos_branch(op, rs1, rs2, branch, branch_t0, op_t0, rs1_t0, rs2_t0);
  wire _000_;
  wire _001_;
  wire [31:0] _002_;
  wire [2:0] _003_;
  wire _004_;
  wire [1:0] _005_;
  wire _006_;
  wire _007_;
  wire [30:0] _008_;
  wire _009_;
  wire [30:0] _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire [31:0] _033_;
  wire [31:0] _034_;
  wire _035_;
  wire _036_;
  wire [30:0] _037_;
  wire [30:0] _038_;
  wire [1:0] _039_;
  wire [2:0] _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  /* cellift = 32'd1 */
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire [31:0] _056_;
  wire _057_;
  wire _058_;
  wire [30:0] _059_;
  wire [30:0] _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  /* cellift = 32'd1 */
  wire _073_;
  wire _074_;
  /* cellift = 32'd1 */
  wire _075_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:114.21-114.30" */
  wire _076_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:114.21-114.30" */
  wire _077_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:114.33-114.60" */
  wire _078_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:114.33-114.60" */
  wire _079_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:122.31-122.34" */
  wire _080_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:123.50-123.53" */
  wire _081_;
  wire [1:0] _082_;
  /* cellift = 32'd1 */
  wire [1:0] _083_;
  wire _084_;
  /* cellift = 32'd1 */
  wire _085_;
  wire _086_;
  /* cellift = 32'd1 */
  wire _087_;
  wire _088_;
  /* cellift = 32'd1 */
  wire _089_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:108.13-108.19" */
  output branch;
  wire branch;
  /* cellift = 32'd1 */
  output branch_t0;
  wire branch_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:110.7-110.9" */
  wire eq;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:110.7-110.9" */
  wire eq_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:111.7-111.9" */
  wire lt;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:111.7-111.9" */
  wire lt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:105.19-105.21" */
  input [2:0] op;
  wire [2:0] op;
  /* cellift = 32'd1 */
  input [2:0] op_t0;
  wire [2:0] op_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:106.20-106.23" */
  input [31:0] rs1;
  wire [31:0] rs1;
  /* cellift = 32'd1 */
  input [31:0] rs1_t0;
  wire [31:0] rs1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:107.20-107.23" */
  input [31:0] rs2;
  wire [31:0] rs2;
  /* cellift = 32'd1 */
  input [31:0] rs2_t0;
  wire [31:0] rs2_t0;
  assign _000_ = | { rs2_t0, rs1_t0 };
  assign _001_ = | op_t0;
  assign _056_ = rs1_t0 | rs2_t0;
  assign _002_ = ~ _056_;
  assign _033_ = rs1 & _002_;
  assign _040_ = op & _003_;
  assign _034_ = rs2 & _002_;
  assign _068_ = _033_ == _034_;
  assign _069_ = _040_ == { _003_[2], 1'h0, _003_[0] };
  assign _070_ = _040_ == _003_;
  assign _071_ = _040_ == { 2'h0, _003_[0] };
  assign eq_t0 = _068_ & _000_;
  assign _083_[0] = _069_ & _001_;
  assign _083_[1] = _070_ & _001_;
  assign _087_ = _071_ & _001_;
  assign _004_ = | _083_;
  assign _005_ = ~ _083_;
  assign _003_ = ~ op_t0;
  assign _039_ = _082_ & _005_;
  assign _006_ = ! _039_;
  assign _007_ = ! _040_;
  assign _085_ = _006_ & _004_;
  assign _089_ = _007_ & _001_;
  assign _017_ = { _035_, _037_ } < { _058_, _060_ };
  assign _018_ = $signed({ _057_, _037_ }) < $signed({ _036_, _060_ });
  assign _019_ = { _057_, _059_ } < { _036_, _038_ };
  assign _020_ = $signed({ _035_, _059_ }) < $signed({ _058_, _038_ });
  assign _077_ = _017_ ^ _019_;
  assign _079_ = _018_ ^ _020_;
  assign _008_ = ~ rs1_t0[30:0];
  assign _009_ = ~ rs1_t0[31];
  assign _010_ = ~ rs2_t0[30:0];
  assign _011_ = ~ rs2_t0[31];
  assign _057_ = rs1[31] | rs1_t0[31];
  assign _058_ = rs2[31] | rs2_t0[31];
  assign _035_ = rs1[31] & _009_;
  assign _036_ = rs2[31] & _011_;
  assign _037_ = rs1[30:0] & _008_;
  assign _038_ = rs2[30:0] & _010_;
  assign _059_ = rs1[30:0] | rs1_t0[30:0];
  assign _060_ = rs2[30:0] | rs2_t0[30:0];
  assign _012_ = ~ _084_;
  assign _013_ = ~ _088_;
  assign _014_ = ~ _044_;
  assign _015_ = ~ op[1];
  assign _047_ = _085_ | _012_;
  assign _050_ = _089_ | _013_;
  assign _053_ = _045_ | _014_;
  assign _061_ = op_t0[1] | _015_;
  assign _048_ = _085_ | _084_;
  assign _051_ = _089_ | _088_;
  assign _054_ = _045_ | _044_;
  assign _062_ = op_t0[1] | op[1];
  assign _024_ = eq_t0 & _047_;
  assign _027_ = lt_t0 & _050_;
  assign _030_ = _075_ & _053_;
  assign _041_ = _079_ & _061_;
  assign _025_ = lt_t0 & _048_;
  assign _028_ = eq_t0 & _051_;
  assign _031_ = _073_ & _054_;
  assign _042_ = _077_ & _062_;
  assign _049_ = _024_ | _025_;
  assign _052_ = _027_ | _028_;
  assign _055_ = _030_ | _031_;
  assign _063_ = _041_ | _042_;
  assign _064_ = _080_ ^ _081_;
  assign _065_ = lt ^ eq;
  assign _066_ = _074_ ^ _072_;
  assign _067_ = _078_ ^ _076_;
  assign _026_ = _085_ & _064_;
  assign _029_ = _089_ & _065_;
  assign _032_ = _045_ & _066_;
  assign _043_ = op_t0[1] & _067_;
  assign _073_ = _026_ | _049_;
  assign _075_ = _029_ | _052_;
  assign branch_t0 = _032_ | _055_;
  assign lt_t0 = _043_ | _063_;
  assign _016_ = ~ _086_;
  assign _021_ = _087_ & _012_;
  assign _022_ = _085_ & _016_;
  assign _023_ = _087_ & _085_;
  assign _046_ = _021_ | _022_;
  assign _045_ = _046_ | _023_;
  assign _044_ = _086_ | _084_;
  assign _072_ = _084_ ? _081_ : _080_;
  assign _074_ = _088_ ? eq : lt;
  assign branch = _044_ ? _072_ : _074_;
  assign eq = rs1 == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:113.14-113.24" */ rs2;
  assign _076_ = rs1 < /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:114.21-114.30" */ rs2;
  assign _078_ = $signed(rs1) < /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:114.33-114.60" */ $signed(rs2);
  assign _080_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:122.31-122.34" */ eq;
  assign _081_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:123.50-123.53" */ lt;
  assign _084_ = | /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:120.3-125.10" */ _082_;
  assign _082_[0] = op == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:120.3-125.10" */ 3'h5;
  assign _082_[1] = op == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:120.3-125.10" */ 3'h7;
  assign _086_ = op == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:120.3-125.10" */ 3'h1;
  assign _088_ = ! /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:120.3-125.10" */ op;
  assign lt = op[1] ? /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:114.15-114.60" */ _076_ : _078_;
endmodule

/* cellift =  1  */
/* hdlname = "\\kronos_core" */
/* top =  1  */
/* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:127.1-319.10" */
module kronos_core(clk, rstz, instr_addr, instr_data, instr_req, instr_ack, data_addr, data_rd_data, data_wr_data, data_mask, data_wr_en, data_req, data_ack, software_interrupt, timer_interrupt, external_interrupt, instr_data_t0, instr_ack_t0, instr_addr_t0, instr_req_t0, data_ack_t0
, data_addr_t0, data_mask_t0, data_rd_data_t0, data_req_t0, data_wr_data_t0, data_wr_en_t0, external_interrupt_t0, software_interrupt_t0, timer_interrupt_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:174.7-174.13" */
  wire branch;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:174.7-174.13" */
  wire branch_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:173.14-173.27" */
  wire [31:0] branch_target;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:173.14-173.27" */
  wire [31:0] branch_target_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:152.13-152.16" */
  input clk;
  wire clk;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:164.13-164.21" */
  input data_ack;
  wire data_ack;
  /* cellift = 32'd1 */
  input data_ack_t0;
  wire data_ack_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:158.21-158.30" */
  output [31:0] data_addr;
  wire [31:0] data_addr;
  /* cellift = 32'd1 */
  output [31:0] data_addr_t0;
  wire [31:0] data_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:161.20-161.29" */
  output [3:0] data_mask;
  wire [3:0] data_mask;
  /* cellift = 32'd1 */
  output [3:0] data_mask_t0;
  wire [3:0] data_mask_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:159.20-159.32" */
  input [31:0] data_rd_data;
  wire [31:0] data_rd_data;
  /* cellift = 32'd1 */
  input [31:0] data_rd_data_t0;
  wire [31:0] data_rd_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:163.14-163.22" */
  output data_req;
  wire data_req;
  /* cellift = 32'd1 */
  output data_req_t0;
  wire data_req_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:160.21-160.33" */
  output [31:0] data_wr_data;
  wire [31:0] data_wr_data;
  /* cellift = 32'd1 */
  output [31:0] data_wr_data_t0;
  wire [31:0] data_wr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:162.14-162.24" */
  output data_wr_en;
  wire data_wr_en;
  /* cellift = 32'd1 */
  output data_wr_en_t0;
  wire data_wr_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:185.14-185.25" */
  wire [31:0] decode_addr;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:185.14-185.25" */
  wire [31:0] decode_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:187.13-187.25" */
  wire [3:0] decode_aluop;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:187.13-187.25" */
  wire [3:0] decode_aluop_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:186.7-186.19" */
  wire decode_basic;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:186.7-186.19" */
  wire decode_basic_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:190.7-190.20" */
  wire decode_branch;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:190.7-190.20" */
  wire decode_branch_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:194.7-194.17" */
  wire decode_csr;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:194.7-194.17" */
  wire decode_csr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:197.7-197.21" */
  wire decode_illegal;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:197.7-197.21" */
  wire decode_illegal_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:182.14-182.23" */
  wire [31:0] decode_ir;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:182.14-182.23" */
  wire [31:0] decode_ir_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:189.7-189.18" */
  wire decode_jump;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:189.7-189.18" */
  wire decode_jump_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:191.7-191.18" */
  wire decode_load;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:191.7-191.18" */
  wire decode_load_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:193.13-193.24" */
  wire [3:0] decode_mask;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:193.13-193.24" */
  wire [3:0] decode_mask_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:198.7-198.28" */
  wire decode_misaligned_jmp;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:198.7-198.28" */
  wire decode_misaligned_jmp_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:199.7-199.29" */
  wire decode_misaligned_ldst;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:199.7-199.29" */
  wire decode_misaligned_ldst_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:183.14-183.24" */
  wire [31:0] decode_op1;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:183.14-183.24" */
  wire [31:0] decode_op1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:184.14-184.24" */
  wire [31:0] decode_op2;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:184.14-184.24" */
  wire [31:0] decode_op2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:181.14-181.23" */
  wire [31:0] decode_pc;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:181.14-181.23" */
  wire [31:0] decode_pc_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:203.7-203.17" */
  wire decode_rdy;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:203.7-203.17" */
  wire decode_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:188.7-188.23" */
  wire decode_regwr_alu;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:188.7-188.23" */
  wire decode_regwr_alu_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:192.7-192.19" */
  wire decode_store;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:192.7-192.19" */
  wire decode_store_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:196.13-196.25" */
  wire [1:0] decode_sysop;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:196.13-196.25" */
  wire [1:0] decode_sysop_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:195.7-195.20" */
  wire decode_system;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:195.7-195.20" */
  wire decode_system_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:202.7-202.17" */
  wire decode_vld;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:202.7-202.17" */
  wire decode_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:167.13-167.31" */
  input external_interrupt;
  wire external_interrupt;
  /* cellift = 32'd1 */
  input external_interrupt_t0;
  wire external_interrupt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:180.14-180.22" */
  wire [31:0] fetch_ir;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:180.14-180.22" */
  wire [31:0] fetch_ir_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:179.14-179.22" */
  wire [31:0] fetch_pc;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:179.14-179.22" */
  wire [31:0] fetch_pc_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:201.7-201.16" */
  wire fetch_rdy;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:201.7-201.16" */
  wire fetch_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:200.7-200.16" */
  wire fetch_vld;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:200.7-200.16" */
  wire fetch_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:168.14-168.23" */
  wire [31:0] immediate;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:168.14-168.23" */
  wire [31:0] immediate_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:157.13-157.22" */
  input instr_ack;
  wire instr_ack;
  /* cellift = 32'd1 */
  input instr_ack_t0;
  wire instr_ack_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:154.21-154.31" */
  output [31:0] instr_addr;
  wire [31:0] instr_addr;
  /* cellift = 32'd1 */
  output [31:0] instr_addr_t0;
  wire [31:0] instr_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:155.20-155.30" */
  input [31:0] instr_data;
  wire [31:0] instr_data;
  /* cellift = 32'd1 */
  input [31:0] instr_data_t0;
  wire [31:0] instr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:156.14-156.23" */
  output instr_req;
  wire instr_req;
  /* cellift = 32'd1 */
  output instr_req_t0;
  wire instr_req_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:169.14-169.23" */
  wire [31:0] regrd_rs1;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:171.7-171.19" */
  wire regrd_rs1_en;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:171.7-171.19" */
  wire regrd_rs1_en_t0;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:169.14-169.23" */
  wire [31:0] regrd_rs1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:170.14-170.23" */
  wire [31:0] regrd_rs2;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:172.7-172.19" */
  wire regrd_rs2_en;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:172.7-172.19" */
  wire regrd_rs2_en_t0;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:170.14-170.23" */
  wire [31:0] regrd_rs2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:175.14-175.24" */
  wire [31:0] regwr_data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:175.14-175.24" */
  wire [31:0] regwr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:177.7-177.15" */
  wire regwr_en;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:177.7-177.15" */
  wire regwr_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:204.7-204.20" */
  wire regwr_pending;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:204.7-204.20" */
  wire regwr_pending_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:176.13-176.22" */
  wire [4:0] regwr_sel;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:176.13-176.22" */
  wire [4:0] regwr_sel_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:153.13-153.17" */
  input rstz;
  wire rstz;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:165.13-165.31" */
  input software_interrupt;
  wire software_interrupt;
  /* cellift = 32'd1 */
  input software_interrupt_t0;
  wire software_interrupt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:166.13-166.28" */
  input timer_interrupt;
  wire timer_interrupt;
  /* cellift = 32'd1 */
  input timer_interrupt_t0;
  wire timer_interrupt_t0;
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:277.4-317.3" */
  \$paramod$d40b5217feec905a1dfc70aea45d76e33142502f\kronos_EX  u_ex (
    .branch(branch),
    .branch_t0(branch_t0),
    .branch_target(branch_target),
    .branch_target_t0(branch_target_t0),
    .clk(clk),
    .data_ack(data_ack),
    .data_ack_t0(data_ack_t0),
    .data_addr(data_addr),
    .data_addr_t0(data_addr_t0),
    .data_mask(data_mask),
    .data_mask_t0(data_mask_t0),
    .data_rd_data(data_rd_data),
    .data_rd_data_t0(data_rd_data_t0),
    .data_req(data_req),
    .data_req_t0(data_req_t0),
    .data_wr_data(data_wr_data),
    .data_wr_data_t0(data_wr_data_t0),
    .data_wr_en(data_wr_en),
    .data_wr_en_t0(data_wr_en_t0),
    .decode_addr(decode_addr),
    .decode_addr_t0(decode_addr_t0),
    .decode_aluop(decode_aluop),
    .decode_aluop_t0(decode_aluop_t0),
    .decode_basic(decode_basic),
    .decode_basic_t0(decode_basic_t0),
    .decode_branch(decode_branch),
    .decode_branch_t0(decode_branch_t0),
    .decode_csr(decode_csr),
    .decode_csr_t0(decode_csr_t0),
    .decode_illegal(decode_illegal),
    .decode_illegal_t0(decode_illegal_t0),
    .decode_ir(decode_ir),
    .decode_ir_t0(decode_ir_t0),
    .decode_jump(decode_jump),
    .decode_jump_t0(decode_jump_t0),
    .decode_load(decode_load),
    .decode_load_t0(decode_load_t0),
    .decode_mask(decode_mask),
    .decode_mask_t0(decode_mask_t0),
    .decode_misaligned_jmp(decode_misaligned_jmp),
    .decode_misaligned_jmp_t0(decode_misaligned_jmp_t0),
    .decode_misaligned_ldst(decode_misaligned_ldst),
    .decode_misaligned_ldst_t0(decode_misaligned_ldst_t0),
    .decode_op1(decode_op1),
    .decode_op1_t0(decode_op1_t0),
    .decode_op2(decode_op2),
    .decode_op2_t0(decode_op2_t0),
    .decode_pc(decode_pc),
    .decode_pc_t0(decode_pc_t0),
    .decode_rdy(decode_rdy),
    .decode_rdy_t0(decode_rdy_t0),
    .decode_regwr_alu(decode_regwr_alu),
    .decode_regwr_alu_t0(decode_regwr_alu_t0),
    .decode_store(decode_store),
    .decode_store_t0(decode_store_t0),
    .decode_sysop(decode_sysop),
    .decode_sysop_t0(decode_sysop_t0),
    .decode_system(decode_system),
    .decode_system_t0(decode_system_t0),
    .decode_vld(decode_vld),
    .decode_vld_t0(decode_vld_t0),
    .external_interrupt(external_interrupt),
    .external_interrupt_t0(external_interrupt_t0),
    .regwr_data(regwr_data),
    .regwr_data_t0(regwr_data_t0),
    .regwr_en(regwr_en),
    .regwr_en_t0(regwr_en_t0),
    .regwr_pending(regwr_pending),
    .regwr_pending_t0(regwr_pending_t0),
    .regwr_sel(regwr_sel),
    .regwr_sel_t0(regwr_sel_t0),
    .rstz(rstz),
    .software_interrupt(software_interrupt),
    .software_interrupt_t0(software_interrupt_t0),
    .timer_interrupt(timer_interrupt),
    .timer_interrupt_t0(timer_interrupt_t0)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:234.4-272.3" */
  \$paramod$7ba81c6d179a62ecfdf087977491187ed598ce2e\kronos_ID  u_id (
    .clk(clk),
    .decode_addr(decode_addr),
    .decode_addr_t0(decode_addr_t0),
    .decode_aluop(decode_aluop),
    .decode_aluop_t0(decode_aluop_t0),
    .decode_basic(decode_basic),
    .decode_basic_t0(decode_basic_t0),
    .decode_branch(decode_branch),
    .decode_branch_t0(decode_branch_t0),
    .decode_csr(decode_csr),
    .decode_csr_t0(decode_csr_t0),
    .decode_illegal(decode_illegal),
    .decode_illegal_t0(decode_illegal_t0),
    .decode_ir(decode_ir),
    .decode_ir_t0(decode_ir_t0),
    .decode_jump(decode_jump),
    .decode_jump_t0(decode_jump_t0),
    .decode_load(decode_load),
    .decode_load_t0(decode_load_t0),
    .decode_mask(decode_mask),
    .decode_mask_t0(decode_mask_t0),
    .decode_misaligned_jmp(decode_misaligned_jmp),
    .decode_misaligned_jmp_t0(decode_misaligned_jmp_t0),
    .decode_misaligned_ldst(decode_misaligned_ldst),
    .decode_misaligned_ldst_t0(decode_misaligned_ldst_t0),
    .decode_op1(decode_op1),
    .decode_op1_t0(decode_op1_t0),
    .decode_op2(decode_op2),
    .decode_op2_t0(decode_op2_t0),
    .decode_pc(decode_pc),
    .decode_pc_t0(decode_pc_t0),
    .decode_rdy(decode_rdy),
    .decode_rdy_t0(decode_rdy_t0),
    .decode_regwr_alu(decode_regwr_alu),
    .decode_regwr_alu_t0(decode_regwr_alu_t0),
    .decode_store(decode_store),
    .decode_store_t0(decode_store_t0),
    .decode_sysop(decode_sysop),
    .decode_sysop_t0(decode_sysop_t0),
    .decode_system(decode_system),
    .decode_system_t0(decode_system_t0),
    .decode_vld(decode_vld),
    .decode_vld_t0(decode_vld_t0),
    .fetch_ir(fetch_ir),
    .fetch_ir_t0(fetch_ir_t0),
    .fetch_pc(fetch_pc),
    .fetch_pc_t0(fetch_pc_t0),
    .fetch_rdy(fetch_rdy),
    .fetch_rdy_t0(fetch_rdy_t0),
    .fetch_vld(fetch_vld),
    .fetch_vld_t0(fetch_vld_t0),
    .flush(branch),
    .flush_t0(branch_t0),
    .immediate(immediate),
    .immediate_t0(immediate_t0),
    .regrd_rs1(regrd_rs1),
    .regrd_rs1_en(regrd_rs1_en),
    .regrd_rs1_en_t0(regrd_rs1_en_t0),
    .regrd_rs1_t0(regrd_rs1_t0),
    .regrd_rs2(regrd_rs2),
    .regrd_rs2_en(regrd_rs2_en),
    .regrd_rs2_en_t0(regrd_rs2_en_t0),
    .regrd_rs2_t0(regrd_rs2_t0),
    .regwr_data(regwr_data),
    .regwr_data_t0(regwr_data_t0),
    .regwr_en(regwr_en),
    .regwr_en_t0(regwr_en_t0),
    .regwr_pending(regwr_pending),
    .regwr_pending_t0(regwr_pending_t0),
    .regwr_sel(regwr_sel),
    .regwr_sel_t0(regwr_sel_t0),
    .rstz(rstz)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:208.4-229.3" */
  \$paramod$1ca75966b4f30b3101fd28577b3b4df6f149242a\kronos_IF  u_if (
    .branch(branch),
    .branch_t0(branch_t0),
    .branch_target(branch_target),
    .branch_target_t0(branch_target_t0),
    .clk(clk),
    .fetch_ir(fetch_ir),
    .fetch_ir_t0(fetch_ir_t0),
    .fetch_pc(fetch_pc),
    .fetch_pc_t0(fetch_pc_t0),
    .fetch_rdy(fetch_rdy),
    .fetch_rdy_t0(fetch_rdy_t0),
    .fetch_vld(fetch_vld),
    .fetch_vld_t0(fetch_vld_t0),
    .immediate(immediate),
    .immediate_t0(immediate_t0),
    .instr_ack(instr_ack),
    .instr_ack_t0(instr_ack_t0),
    .instr_addr(instr_addr),
    .instr_addr_t0(instr_addr_t0),
    .instr_data(instr_data),
    .instr_data_t0(instr_data_t0),
    .instr_req(instr_req),
    .instr_req_t0(instr_req_t0),
    .regrd_rs1(regrd_rs1),
    .regrd_rs1_en(regrd_rs1_en),
    .regrd_rs1_en_t0(regrd_rs1_en_t0),
    .regrd_rs1_t0(regrd_rs1_t0),
    .regrd_rs2(regrd_rs2),
    .regrd_rs2_en(regrd_rs2_en),
    .regrd_rs2_en_t0(regrd_rs2_en_t0),
    .regrd_rs2_t0(regrd_rs2_t0),
    .regwr_data(regwr_data),
    .regwr_data_t0(regwr_data_t0),
    .regwr_en(regwr_en),
    .regwr_en_t0(regwr_en_t0),
    .regwr_sel(regwr_sel),
    .regwr_sel_t0(regwr_sel_t0),
    .rstz(rstz)
  );
endmodule

/* cellift =  1  */
/* hdlname = "\\kronos_hcu" */
/* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1005.1-1066.10" */
module kronos_hcu(clk, rstz, flush, instr, regrd_rs1_en, regrd_rs2_en, fetch_vld, fetch_rdy, decode_vld, decode_rdy, regwr_sel, regwr_en, regwr_pending, stall, fetch_rdy_t0, regrd_rs2_en_t0, regrd_rs1_en_t0, regwr_en_t0, regwr_sel_t0, fetch_vld_t0, decode_rdy_t0
, decode_vld_t0, flush_t0, instr_t0, regwr_pending_t0, stall_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1060.23-1060.51" */
  wire _000_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1060.23-1060.51" */
  wire _001_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1061.23-1061.51" */
  wire _002_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1061.23-1061.51" */
  wire _003_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.47-1062.85" */
  wire _004_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.47-1062.85" */
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire [4:0] _009_;
  wire [4:0] _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire [4:0] _031_;
  wire [4:0] _032_;
  wire [4:0] _033_;
  wire [4:0] _034_;
  wire [4:0] _035_;
  wire [4:0] _036_;
  wire [4:0] _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire [4:0] _053_;
  wire [4:0] _054_;
  wire [4:0] _055_;
  wire [4:0] _056_;
  wire [4:0] _057_;
  wire [4:0] _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire [4:0] _062_;
  wire _063_;
  wire _064_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1060.56-1060.68" */
  wire _065_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1060.56-1060.68" */
  wire _066_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1061.56-1061.68" */
  wire _067_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1061.56-1061.68" */
  wire _068_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.60-1062.84" */
  wire _069_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.60-1062.84" */
  wire _070_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1064.7-1064.29" */
  wire _071_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1064.7-1064.29" */
  wire _072_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.58-1062.85" */
  wire _073_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.45-1062.86" */
  wire _074_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.18-1062.41" */
  wire _075_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.18-1062.41" */
  wire _076_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1021.13-1021.16" */
  input clk;
  wire clk;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1030.13-1030.23" */
  input decode_rdy;
  wire decode_rdy;
  /* cellift = 32'd1 */
  input decode_rdy_t0;
  wire decode_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1029.13-1029.23" */
  input decode_vld;
  wire decode_vld;
  /* cellift = 32'd1 */
  input decode_vld_t0;
  wire decode_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1028.13-1028.22" */
  input fetch_rdy;
  wire fetch_rdy;
  /* cellift = 32'd1 */
  input fetch_rdy_t0;
  wire fetch_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1027.13-1027.22" */
  input fetch_vld;
  wire fetch_vld;
  /* cellift = 32'd1 */
  input fetch_vld_t0;
  wire fetch_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1023.13-1023.18" */
  input flush;
  wire flush;
  /* cellift = 32'd1 */
  input flush_t0;
  wire flush_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1024.20-1024.25" */
  input [31:0] instr;
  wire [31:0] instr;
  /* cellift = 32'd1 */
  input [31:0] instr_t0;
  wire [31:0] instr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1025.13-1025.25" */
  input regrd_rs1_en;
  wire regrd_rs1_en;
  /* cellift = 32'd1 */
  input regrd_rs1_en_t0;
  wire regrd_rs1_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1026.13-1026.25" */
  input regrd_rs2_en;
  wire regrd_rs2_en;
  /* cellift = 32'd1 */
  input regrd_rs2_en_t0;
  wire regrd_rs2_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1032.13-1032.21" */
  input regwr_en;
  wire regwr_en;
  /* cellift = 32'd1 */
  input regwr_en_t0;
  wire regwr_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1033.13-1033.26" */
  input regwr_pending;
  wire regwr_pending;
  /* cellift = 32'd1 */
  input regwr_pending_t0;
  wire regwr_pending_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1031.19-1031.28" */
  input [4:0] regwr_sel;
  wire [4:0] regwr_sel;
  /* cellift = 32'd1 */
  input [4:0] regwr_sel_t0;
  wire [4:0] regwr_sel_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1044.12-1044.17" */
  reg [4:0] rpend;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1044.12-1044.17" */
  reg [4:0] rpend_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1042.7-1042.17" */
  wire rs1_hazard;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1042.7-1042.17" */
  wire rs1_hazard_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1043.7-1043.17" */
  wire rs2_hazard;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1043.7-1043.17" */
  wire rs2_hazard_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1022.13-1022.17" */
  input rstz;
  wire rstz;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1034.14-1034.19" */
  output stall;
  wire stall;
  /* cellift = 32'd1 */
  output stall_t0;
  wire stall_t0;
  assign _000_ = regrd_rs1_en & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1060.23-1060.51" */ regwr_pending;
  assign rs1_hazard = _000_ & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1060.22-1060.69" */ _065_;
  assign _002_ = regrd_rs2_en & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1061.23-1061.51" */ regwr_pending;
  assign rs2_hazard = _002_ & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1061.22-1061.69" */ _067_;
  assign _004_ = regwr_en & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.47-1062.85" */ _073_;
  assign stall = _075_ & /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.17-1062.86" */ _074_;
  assign _013_ = regrd_rs1_en_t0 & regwr_pending;
  assign _016_ = _001_ & _065_;
  assign _019_ = regrd_rs2_en_t0 & regwr_pending;
  assign _022_ = _003_ & _067_;
  assign _025_ = regwr_en_t0 & _073_;
  assign _028_ = _076_ & _074_;
  assign _014_ = regwr_pending_t0 & regrd_rs1_en;
  assign _017_ = _066_ & _000_;
  assign _020_ = regwr_pending_t0 & regrd_rs2_en;
  assign _023_ = _068_ & _002_;
  assign _026_ = _070_ & regwr_en;
  assign _029_ = _005_ & _075_;
  assign _015_ = regrd_rs1_en_t0 & regwr_pending_t0;
  assign _018_ = _001_ & _066_;
  assign _021_ = regrd_rs2_en_t0 & regwr_pending_t0;
  assign _024_ = _003_ & _068_;
  assign _027_ = regwr_en_t0 & _070_;
  assign _030_ = _076_ & _005_;
  assign _047_ = _013_ | _014_;
  assign _048_ = _016_ | _017_;
  assign _049_ = _019_ | _020_;
  assign _050_ = _022_ | _023_;
  assign _051_ = _025_ | _026_;
  assign _052_ = _028_ | _029_;
  assign _001_ = _047_ | _015_;
  assign rs1_hazard_t0 = _048_ | _018_;
  assign _003_ = _049_ | _021_;
  assign rs2_hazard_t0 = _050_ | _024_;
  assign _005_ = _051_ | _027_;
  assign stall_t0 = _052_ | _030_;
  assign _062_ = instr[11:7] ^ rpend;
  assign _006_ = ~ _071_;
  assign _053_ = instr_t0[11:7] | rpend_t0;
  assign _054_ = _062_ | _053_;
  assign _031_ = { _071_, _071_, _071_, _071_, _071_ } & instr_t0[11:7];
  assign _032_ = { _006_, _006_, _006_, _006_, _006_ } & rpend_t0;
  assign _033_ = _054_ & { _072_, _072_, _072_, _072_, _072_ };
  assign _055_ = _031_ | _032_;
  assign _056_ = _055_ | _033_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME kronos_hcu */
/* PC_TAINT_INFO STATE_NAME rpend_t0 */
  always_ff @(posedge clk)
    rpend_t0 <= _056_;
  assign _007_ = | { rpend_t0, instr_t0[19:15] };
  assign _008_ = | { rpend_t0, instr_t0[24:20] };
  assign _057_ = rpend_t0 | instr_t0[19:15];
  assign _058_ = rpend_t0 | instr_t0[24:20];
  assign _009_ = ~ _057_;
  assign _010_ = ~ _058_;
  assign _034_ = rpend & _009_;
  assign _036_ = rpend & _010_;
  assign _035_ = instr[19:15] & _009_;
  assign _037_ = instr[24:20] & _010_;
  assign _063_ = _034_ == _035_;
  assign _064_ = _036_ == _037_;
  assign _066_ = _063_ & _007_;
  assign _068_ = _064_ & _008_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1063.2-1065.16" */
/* PC_TAINT_INFO MODULE_NAME kronos_hcu */
/* PC_TAINT_INFO STATE_NAME rpend */
  always_ff @(posedge clk)
    if (_071_) rpend <= instr[11:7];
  assign _038_ = decode_vld_t0 & decode_rdy;
  assign _041_ = fetch_vld_t0 & fetch_rdy;
  assign _039_ = decode_rdy_t0 & decode_vld;
  assign _042_ = fetch_rdy_t0 & fetch_vld;
  assign _040_ = decode_vld_t0 & decode_rdy_t0;
  assign _043_ = fetch_vld_t0 & fetch_rdy_t0;
  assign _059_ = _038_ | _039_;
  assign _060_ = _041_ | _042_;
  assign _070_ = _059_ | _040_;
  assign _072_ = _060_ | _043_;
  assign _011_ = ~ rs1_hazard;
  assign _012_ = ~ rs2_hazard;
  assign _044_ = rs1_hazard_t0 & _012_;
  assign _045_ = rs2_hazard_t0 & _011_;
  assign _046_ = rs1_hazard_t0 & rs2_hazard_t0;
  assign _061_ = _044_ | _045_;
  assign _076_ = _061_ | _046_;
  assign _065_ = rpend == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1060.56-1060.68" */ instr[19:15];
  assign _067_ = rpend == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1061.56-1061.68" */ instr[24:20];
  assign _069_ = decode_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.60-1062.84" */ decode_rdy;
  assign _071_ = fetch_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1064.7-1064.29" */ fetch_rdy;
  assign _073_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.58-1062.85" */ _069_;
  assign _074_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.45-1062.86" */ _004_;
  assign _075_ = rs1_hazard | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1062.18-1062.41" */ rs2_hazard;
endmodule

/* cellift =  1  */
/* hdlname = "\\kronos_lsu" */
/* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1614.1-1722.10" */
module kronos_lsu(decode_pc, decode_ir, decode_op1, decode_op2, decode_addr, decode_basic, decode_aluop, decode_regwr_alu, decode_jump, decode_branch, decode_load, decode_store, decode_mask, decode_csr, decode_system, decode_sysop, decode_illegal, decode_misaligned_jmp, decode_misaligned_ldst, lsu_vld, lsu_rdy
, load_data, regwr_lsu, data_addr, data_rd_data, data_wr_data, data_mask, data_wr_en, data_req, data_ack, decode_addr_t0, decode_aluop_t0, decode_basic_t0, decode_branch_t0, decode_csr_t0, decode_illegal_t0, decode_ir_t0, decode_jump_t0, decode_load_t0, decode_mask_t0, decode_misaligned_jmp_t0, decode_misaligned_ldst_t0
, decode_op1_t0, decode_op2_t0, decode_pc_t0, decode_regwr_alu_t0, decode_store_t0, decode_sysop_t0, decode_system_t0, data_ack_t0, data_addr_t0, data_mask_t0, data_rd_data_t0, data_req_t0, data_wr_data_t0, data_wr_en_t0, load_data_t0, lsu_rdy_t0, lsu_vld_t0, regwr_lsu_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1715.2-1721.26" */
  wire [31:0] _000_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1715.2-1721.26" */
  wire [31:0] _001_;
  wire _002_;
  wire _003_;
  wire [1:0] _004_;
  wire [1:0] _005_;
  wire _006_;
  wire [4:0] _007_;
  wire _008_;
  wire _009_;
  wire [31:0] _010_;
  wire [31:0] _011_;
  wire [31:0] _012_;
  wire [31:0] _013_;
  wire [31:0] _014_;
  wire [31:0] _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire [31:0] _023_;
  wire [31:0] _024_;
  wire [31:0] _025_;
  wire [31:0] _026_;
  wire [31:0] _027_;
  wire [31:0] _028_;
  wire [31:0] _029_;
  wire [31:0] _030_;
  wire [31:0] _031_;
  wire [1:0] _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire [4:0] _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire [31:0] _052_;
  wire [31:0] _053_;
  wire [31:0] _054_;
  wire [31:0] _055_;
  wire [31:0] _056_;
  wire [31:0] _057_;
  wire [31:0] _058_;
  wire [31:0] _059_;
  wire [31:0] _060_;
  wire [31:0] _061_;
  wire [31:0] _062_;
  wire [31:0] _063_;
  wire [1:0] _064_;
  wire _065_;
  wire [31:0] _066_;
  wire [31:0] _067_;
  wire [31:0] _068_;
  wire [31:0] _069_;
  wire [31:0] _070_;
  wire [31:0] _071_;
  wire [31:0] _072_;
  wire [31:0] _073_;
  wire [31:0] _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire [31:0] _081_;
  wire [31:0] _082_;
  wire [31:0] _083_;
  wire [31:0] _084_;
  wire [31:0] _085_;
  wire [31:0] _086_;
  wire [31:0] _087_;
  wire [31:0] _088_;
  wire [31:0] _089_;
  wire [31:0] _090_;
  wire _091_;
  /* cellift = 32'd1 */
  wire _092_;
  wire [31:0] _093_;
  wire [31:0] _094_;
  wire [31:0] _095_;
  wire [31:0] _096_;
  wire [31:0] _097_;
  wire [31:0] _098_;
  wire [31:0] _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire [31:0] _104_;
  /* cellift = 32'd1 */
  wire [31:0] _105_;
  wire [31:0] _106_;
  /* cellift = 32'd1 */
  wire [31:0] _107_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1716.7-1716.37" */
  wire _108_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1716.7-1716.37" */
  wire _109_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1718.12-1718.42" */
  wire _110_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1718.12-1718.42" */
  wire _111_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1691.23-1691.46" */
  wire _112_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1691.23-1691.46" */
  wire _113_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1692.21-1692.60" */
  wire _114_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1692.21-1692.60" */
  wire _115_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1694.37-1694.54" */
  wire _116_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1694.37-1694.54" */
  wire _117_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1691.51-1691.60" */
  wire _118_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1692.33-1692.59" */
  wire _119_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1692.33-1692.59" */
  wire _120_;
  wire _121_;
  /* cellift = 32'd1 */
  wire _122_;
  wire _123_;
  /* cellift = 32'd1 */
  wire _124_;
  wire _125_;
  /* cellift = 32'd1 */
  wire _126_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1683.13-1683.22" */
  wire [31:0] byte_data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1683.13-1683.22" */
  wire [31:0] byte_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1675.13-1675.21" */
  input data_ack;
  wire data_ack;
  /* cellift = 32'd1 */
  input data_ack_t0;
  wire data_ack_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1669.21-1669.30" */
  output [31:0] data_addr;
  wire [31:0] data_addr;
  /* cellift = 32'd1 */
  output [31:0] data_addr_t0;
  wire [31:0] data_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1672.20-1672.29" */
  output [3:0] data_mask;
  wire [3:0] data_mask;
  /* cellift = 32'd1 */
  output [3:0] data_mask_t0;
  wire [3:0] data_mask_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1670.20-1670.32" */
  input [31:0] data_rd_data;
  wire [31:0] data_rd_data;
  /* cellift = 32'd1 */
  input [31:0] data_rd_data_t0;
  wire [31:0] data_rd_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1674.14-1674.22" */
  output data_req;
  wire data_req;
  /* cellift = 32'd1 */
  output data_req_t0;
  wire data_req_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1671.21-1671.33" */
  output [31:0] data_wr_data;
  wire [31:0] data_wr_data;
  /* cellift = 32'd1 */
  output [31:0] data_wr_data_t0;
  wire [31:0] data_wr_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1673.14-1673.24" */
  output data_wr_en;
  wire data_wr_en;
  /* cellift = 32'd1 */
  output data_wr_en_t0;
  wire data_wr_en_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1650.20-1650.31" */
  input [31:0] decode_addr;
  wire [31:0] decode_addr;
  /* cellift = 32'd1 */
  input [31:0] decode_addr_t0;
  wire [31:0] decode_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1652.19-1652.31" */
  input [3:0] decode_aluop;
  wire [3:0] decode_aluop;
  /* cellift = 32'd1 */
  input [3:0] decode_aluop_t0;
  wire [3:0] decode_aluop_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1651.13-1651.25" */
  input decode_basic;
  wire decode_basic;
  /* cellift = 32'd1 */
  input decode_basic_t0;
  wire decode_basic_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1655.13-1655.26" */
  input decode_branch;
  wire decode_branch;
  /* cellift = 32'd1 */
  input decode_branch_t0;
  wire decode_branch_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1659.13-1659.23" */
  input decode_csr;
  wire decode_csr;
  /* cellift = 32'd1 */
  input decode_csr_t0;
  wire decode_csr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1662.13-1662.27" */
  input decode_illegal;
  wire decode_illegal;
  /* cellift = 32'd1 */
  input decode_illegal_t0;
  wire decode_illegal_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1647.20-1647.29" */
  input [31:0] decode_ir;
  wire [31:0] decode_ir;
  /* cellift = 32'd1 */
  input [31:0] decode_ir_t0;
  wire [31:0] decode_ir_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1654.13-1654.24" */
  input decode_jump;
  wire decode_jump;
  /* cellift = 32'd1 */
  input decode_jump_t0;
  wire decode_jump_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1656.13-1656.24" */
  input decode_load;
  wire decode_load;
  /* cellift = 32'd1 */
  input decode_load_t0;
  wire decode_load_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1658.19-1658.30" */
  input [3:0] decode_mask;
  wire [3:0] decode_mask;
  /* cellift = 32'd1 */
  input [3:0] decode_mask_t0;
  wire [3:0] decode_mask_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1663.13-1663.34" */
  input decode_misaligned_jmp;
  wire decode_misaligned_jmp;
  /* cellift = 32'd1 */
  input decode_misaligned_jmp_t0;
  wire decode_misaligned_jmp_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1664.13-1664.35" */
  input decode_misaligned_ldst;
  wire decode_misaligned_ldst;
  /* cellift = 32'd1 */
  input decode_misaligned_ldst_t0;
  wire decode_misaligned_ldst_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1648.20-1648.30" */
  input [31:0] decode_op1;
  wire [31:0] decode_op1;
  /* cellift = 32'd1 */
  input [31:0] decode_op1_t0;
  wire [31:0] decode_op1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1649.20-1649.30" */
  input [31:0] decode_op2;
  wire [31:0] decode_op2;
  /* cellift = 32'd1 */
  input [31:0] decode_op2_t0;
  wire [31:0] decode_op2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1646.20-1646.29" */
  input [31:0] decode_pc;
  wire [31:0] decode_pc;
  /* cellift = 32'd1 */
  input [31:0] decode_pc_t0;
  wire [31:0] decode_pc_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1653.13-1653.29" */
  input decode_regwr_alu;
  wire decode_regwr_alu;
  /* cellift = 32'd1 */
  input decode_regwr_alu_t0;
  wire decode_regwr_alu_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1657.13-1657.25" */
  input decode_store;
  wire decode_store;
  /* cellift = 32'd1 */
  input decode_store_t0;
  wire decode_store_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1661.19-1661.31" */
  input [1:0] decode_sysop;
  wire [1:0] decode_sysop;
  /* cellift = 32'd1 */
  input [1:0] decode_sysop_t0;
  wire [1:0] decode_sysop_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1660.13-1660.26" */
  input decode_system;
  wire decode_system;
  /* cellift = 32'd1 */
  input decode_system_t0;
  wire decode_system_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1682.13-1682.22" */
  wire [31:0] half_data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1682.13-1682.22" */
  wire [31:0] half_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1667.20-1667.29" */
  output [31:0] load_data;
  wire [31:0] load_data;
  /* cellift = 32'd1 */
  output [31:0] load_data_t0;
  wire [31:0] load_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1666.14-1666.21" */
  output lsu_rdy;
  wire lsu_rdy;
  /* cellift = 32'd1 */
  output lsu_rdy_t0;
  wire lsu_rdy_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1665.13-1665.20" */
  input lsu_vld;
  wire lsu_vld;
  /* cellift = 32'd1 */
  input lsu_vld_t0;
  wire lsu_vld_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1668.14-1668.23" */
  output regwr_lsu;
  wire regwr_lsu;
  /* cellift = 32'd1 */
  output regwr_lsu_t0;
  wire regwr_lsu_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1681.13-1681.22" */
  wire [31:0] word_data;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1681.13-1681.22" */
  wire [31:0] word_data_t0;
  assign _002_ = | decode_ir_t0[13:12];
  assign _003_ = | decode_addr_t0[1:0];
  assign _004_ = ~ decode_ir_t0[13:12];
  assign _005_ = ~ decode_addr_t0[1:0];
  assign _032_ = decode_ir[13:12] & _004_;
  assign _064_ = decode_addr[1:0] & _005_;
  assign _100_ = _032_ == { 1'h0, _004_[0] };
  assign _101_ = _064_ == _005_;
  assign _102_ = _064_ == { _005_[1], 1'h0 };
  assign _103_ = _064_ == { 1'h0, _005_[0] };
  assign _111_ = _100_ & _002_;
  assign _122_ = _101_ & _003_;
  assign _124_ = _102_ & _003_;
  assign _126_ = _103_ & _003_;
  assign _033_ = lsu_vld_t0 & decode_store;
  assign _036_ = _113_ & _118_;
  assign _039_ = lsu_vld_t0 & _119_;
  assign _042_ = _115_ & _118_;
  assign _045_ = decode_load_t0 & _116_;
  assign _034_ = decode_store_t0 & lsu_vld;
  assign _037_ = data_ack_t0 & _112_;
  assign _040_ = _120_ & lsu_vld;
  assign _043_ = data_ack_t0 & _114_;
  assign _046_ = _117_ & decode_load;
  assign _035_ = lsu_vld_t0 & decode_store_t0;
  assign _038_ = _113_ & data_ack_t0;
  assign _041_ = lsu_vld_t0 & _120_;
  assign _044_ = _115_ & data_ack_t0;
  assign _047_ = decode_load_t0 & _117_;
  assign _075_ = _033_ | _034_;
  assign _076_ = _036_ | _037_;
  assign _077_ = _039_ | _040_;
  assign _078_ = _042_ | _043_;
  assign _079_ = _045_ | _046_;
  assign _113_ = _075_ | _035_;
  assign data_wr_en_t0 = _076_ | _038_;
  assign _115_ = _077_ | _041_;
  assign data_req_t0 = _078_ | _044_;
  assign regwr_lsu_t0 = _079_ | _047_;
  assign _006_ = | decode_ir_t0[11:7];
  assign _007_ = ~ decode_ir_t0[11:7];
  assign _048_ = decode_ir[11:7] & _007_;
  assign _008_ = ! _032_;
  assign _009_ = ! _048_;
  assign _109_ = _008_ & _002_;
  assign _117_ = _009_ & _006_;
  assign _010_ = ~ { _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_ };
  assign _011_ = ~ { _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_ };
  assign _012_ = ~ { _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_ };
  assign _013_ = ~ { _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_ };
  assign _014_ = ~ { _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_ };
  assign _015_ = ~ { decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14] };
  assign _066_ = { _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_ } | _010_;
  assign _069_ = { _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_ } | _011_;
  assign _072_ = { _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_ } | _012_;
  assign _081_ = { _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_ } | _013_;
  assign _084_ = { _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_ } | _014_;
  assign _087_ = { decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14] } | _015_;
  assign _067_ = { _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_ } | { _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_, _121_ };
  assign _070_ = { _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_ } | { _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_, _125_ };
  assign _073_ = { _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_ } | { _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_, _091_ };
  assign _082_ = { _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_ } | { _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_, _110_ };
  assign _085_ = { _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_ } | { _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_, _108_ };
  assign _088_ = { decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14] } | { decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14], decode_ir[14] };
  assign _023_ = { data_rd_data_t0[15:0], data_rd_data_t0[31:16] } & _066_;
  assign _026_ = data_rd_data_t0 & _069_;
  assign _029_ = _107_ & _072_;
  assign _052_ = word_data_t0 & _081_;
  assign _055_ = _001_ & _084_;
  assign _058_ = { word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15], word_data_t0[15:0] } & _087_;
  assign _061_ = { word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7], word_data_t0[7:0] } & _087_;
  assign _024_ = { data_rd_data_t0[23:0], data_rd_data_t0[31:24] } & _067_;
  assign _027_ = { data_rd_data_t0[7:0], data_rd_data_t0[31:8] } & _070_;
  assign _030_ = _105_ & _073_;
  assign _053_ = half_data_t0 & _082_;
  assign _056_ = byte_data_t0 & _085_;
  assign _059_ = { 16'h0000, word_data_t0[15:0] } & _088_;
  assign _062_ = { 24'h000000, word_data_t0[7:0] } & _088_;
  assign _068_ = _023_ | _024_;
  assign _071_ = _026_ | _027_;
  assign _074_ = _029_ | _030_;
  assign _083_ = _052_ | _053_;
  assign _086_ = _055_ | _056_;
  assign _089_ = _058_ | _059_;
  assign _090_ = _061_ | _062_;
  assign _093_ = { data_rd_data[15:0], data_rd_data[31:16] } ^ { data_rd_data[23:0], data_rd_data[31:24] };
  assign _094_ = data_rd_data ^ { data_rd_data[7:0], data_rd_data[31:8] };
  assign _095_ = _106_ ^ _104_;
  assign _096_ = word_data ^ half_data;
  assign _097_ = _000_ ^ byte_data;
  assign _098_ = { word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15:0] } ^ { 16'h0000, word_data[15:0] };
  assign _099_ = { word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7:0] } ^ { 24'h000000, word_data[7:0] };
  assign _025_ = { _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_, _122_ } & _093_;
  assign _028_ = { _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_, _126_ } & _094_;
  assign _031_ = { _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_, _092_ } & _095_;
  assign _054_ = { _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_, _111_ } & _096_;
  assign _057_ = { _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_ } & _097_;
  assign _060_ = { decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14] } & _098_;
  assign _063_ = { decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14], decode_ir_t0[14] } & _099_;
  assign _105_ = _025_ | _068_;
  assign _107_ = _028_ | _071_;
  assign word_data_t0 = _031_ | _074_;
  assign _001_ = _054_ | _083_;
  assign load_data_t0 = _057_ | _086_;
  assign half_data_t0 = _060_ | _089_;
  assign byte_data_t0 = _063_ | _090_;
  assign _016_ = ~ _123_;
  assign _017_ = ~ decode_load;
  assign _018_ = ~ _121_;
  assign _019_ = ~ decode_store;
  assign _020_ = _124_ & _018_;
  assign _049_ = decode_load_t0 & _019_;
  assign _021_ = _122_ & _016_;
  assign _050_ = decode_store_t0 & _017_;
  assign _022_ = _124_ & _122_;
  assign _051_ = decode_load_t0 & decode_store_t0;
  assign _065_ = _020_ | _021_;
  assign _080_ = _049_ | _050_;
  assign _092_ = _065_ | _022_;
  assign _120_ = _080_ | _051_;
  assign _091_ = _123_ | _121_;
  assign _104_ = _121_ ? { data_rd_data[23:0], data_rd_data[31:24] } : { data_rd_data[15:0], data_rd_data[31:16] };
  assign _106_ = _125_ ? { data_rd_data[7:0], data_rd_data[31:8] } : data_rd_data;
  assign word_data = _091_ ? _104_ : _106_;
  assign _108_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1716.7-1716.37" */ decode_ir[13:12];
  assign _110_ = decode_ir[13:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1718.12-1718.42" */ 2'h1;
  assign _112_ = lsu_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1691.23-1691.46" */ decode_store;
  assign data_wr_en = _112_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1691.22-1691.60" */ _118_;
  assign _114_ = lsu_vld && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1692.21-1692.60" */ _119_;
  assign data_req = _114_ && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1692.20-1692.74" */ _118_;
  assign regwr_lsu = decode_load && /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1694.21-1694.55" */ _116_;
  assign _116_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1694.37-1694.54" */ decode_ir[11:7];
  assign _118_ = ~ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1692.65-1692.74" */ data_ack;
  assign _119_ = decode_load | /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1692.33-1692.59" */ decode_store;
  assign _000_ = _110_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1718.12-1718.42|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1718.8-1721.26" */ half_data : word_data;
  assign load_data = _108_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1716.7-1716.37|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1716.3-1721.26" */ byte_data : _000_;
  assign half_data = decode_ir[14] ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1708.7-1708.15|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1708.3-1711.56" */ { 16'h0000, word_data[15:0] } : { word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15], word_data[15:0] };
  assign byte_data = decode_ir[14] ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1704.7-1704.15|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1704.3-1707.54" */ { 24'h000000, word_data[7:0] } : { word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7], word_data[7:0] };
  assign _121_ = decode_addr[1:0] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1697.3-1702.10" */ 2'h3;
  assign _123_ = decode_addr[1:0] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1697.3-1702.10" */ 2'h2;
  assign _125_ = decode_addr[1:0] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/kronos/cellift/generated/sv2v_out.v:1697.3-1702.10" */ 2'h1;
  assign data_addr = { decode_addr[31:2], 2'h0 };
  assign data_addr_t0 = { decode_addr_t0[31:2], 2'h0 };
  assign data_mask = decode_mask;
  assign data_mask_t0 = decode_mask_t0;
  assign data_wr_data = decode_op2;
  assign data_wr_data_t0 = decode_op2_t0;
  assign lsu_rdy = data_ack;
  assign lsu_rdy_t0 = data_ack_t0;
endmodule
