#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 20:02:14 2025
# Process ID: 3725168
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N6
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N6/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N6/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N6/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N6/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N6/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N6/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3727406
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.074 ; gain = 241.801 ; free physical = 79623 ; free virtual = 191143
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.512; parent = 2372.406; children = 254.105
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.156; parent = 3039.078; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N6/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N6/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3122.043 ; gain = 324.770 ; free physical = 79546 ; free virtual = 191069
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.512; parent = 2372.406; children = 254.107
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4095.125; parent = 3122.047; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3139.855 ; gain = 342.582 ; free physical = 79549 ; free virtual = 191072
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.512; parent = 2372.406; children = 254.107
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4112.938; parent = 3139.859; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3139.855 ; gain = 342.582 ; free physical = 79549 ; free virtual = 191073
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.512; parent = 2372.406; children = 254.107
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4112.938; parent = 3139.859; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3139.855 ; gain = 0.000 ; free physical = 79543 ; free virtual = 191067
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N6/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.574 ; gain = 0.000 ; free physical = 79644 ; free virtual = 191186
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3309.574 ; gain = 0.000 ; free physical = 79648 ; free virtual = 191190
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3309.574 ; gain = 512.301 ; free physical = 79739 ; free virtual = 191220
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.549; parent = 2382.441; children = 254.108
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4250.641; parent = 3277.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3309.574 ; gain = 512.301 ; free physical = 79743 ; free virtual = 191225
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.549; parent = 2382.441; children = 254.108
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4250.641; parent = 3277.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3309.574 ; gain = 512.301 ; free physical = 79751 ; free virtual = 191233
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.549; parent = 2382.441; children = 254.108
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4250.641; parent = 3277.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3309.574 ; gain = 512.301 ; free physical = 79772 ; free virtual = 191258
Synthesis current peak Physical Memory [PSS] (MB): peak = 2636.549; parent = 2382.441; children = 254.108
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4250.641; parent = 3277.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 149   
+---Registers : 
	               21 Bit    Registers := 153   
	               13 Bit    Registers := 150   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 3579.934 ; gain = 782.660 ; free physical = 89130 ; free virtual = 200564
Synthesis current peak Physical Memory [PSS] (MB): peak = 3125.281; parent = 2871.161; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4553.016; parent = 3579.938; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:40 . Memory (MB): peak = 3735.504 ; gain = 938.230 ; free physical = 118185 ; free virtual = 229619
Synthesis current peak Physical Memory [PSS] (MB): peak = 3268.602; parent = 3014.485; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4708.586; parent = 3735.508; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:42 . Memory (MB): peak = 3760.645 ; gain = 963.371 ; free physical = 125285 ; free virtual = 229780
Synthesis current peak Physical Memory [PSS] (MB): peak = 3293.521; parent = 3039.407; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4733.727; parent = 3760.648; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:01:49 . Memory (MB): peak = 4468.301 ; gain = 1671.027 ; free physical = 128291 ; free virtual = 228366
Synthesis current peak Physical Memory [PSS] (MB): peak = 3310.741; parent = 3056.622; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5441.383; parent = 4468.305; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:01:52 . Memory (MB): peak = 4468.301 ; gain = 1671.027 ; free physical = 128258 ; free virtual = 228370
Synthesis current peak Physical Memory [PSS] (MB): peak = 3311.843; parent = 3057.724; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5441.383; parent = 4468.305; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:01:53 . Memory (MB): peak = 4468.301 ; gain = 1671.027 ; free physical = 128308 ; free virtual = 228386
Synthesis current peak Physical Memory [PSS] (MB): peak = 3312.413; parent = 3058.294; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5441.383; parent = 4468.305; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:01:53 . Memory (MB): peak = 4468.301 ; gain = 1671.027 ; free physical = 128117 ; free virtual = 228233
Synthesis current peak Physical Memory [PSS] (MB): peak = 3313.343; parent = 3059.224; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5441.383; parent = 4468.305; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:01:53 . Memory (MB): peak = 4468.301 ; gain = 1671.027 ; free physical = 128182 ; free virtual = 228262
Synthesis current peak Physical Memory [PSS] (MB): peak = 3313.405; parent = 3059.286; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5441.383; parent = 4468.305; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:41 ; elapsed = 00:01:54 . Memory (MB): peak = 4468.301 ; gain = 1671.027 ; free physical = 128089 ; free virtual = 228195
Synthesis current peak Physical Memory [PSS] (MB): peak = 3314.429; parent = 3060.310; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5441.383; parent = 4468.305; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:41 ; elapsed = 00:01:54 . Memory (MB): peak = 4468.301 ; gain = 1671.027 ; free physical = 128129 ; free virtual = 228231
Synthesis current peak Physical Memory [PSS] (MB): peak = 3314.429; parent = 3060.310; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5441.383; parent = 4468.305; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1216|
|3     |LUT1   |   600|
|4     |LUT2   |  5828|
|5     |LUT3   |   900|
|6     |LUT4   |  2700|
|7     |LUT5   |  3750|
|8     |LUT6   |  6300|
|9     |FDRE   |  4256|
|10    |IBUF   |  3603|
|11    |OBUF   |    22|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:41 ; elapsed = 00:01:54 . Memory (MB): peak = 4468.301 ; gain = 1671.027 ; free physical = 128059 ; free virtual = 228181
Synthesis current peak Physical Memory [PSS] (MB): peak = 3314.429; parent = 3060.310; children = 254.120
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5441.383; parent = 4468.305; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:36 ; elapsed = 00:01:50 . Memory (MB): peak = 4468.301 ; gain = 1501.309 ; free physical = 128061 ; free virtual = 228155
Synthesis Optimization Complete : Time (s): cpu = 00:01:41 ; elapsed = 00:01:54 . Memory (MB): peak = 4468.309 ; gain = 1671.027 ; free physical = 128079 ; free virtual = 228148
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4468.309 ; gain = 0.000 ; free physical = 128256 ; free virtual = 228351
INFO: [Netlist 29-17] Analyzing 4820 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N6/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4492.312 ; gain = 0.000 ; free physical = 128030 ; free virtual = 228789
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3604 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3603 instances

Synth Design complete, checksum: e2184901
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:54 ; elapsed = 00:02:07 . Memory (MB): peak = 4492.312 ; gain = 2787.828 ; free physical = 128148 ; free virtual = 228962
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N6/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M300_W6_N6/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4694.035 ; gain = 201.723 ; free physical = 126349 ; free virtual = 229004
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 20:04:44 2025...
