{"vcs1":{"timestamp_begin":1765241030.575956378, "rt":0.93, "ut":0.25, "st":0.07}}
{"vcselab":{"timestamp_begin":1765241031.533611629, "rt":0.77, "ut":0.13, "st":0.04}}
{"link":{"timestamp_begin":1765241032.325381925, "rt":0.12, "ut":0.07, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765241030.378214893}
{"VCS_COMP_START_TIME": 1765241030.378214893}
{"VCS_COMP_END_TIME": 1765241041.783342105}
{"VCS_USER_OPTIONS": "-R -sverilog /home/patata0717/DICD/HW3_groupx/./sim/top_tb3.sv -debug_access+all -full64 +incdir+/home/patata0717/DICD/HW3_groupx/./src+/home/patata0717/DICD/HW3_groupx/./include+/home/patata0717/DICD/HW3_groupx/./sim +define+prog5 +prog_path=/home/patata0717/DICD/HW3_groupx/./sim/prog5 +define+CYCLE=0.4 +define+MAX=100000 +notimingcheck"}
{"vcs1": {"peak_mem": 304088}}
{"vcselab": {"peak_mem": 173872}}
