// Seed: 164849596
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  parameter id_6 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd83
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire _id_3;
  output logic [7:0] id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_6
  );
  always begin : LABEL_0
    id_2[id_3] = -1;
  end
endmodule
