                                                24-Lane 6-Port PCIe® Gen2                                                   89HPES24NT6AG2
                                                System Interconnect Switch                                                                    Datasheet
                                            ®
Device Overview                                                                                 • Two BARs (BAR2 and BAR4) support look-up table based
                                                                                                   address translation
    The 89HPES24NT6AG2 is a member of the IDT family of PCI
                                                                                            – 32 inbound and outbound doorbell registers
Express® switching solutions. The PES24NT6AG2 is a 24-lane, 6-port
system interconnect switch optimized for PCI Express Gen2 packet                            – 4 inbound and outbound message registers
switching in high-performance applications, supporting multiple simulta-                    – Supports up to 64 masters
neous peer-to-peer traffic flows. Target applications include multi-host or                 – Unlimited number of outstanding transactions
intelligent I/O based systems where inter-domain communication is
                                                                                          
                                                                                              Multicast
required, such as servers, storage, communications, and embedded                            – Compliant with the PCI-SIG multicast
systems.                                                                                    – Supports 64 multicast groups
                                                                                            – Supports multicast across non-transparent port
Features                                                                                    – Multicast overlay mechanism support
         High Performance Non-Blocking Switch Architecture
                                                                                            – ECRC regeneration support
        – 24-lane, 6-port PCIe switch with flexible port configuration                     Integrated Direct Memory Access (DMA) Controllers
        – Integrated SerDes supports 5.0 GT/s Gen2 and 2.5 GT/s
              Gen1 operation                                                                – Supports up to 2 DMA upstream ports, each with 2 DMA chan-
        – Delivers up to 24 GBps (192 Gbps) of switching capacity                                nels
        – Supports 128 Bytes to 2 KB maximum payload size                                   – Supports 32-bit and 64-bit memory-to-memory transfers
                                                                                                • Fly-by translation provides reduced latency and increased
        – Low latency cut-through architecture
                                                                                                   performance over buffered approach
        – Supports one virtual channel and eight traffic classes
        Port Configurability
                                                                                                • Supports arbitrary source and destination address alignment
                                                                                                • Supports intra- as well as inter-partition data transfers using
        – Six x4 ports                                                                             the non-transparent endpoint
        – Automatic per port link width negotiation                                         – Supports DMA transfers to multicast groups
              (x4 x2  x1)                                                                 – Linked list descriptor-based operation
        – Crosslink support                                                                 – Flexible addressing modes
        – Automatic lane reversal                                                               • Linear addressing
        – Per lane SerDes configuration                                                         • Constant addressing
             • De-emphasis                                                                
                                                                                              Quality of Service (QoS)
             • Receive equalization                                                         – Port arbitration
             • Drive strength                                                                   • Round robin
       
          Innovative Switch Partitioning Feature                                            – Request metering
        – Supports up to 6 fully independent switch partitions                                  • IDT proprietary feature that balances bandwidth among
        – Logically independent switches in the same device                                        switch ports for maximum system throughput
        – Configurable downstream port device numbering                                     – High performance switch core architecture
        – Supports dynamic reconfiguration of switch partitions                                 • Combined Input Output Queued (CIOQ) switch architecture
             • Dynamic port reconfiguration — downstream, upstream,                                with large buffers
                non-transparent bridge                                                     Clocking
             • Dynamic migration of ports between partitions                                – Supports 100 MHz and 125 MHz reference clock frequencies
             • Movable upstream port within and between switch partitions                   – Flexible port clocking modes
        Non-Transparent Bridging (NTB) Support
                                                                                                • Common clock
        – Supports up to 6 NT endpoints per switch, each endpoint can                           • Non-common clock
              communicate with other switch partitions or external PCIe                         • Local port clock with SSC (spread spectrum setting) and port
              domains or CPUs                                                                      reference clock input
        – 6 BARs per NT Endpoint
             • Bar address translation
             • All BARs support 32/64-bit base and limit address translation
                                           IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.
                                                                                 1 of 34                                                     December 17, 2013
   2013 Integrated Device Technology, Inc


IDT 89HPES24NT6AG2 Datasheet
 
   Hot-Plug and Hot Swap                                                     
                                                                                9 General Purpose I/O
  – Hot-plug controller on all ports                                         
                                                                                Test and Debug
     • Hot-plug supported on all downstream switch ports                       – Ability to inject AER errors simplifies in system error handling
  – All ports support hot-plug using low-cost external I2C I/O                      software validation
      expanders                                                                – On-chip link activity and status outputs available for several
  – Configurable presence-detect supports card and cable appli-                     ports
      cations                                                                  – Per port link activity and status outputs available using
  – GPE output pin for hot-plug event notification                                  external I2C I/O expander for all remaining ports
     • Enables SCI/SMI generation for legacy operating system                  – Supports IEEE 1149.6 AC JTAG and IEEE 1149.1 JTAG
         support                                                             
                                                                                Standards and Compatibility
  – Hot-swap capable I/O                                                       – PCI Express Base Specification 2.1 compliant
 
   Power Management                                                            – Implements the following optional PCI Express features
  – Supports D0, D3hot and D3 power management states                              • Advanced Error Reporting (AER) on all ports
  – Active State Power Management (ASPM)                                           • End-to-End CRC (ECRC)
     • Supports L0, L0s, L1, L2/L3 Ready, and L3 link states                       • Access Control Services (ACS)
     • Configurable L0s and L1 entry timers allow performance/                     • Device Serial Number Enhanced Capability
         power-savings tuning                                                      • Sub-System ID and Sub-System Vendor ID Capability
  – SerDes power savings                                                           • Internal Error Reporting
     • Supports low swing / half-swing SerDes operation                            • Multicast
     • SerDes associated with unused ports are turned off                          • VGA and ISA enable
     • SerDes associated with unused lanes are placed in a low                     • L0s and L1 ASPM
         power state                                                               • ARI
  Reliability, Availability, and Serviceability (RAS)
                                                                              Power Supplies
  – ECRC support                                                               – Requires three power supply voltages (1.0V, 2.5V, and 3.3V)
  – AER on all ports                                                          Packaged in a 23mm x 23mm 484-ball Flip Chip BGA with
  – SECDED ECC protection on all internal RAMs                                  1mm ball spacing
  – End-to-end data path parity protection
  – Checksum Serial EEPROM content protected                           Product Description
  – Ability to generate an interrupt (INTx or MSI) on link up/down          With Non-Transparent Bridging functionality and innovative Switch
      transitions                                                      Partitioning feature, the PES24NT6AG2 allows true multi-host or multi-
 
   Initialization / Configuration                                      processor communications in a single device. Integrated DMA control-
  – Supports Root (BIOS, OS, or driver), Serial EEPROM, or             lers enable high-performance system design by off-loading data transfer
      SMBus switch initialization                                      operations across memories from the processors. Each lane is capable
  – Common switch configurations are supported with pin strap-         of 5 GT/s link speed in both directions and is fully compliant with PCI
      ping (no external components)                                    Express Base Specification 2.1.
  – Supports in-system Serial EEPROM initialization/program-
                                                                            A non-transparent bridge (NTB) is required when two PCI Express
      ming
  On-Die Temperature Sensor
                                                                       domains need to communicate to each other. The main function of the
                                                                       NTB block is to initialize and translate addresses and device IDs to
  – Range of 0 to 127.5 degrees Celsius                                allow data exchange across PCI Express domains. The major function-
  – Three programmable temperature thresholds with over and            alities of the NTB block are summarized in Table 1.
      under temperature threshold alarms
  – Automatic recording of maximum high or minimum low
      temperature
                                                                 2 of 34                                                      December 17, 2013


    IDT 89HPES24NT6AG2 Datasheet
Block Diagram
                                                       6-Port Switch Core / 24 Gen2 PCI Express Lanes
                                                                                                   Port
                                      Frame Buffer                   Route Table                Arbitration                 Scheduler
                   Transaction Layer                         Transaction Layer                                                        Transaction Layer
                    Data Link Layer                           Data Link Layer                                                          Data Link Layer
               Multiplexer / Demultiplexer             Multiplexer / Demultiplexer                                                Multiplexer / Demultiplexer
             Phy      Phy       Phy        Phy       Phy        Phy        Phy     Phy                                          Phy      Phy        Phy      Phy
           Logical  Logical   Logical    Logical   Logical    Logical    Logical Logical                                      Logical  Logical    Logical  Logical
            Layer    Layer     Layer      Layer     Layer      Layer      Layer   Layer                                        Layer    Layer      Layer    Layer
           SerDes   SerDes    SerDes     SerDes    SerDes     SerDes    SerDes   SerDes                                       SerDes   SerDes     SerDes SerDes
                        (Port 0)                                  (Port 2)                       (Ports 4, 6, 8,)                            (Port 12)
                                                                 Figure 1 PES24NT6AG2 Block Diagram
               Function                 Number                                                       Description
           NTB ports              Up to 6                  Each device can be configured to have up to 8 NTB functions and can support up to 8 CPUs/roots.
           Mapping table          Up to 64 for entire      Each device can have up to 64 masters ID for address and ID translations.
           entries                device
           Mapping windows        Six 32-bits or three     Each NT port has six BARs, where each BAR opening an NT window to another domain.
                                  64-bits
           Address translation Direct-address and          Lookup-table translation divides the BAR aperture into up to 24 segments, where each segment
                                  lookup table trans-      has independent translation programming and is associated with an entry in a look-up table.
                                  lations
           Doorbell registers     32 bits                  Doorbell register is used for event signaling between domains, where an outbound doorbell bit
                                                           sets a corresponding bit at the inbound doorbell in the other domain.
           Message registers      4 inbound and out-       Message registers allow mailbox message passing between domains -- message placed in the
                                  bound registers of       inbound register will be seen at the outbound register at the other domain.
                                  32-bits
                                                          Table 1 Non-Transparent Bridge Function Summary
SMBus Interface
    The PES24NT6AG2 contains two SMBus interfaces. The slave interface provides full access to the configuration registers in the PES24NT6AG2,
allowing every configuration register in the device to be read or written by an external agent. The master interface allows the default configuration
register values of the PES24NT6AG2 to be overridden following a reset with values programmed in an external serial EEPROM. The master interface
is also used by an external Hot-Plug I/O expander.
                                                                                   3 of 34                                                             December 17, 2013


    IDT 89HPES24NT6AG2 Datasheet
    Each of the two SMBus interfaces contain an SMBus clock pin and an SMBus data pin. In addition, the slave SMBus has SSMBADDR1 and
SSMBADDR2 pins. As shown in Figure 2, the master and slave SMBuses may only be used in a split configuration. In the split configuration, the
master and slave SMBuses operate as two independent buses; thus, multi-master arbitration is not required. The SMBus master interface does not
support SMBus arbitration. As a result, the switch’s SMBus master must be the only master in the SMBus lines that connect to the serial EEPROM
and I/O expander slaves.
                                                                                Processor             Other
                                                         Switch
                                                                                 SMBus        ...    SMBus
                                                                                  Master            Devices
                                                                 SSMBCLK
                                                                 SSMBDAT
                                                                 MSMBCLK
                                                                 MSMBDAT
                                                                                                Hot-Plug
                                                                                 Serial
                                                                                                   I/O
                                                                                EEPROM
                                                                                                Expander
                                                          Figure 2 Split SMBus Interface Configuration
Hot-Plug Interface
    The PES24NT6AG2 supports PCI Express Hot-Plug on each downstream port. To reduce the number of pins required on the device, the
PES24NT6AG2 utilizes an external I/O expander, such as that used on PC motherboards, connected to the SMBus master interface. Following reset
and configuration, whenever the state of a Hot-Plug output needs to be modified, the PES24NT6AG2 generates an SMBus transaction to the I/O
expander with the new value of all of the outputs. Whenever a Hot-Plug input changes, the I/O expander generates an interrupt which is received on
the IOEXPINTN input pin (alternate function of GPIO) of the PES24NT6AG2. In response to an I/O expander interrupt, the PES24NT6AG2 generates
an SMBus transaction to read the state of all of the Hot-Plug inputs from the I/O expander.
General Purpose Input/Output
    The PES24NT6AG2 provides 9 General Purpose I/O (GPIO) pins that may be individually configured as general purpose inputs, general purpose
outputs, or alternate functions. All GPIO pins are shared with other on-chip functions. These alternate functions may be enabled via software, SMBus
slave interface, or serial configuration EEPROM.
Pin Description
    The following tables list the functions of the pins provided on the PES24NT6AG2. Some of the functions listed may be multiplexed onto the same
pin. The active polarity of a signal is defined using a suffix. Signals ending with an “N” are defined as being active, or asserted, when at a logic zero
(low) level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level.
Differential signals end with a suffix “N” or “P.” The differential signal ending in “P” is the positive portion of the differential pair and the differential signal
ending in “N” is the negative portion of the differential pair.
      Note: Pin [x] of a port refers to a lane. For port 0, PE00RN[0] refers to lane 0, PE00RN[1] refers to lane 1, etc.
                                                                             4 of 34                                                           December 17, 2013


IDT 89HPES24NT6AG2 Datasheet
                Signal        Type                                 Name/Description
              PE00RN[3:0]       I   PCI Express Port 0 Serial Data Receive. Differential PCI Express receive pairs for
               PE00RP[3:0]          port 0.
               PE00TN[3:0]     O    PCI Express Port 0 Serial Data Transmit. Differential PCI Express transmit pairs for
               PE00TP[3:0]          port 0.
              PE02RN[3:0]       I   PCI Express Port 2 Serial Data Receive. Differential PCI Express receive pairs for
               PE02RP[3:0]          port 2.
               PE02TN[3:0]     O    PCI Express Port 2 Serial Data Transmit. Differential PCI Express transmit pairs for
               PE02TP[3:0]          port 2.
              PE04RN[3:0]       I   PCI Express Port 4 Serial Data Receive. Differential PCI Express receive pairs for
               PE04RP[3:0]          port 4.
               PE04TN[3:0]     O    PCI Express Port 4 Serial Data Transmit. Differential PCI Express transmit pairs for
               PE04TP[3:0]          port 4.
              PE06RN[3:0]       I   PCI Express Port 6 Serial Data Receive. Differential PCI Express receive pairs for
               PE06RP[3:0]          port 6.
               PE06TN[3:0]     O    PCI Express Port 6 Serial Data Transmit. Differential PCI Express transmit pairs for
               PE06TP[3:0]          port 6.
              PE08RN[3:0]       I   PCI Express Port 8 Serial Data Receive. Differential PCI Express receive pair for
               PE08RP[3:0]          port 8.
               PE08TN[3:0]     O    PCI Express Port 8 Serial Data Transmit. Differential PCI Express transmit pair for
               PE08TP[3:0]          port 8.
              PE12RN[3:0]       I   PCI Express Port 12 Serial Data Receive. Differential PCI Express receive pair for
               PE12RP[3:0]          port 12.
               PE12TN[3:0]     O    PCI Express Port 12 Serial Data Transmit. Differential PCI Express transmit pair for
               PE12TP[3:0]          port 12.
                                         Table 2 PCI Express Interface Pins
                    Signal     Type                             Name/Description
                   GCLKN[1:0]     I    Global Reference Clock. Differential reference clock input pairs. This
                   GCLKP[1:0]          clock is used as the reference clock by on-chip PLLs to generate the clocks
                                       required for the system logic. The frequency of the differential reference
                                       clock is determined by the GCLKFSEL signal.
                                       Note: Both pairs of the Global Reference Clocks must be connected to and
                                       derived from the same clock source. Refer to the Overview section of
                                       Chapter 2 in the PES24NT6AG2 User Manual for additional details.
                    P00CLKN       I    Port Reference Clock. Differential reference clock pair associated with
                    P00CLKP            port 0.
                    P02CLKN       I    Port Reference Clock. Differential reference clock pair associated with
                    P02CLKP            port 2.
                    P04CLKN       I    Port Reference Clock. Differential reference clock pair associated with
                    P04CLKP            port 4.
                                     Table 3 Reference Clock Pins (Part 1 of 2)
                                                         5 of 34                                                       December 17, 2013


IDT 89HPES24NT6AG2 Datasheet
                    Signal     Type                                Name/Description
                   P06CLKN          I     Port Reference Clock. Differential reference clock pair associated with
                   P06CLKP                port 6.
                   P08CLKN          I     Port Reference Clock. Differential reference clock pair associated with
                   P08CLKP                port 8.
                   P12CLKN          I     Port Reference Clock. Differential reference clock pair associated with
                   P12CLKP                port 12.
                                        Table 3 Reference Clock Pins (Part 2 of 2)
                Signal       Type                                      Name/Description
               MSMBCLK        I/O      Master SMBus Clock. This bidirectional signal is used to synchronize transfers on the
                                       master SMBus. It is active and generating the clock only when the EEPROM or I/O
                                       Expanders are being accessed.
               MSMBDAT        I/O      Master SMBus Data. This bidirectional signal is used for data on the master SMBus.
             SSMBADDR[2,1]      I      Slave SMBus Address. These pins determine the SMBus address to which the slave
                                       SMBus interface responds.
               SSMBCLK        I/O      Slave SMBus Clock. This bidirectional signal is used to synchronize transfers on the
                                       slave SMBus.
               SSMBDAT        I/O      Slave SMBus Data. This bidirectional signal is used for data on the slave SMBus.
                                               Table 4 SMBus Interface Pins
                    Signal     Type                                Name/Description
                    GPIO[0]       I/O     General Purpose I/O.
                                          This pin can be configured as a general purpose I/O pin.
                                          1st Alternate function pin name: PART0PERSTN
                                          1st Alternate function pin type: Input/Output
                                          1st Alternate function: Assertion of this signal initiated a partition funda-
                                          mental reset in the corresponding partition.
                    GPIO[1]       I/O     General Purpose I/O.
                                          This pin can be configured as a general purpose I/O pin.
                                          1st Alternate function pin name: PART1PERSTN
                                          1st Alternate function pin type: Input/Output
                                          1st Alternate function: Assertion of this signal initiated a partition funda-
                                          mental reset in the corresponding partition.
                    GPIO[2]       I/O     General Purpose I/O.
                                          This pin can be configured as a general purpose I/O pin.
                                          1st Alternate function pin name: PART2PERSTN
                                          1st Alternate function pin type: Input/Output
                                          1st Alternate function: Assertion of this signal initiated a partition funda-
                                          mental reset in the corresponding partition.
                                          2nd Alternate function pin name: P4LINKUPN
                                          2nd Alternate function pin type: Output
                                          2nd Alternate function: Port 4 Link Up Status output.
                                      Table 5 General Purpose I/O Pins (Part 1 of 2)
                                                           6 of 34                                                         December 17, 2013


IDT 89HPES24NT6AG2 Datasheet
                    Signal   Type                               Name/Description
                    GPIO[3]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: PART3PERSTN
                                     1st Alternate function pin type: Input/Output
                                     1st Alternate function: Assertion of this signal initiated a partition funda-
                                     mental reset in the corresponding partition.
                                     2nd Alternate function pin name: P4ACTIVEN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 4 Link Active Status Output.
                    GPIO[4]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: FAILOVER0
                                     1st Alternate function pin type: Input
                                     1st Alternate function: When this signal changes state and the correspond-
                                     ing failover capability is enabled, a failover event is signaled.
                                     2nd Alternate function pin name: P0LINKUPN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 0 Link Up Status output.
                    GPIO[5]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: GPEN
                                     1st Alternate function pin type: Output
                                     1st Alternate function: Hot-plug general purpose even output.
                                     2nd Alternate function pin name: P0ACTIVEN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 0 Link Active Status Output.
                    GPIO[6]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: FAILOVER1
                                     1st Alternate function pin type: Input
                                     1st Alternate function: When this signal changes state and the correspond-
                                     ing failover capability is enabled, a failover event is signaled.
                                     2nd Alternate function pin name: FAILOVER3
                                     2nd Alternate function pin type: Input
                                     2nd Alternate function: When this signal changes state and the correspond-
                                     ing failover capability is enabled, a failover event is signaled.
                    GPIO[7]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: FAILOVER2
                                     1st Alternate function pin type: Input
                                     1st Alternate function: When this signal changes state and the correspond-
                                     ing failover capability is enabled, a failover event is signaled.
                                     2nd Alternate function pin name: P8LINKUPN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 8 Link Up Status output.
                    GPIO[8]   I/O    General Purpose I/O.
                                     This pin can be configured as a general purpose I/O pin.
                                     1st Alternate function pin name: IOEXPINTN
                                     1st Alternate function pin type: Input
                                     1st Alternate function: IO expander interrupt.
                                     2nd Alternate function pin name: P8ACTIVEN
                                     2nd Alternate function pin type: Output
                                     2nd Alternate function: Port 8 Link Active Status Output.
                                  Table 5 General Purpose I/O Pins (Part 2 of 2)
                                                      7 of 34                                                      December 17, 2013


IDT 89HPES24NT6AG2 Datasheet
                Signal       Type                                Name/Description
               STK0CFG[0]      I  Stack 0 Configuration. This pin selects the configuration of stack 0.
               STK1CFG[0]      I  Stack 1 Configuration. This pin selects the configuration of stack 1.
               STK2CFG[0]      I  Stack 2 Configuration. This pin selects the configuration of stack 2.
                                        Table 6 Stack Configuration Pins
                Signal       Type                                Name/Description
              CLKMODE[1:0]     I  Clock Mode. These signals determine the port clocking mode used by ports of the
                                  device.
               GCLKFSEL        I  Global Clock Frequency Select. These signals select the frequency of the GCLKP
                                  and GCLKN signals.
                                  0x0 100 MHz
                                  0x1 125 MHz
                PERSTN         I  Fundamental Reset. Assertion of this signal resets all logic inside the device.
                RSTHALT        I  Reset Halt. When this signal is asserted during a switch fundamental reset sequence,
                                  the switch remains in a quasi-reset state with the Master and Slave SMBuses active.
                                  This allows software to read and write registers internal to the device before normal
                                  device operation begins. The device exits the quasi-reset state when the RSTHALT bit
                                  is cleared in the SWCTL register by an SMBus master.
              SWMODE[3:0]      I  Switch Mode. These configuration pins determine the switch operating mode.
                                   These pins should be static and not change following the negation of PERSTN.
                                  0x0 - Single partition
                                  0x1 - Single partition with Serial EEPROM initialization
                                  0x2 - Single partition with Serial EEPROM Jump 0 initialization
                                  0x3 - Single partition with Serial EEPROM Jump 1 initialization
                                  0x4 through 0x7 - Reserved
                                  0x8 - Single partition with reduced latency
                                  0x9 - Single partition with Serial EEPROM initialization and reduced latency
                                  0xA - Multi-partition with Unattached ports
                                  0xB - Multi-partition with Unattached ports and I2C Reset
                                  0xC - Multi-partition with Unattached ports and Serial EEPROM initialization
                                  0xD - Multi-partition with Unattached ports with I2C Reset and Serial EEPROM initial-
                                          ization
                                  0xE - Multi-partition with Disabled ports
                                  0xF - Multi-partition with Disabled ports and Serial EEPROM initialization
                                               Table 7 System Pins
                                                       8 of 34                                                          December 17, 2013


IDT 89HPES24NT6AG2 Datasheet
                  Signal        Type                                       Name/Description
                JTAG_TCK          I      JTAG Clock. This is an input test clock used to clock the shifting of data into or out of
                                         the boundary scan logic or JTAG Controller. JTAG_TCK is independent of the system
                                         clock with a nominal 50% duty cycle.
                 JTAG_TDI         I      JTAG Data Input. This is the serial data input to the boundary scan logic or JTAG
                                         Controller.
                JTAG_TDO         O       JTAG Data Output. This is the serial data shifted out from the boundary scan logic or
                                         JTAG Controller. When no data is being shifted out, this signal is tri-stated.
                JTAG_TMS          I      JTAG Mode. The value on this signal controls the test mode select of the boundary
                                         scan logic or JTAG Controller.
              JTAG_TRST_N         I      JTAG Reset. This active low signal asynchronously resets the boundary scan logic
                                         and JTAG TAP Controller. An external pull-up on the board is recommended to meet
                                         the JTAG specification in cases where the tester can access this signal. However, for
                                         systems running in functional mode, one of the following should occur:
                                         1) actively drive this signal low with control logic
                                         2) statically drive this signal low with an external pull-down on the board
                                                         Table 8 Test Pins
                     Signal      Type                                  Name/Description
                    REFRES[5:0]   Analog    External Reference Resistor. Reference for the corresponding SerDes
                                            bias currents and PLL calibration circuitry. A 3K Ohm +/- 1% resistor should
                                            be connected from this pin to ground and isolated from any source of noise
                                            injection. Each bit of this signal corresponds to a SerDes quad, e.g.,
                                            REFRES[5] is the reference resistor for SerDes quad 5.
                    REFRESPLL     Analog    PLL External Reference Resistor. Provides a reference for the PLL bias
                                            currents and PLL calibration circuitry. A 3K Ohm +/- 1% resistor should be
                                            connected from this pin to ground and isolated from any source of noise
                                            injection.
                     VDDCORE        I       Core VDD. Power supply for core logic (1.0V).
                      VDDI/O        I       I/O VDD. LVTTL I/O buffer power supply (3.3V).
                      VDDPEA        I       PCI Express Analog Power. Serdes analog power supply (1.0V).
                     VDDPEHA        I       PCI Express Analog High Power. Serdes analog power supply (2.5V).
                     VDDPETA        I       PCI Express Transmitter Analog Voltage. Serdes transmitter analog
                                            power supply (1.0V).
                        VSS         I       Ground.
                                     Table 9 Power, Ground, and SerDes Resistor Pins
                                                               9 of 34                                                           December 17, 2013


  IDT 89HPES24NT6AG2 Datasheet
Pin Characteristics
    Note: Some input pads of the switch do not contain internal pull-ups or pull-downs. Unused SMBus and System inputs should be tied off to
    appropriate levels. This is especially critical for unused control signal inputs which, if left floating, could adversely affect operation. Also, floating
    pins can cause a slight increase in power consumption. Unused Serdes (Rx and Tx) pins should be left floating. Finally, No Connection pins
    should not be connected.
                                                                                             I/O          Internal
                     Function                 Pin Name            Type      Buffer                                              Notes
                                                                                          Type          Resistor1
                 PCI Express Interface    PE00RN[3:0]               I          PCIe      Serial Link                    Note: Unused SerDes
                                                                           differential2                                pins can be left floating
                                          PE00RP[3:0]               I
                                          PE00TN[3:0]               O
                                          PE00TP[3:0]               O
                                          PE02RN[3:0]               I
                                          PE02RP[3:0]               I
                                          PE02TN[3:0]               O
                                          PE02TP[3:0]               O
                                          PE04RN[3:0]               I
                                          PE04RP[3:0]               I
                                          PE04TN[3:0]               O
                                          PE04TP[3:0]               O
                                          PE06RN[3:0]               I
                                          PE06RP[3:0]               I
                                          PE06TN[3:0]               O
                                          PE06TP[3:0]               O
                                          PE08RN[3:0]               I
                                          PE08RP[3:0]               I
                                          PE08TN[3:0]               O
                                          PE08TP[3:0]               O
                                          PE12RN[3:0]               I
                                          PE12RP[3:0]               I
                                          PE12TN[3:0]               O
                                          PE12TP[3:0]               O
                  Reference Clocks        GCLKN[1:0]                I          HCSL      Diff. Clock                    Refer to Table 11
                                                                                            Input
                                          GCLKP[1:0]                I
                                                                                                                        Note: Unused port
                                          P00CLKN                   I                                                   clock pins should be
                                          P00CLKP                   I                                                   connected to Vss on
                                                                                                                        the board.
                                          P02CLKN                   I
                                          P02CLKP                   I
                                          P04CLKN                   I
                                                          Table 10 Pin Characteristics (Part 1 of 2)
                                                                          10 of 34                                                          December 17, 2013


IDT 89HPES24NT6AG2 Datasheet
                                                                                                      I/O          Internal
                 Function                     Pin Name               Type        Buffer                                                    Notes
                                                                                                   Type          Resistor1
         Reference Clocks (cont.)          P04CLKP                        I        HCSL           Diff. Clock                      Refer to Table 11
                                                                                                     Input
                                           P06CLKN                        I
                                           P06CLKP                        I
                                           P08CLKN                        I
                                           P08CLKP                        I
                                           P12CLKN                        I
                                           P12CLKP                        I
                    SMBus                  MSMBCLK                      I/O        LVTTL             STI3        Note: When unused, these signals must
                                                                                                                 be pulled up on the board using an
                                           MSMBDAT                      I/O                           STI
                                                                                                                 external resistor or current source in
                                                                                                                 accordance with the SMBus specifica-
                                                                                                                 tion.
                                           SSMBADDR[2,1]                  I                                          pull-up
                                           SSMBCLK                      I/O                           STI        Note: When unused, these signals must
                                                                                                                 be pulled up on the board using an
                                           SSMBDAT                      I/O                           STI
                                                                                                                 external resistor or current source in
                                                                                                                 accordance with the SMBus specifica-
                                                                                                                 tion.
            General Purpose I/O            GPIO[8:0]                    I/O        LVTTL          STI, High          pull-up       Unused pins can be left
                                                                                                     Drive                         floating.
             Stack Configuration           STK0CFG[0]                     I        LVTTL             Input          pull-down      Unused pins can be left
                                                                                                                                   floating.
                                           STK1CFG[0]                     I                                         pull-down
                                           STK2CFG[0]                     I                                         pull-down
                  System Pins              CLKMODE[1:0]                   I        LVTTL             Input           pull-up       Unused pins can be left
                                                                                                                                   floating.
                                           GCLKFSEL                       I                                         pull-down
                                           PERSTN                         I                                                        Schmitt trigger
                                           RSTHALT                        I                                         pull-down      Unused pins can be left
                                                                                                                                   floating.
                                           SWMODE[3:0]                    I                                         pull-down
                EJTAG / JTAG               JTAG_TCK                       I        LVTTL              STI            pull-up       Unused pins can be left
                                                                                                                                   floating.
                                           JTAG_TDI                       I                           STI            pull-up
                                           JTAG_TDO                      O
                                           JTAG_TMS                       I                           STI            pull-up
                                           JTAG_TRST_N                    I                           STI            pull-up
        SerDes Reference Resis-            REFRES[5:0]                             Analog                                          Unused pins should be
        tors                                                                                                                       connected to Vss on
                                           REFRESPLL
                                                                                                                                   the board.
                                                            Table 10 Pin Characteristics (Part 2 of 2)
         1. Internal resistor values under typical operating conditions are 92K  for pull-up and 91K for pull-down.
         2. All receiver pins set the DC common mode voltage to ground. All transmitters must be AC coupled to the media.
         3.
            Schmitt Trigger Input (STI).
                                                                               11 of 34                                                               December 17, 2013


 IDT 89HPES24NT6AG2 Datasheet
Logic Diagram — PES24NT6AG2
                                    GCLKN[1:0]
                    Global          GCLKP[1:0]
               Reference Clocks
                                    GCLKFSEL
                                      P00CLKN
                  PCIe Switch         P00CLKP                                     PE00TP[3;0]   PCIe Switch
                 SerDes Input                                                                  SerDes Output
                                                                                  PE00TN[3:0]
                                   PE00RP[3:0]                                                     Port 0
                     Port 0
                                   PE00RN[3:0]
                                      P02CLKN                                                   PCIe Switch
                  PCIe Switch         P02CLKP                                     PE02TP[3:0]
                                                                                               SerDes Output
                 SerDes Input                                                     PE02TN[3:0]
                                   PE02RP[3:0]                                                     Port 2
                     Port 2
                                   PE02RN[3:0]
                                      P04CLKN                                                   PCIe Switch
                  PCIe Switch         P04CLKP                                     PE04TP[3:0]
                                                                                               SerDes Output
                 SerDes Input                                                     PE04TN[3:0]
                                   PE04RP[3:0]                                                     Port 4
                     Port 4
                                   PE04RN[3:0]
                                     P06CLKN                                                    PCIe Switch
                  PCIe Switch         P06CLKP                                     PE06TP[3:0]
                                                                                               SerDes Output
                 SerDes Input                                                     PE06TN[3:0]
                                   PE06RP[3:0]                                                     Port 6
                     Port 6
                                   PE06RN[3:0]
                                      P08CLKN
                                                                                  PE08TP[3:0]
                                                                                                PCIe Switch
                  PCIe Switch         P08CLKP                                                  SerDes Output
                 SerDes Input                                                     PE08TN[3:0]
                                   PE08RP[3:0]
                                                                                                   Port 8
                     Port 8
                                   PE08RN[3:0]             PES24NT6AG2
                                     P12CLKN
                  PCIe Switch                                                     PE12TP[3:0]
                                                                                                PCIe Switch
                                      P12CLKP
                 SerDes Input                                                                  SerDes Output
                                                                                  PE12TN[3:0]
                    Port 12        PE12RP[3:0]                                                    Port 12
                                   PE12RN[3:0]
                                                   2
                                SSMBADDR[2,1]                                                    SerDes
                      Slave                                                       REFRES[5:0]
                                                                                                Reference
                SMBus Interface     SSMBCLK
                                                                                  REFRESPLL      Resistors
                                    SSMBDAT
                   Master                                                      9              General Purpose
                                     MSMBCLK                                      GPIO[8:0]
              SMBus Interface                                                                        I/O
                                     MSMBDAT
                                                   2                              JTAG_TCK
                                 CLKMODE[1:0]                                     JTAG_TDI
                  System             RSTHALT                                      JTAG_TDO      JTAG Pins
                    Pins              PERSTN                                      JTAG_TMS
                                                    4
                                  SWMODE[3:0]                                     JTAG_TRST_N
                                   STK0CFG[0]
                   Stack                                                           VDDCORE
                Configuration      STK1CFG[0]
                                   STK2CFG[0]                                     VDDI/O
                                                                                  VDDPEA
                                                                                              Power/Ground
                                                                                  VDDPEHA
                                                                                  VDDPETA
                                                                                  VSS
                                               Figure 3 PES24NT6AG2 Logic Diagram
                                                            12 of 34                                         December 17, 2013


 IDT 89HPES24NT6AG2 Datasheet
System Clock Parameters
 Values based on systems running at recommended supply voltages and operating temperatures, as shown in Tables 16 and 15.
     Parameter                             Description                           Condition             Min          Typical      Max           Unit
 RefclkFREQ                Input reference clock frequency range                                        100                       1251          MHz
 TC-RISE                   Rising edge rate                                       Differential           0.6                        4           V/ns
 TC-FALL                   Falling edge rate                                      Differential           0.6                        4           V/ns
 VIH                       Differential input high voltage                        Differential         +150                                     mV
 VIL                       Differential input low voltage                         Differential                                    -150          mV
 VCROSS                    Absolute single-ended crossing point                  Single-ended          +250                       +550          mV
                           voltage
 VCROSS-DELTA              Variation of VCROSS over all rising clock             Single-ended                                     +140          mV
                           edges
 VRB                       Ring back voltage margin                               Differential         -100                       +100          mV
 TSTABLE                   Time before VRB is allowed                             Differential          500                                      ps
 TPERIOD-AVG               Average clock period accuracy                                               -300                       2800          ppm
 TPERIOD-ABS               Absolute period, including spread-spec-                                     9.847                     10.203          ns
                           trum and jitter
 TCC-JITTER                Cycle to cycle jitter                                                                                   150           ps
 VMAX                      Absolute maximum input voltage                                                                        +1.15           V
 VMIN                      Absolute minimum input voltage                                               -0.3                                     V
 Duty Cycle                Duty cycle                                                                    40                        60            %
 Rise/Fall Matching        Single ended rising Refclk edge rate ver-                                                   20                        %
                           sus falling Refclk edge rate
 ZC-DC                     Clock source output DC impedance                                              40                        60            
                                                                    Table 11 Input Clock Requirements
  1.
     The input clock frequency will be either 100 or 125 MHz depending on signal GCLKFSEL.
AC Timing Characteristics
                                                                                                   Gen 1                    Gen 2
       Parameter                                    Description                                                                               Units
                                                                                            Min1   Typ1      Max1    Min1   Typ1    Max1
    PCIe Transmit
    UI                       Unit Interval                                                  399.88  400      400.12  199.94  200     200.06     ps
    TTX-EYE                  Minimum Tx Eye Width                                            0.75                     0.75                      UI
    TTX-EYE-MEDIAN-to-       Maximum time between the jitter median and maximum                               0.125                             UI
    MAX-JITTER               deviation from the median
    TTX-RISE, TTX-FALL       TX Rise/Fall Time: 20% - 80%                                    0.125                    0.15                      UI
    TTX- IDLE-MIN            Minimum time in idle                                              20                      20                       UI
                                                          Table 12 PCIe AC Timing Characteristics (Part 1 of 2)
                                                                                   13 of 34                                               December 17, 2013


IDT 89HPES24NT6AG2 Datasheet
                                                                                                      Gen 1                            Gen 2
     Parameter                                  Description                                                                                             Units
                                                                                                 1     Typ1      Max1      Min1          Typ1 Max1
                                                                                           Min
  TTX-IDLE-SET-TO-IDLE Maximum time to transition to a valid Idle after sending                                      8                           8        ns
                          an Idle ordered set
  TTX-IDLE-TO-DIFF-       Maximum time to transition from valid idle to diff data                                    8                           8        ns
  DATA
  TTX-SKEW                Transmitter data skew between any 2 lanes                                                 1.3                         1.3       ns
  TMIN-PULSED             Minimum Instantaneous Lone Pulse Width                                          NA                  0.9                         UI
  TTX-HF-DJ-DD            Transmitter Deterministic Jitter > 1.5MHz Bandwidth                             NA                                   0.15       UI
  TRF-MISMATCH            Rise/Fall Time Differential Mismatch                                            NA                                    0.1       UI
  PCIe Receive
  UI                      Unit Interval                                                    399.88         400    400.12    199.94             200.06      ps
  TRX-EYE (with jitter)   Minimum Receiver Eye Width (jitter tolerance)                      0.4                              0.4                         UI
  TRX-EYE-MEDIUM TO       Max time between jitter median & max deviation                                            0.3                                   UI
  MAX JITTER
  TRX-SKEW                Lane to lane input skew                                                                   20                           8        ns
  TRX-HF-RMS              1.5 — 100 MHz RMS jitter (common clock)                                         NA                                    3.4       ps
  TRX-HF-DJ-DD            Maximum tolerable DJ by the receiver (common clock)                             NA                                    88        ps
  TRX-LF-RMS              10 KHz to 1.5 MHz RMS jitter (common clock)                                     NA                                    4.2       ps
  TRX-MIN-PULSE           Minimum receiver instantaneous eye width                                        NA                  0.6                         UI
                                                        Table 12 PCIe AC Timing Characteristics (Part 2 of 2)
   1.
      Minimum, Typical, and Maximum values meet the requirements under PCI Express Base Specification 2.1.
       Note: Refclk jitter compliant to PCIe Gen2 Common Clock architecture is adequate for the GCLKN/P[x] and PE[x]CLKN/P pins of this IDT
       PCIe switch. This same jitter specification is applicable when interfacing the switch to another IDT switch in a Separate (Non-Common)
       Clock architecture.
                                                                                                                             Timing
                                                                        Reference
                                     Signal              Symbol                               Min       Max      Unit      Diagram
                                                                            Edge
                                                                                                                          Reference
                               GPIO
                               GPIO[8:0]1                 Tpw_13b2           None              50          —       ns      See Figure 4.
                                                               Table 13 GPIO AC Timing Characteristics
                                1.
                                   GPIO signals must meet the setup and hold times if they are synchronous or the minimum pulse width if they
                                are asynchronous.
                                2.
                                   The values for this symbol were determined by calculation, not by testing.
                                                                                 14 of 34                                                           December 17, 2013


IDT 89HPES24NT6AG2 Datasheet
                                          EXTCLK
                                                                                       Tpw_13b
                    GPIO (asynchronous input)
                                                          Figure 4 GPIO AC Timing Waveform
                                                                                                                                    Timing
                                                             Reference
                  Signal                 Symbol                                           Min       Max              Unit          Diagram
                                                                  Edge
                                                                                                                                  Reference
           JTAG
           JTAG_TCK                       Tper_16a                 none                   50.0        —                ns          See Figure 5.
                                         Thigh_16a,                                       10.0       25.0              ns
                                          Tlow_16a
           JTAG_TMS1,                      Tsu_16b         JTAG_TCK rising                2.4         —                ns
           JTAG_TDI
                                          Thld_16b                                         1.0        —                ns
           JTAG_TDO                        Tdo_16c         JTAG_TCK falling                —          20               ns
                                          Tdz_16c2                                         —          20               ns
           JTAG_TRST_N                    Tpw_16d2                 none                   25.0        —                ns
                                                      Table 14 JTAG AC Timing Characteristics
            1.
               The JTAG specification, IEEE 1149.1, recommends that JTAG_TMS should be held at 1 while the signal applied at JTAG_TRST_N
            changes from 0 to 1. Otherwise, a race may occur if JTAG_TRST_N is deasserted (going from low to high) on a rising edge of JTAG_TCK
            when JTAG_TMS is low, because the TAP controller might go to either the Run-Test/Idle state or stay in the Test-Logic-Reset state.
            2. The values for this symbol were determined by calculation, not by testing.
                                                                           15 of 34                                                              December 17, 2013


 IDT 89HPES24NT6AG2 Datasheet
                                                                                       Tlow_16a
                                                                                                    Tper_16a
                                                             Thigh_16a
                        JTAG_TCK
                                                            Thld_16b
                                                          Tsu_16b
                          JTAG_TDI
                                                            Thld_16b
                                                          Tsu_16b
                        JTAG_TMS
                                                                                            Tdo_16c                 Tdz_16c
                        JTAG_TDO
                                                  Tpw_16d
                     JTAG_TRST_N
                                                     Figure 5 JTAG AC Timing Waveform
Recommended Operating Temperature
                                       Grade                                                 Temperature
                                      Commercial                                           0C to +70C Ambient
                                       Industrial                                         -40C to +85C Ambient
                                               Table 15 PES24NT6AG2 Operating Temperatures
Recommended Operating Supply Voltages — Commercial Temperature
            Symbol                       Parameter                        Minimum           Typical         Maximum            Unit
         VDDCORE         Internal logic supply                                  0.9             1.0              1.1             V
         VDDI/O          I/O supply except for SerDes                         3.125             3.3            3.465             V
         VDDPEA1         PCI Express Analog Power                              0.95             1.0              1.1             V
         VDDPEHA2        PCI Express Analog High Power                         2.25             2.5             2.75             V
                 1
         VDDPETA         PCI Express Transmitter Analog Voltage                0.95             1.0              1.1             V
         VSS             Common ground                                           0               0                0              V
                                 Table 16 PES24NT6AG2 Operating Voltages — Commercial Temperature
          1. V PEA and V PETA should have no more than 25mV
              DD        DD                                         peak-peak AC power supply noise superimposed on the 1.0V nominal DC
          value.
          2. V PEHA should have no more than 50mV
              DD                                     peak-peak AC power supply noise superimposed on the 2.5V nominal DC value.
                                                                    16 of 34                                                      December 17, 2013


   IDT 89HPES24NT6AG2 Datasheet
Recommended Operating Supply Voltages — Industrial Temperature
                     Symbol                         Parameter                     Minimum          Typical        Maximum            Unit
                 VDDCORE            Internal logic supply                              0.9            1.0               1.1            V
                 VDDI/O             I/O supply except for SerDes                     3.125            3.3             3.465            V
                 VDDPEA1            PCI Express Analog Power                          0.95            1.0             1.05             V
                 VDDPEHA2           PCI Express Analog High Power                     2.25            2.5              2.75            V
                 VDDPETA1           PCI Express Transmitter Analog Voltage            0.95            1.0               1.1            V
                 VSS                Common ground                                       0              0                 0             V
                                              Table 17 PES24NT6AG2 Operating Voltages — Industrial Temperature
                  1.
                     VDDPEA and VDDPETA should have no more than 25mVpeak-peak AC power supply noise superimposed on the 1.0V nominal DC
                  value.
                  2.
                     VDDPEHA should have no more than 50mVpeak-peak AC power supply noise superimposed on the 2.5V nominal DC value.
Power-Up/Power-Down Sequence
   During power supply ramp-up, VDDCORE must remain at least 1.0V below VDDI/O at all times. There are no other power-up sequence require-
ments for the various operating supply voltages. The power-down sequence can occur in any order.
Power Consumption
   Typical power is measured under the following conditions: 25°C Ambient, 35% total link usage on all ports, typical voltages defined in Table 16
(and also listed below).
   Maximum power is measured under the following conditions: 70°C Ambient, 85% total link usage on all ports, maximum voltages defined in
Table 16 (and also listed below).
                                                                                                      PCIe
                                                          PCIe Analog       PCIe Analog
                                  Core Supply                                                    Transmitter            I/O Supply            Total
                                                             Supply         High Supply
    Number of Active                                                                                 Supply
      Lanes per Port
                                  Typ          Max        Typ       Max     Typ        Max       Typ      Max         Typ       Max       Typ       Max
                                  1.0V        1.1V        1.0V     1.1V     2.5V      2.75V     1.0V      1.1V       3.3V      3.465     Power     Power
     x8/x8/x4/x4         mA       2260         3400       1343      1471     178        178      516       574          3         5
    (Full Swing)
                        Watts     2.26         3.74       1.34      1.62     0.45       0.49     0.52      0.63       0.01      0.02      4.58       6.5
     x8/x8/x4/x4         mA       2260         3400       1155      1265     178        178      268       299          3         5
    (Half Swing)
                        Watts     2.26         3.74       1.16      1.39     0.45       0.49     0.27      0.33       0.01       .02      4.15       5.97
                                                            Table 18 PES24NT6AG2 Power Consumption
         Note 1: The above power consumption assumes that all ports are functioning at Gen2 (5.0 GT/S) speeds. Power consumption can be
         reduced by turning off unused ports through software or through boot EEPROM. Power savings will occur in VDDPEA, VDDPEHA, and
         VDDPETA. Power savings can be estimated as directly proportional to the number of unused ports, since the power consumption of a turned-
         off port is close to zero. For example, if 3 ports out of 16 are turned off, then the power savings for each of the above three power rails can be
         calculated quite simply as 3/16 multiplied by the power consumption indicated in the above table.
         Note 2: Using a port in Gen1 mode (2.5GT/S) results in approximately 18% power savings for each power rail: VDDPEA, VDDPEHA, and
         VDDPETA.
                                                                            17 of 34                                                    December 17, 2013


    IDT 89HPES24NT6AG2 Datasheet
Thermal Considerations
    This section describes thermal considerations for the PES24NT6AG2 (23mm2 FCBGA484 package). The data in Table 19 below contains informa-
tion that is relevant to the thermal performance of the PES24NT6AG2 switch.
              Symbol                             Parameter                           Value          Units                  Conditions
                                                                                                       o
                TJ(max)                       Junction Temperature                     125              C                      Maximum
                                                                                                       o
                TA(max)                       Ambient Temperature                       70              C        Maximum for commercial-rated products
                                                                                        85             o
                                                                                                        C         Maximum for industrial-rated products
                                                                                                     o
                                                                                       15.2           C/W                    Zero air flow
                                                                                                     o
             JA(effective)    Effective Thermal Resistance, Junction-to-Ambient        8.5           C/W                    1 m/S air flow
                                                                                        7.1          oC/W                    2 m/S air flow
                 JB                                                                                 oC/W
                                     Thermal Resistance, Junction-to-Board              3.1
                 JC                                                                                 oC/W
                                      Thermal Resistance, Junction-to-Case             0.15
                   P                     Power Dissipation of the Device                6.5          Watts                     Maximum
                                       Table 19 Thermal Specifications for PES24NT6AG2, 23x23 mm FCBGA484 Package
            Note: It is important for the reliability of this device in any user environment that the junction temperature not exceed the TJ(max) value
            specified in Table 19. Consequently, the effective junction to ambient thermal resistance (JA) for the worst case scenario must be
            maintained below the value determined by the formula:
                    JA = (TJ(max) - TA(max))/P
            Given that the values of TJ(max), TA(max), and P are known, the value of desired JA becomes a known entity to the system designer. How to
            achieve the desired JA is left up to the board or system designer, but in general, it can be achieved by adding the effects of JC (value
            provided in Table 19), thermal resistance of the chosen adhesive (CS), that of the heat sink (SA), amount of airflow, and properties of the
            circuit board (number of layers and size of the board). It is strongly recommended that users perform their own thermal analysis for their own
            board and system design scenarios.
                                                                             18 of 34                                                      December 17, 2013


   IDT 89HPES24NT6AG2 Datasheet
DC Electrical Characteristics
   Values based on systems running at recommended supply voltages, as shown in Table 16.
           Note: See Table 10, Pin Characteristics, for a complete I/O listing.
                                                                                                                                    Condi-
                                                                                Gen1                         Gen2        Unit
 I/O Type       Parameter                 Description                                                                                tions
                                                                      Min1      Typ1      Max1        Min1   Typ1  Max1
Serial Link    PCIe Transmit
               VTX-DIFFp-p       Differential peak-to-peak output      800                  1200       800          1200  mV
                                 voltage
               VTX-DIFFp-p-LOW   Low-Drive Differential Peak to        400                  1200       400          1200  mV
                                 Peak Output Voltage
               VTX-DE-RATIO-     De-emphasized differential output      -3                    -4       -3.0   -3.5  -4.0  dB
               3.5dB             voltage
               VTX-DE-RATIO-     De-emphasized differential output                NA                   -5.5   -6.0  -6.5  dB
               6.0dB             voltage
               VTX-DC-CM         DC Common mode voltage                  0                   3.6         0           3.6   V
               VTX-CM-ACP        RMS AC peak common mode                                      20                          mV
                                 output voltage
               VTX-CM-DC-active- Abs delta of DC common mode                                 100                    100   mV
               idle-delta        voltage between L0 and idle
               VTX-CM-DC-line-   Abs delta of DC common mode                                  25                     25   mV
               delta             voltage between D+ and D-
               VTX-Idle-DiffP    Electrical idle diff peak output                            20                      20   mV
               RLTX-DIFF         Transmitter Differential Return        10                                           10   dB     0.05 - 1.25GHz
                                 loss
                                                                                                                      8   dB     1.25 - 2.5GHz
               RLTX-CM           Transmitter Common Mode                 6                                            6   dB
                                 Return loss
               ZTX-DIFF-DC       DC Differential TX impedance           80        100        120                    120   
               VTX-CM-ACpp       Peak-Peak AC Common                              NA                                100   mV
               VTX-DC-CM         Transmit Driver DC Common               0                   3.6         0           3.6   V
                                 Mode Voltage
               VTX-RCV-DETECT The amount of voltage change                                   600                    600   mV
                                 allowed during Receiver Detec-
                                 tion
               ITX-SHORT         Transmitter Short Circuit Current       0                    90                          90           mA
                                 Limit
                                                        Table 20 DC Electrical Characteristics (Part 1 of 3)
                                                                            19 of 34                                         December 17, 2013


   IDT 89HPES24NT6AG2 Datasheet
                                                                                                                                               Condi-
                                                                              Gen1                              Gen2                Unit
 I/O Type      Parameter                Description                                                                                             tions
                                                                    Min1      Typ1      Max1        Min1        Typ1       Max1
  Serial Link PCIe Receive
    (cont.)
              VRX-DIFFp-p      Differential input voltage (peak-to-  175                  1200       120                     1200    mV
                               peak)
              RLRX-DIFF        Receiver Differential Return Loss      10                                                      10     dB     0.05 - 1.25GHz
                                                                                                                               8             1.25 - 2.5GHz
              RLRX-CM          Receiver Common Mode Return             6                                                       6     dB
                               Loss
              ZRX-DIFF-DC      Differential input impedance (DC)      80        100        120         Refer to return loss spec     
              ZRX--DC          DC common mode impedance               40         50         60        40                      60     
              ZRX-COMM-DC      Powered down input common             200k      350k                                           50k    
                               mode impedance (DC)
              ZRX-HIGH-IMP-DC- DC input CM input impedance for                             50k                                50k    
              POS              V>0 during reset or power down
              ZRX-HIGH-IMP-DC- DC input CM input impedance for                             1.0k                              1.0k    
              NEG              V<0 during reset or power down
              VRX-IDLE-DET-    Electrical idle detect threshold       65                   175        65                     175     mV
              DIFFp-p
              VRX-CM-ACp       Receiver AC common-mode peak                                150                               150     mV    VRX-CM-ACp
                               voltage
PCIe REFCLK
                      CIN      Input Capacitance                      1.5        —                    1.5          —                 pF
Other I/Os
LOW Drive             IOL                                             —         2.5         —         —            2.5         —     mA        VOL = 0.4v
Output
                      IOH                                             —         -5.5        —         —           -5.5         —     mA       VOH = 1.5V
High Drive            IOL                                             —        12.0         —         —          12.0          —     mA        VOL = 0.4v
Output
                      IOH                                             —        -20.0        —         —          -20.0         —     mA       VOH = 1.5V
Schmitt Trig-         VIL                                            -0.3        —         0.8       -0.3          —          0.8     V            —
ger Input
(STI)                 VIH                                             2.0        —      VDDI/O +      2.0          —       VDDI/O +   V            —
                                                                                           0.5                                0.5
Input                 VIL                                            -0.3        —         0.8       -0.3          —          0.8     V            —
                      VIH                                             2.0        —      VDDI/O +      2.0          —       VDDI/O +   V            —
                                                                                           0.5                                0.5
 3.3V Output          VOL                                             —          —         0.4                     —          0.4     V      IOL = 8mA for
 Low Voltage                                                                                                                               JTAG_TDO and
                                                                                                                                               GPIO pins
 3.3V Output          VOH                                             2.4        —          —         2.4          —           —      V      IOH = 8mA for
 High Voltage                                                                                                                              JTAG_TDO and
                                                                                                                                               GPIO pins
Capacitance           CIN                                             —          —         8.5        —            —          8.5    pF            —
                                                      Table 20 DC Electrical Characteristics (Part 2 of 3)
                                                                          20 of 34                                                      December 17, 2013


     IDT 89HPES24NT6AG2 Datasheet
                                                                                                                                                 Condi-
                                                                                      Gen1                              Gen2             Unit
  I/O Type        Parameter                  Description                                                                                          tions
                                                                           Min1       Typ1        Max1         Min1     Typ1      Max1
 Leakage                Inputs                                               —          —           + 10        —         —         + 10  A    VDDI/O (max)
                     I/OLEAK W/O                                             —          —           + 10        —         —         + 10  A    VDDI/O (max)
                  Pull-ups/downs
                    I/OLEAK WITH                                             —          —           + 80        —         —         + 80  A    VDDI/O (max)
                  Pull-ups/downs
                                                           Table 20 DC Electrical Characteristics (Part 3 of 3)
   1.
      Minimum, Typical, and Maximum values meet the requirements under PCI Express Base Specification 2.1.
Absolute Maximum Voltage Rating
                                                                                                           PCIe
                                                          PCIe Analog         PCIe Analog
                                     Core Supply                                                     Transmitter        I/O Supply
                                                             Supply           High Supply
                                                                                                         Supply
                                           1.5V                 1.5V                4.6V                   1.5V             4.6V
                                                      Table 21 PES24NT6AG2 Absolute Maximum Voltage Rating
    Warning: For proper and reliable operation in adherence with this data sheet, the device should not exceed the recommended operating voltages
in Table 16. The absolute maximum operating voltages in Table 21 are offered to provide guidelines for voltage excursions outside the recommended
voltage ranges. Device functionality is not guaranteed at these conditions and sustained operation at these values or any exposure to voltages outside
the maximum range may adversely affect device functionality and reliability.
SMBus Characterization
                                                                                      SMBus 2.0 Char. Data1
                                     Symbol                Parameter                                                           Unit
                                                                                      3V             3.3V         3.6V
                                  DC Parameter for SDA Pin
                                  VIL                 Input Low                       1.16             1.26        1.35           V
                                  VIH                 Input High                      1.56             1.67        1.78           V
                                  VOL@350uA           Output Low                       15               15          15           mV
                                  IOL@0.4V                                             23               24          25           mA
                                  IPullup             Current Source                   —                —           —            A
                                  IIL_Leak            Input Low Leakage                 0                0           0           A
                                  IIH_Leak            Input High Leakage                0                0           0           A
                                                        Table 22 SMBus DC Characterization Data (Part 1 of 2)
                                                                                  21 of 34                                                  December 17, 2013


IDT 89HPES24NT6AG2 Datasheet
                                                                       SMBus 2.0 Char. Data1
                        Symbol                Parameter                                           Unit
                                                                         3V       3.3V      3.6V
                   DC Parameter for SCL Pin
                   VIL (V)              Input Low                       1.11        1.2      1.31   V
                   VIH (V)              Input High                      1.54       1.65      1.76   V
                   IIL_Leak             Input Low Leakage                 0          0         0   A
                   IIH_Leak             Input High Leakage                0          0         0   A
                                          Table 22 SMBus DC Characterization Data (Part 2 of 2)
                     1.
                        Data at room and hot temperature.
                                                                             SMBus @3.3V ±10%1
                      Symbol                     Parameter                                        Unit
                                                                               Min         Max
                  FSCL                  Clock frequency                          5          600    KHz
                  TBUF                  Bus free time between Stop and         3.5           —     s
                                        Start
                  THD:STA               Start condition hold time               1            —     s
                  TSU:STA               Start condition setup time              1            —     s
                  TSU:STO               Stop condition setup time               1            —     s
                  THD:DAT               Data hold time                          1            —      ns
                  TSU:DAT               Data setup time                         1            —      ns
                  TTIMEOUT              Detect clock low time out               —           74.7   ms
                  TLOW2                 Clock low period                       3.7           —     s
                           2
                  THIGH                 Clock high period                      3.7           —     s
                  TF                    Clock/Data fall time                    —           72.2    ns
                  TR                    Clock/Data rise time                    —           68.3    ns
                  TPOR@10kHz            Time which a device must be             20           —     ms
                                        operational after power-on reset
                                                       Table 23 SMBus AC Timing Data
                    1. Data at room and hot temperature.
                    2. T
                         LOW and THIGH are measured at FSCL = 135 kHz.
                                                                    22 of 34                           December 17, 2013


 IDT 89HPES24NT6AG2 Datasheet
Package Pinout — 484-BGA Signal Pinout for the PES24NT6AG2
 The following table lists the pin numbers and signal names for the PES24NT6AG2 device. Note: Pins labeled NC are No Connection.
                   Pin          Function        Alt.    Pin        Function       Alt.     Pin        Function      Alt.
                  A1        VSS                         B5     PE06TN3                    C9      REFRES03
                  A2        VSS                         B6     PE06TN2                    C10     VSS
                  A3        VSS                         B7     VSS                        C11     VSS
                  A4        VSS                         B8     PE06TN1                    C12     VSS
                  A5        PE06TP3                     B9     PE06TN0                    C13     VSS
                  A6        PE06TP2                     B10    VSS                        C14     VSS
                  A7        VSS                         B11    P06CLKN                    C15     VSS
                  A8        PE06TP1                     B12    GCLKN0                     C16     NC
                  A9        PE06TP0                     B13    P04CLKN                    C17     VSS
                  A10       VSS                         B14    VSS                        C18     VSS
                  A11       P06CLKP                     B15    PE04TN3                    C19     VSS
                  A12       GCLKP0                      B16    PE04TN2                    C20     MSMBDAT
                  A13       P04CLKP                     B17    VSS                        C21     SSMBDAT
                  A14       VSS                         B18    PE04TN1                    C22     JTAG_TCK
                  A15       PE04TP3                     B19    PE04TN0                    D1      VDDI/O
                  A16       PE04TP2                     B20    PERSTN                     D2      VSS
                  A17       VSS                         B21    JTAG_TMS                   D3      VSS
                  A18       PE04TP1                     B22    CLKMODE1                   D4      VSS
                  A19       PE04TP0                     C1     VSS                        D5      VSS
                  A20       MSMBCLK                     C2     VDDI/O                     D6      VSS
                  A21       JTAG_TDO                    C3     VSS                        D7      PE06RN3
                  A22       JTAG_TRST_N                 C4     VSS                        D8      PE06RN2
                  B1        VSS                         C5     VSS                        D9      VSS
                  B2        VSS                         C6     VSS                        D10     PE06RN1
                  B3        VSS                         C7     VSS                        D11     PE06RN0
                  B4        VSS                         C8     VSS                        D12     REFRESPLL
                                                Table 24 PES24NT6AG2 Signal Pin-Out (Part 1 of 7)
                                                                    23 of 34                                             December 17, 2013


IDT 89HPES24NT6AG2 Datasheet
            Pin      Function Alt.    Pin       Function        Alt.     Pin        Function Alt.
            D13  REFRES02             E17   PE04RP1                     F21     VSS
            D14  PE04RN3              E18   PE04RP0                     F22     VSS
            D15  PE04RN2              E19   VDDI/O                      G1      PE08TP0
            D16  VSS                  E20   P02CLKP                     G2      PE08TN0
            D17  PE04RN1              E21   VDDI/O                      G3      VSS
            D18  PE04RN0              E22   VDDI/O                      G4      PE08RN0
            D19  VSS                  F1    VSS                         G5      PE08RP0
            D20  JTAG_TDI             F2    VSS                         G6      VDDPETA
            D21  SSMBCLK              F3    P08CLKN                     G7      VDDPEHA
            D22  SSMBADDR2            F4    VSS                         G8      VSS
            E1   VDDI/O               F5    VSS                         G9      VDDPEA
            E2   VDDI/O               F6    VSS                         G10     VDDPEA
            E3   P08CLKP              F7    VDDPEHA                     G11     VDDPEA
            E4   VDDI/O               F8    VDDPEHA                     G12     VDDPEA
            E5   VSS                  F9    VDDPETA                     G13     VDDPEA
            E6   VSS                  F10   VDDPETA                     G14     VDDPEA
            E7   PE06RP3              F11   VDDPETA                     G15     VSS
            E8   PE06RP2              F12   VDDPETA                     G16     VDDPEHA
            E9   VSS                  F13   VDDPETA                     G17     VDDPETA
            E10  PE06RP1              F14   VDDPETA                     G18     PE02RP3
            E11  PE06RP0              F15   VDDPEHA                     G19     PE02RN3
            E12  VSS                  F16   VDDPEHA                     G20     VSS
            E13  VSS                  F17   VSS                         G21     PE02TN3
            E14  PE04RP3              F18   VSS                         G22     PE02TP3
            E15  PE04RP2              F19   VSS                         H1      PE08TP1
            E16  VSS                  F20   P02CLKN                     H2      PE08TN1
                              Table 24 PES24NT6AG2 Signal Pin-Out (Part 2 of 7)
                                                 24 of 34                                         December 17, 2013


IDT 89HPES24NT6AG2 Datasheet
             Pin     Function Alt.     Pin      Function        Alt.     Pin        Function Alt.
            H3   VSS                  J7    VDDPEA                      K11     VSS
            H4   PE08RN1              J8    VSS                         K12     VSS
            H5   PE08RP1              J9    VDDCORE                     K13     VDDCORE
            H6   VDDPETA              J10   VDDCORE                     K14     VDDCORE
            H7   VDDPEHA              J11   VSS                         K15     VSS
            H8   VSS                  J12   VSS                         K16     VDDPEA
            H9   VDDCORE              J13   VDDCORE                     K17     REFRES01
            H10  VDDCORE              J14   VDDCORE                     K18     PE02RP1
            H11  VSS                  J15   VSS                         K19     PE02RN1
            H12  VSS                  J16   VDDPEA                      K20     VSS
            H13  VDDCORE              J17   VDDPETA                     K21     PE02TN1
            H14  VDDCORE              J18   VSS                         K22     PE02TP1
            H15  VSS                  J19   VSS                         L1      PE08TP3
            H16  VDDPEHA              J20   VSS                         L2      PE08TN3
            H17  VDDPETA              J21   VSS                         L3      VSS
            H18  PE02RP2              J22   VSS                         L4      PE08RN3
            H19  PE02RN2              K1    PE08TP2                     L5      PE08RP3
            H20  VSS                  K2    PE08TN2                     L6      VDDPEA
            H21  PE02TN2              K3    VSS                         L7      VDDPEA
            H22  PE02TP2              K4    PE08RN2                     L8      VSS
            J1   VSS                  K5    PE08RP2                     L9      VDDCORE
            J2   VSS                  K6    REFRES04                    L10     VDDCORE
            J3   VSS                  K7    VDDPEA                      L11     VDDCORE
            J4   VSS                  K8    VSS                         L12     VDDCORE
            J5   VSS                  K9    VDDCORE                     L13     VDDCORE
            J6   VDDPETA              K10   VDDCORE                     L14     VDDCORE
                              Table 24 PES24NT6AG2 Signal Pin-Out (Part 3 of 7)
                                                 25 of 34                                         December 17, 2013


IDT 89HPES24NT6AG2 Datasheet
             Pin     Function Alt.    Pin       Function        Alt.     Pin        Function Alt.
            L15  VSS                  M19   VSS                         P1      PE12TP1
            L16  VDDPEA               M20   VSS                         P2      PE12TN1
            L17  VDDPEA               M21   VSS                         P3      VSS
            L18  PE02RP0              M22   VSS                         P4      PE12RN1
            L19  PE02RN0              N1    PE12TP0                     P5      PE12RP1
            L20  VSS                  N2    PE12TN0                     P6      VDDPETA
            L21  PE02TN0              N3    VSS                         P7      VDDPEA
            L22  PE02TP0              N4    PE12RN0                     P8      VSS
            M1   VSS                  N5    PE12RP0                     P9      VDDCORE
            M2   VSS                  N6    REFRES05                    P10     VDDCORE
            M3   VSS                  N7    VDDPEA                      P11     VSS
            M4   VSS                  N8    VSS                         P12     VSS
            M5   VSS                  N9    VDDCORE                     P13     VDDCORE
            M6   VDDPEA               N10   VDDCORE                     P14     VDDCORE
            M7   VDDPEA               N11   VSS                         P15     VSS
            M8   VSS                  N12   VSS                         P16     VDDPEA
            M9   VDDCORE              N13   VDDCORE                     P17     VDDPETA
            M10  VDDCORE              N14   VDDCORE                     P18     PE00RP2
            M11  VDDCORE              N15   VSS                         P19     PE00RN2
            M12  VDDCORE              N16   VDDPEA                      P20     VSS
            M13  VDDCORE              N17   REFRES00                    P21     PE00TN2
            M14  VDDCORE              N18   PE00RP3                     P22     PE00TP2
            M15  VSS                  N19   PE00RN3                     R1      VSS
            M16  VDDPEA               N20   VSS                         R2      VSS
            M17  VDDPEA               N21   PE00TN3                     R3      VSS
            M18  VSS                  N22   PE00TP3                     R4      VSS
                              Table 24 PES24NT6AG2 Signal Pin-Out (Part 4 of 7)
                                                 26 of 34                                         December 17, 2013


IDT 89HPES24NT6AG2 Datasheet
             Pin     Function Alt.    Pin       Function        Alt.     Pin        Function Alt.
            R5   VSS                  T9    VDDPEA                      U13     VDDPETA
            R6   VDDPETA              T10   VDDPEA                      U14     VDDPETA
            R7   VDDPEHA              T11   VDDPEA                      U15     VDDPEHA
            R8   VSS                  T12   VDDPEA                      U16     VDDPEHA
            R9   VDDCORE              T13   VDDPEA                      U17     VSS
            R10  VDDCORE              T14   VDDPEA                      U18     PE00RP0
            R11  VSS                  T15   VSS                         U19     PE00RN0
            R12  VSS                  T16   VDDPEHA                     U20     VSS
            R13  VDDCORE              T17   VDDPETA                     U21     PE00TN0
            R14  VDDCORE              T18   PE00RP1                     U22     PE00TP0
            R15  VSS                  T19   PE00RN1                     V1      VSS
            R16  VDDPEHA              T20   VSS                         V2      VSS
            R17  VDDPETA              T21   PE00TN1                     V3      P12CLKP
            R18  VSS                  T22   PE00TP1                     V4      VSS
            R19  VSS                  U1    PE12TP3                     V5      VSS
            R20  VSS                  U2    PE12TN3                     V6      NC
            R21  VSS                  U3    VSS                         V7      NC
            R22  VSS                  U4    PE12RN3                     V8      VSS
            T1   PE12TP2              U5    PE12RP3                     V9      NC
            T2   PE12TN2              U6    VSS                         V10     NC
            T3   VSS                  U7    VDDPEHA                     V11     VSS
            T4   PE12RN2              U8    VDDPEHA                     V12     VSS
            T5   PE12RP2              U9    VDDPETA                     V13     NC
            T6   VDDPETA              U10   VDDPETA                     V14     NC
            T7   VDDPEHA              U11   VDDPETA                     V15     VSS
            T8   VSS                  U12   VDDPETA                     V16     NC
                              Table 24 PES24NT6AG2 Signal Pin-Out (Part 5 of 7)
                                                 27 of 34                                         December 17, 2013


IDT 89HPES24NT6AG2 Datasheet
            Pin      Function Alt.    Pin       Function        Alt.     Pin        Function Alt.
            V17  NC                   W21   VDDI/O                      AA3     SWMODE1
            V18  VSS                  W22   VDDI/O                      AA4     RSTHALT
            V19  VSS                  Y1    STK0CFG0                    AA5     NC
            V20  P00CLKN              Y2    VSS                         AA6     NC
            V21  VSS                  Y3    SWMODE0                     AA7     VSS
            V22  VSS                  Y4    SWMODE2                     AA8     NC
            W1   VDDI/O               Y5    SWMODE3                     AA9     NC
            W2   VDDI/O               Y6    VSS                         AA10    VSS
            W3   P12CLKN              Y7    VSS                         AA11    VSS
            W4   VDDI/O               Y8    NC                          AA12    VSS
            W5   VSS                  Y9    VSS                         AA13    VSS
            W6   NC                   Y10   VSS                         AA14    NC
            W7   NC                   Y11   GCLKP1                      AA15    NC
            W8   VSS                  Y12   GCLKN1                      AA16    VSS
            W9   NC                   Y13   VSS                         AA17    NC
            W10  NC                   Y14   VSS                         AA18    NC
            W11  VSS                  Y15   VSS                         AA19    GPIO_00       1
            W12  VSS                  Y16   VSS                         AA20    GPIO_02       2
            W13  NC                   Y17   VSS                         AA21    GPIO_06       2
            W14  NC                   Y18   GPIO_01               1     AA22    GPIO_07       2
            W15  VSS                  Y19   GPIO_03               2     AB1     STK1CFG0
            W16  NC                   Y20   GPIO_04               2     AB2     GCLKFSEL
            W17  NC                   Y21   GPIO_08               2     AB3     VSS
            W18  VSS                  Y22   SSMBADDR1                   AB4     VSS
            W19  VDDI/O               AA1   CLKMODE0                    AB5     NC
            W20  P00CLKP              AA2   STK2CFG0                    AB6     NC
                              Table 24 PES24NT6AG2 Signal Pin-Out (Part 6 of 7)
                                                 28 of 34                                         December 17, 2013


IDT 89HPES24NT6AG2 Datasheet
            Pin      Function Alt.    Pin       Function        Alt.     Pin        Function Alt.
            AB7  VSS                  AB13  VSS                         AB19    VSS
            AB8  NC                   AB14  NC                          AB20    VSS
            AB9  NC                   AB15  NC                          AB21    VSS
            AB10 VSS                  AB16  VSS                         AB22    GPIO_05       2
            AB11 VSS                  AB17  NC
            AB12 VSS                  AB18  NC
                              Table 24 PES24NT6AG2 Signal Pin-Out (Part 7 of 7)
                                                 29 of 34                                         December 17, 2013


                                                                                                                                                                                                                                                                                                                 IDT 89HPES24NT6AG2 Datasheet
                         Top View            Part Selection:   24NT6AG2     3
                             1          2             3               4            5         6         7         8          9         10        11         12         13         14        15        16        17         18        19        20         21           22
                    A       VSS        VSS           VSS             VSS        PE06TP3   PE06TP2      VSS     PE06TP1   PE06TP0      VSS     P06CLKP    GCLKP0     P04CLKP      VSS     PE04TP3   PE04TP2     VSS      PE04TP1   PE04TP0   MSMBCLK    JTAG_TDO   JTAG_TRST_N   A
                    B       VSS        VSS           VSS             VSS        PE06TN3   PE06TN2      VSS     PE06TN1   PE06TN0      VSS     P06CLKN    GCLKN0     P04CLKN      VSS     PE04TN3   PE04TN2     VSS      PE04TN1   PE04TN0   PERSTN     JTAG_TMS    CLKMODE1     B
                    C       VSS       VDDI/O         VSS             VSS          VSS       VSS        VSS       VSS     REFRES03     VSS       VSS       VSS         VSS        VSS       VSS       NC        VSS       VSS       VSS      MSMBDAT    SSMBDAT     JTAG_TCK     C
                                                                                                                                                                                                                                                                                     Package Pinout — Top View
                    D      VDDI/O      VSS           VSS             VSS          VSS       VSS      PE06RN3   PE06RN2     VSS      PE06RN1   PE06RN0   REFRESPLL   REFRES02   PE04RN3   PE04RN2     VSS     PE04RN1    PE04RN0    VSS      JTAG_TDI   SSMBCLK    SSMBADDR2     D
                    E      VDDI/O     VDDI/O       P08CLKP         VDDI/O         VSS       VSS      PE06RP3   PE06RP2     VSS      PE06RP1   PE06RP0     VSS         VSS      PE04RP3   PE04RP2     VSS     PE04RP1    PE04RP0   VDDI/O    P02CLKP     VDDI/O      VDDI/O      E
                    F       VSS        VSS         P08CLKN           VSS          VSS       VSS      VDDPEHA   VDDPEHA   VDDPETA    VDDPETA   VDDPETA   VDDPETA     VDDPETA    VDDPETA   VDDPEHA   VDDPEHA     VSS       VSS       VSS      P02CLKN      VSS         VSS        F
                    G      PE08TP0   PE08TN0         VSS          PE08RN0       PE08RP0   VDDPETA    VDDPEHA     VSS     VDDPEA     VDDPEA    VDDPEA     VDDPEA     VDDPEA     VDDPEA      VSS     VDDPEHA   VDDPETA    PE02RP3   PE02RN3     VSS      PE02TN3      PE02TP3     G
                    H      PE08TP1   PE08TN1         VSS          PE08RN1       PE08RP1   VDDPETA    VDDPEHA     VSS     VDDCORE    VDDCORE     VSS       VSS       VDDCORE    VDDCORE     VSS     VDDPEHA   VDDPETA    PE02RP2   PE02RN2     VSS      PE02TN2      PE02TP2     H
                    J       VSS        VSS           VSS             VSS          VSS     VDDPETA    VDDPEA      VSS     VDDCORE    VDDCORE     VSS       VSS       VDDCORE    VDDCORE     VSS     VDDPEA    VDDPETA     VSS       VSS        VSS        VSS         VSS        J
                    K      PE08TP2   PE08TN2         VSS          PE08RN2       PE08RP2   REFRES04   VDDPEA      VSS     VDDCORE    VDDCORE     VSS       VSS       VDDCORE    VDDCORE     VSS     VDDPEA    REFRES01   PE02RP1   PE02RN1     VSS      PE02TN1      PE02TP1     K
                    L      PE08TP3   PE08TN3         VSS          PE08RN3       PE08RP3   VDDPEA     VDDPEA      VSS     VDDCORE    VDDCORE   VDDCORE   VDDCORE     VDDCORE    VDDCORE     VSS     VDDPEA    VDDPEA     PE02RP0   PE02RN0     VSS      PE02TN0      PE02TP0     L
                    M       VSS        VSS           VSS             VSS          VSS     VDDPEA     VDDPEA      VSS     VDDCORE    VDDCORE   VDDCORE   VDDCORE     VDDCORE    VDDCORE     VSS     VDDPEA    VDDPEA      VSS       VSS        VSS        VSS         VSS        M
                    N      PE12TP0   PE12TN0         VSS          PE12RN0       PE12RP0   REFRES05   VDDPEA      VSS     VDDCORE    VDDCORE     VSS       VSS       VDDCORE    VDDCORE     VSS     VDDPEA    REFRES00   PE00RP3   PE00RN3     VSS      PE00TN3      PE00TP3     N
30 of 34            P      PE12TP1   PE12TN1         VSS          PE12RN1       PE12RP1   VDDPETA    VDDPEA      VSS     VDDCORE    VDDCORE     VSS       VSS       VDDCORE    VDDCORE     VSS     VDDPEA    VDDPETA    PE00RP2   PE00RN2     VSS      PE00TN2      PE00TP2     P
                    R       VSS        VSS           VSS             VSS          VSS     VDDPETA    VDDPEHA     VSS     VDDCORE    VDDCORE     VSS       VSS       VDDCORE    VDDCORE     VSS     VDDPEHA   VDDPETA     VSS       VSS        VSS        VSS         VSS        R
                    T      PE12TP2   PE12TN2         VSS          PE12RN2       PE12RP2   VDDPETA    VDDPEHA     VSS     VDDPEA     VDDPEA    VDDPEA     VDDPEA     VDDPEA     VDDPEA      VSS     VDDPEHA   VDDPETA    PE00RP1   PE00RN1     VSS      PE00TN1      PE00TP1     T
                    U      PE12TP3   PE12TN3         VSS          PE12RN3       PE12RP3     VSS      VDDPEHA   VDDPEHA   VDDPETA    VDDPETA   VDDPETA   VDDPETA     VDDPETA    VDDPETA   VDDPEHA   VDDPEHA     VSS      PE00RP0   PE00RN0     VSS      PE00TN0      PE00TP0     U
                    V       VSS        VSS         P12CLKP           VSS          VSS       NC         NC        VSS       NC         NC        VSS       VSS         NC         NC        VSS       NC        NC        VSS       VSS      P00CLKN      VSS         VSS        V
                    W      VDDI/O     VDDI/O       P12CLKN         VDDI/O         VSS       NC         NC        VSS       NC         NC        VSS       VSS         NC         NC        VSS       NC        NC        VSS      VDDI/O    P00CLKP     VDDI/O      VDDI/O      W
                    Y     STK0CFG0     VSS         SWMODE0       SWMODE2        SWMODE3     VSS        VSS       NC        VSS        VSS     GCLKP1     GCLKN1       VSS        VSS       VSS       VSS       VSS      GPIO_01   GPIO_03   GPIO_04    GPIO_08    SSMBADDR1     Y
                    AA    CLKMODE0   STK2CFG0      SWMODE1        RSTHALT         NC        NC         VSS       NC        NC         VSS       VSS       VSS         VSS        NC        NC        VSS       NC         NC      GPIO_00   GPIO_02    GPIO_06      GPIO_07     AA
                    AB    STK1CFG0   GCLKFSEL        VSS             VSS          NC        NC         VSS       NC        NC         VSS       VSS       VSS         VSS        NC        NC        VSS       NC         NC       VSS        VSS        VSS        GPIO_05     AB
                             1          2             3               4            5         6         7         8          9         10        11         12         13         14        15        16        17         18        19        20         21           22
December 17, 2013


 IDT 89HPES24NT6AG2 Datasheet
PES24NT6AG2 Package Drawing — 484-Pin HL/HLG484
                              31 of 34          December 17, 2013


 IDT 89HPES24NT6AG2 Datasheet
PES24NT6AG2 Package Drawing — Page Two
                                                            Nominal package height: 2.63mm
                                                            Minimum package height: 2.53mm.
                                                    Note:
                                         32 of 34                                             December 17, 2013


   IDT 89HPES24NT6AG2 Datasheet
Revision History
   October 27, 2010: Initial publication of final data sheet.
   November 11, 2010: Added ZB silicon on Ordering page.
   January 26, 2011: In Table 18, Power Consumption, revised IO (and Total) power numbers in Full Swing section and added Half Swing section.
Adjusted P value in Table 19.
   March 9, 2011: In Table 10, deleted “External pull-down” from the Notes column for JTAG_TRST_N.
   March 28, 2011: In Tables 16 and 17, added VDDPETA to footnote #1.
    May 20, 2011: Removed ZA silicon and added ZC to Order page and codes.
   June 1, 2011: Added Package Pinout Top View figure.
   November 7, 2011: Revised values in Table 18, Power Consumption, and updated power dissipation value in Table 19.
   November 29, 2011: Added new Tables 22 and 23, SMBus Characterization and Timing.
   March 14, 2012: In Table 3, revised description for GCLKN/P signals.
   April 16, 2013: In Table 20, added 3.3V output voltage parameters under Other I/Os category.
   May 16, 2013: Added Note after Table 11. In Table 20, added information in the Conditions column for the 3.3V parameters.
   December 17, 2013: Added footnote 2 to Table 23.
                                                                      33 of 34                                               December 17, 2013


        IDT 89HPES24NT6AG2 Datasheet
Ordering Information
                   NN                        A                  NNAANA                   AN                  AA                 AAA                       A                                                         Legend
                                                                                                                                                                                                               A = Alpha Character
                                                                                                                                                                                                               N = Numeric Character
               Product               Operating                  Product            Generation Device                         Package Temp Range
               Family                   Voltage                  Detail                Series            Revision
                                                                                                                                                                     Blank                 Commercial Temperature
                                                                                                                                                                                           (0°C to +70°C Ambient)
                                                                                                                                                                      I                    Industrial Temperature
                                                                                                                                                                                           (-40° C to +85° C Ambient)
                                                                                                                                                                     HL                    484-ball FCBGA
                                                                                                                                                                     HLG                   484-ball FCBGA, Green
                                                                                                                                                                      ZB                   ZB revision
                                                                                                                                                                      ZC                   ZC revision
                                                                                                                                                                      G2                   PCIe Gen 2
                                                                                                                                                                     24NT6A                24-lane, 6-port
                                                                                                                                                                     H                   1.0V Core Voltage
                                                                                                                                                                     89                   Serial Switching Product
Valid Combinations
    89H24NT6AG2ZBHL                           484-ball FCBGA package, Commercial Temp.                                            89H24NT6AG2ZCHL                        484-ball FCBGA package, Commercial Temp.
    89H24NT6AG2ZBHLG                          484-ball Green FCBGA package, Commercial Temp. 89H24NT6AG2ZCHLG                                                            484-ball Green FCBGA package, Commercial Temp.
    89H24NT6AG2ZBHLI                          484-ball FCBGA package, Industrial Temp.                                            89H24NT6AG2ZCHLI                       484-ball FCBGA package, Industrial Temp.
    89H24NT6AG2ZBHLGI                         484-ball Green FCBGA package, Industrial Temp.                                      89H24NT6AG2ZCHLGI                      484-ball Green FCBGA package, Industrial Temp.
                                                            CORPORATE HEADQUARTERS                                                  for SALES:                                                         for Tech Support:
                                                            6024 Silver Creek Valley Road                                           800-345-7015 or 408-284-8200                                       email: ssdhelp@eng.idt.com
                                          ®                 San Jose, CA 95138                                                      www.idt.com
DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT’s sole discretion. All information in this document, including descriptions of
product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when
installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT’s products for any particular purpose, an implied
warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.
IDT’s products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a
manner does so at their own risk, absent an express, written agreement by IDT.
Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.
Copyright 2013. All rights reserved.
                                                                                                                         34 of 34                                                                                            December 17, 2013


 IMPORTANT NOTICE AND DISCLAIMER
 RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL
 SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING
 REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND
 OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED,
 INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
 PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
 These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible
 for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3)
 ensuring your application meets applicable standards, and any other safety, security, or other requirements. These
 resources are subject to change without notice. Renesas grants you permission to use these resources only for
 development of an application that uses Renesas products. Other reproduction or use of these resources is strictly
 prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property.
 Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims,
 damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject
 to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources
 expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
                                                                                                               (Rev.1.0 Mar 2020)
Corporate Headquarters                                                  Contact Information
TOYOSU FORESIA, 3-2-24 Toyosu,                                          For further information on a product, technology, the most
Koto-ku, Tokyo 135-0061, Japan                                          up-to-date version of a document, or your nearest sales
www.renesas.com                                                         office, please visit:
                                                                        www.renesas.com/contact/
Trademarks
Renesas and the Renesas logo are trademarks of Renesas
Electronics Corporation. All trademarks and registered
trademarks are the property of their respective owners.
                                                                      © 2020 Renesas Electronics Corporation. All rights reserved.


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Renesas Electronics:
 89H24NT6AG2ZBHLG8 89H24NT6AG2ZBHLI8 89H24NT6AG2ZBHLG 89H24NT6AG2ZBHLI
89H24NT6AG2ZCHL8 89H24NT6AG2ZCHLG 89H24NT6AG2ZCHLI 89H24NT6AG2ZCHLGI 89H24NT6AG2ZBHLGI
 89H24NT6AG2ZCHLI8 89H24NT6AG2ZCHLG8 89H24NT6AG2ZCHL 89H24NT6AG2ZBHL 89H24NT6AG2ZBHL8
89H24NT6AG2ZBHLGI8 89H24NT6AG2ZCHLGI8 89H24NT6AG2ZAHLGI 89H24NT6AG2ZAHLG
89H24NT6AG2ZAHLI8 89H24NT6AG2ZAHLGI8 89H24NT6AG2ZAHL8 89H24NT6AG2ZAHLG8 89H24NT6AG2ZAHL
 89H24NT6AG2ZAHLI
