<!-- HTML header for doxygen 1.8.3.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<title>nrfx 3.5: PWM HAL</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
<link href="nordic.css" rel="stylesheet" type="text/css" />
<link rel="Shortcut icon" href="./favicon.ico" type="image/x-icon" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0" width="100%" class="blank">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Nordic Semiconductor" src="nordic_small.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">nrfx
   &#160;<span id="projectnumber">3.5</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__nrf__pwm__hal.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">PWM HAL<div class="ingroups"><a class="el" href="group__nrfx__drivers.html">Drivers</a> &raquo; <a class="el" href="group__nrf__pwm.html">PWM</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Hardware access layer for managing the Pulse Width Modulation (PWM) peripheral.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structnrf__pwm__values__grouped__t.html">nrf_pwm_values_grouped_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure for defining duty cycle values for a sequence loaded in <a class="el" href="group__nrf__pwm__hal.html#gga453888e5feb46774da27499ca1eeafd2ab66a66edb78babab583af6326452ed29">NRF_PWM_LOAD_GROUPED</a> mode.  <a href="structnrf__pwm__values__grouped__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structnrf__pwm__values__individual__t.html">nrf_pwm_values_individual_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure for defining duty cycle values for a sequence loaded in <a class="el" href="group__nrf__pwm__hal.html#gga453888e5feb46774da27499ca1eeafd2a97607a1a4b271d76c6d1305408e6ca4e">NRF_PWM_LOAD_INDIVIDUAL</a> mode.  <a href="structnrf__pwm__values__individual__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structnrf__pwm__values__wave__form__t.html">nrf_pwm_values_wave_form_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure for defining duty cycle values for a sequence loaded in <a class="el" href="group__nrf__pwm__hal.html#gga453888e5feb46774da27499ca1eeafd2a5e0beb030e89afbac264872b6991585a">NRF_PWM_LOAD_WAVE_FORM</a> mode.  <a href="structnrf__pwm__values__wave__form__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionnrf__pwm__values__t.html">nrf_pwm_values_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Union grouping pointers to arrays of duty cycle values applicable to various loading modes.  <a href="unionnrf__pwm__values__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structnrf__pwm__sequence__t.html">nrf_pwm_sequence_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure for defining a sequence of PWM duty cycles.  <a href="structnrf__pwm__sequence__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga86811116140ecb75c7d757b01c4adb96"><td class="memItemLeft" align="right" valign="top"><a id="ga86811116140ecb75c7d757b01c4adb96" name="ga86811116140ecb75c7d757b01c4adb96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_PWM_HAS_DMA_REG</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga86811116140ecb75c7d757b01c4adb96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether dedicated DMA register is present. <br /></td></tr>
<tr class="separator:ga86811116140ecb75c7d757b01c4adb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga240f49caf1c537e90c02a642cac6e783"><td class="memItemLeft" align="right" valign="top"><a id="ga240f49caf1c537e90c02a642cac6e783" name="ga240f49caf1c537e90c02a642cac6e783"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_PWM_HAS_SHORT_LOOPSDONE_SEQSTART</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga240f49caf1c537e90c02a642cac6e783"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether shorting SEQSTART task with LOOPSDONE event is available. <br /></td></tr>
<tr class="separator:ga240f49caf1c537e90c02a642cac6e783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a18bc6151ac90276411d185a83140e1"><td class="memItemLeft" align="right" valign="top"><a id="ga2a18bc6151ac90276411d185a83140e1" name="ga2a18bc6151ac90276411d185a83140e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_PWM_HAS_DMA_TASKS_EVENTS</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga2a18bc6151ac90276411d185a83140e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether PWM DMA tasks and events are present. <br /></td></tr>
<tr class="separator:ga2a18bc6151ac90276411d185a83140e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8919d0a9f8aef141eb03920e66993c3b"><td class="memItemLeft" align="right" valign="top"><a id="ga8919d0a9f8aef141eb03920e66993c3b" name="ga8919d0a9f8aef141eb03920e66993c3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_PWM_HAS_SEQ_CNT</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga8919d0a9f8aef141eb03920e66993c3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether setting the number of duty cycle values for a sequence is available. <br /></td></tr>
<tr class="separator:ga8919d0a9f8aef141eb03920e66993c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga885a662a4c5a59a3c260e2a98aeae523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga885a662a4c5a59a3c260e2a98aeae523">NRF_PWM_INST_GET</a>(idx)&#160;&#160;&#160;<a class="el" href="group__nrfx__utils.html#ga5ea61d0994f6fb1ab5ed59d44f6a7ce9">NRFX_CONCAT</a>(NRF_, PWM, idx)</td></tr>
<tr class="memdesc:ga885a662a4c5a59a3c260e2a98aeae523"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro getting pointer to the structure of registers of the PWM peripheral.  <br /></td></tr>
<tr class="separator:ga885a662a4c5a59a3c260e2a98aeae523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf854890a14200d20e7aea8234a16887"><td class="memItemLeft" align="right" valign="top"><a id="gabf854890a14200d20e7aea8234a16887" name="gabf854890a14200d20e7aea8234a16887"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_PWM_PIN_NOT_CONNECTED</b>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="memdesc:gabf854890a14200d20e7aea8234a16887"><td class="mdescLeft">&#160;</td><td class="mdescRight">This value can be provided as a parameter for the <a class="el" href="group__nrf__pwm__hal.html#ga0bcd0f7311e790199cd14373fc823a9f">nrf_pwm_pins_set</a> function call to specify that a given output channel shall not be connected to a physical pin. <br /></td></tr>
<tr class="separator:gabf854890a14200d20e7aea8234a16887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9935002ab3ef7325efe73a6979e77990"><td class="memItemLeft" align="right" valign="top"><a id="ga9935002ab3ef7325efe73a6979e77990" name="ga9935002ab3ef7325efe73a6979e77990"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_PWM_CHANNEL_COUNT</b>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga9935002ab3ef7325efe73a6979e77990"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of channels in each PWM instance. <br /></td></tr>
<tr class="separator:ga9935002ab3ef7325efe73a6979e77990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d0be020efeeabd0da15cf6a458beeb"><td class="memItemLeft" align="right" valign="top"><a id="ga22d0be020efeeabd0da15cf6a458beeb" name="ga22d0be020efeeabd0da15cf6a458beeb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_PWM_VALUES_LENGTH</b>(array)&#160;&#160;&#160;(sizeof(array) / 2UL)</td></tr>
<tr class="memdesc:ga22d0be020efeeabd0da15cf6a458beeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro for calculating the number of 16-bit values in the specified array of duty cycle values. <br /></td></tr>
<tr class="separator:ga22d0be020efeeabd0da15cf6a458beeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga5a7353575cd92e960e569d94db319d8d"><td class="memItemLeft" align="right" valign="top"><a id="ga5a7353575cd92e960e569d94db319d8d" name="ga5a7353575cd92e960e569d94db319d8d"></a>
typedef uint16_t&#160;</td><td class="memItemRight" valign="bottom"><b>nrf_pwm_values_common_t</b></td></tr>
<tr class="memdesc:ga5a7353575cd92e960e569d94db319d8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type used for defining duty cycle values for a sequence loaded in <a class="el" href="group__nrf__pwm__hal.html#gga453888e5feb46774da27499ca1eeafd2a23a17dad88a8dff161e09c5057e70362">NRF_PWM_LOAD_COMMON</a> mode. <br /></td></tr>
<tr class="separator:ga5a7353575cd92e960e569d94db319d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga11cb9ca8fbb773011a3ad6658914418e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga11cb9ca8fbb773011a3ad6658914418e">nrf_pwm_task_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga11cb9ca8fbb773011a3ad6658914418ea1cdbda5c0c8086b3e22909f93ae2eda8">NRF_PWM_TASK_STOP</a> = offsetof(NRF_PWM_Type, TASKS_STOP)
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga11cb9ca8fbb773011a3ad6658914418ea0e0eb4565d08c63ccd6b314e8b6b4c90">NRF_PWM_TASK_SEQSTART0</a> = offsetof(NRF_PWM_Type, TASKS_DMA.SEQ[0].START)
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga11cb9ca8fbb773011a3ad6658914418eafcce137014a7767686d57ccb832dcb99">NRF_PWM_TASK_SEQSTART1</a> = offsetof(NRF_PWM_Type, TASKS_DMA.SEQ[1].START)
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga11cb9ca8fbb773011a3ad6658914418eaaa206912dd578140efcf3a668a78f4e5">NRF_PWM_TASK_NEXTSTEP</a> = offsetof(NRF_PWM_Type, TASKS_NEXTSTEP)
<br />
 }</td></tr>
<tr class="memdesc:ga11cb9ca8fbb773011a3ad6658914418e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM tasks.  <a href="group__nrf__pwm__hal.html#ga11cb9ca8fbb773011a3ad6658914418e">More...</a><br /></td></tr>
<tr class="separator:ga11cb9ca8fbb773011a3ad6658914418e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a8ceac653433e4ac8ee8682bdef45bf"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga4a8ceac653433e4ac8ee8682bdef45bfadf20e481b3105e4ef6e6f80423c8192b">NRF_PWM_EVENT_STOPPED</a> = offsetof(NRF_PWM_Type, EVENTS_STOPPED)
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga4a8ceac653433e4ac8ee8682bdef45bfaa5bb09f0669ce66b58053dd382a3bcbf">NRF_PWM_EVENT_SEQSTARTED0</a> = offsetof(NRF_PWM_Type, EVENTS_SEQSTARTED[0])
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga4a8ceac653433e4ac8ee8682bdef45bfa79aea4fc8f7e536c180a1b5b4c9a2596">NRF_PWM_EVENT_SEQSTARTED1</a> = offsetof(NRF_PWM_Type, EVENTS_SEQSTARTED[1])
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga4a8ceac653433e4ac8ee8682bdef45bfa60bc770e86e8c3e1987b7828c5527e3b">NRF_PWM_EVENT_SEQEND0</a> = offsetof(NRF_PWM_Type, EVENTS_SEQEND[0])
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga4a8ceac653433e4ac8ee8682bdef45bfa250b4184e07ce53864c00aa17f142c3e">NRF_PWM_EVENT_SEQEND1</a> = offsetof(NRF_PWM_Type, EVENTS_SEQEND[1])
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga4a8ceac653433e4ac8ee8682bdef45bfa2340304c4d850deee64456310c272d13">NRF_PWM_EVENT_PWMPERIODEND</a> = offsetof(NRF_PWM_Type, EVENTS_PWMPERIODEND)
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga4a8ceac653433e4ac8ee8682bdef45bfa904f95da3dc44a8e147623f4ae32a268">NRF_PWM_EVENT_LOOPSDONE</a> = offsetof(NRF_PWM_Type, EVENTS_LOOPSDONE)
<br />
 }</td></tr>
<tr class="memdesc:ga4a8ceac653433e4ac8ee8682bdef45bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM events.  <a href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">More...</a><br /></td></tr>
<tr class="separator:ga4a8ceac653433e4ac8ee8682bdef45bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f6888e6f40342ef64cf5b9555bd04d5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga3f6888e6f40342ef64cf5b9555bd04d5">nrf_pwm_int_mask_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga3f6888e6f40342ef64cf5b9555bd04d5ad7b8b51084d217e44611e4353d8d8a36">NRF_PWM_INT_STOPPED_MASK</a> = PWM_INTENSET_STOPPED_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga3f6888e6f40342ef64cf5b9555bd04d5a41e26a43feadb28f3fa05b41bee59a4e">NRF_PWM_INT_SEQSTARTED0_MASK</a> = PWM_INTENSET_SEQSTARTED0_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga3f6888e6f40342ef64cf5b9555bd04d5ac6ae5c9057a052908572d3b03c7fa5e4">NRF_PWM_INT_SEQSTARTED1_MASK</a> = PWM_INTENSET_SEQSTARTED1_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga3f6888e6f40342ef64cf5b9555bd04d5a5bdd3b534ac4b8e538d653f69ce83627">NRF_PWM_INT_SEQEND0_MASK</a> = PWM_INTENSET_SEQEND0_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga3f6888e6f40342ef64cf5b9555bd04d5a6727da1cd7e51206d5d51702ef249d1e">NRF_PWM_INT_SEQEND1_MASK</a> = PWM_INTENSET_SEQEND1_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga3f6888e6f40342ef64cf5b9555bd04d5a11080b028d0f9714cef68a08be3ad1c2">NRF_PWM_INT_PWMPERIODEND_MASK</a> = PWM_INTENSET_PWMPERIODEND_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga3f6888e6f40342ef64cf5b9555bd04d5a409117735d39f637f068291dcc5b02be">NRF_PWM_INT_LOOPSDONE_MASK</a> = PWM_INTENSET_LOOPSDONE_Msk
<br />
 }</td></tr>
<tr class="memdesc:ga3f6888e6f40342ef64cf5b9555bd04d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM interrupts.  <a href="group__nrf__pwm__hal.html#ga3f6888e6f40342ef64cf5b9555bd04d5">More...</a><br /></td></tr>
<tr class="separator:ga3f6888e6f40342ef64cf5b9555bd04d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677eee0f6fb961e515018d5cf68d06a6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga677eee0f6fb961e515018d5cf68d06a6">nrf_pwm_short_mask_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga677eee0f6fb961e515018d5cf68d06a6aea663e579d7f33326625af10b4437024">NRF_PWM_SHORT_SEQEND0_STOP_MASK</a> = PWM_SHORTS_SEQEND0_STOP_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga677eee0f6fb961e515018d5cf68d06a6add885779b4d8c2f77dd5d53119c17a40">NRF_PWM_SHORT_SEQEND1_STOP_MASK</a> = PWM_SHORTS_SEQEND1_STOP_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga677eee0f6fb961e515018d5cf68d06a6ac3db7894c3849c4bc4fa1150799a12d5">NRF_PWM_SHORT_LOOPSDONE_SEQSTART0_MASK</a> = PWM_SHORTS_LOOPSDONE_SEQSTART0_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga677eee0f6fb961e515018d5cf68d06a6aaefb987c3a650031c75517f6e8aa9221">NRF_PWM_SHORT_LOOPSDONE_SEQSTART1_MASK</a> = PWM_SHORTS_LOOPSDONE_SEQSTART1_Msk
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga677eee0f6fb961e515018d5cf68d06a6aabc8554ee052151a9d49dafa25321cbe">NRF_PWM_SHORT_LOOPSDONE_STOP_MASK</a> = PWM_SHORTS_LOOPSDONE_STOP_Msk
<br />
 }</td></tr>
<tr class="memdesc:ga677eee0f6fb961e515018d5cf68d06a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM shortcuts.  <a href="group__nrf__pwm__hal.html#ga677eee0f6fb961e515018d5cf68d06a6">More...</a><br /></td></tr>
<tr class="separator:ga677eee0f6fb961e515018d5cf68d06a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f29b190ff13c52895d249e07ebe92cb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga1f29b190ff13c52895d249e07ebe92cb">nrf_pwm_mode_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga1f29b190ff13c52895d249e07ebe92cba0b9d394af2cbadb2fd430f73e6b2a28c">NRF_PWM_MODE_UP</a> = PWM_MODE_UPDOWN_Up
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga1f29b190ff13c52895d249e07ebe92cba37eab07de351c4001e96bfe588b5fac7">NRF_PWM_MODE_UP_AND_DOWN</a> = PWM_MODE_UPDOWN_UpAndDown
<br />
 }</td></tr>
<tr class="memdesc:ga1f29b190ff13c52895d249e07ebe92cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM modes of operation.  <a href="group__nrf__pwm__hal.html#ga1f29b190ff13c52895d249e07ebe92cb">More...</a><br /></td></tr>
<tr class="separator:ga1f29b190ff13c52895d249e07ebe92cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8479da20e14394fb2388b1be3b879670"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga8479da20e14394fb2388b1be3b879670">nrf_pwm_clk_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga8479da20e14394fb2388b1be3b879670a0074030b06b359a6caf1cf00eafd28cc">NRF_PWM_CLK_16MHz</a> = PWM_PRESCALER_PRESCALER_DIV_1
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga8479da20e14394fb2388b1be3b879670a4a67fe77580783f462d89e2a6fcef9c6">NRF_PWM_CLK_8MHz</a> = PWM_PRESCALER_PRESCALER_DIV_2
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga8479da20e14394fb2388b1be3b879670a64d3ac0932e8dc1b27a4133d56bf06be">NRF_PWM_CLK_4MHz</a> = PWM_PRESCALER_PRESCALER_DIV_4
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga8479da20e14394fb2388b1be3b879670acacabaa47b84f819006fe490792aa50e">NRF_PWM_CLK_2MHz</a> = PWM_PRESCALER_PRESCALER_DIV_8
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga8479da20e14394fb2388b1be3b879670a30e595429e6787e18df7ca04b897bb11">NRF_PWM_CLK_1MHz</a> = PWM_PRESCALER_PRESCALER_DIV_16
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga8479da20e14394fb2388b1be3b879670a5adb2af103d1968468dd46f572a4a2c5">NRF_PWM_CLK_500kHz</a> = PWM_PRESCALER_PRESCALER_DIV_32
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga8479da20e14394fb2388b1be3b879670a52f5dff4d18dac79ea6387f1ed9e0aa0">NRF_PWM_CLK_250kHz</a> = PWM_PRESCALER_PRESCALER_DIV_64
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga8479da20e14394fb2388b1be3b879670a809f569f8bed353ccf5ef237c31a93f1">NRF_PWM_CLK_125kHz</a> = PWM_PRESCALER_PRESCALER_DIV_128
<br />
 }</td></tr>
<tr class="memdesc:ga8479da20e14394fb2388b1be3b879670"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM base clock frequencies.  <a href="group__nrf__pwm__hal.html#ga8479da20e14394fb2388b1be3b879670">More...</a><br /></td></tr>
<tr class="separator:ga8479da20e14394fb2388b1be3b879670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga453888e5feb46774da27499ca1eeafd2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga453888e5feb46774da27499ca1eeafd2">nrf_pwm_dec_load_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga453888e5feb46774da27499ca1eeafd2a23a17dad88a8dff161e09c5057e70362">NRF_PWM_LOAD_COMMON</a> = PWM_DECODER_LOAD_Common
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga453888e5feb46774da27499ca1eeafd2ab66a66edb78babab583af6326452ed29">NRF_PWM_LOAD_GROUPED</a> = PWM_DECODER_LOAD_Grouped
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga453888e5feb46774da27499ca1eeafd2a97607a1a4b271d76c6d1305408e6ca4e">NRF_PWM_LOAD_INDIVIDUAL</a> = PWM_DECODER_LOAD_Individual
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#gga453888e5feb46774da27499ca1eeafd2a5e0beb030e89afbac264872b6991585a">NRF_PWM_LOAD_WAVE_FORM</a> = PWM_DECODER_LOAD_WaveForm
<br />
 }</td></tr>
<tr class="memdesc:ga453888e5feb46774da27499ca1eeafd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM decoder load modes.  <a href="group__nrf__pwm__hal.html#ga453888e5feb46774da27499ca1eeafd2">More...</a><br /></td></tr>
<tr class="separator:ga453888e5feb46774da27499ca1eeafd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae25a7e03c383934d33cda8a049b7dde4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#gae25a7e03c383934d33cda8a049b7dde4">nrf_pwm_dec_step_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#ggae25a7e03c383934d33cda8a049b7dde4aec7f52e96da457170f1a516ea78357a1">NRF_PWM_STEP_AUTO</a> = PWM_DECODER_MODE_RefreshCount
, <br />
&#160;&#160;<a class="el" href="group__nrf__pwm__hal.html#ggae25a7e03c383934d33cda8a049b7dde4aa64f9312c7d5928aadcaf7596e61357b">NRF_PWM_STEP_TRIGGERED</a> = PWM_DECODER_MODE_NextStep
<br />
 }</td></tr>
<tr class="memdesc:gae25a7e03c383934d33cda8a049b7dde4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM decoder next step modes.  <a href="group__nrf__pwm__hal.html#gae25a7e03c383934d33cda8a049b7dde4">More...</a><br /></td></tr>
<tr class="separator:gae25a7e03c383934d33cda8a049b7dde4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga80273886334d6d99c516aa13e9e6773a"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga80273886334d6d99c516aa13e9e6773a">nrf_pwm_task_trigger</a> (NRF_PWM_Type *p_reg, <a class="el" href="group__nrf__pwm__hal.html#ga11cb9ca8fbb773011a3ad6658914418e">nrf_pwm_task_t</a> task)</td></tr>
<tr class="memdesc:ga80273886334d6d99c516aa13e9e6773a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for activating the specified PWM task.  <br /></td></tr>
<tr class="separator:ga80273886334d6d99c516aa13e9e6773a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa78ad952a4164f2acdc2aa22b6fd0618"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#gaa78ad952a4164f2acdc2aa22b6fd0618">nrf_pwm_task_address_get</a> (NRF_PWM_Type const *p_reg, <a class="el" href="group__nrf__pwm__hal.html#ga11cb9ca8fbb773011a3ad6658914418e">nrf_pwm_task_t</a> task)</td></tr>
<tr class="memdesc:gaa78ad952a4164f2acdc2aa22b6fd0618"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the address of the specified PWM task register.  <br /></td></tr>
<tr class="separator:gaa78ad952a4164f2acdc2aa22b6fd0618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd2be0c46a34bece88f176db55cfe9ee"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#gadd2be0c46a34bece88f176db55cfe9ee">nrf_pwm_event_clear</a> (NRF_PWM_Type *p_reg, <a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a> event)</td></tr>
<tr class="memdesc:gadd2be0c46a34bece88f176db55cfe9ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for clearing the specified PWM event.  <br /></td></tr>
<tr class="separator:gadd2be0c46a34bece88f176db55cfe9ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b6689ec738c01ef7e02d6923b8707a4"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga7b6689ec738c01ef7e02d6923b8707a4">nrf_pwm_event_check</a> (NRF_PWM_Type const *p_reg, <a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a> event)</td></tr>
<tr class="memdesc:ga7b6689ec738c01ef7e02d6923b8707a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for retrieving the state of the PWM event.  <br /></td></tr>
<tr class="separator:ga7b6689ec738c01ef7e02d6923b8707a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eba935312b4bf541151a30e0d408beb"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga3eba935312b4bf541151a30e0d408beb">nrf_pwm_event_address_get</a> (NRF_PWM_Type const *p_reg, <a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a> event)</td></tr>
<tr class="memdesc:ga3eba935312b4bf541151a30e0d408beb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the address of the specified PWM event register.  <br /></td></tr>
<tr class="separator:ga3eba935312b4bf541151a30e0d408beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad37230defb6539bad9deeed03b4ec1ed"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#gad37230defb6539bad9deeed03b4ec1ed">nrf_pwm_shorts_enable</a> (NRF_PWM_Type *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:gad37230defb6539bad9deeed03b4ec1ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling the specified shortcuts.  <br /></td></tr>
<tr class="separator:gad37230defb6539bad9deeed03b4ec1ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52672c9d16d8b47bfccf573a959d1929"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga52672c9d16d8b47bfccf573a959d1929">nrf_pwm_shorts_disable</a> (NRF_PWM_Type *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:ga52672c9d16d8b47bfccf573a959d1929"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for disabling the specified shortcuts.  <br /></td></tr>
<tr class="separator:ga52672c9d16d8b47bfccf573a959d1929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga486254506e79e5017ec076850ac3b275"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga486254506e79e5017ec076850ac3b275">nrf_pwm_shorts_set</a> (NRF_PWM_Type *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:ga486254506e79e5017ec076850ac3b275"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the configuration of PWM shortcuts.  <br /></td></tr>
<tr class="separator:ga486254506e79e5017ec076850ac3b275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97a8c07dceaad191d77748b3311c25b"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#gad97a8c07dceaad191d77748b3311c25b">nrf_pwm_int_enable</a> (NRF_PWM_Type *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:gad97a8c07dceaad191d77748b3311c25b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling specified interrupts.  <br /></td></tr>
<tr class="separator:gad97a8c07dceaad191d77748b3311c25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502fca6db746ea1fb1d5c45573cc6c1b"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga502fca6db746ea1fb1d5c45573cc6c1b">nrf_pwm_int_disable</a> (NRF_PWM_Type *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:ga502fca6db746ea1fb1d5c45573cc6c1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for disabling specified interrupts.  <br /></td></tr>
<tr class="separator:ga502fca6db746ea1fb1d5c45573cc6c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga188dee0693d8704d6d8d77bf2e68831a"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga188dee0693d8704d6d8d77bf2e68831a">nrf_pwm_int_set</a> (NRF_PWM_Type *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:ga188dee0693d8704d6d8d77bf2e68831a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the configuration of PWM interrupts.  <br /></td></tr>
<tr class="separator:ga188dee0693d8704d6d8d77bf2e68831a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec938406e805161ad153e2a95638a74c"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#gaec938406e805161ad153e2a95638a74c">nrf_pwm_int_enable_check</a> (NRF_PWM_Type const *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:gaec938406e805161ad153e2a95638a74c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for checking if the specified interrupts are enabled.  <br /></td></tr>
<tr class="separator:gaec938406e805161ad153e2a95638a74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad002575566c75b323e425cdf59c0a550"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#gad002575566c75b323e425cdf59c0a550">nrf_pwm_subscribe_set</a> (NRF_PWM_Type *p_reg, <a class="el" href="group__nrf__pwm__hal.html#ga11cb9ca8fbb773011a3ad6658914418e">nrf_pwm_task_t</a> task, uint8_t channel)</td></tr>
<tr class="memdesc:gad002575566c75b323e425cdf59c0a550"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the subscribe configuration for a given PWM task.  <br /></td></tr>
<tr class="separator:gad002575566c75b323e425cdf59c0a550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7622c00fccfd7653ef3ca5a2f43ca07f"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga7622c00fccfd7653ef3ca5a2f43ca07f">nrf_pwm_subscribe_clear</a> (NRF_PWM_Type *p_reg, <a class="el" href="group__nrf__pwm__hal.html#ga11cb9ca8fbb773011a3ad6658914418e">nrf_pwm_task_t</a> task)</td></tr>
<tr class="memdesc:ga7622c00fccfd7653ef3ca5a2f43ca07f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for clearing the subscribe configuration for a given PWM task.  <br /></td></tr>
<tr class="separator:ga7622c00fccfd7653ef3ca5a2f43ca07f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41edf2cfc651f859f465ac532cd4616a"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga41edf2cfc651f859f465ac532cd4616a">nrf_pwm_publish_set</a> (NRF_PWM_Type *p_reg, <a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a> event, uint8_t channel)</td></tr>
<tr class="memdesc:ga41edf2cfc651f859f465ac532cd4616a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the publish configuration for a given PWM event.  <br /></td></tr>
<tr class="separator:ga41edf2cfc651f859f465ac532cd4616a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cd95cd70efae593bd68fa84e93fc433"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga6cd95cd70efae593bd68fa84e93fc433">nrf_pwm_publish_clear</a> (NRF_PWM_Type *p_reg, <a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a> event)</td></tr>
<tr class="memdesc:ga6cd95cd70efae593bd68fa84e93fc433"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for clearing the publish configuration for a given PWM event.  <br /></td></tr>
<tr class="separator:ga6cd95cd70efae593bd68fa84e93fc433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592cb178b637ab0b03bea8523e8ded82"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga592cb178b637ab0b03bea8523e8ded82">nrf_pwm_enable</a> (NRF_PWM_Type *p_reg)</td></tr>
<tr class="memdesc:ga592cb178b637ab0b03bea8523e8ded82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling the PWM peripheral.  <br /></td></tr>
<tr class="separator:ga592cb178b637ab0b03bea8523e8ded82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d306651afccddaccc092b9da93789a"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga03d306651afccddaccc092b9da93789a">nrf_pwm_disable</a> (NRF_PWM_Type *p_reg)</td></tr>
<tr class="memdesc:ga03d306651afccddaccc092b9da93789a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for disabling the PWM peripheral.  <br /></td></tr>
<tr class="separator:ga03d306651afccddaccc092b9da93789a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5895bf394e866a56f522c4bbdfb54996"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga5895bf394e866a56f522c4bbdfb54996">nrf_pwm_enable_check</a> (NRF_PWM_Type const *p_reg)</td></tr>
<tr class="memdesc:ga5895bf394e866a56f522c4bbdfb54996"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for checking if the PWM peripheral is enabled.  <br /></td></tr>
<tr class="separator:ga5895bf394e866a56f522c4bbdfb54996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bcd0f7311e790199cd14373fc823a9f"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga0bcd0f7311e790199cd14373fc823a9f">nrf_pwm_pins_set</a> (NRF_PWM_Type *p_reg, uint32_t const out_pins[4])</td></tr>
<tr class="memdesc:ga0bcd0f7311e790199cd14373fc823a9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for assigning pins to PWM output channels.  <br /></td></tr>
<tr class="separator:ga0bcd0f7311e790199cd14373fc823a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafe7e1c261d441016e999e52ec8282b4"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#gaafe7e1c261d441016e999e52ec8282b4">nrf_pwm_pin_get</a> (NRF_PWM_Type const *p_reg, uint8_t channel)</td></tr>
<tr class="memdesc:gaafe7e1c261d441016e999e52ec8282b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting pin selection associated with specified PWM output channel.  <br /></td></tr>
<tr class="separator:gaafe7e1c261d441016e999e52ec8282b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58bcf18a7b025c1416d7ea3d6e35038b"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga58bcf18a7b025c1416d7ea3d6e35038b">nrf_pwm_configure</a> (NRF_PWM_Type *p_reg, <a class="el" href="group__nrf__pwm__hal.html#ga8479da20e14394fb2388b1be3b879670">nrf_pwm_clk_t</a> base_clock, <a class="el" href="group__nrf__pwm__hal.html#ga1f29b190ff13c52895d249e07ebe92cb">nrf_pwm_mode_t</a> mode, uint16_t top_value)</td></tr>
<tr class="memdesc:ga58bcf18a7b025c1416d7ea3d6e35038b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring the PWM peripheral.  <br /></td></tr>
<tr class="separator:ga58bcf18a7b025c1416d7ea3d6e35038b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993b47eb4fc9b6350ced9043945a8206"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga993b47eb4fc9b6350ced9043945a8206">nrf_pwm_sequence_set</a> (NRF_PWM_Type *p_reg, uint8_t seq_id, <a class="el" href="structnrf__pwm__sequence__t.html">nrf_pwm_sequence_t</a> const *p_seq)</td></tr>
<tr class="memdesc:ga993b47eb4fc9b6350ced9043945a8206"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for defining a sequence of PWM duty cycles.  <br /></td></tr>
<tr class="separator:ga993b47eb4fc9b6350ced9043945a8206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b99dfe4536733fdc46059eb5d4d704c"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga5b99dfe4536733fdc46059eb5d4d704c">nrf_pwm_seq_ptr_set</a> (NRF_PWM_Type *p_reg, uint8_t seq_id, uint16_t const *p_values)</td></tr>
<tr class="memdesc:ga5b99dfe4536733fdc46059eb5d4d704c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for modifying the pointer to the duty cycle values in the specified sequence.  <br /></td></tr>
<tr class="separator:ga5b99dfe4536733fdc46059eb5d4d704c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga794b85dd82faa63d636603e797259798"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga794b85dd82faa63d636603e797259798">nrf_pwm_seq_cnt_set</a> (NRF_PWM_Type *p_reg, uint8_t seq_id, uint16_t length)</td></tr>
<tr class="memdesc:ga794b85dd82faa63d636603e797259798"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for modifying the total number of duty cycle values in the specified sequence.  <br /></td></tr>
<tr class="separator:ga794b85dd82faa63d636603e797259798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0371b811ef5160dbcab8bdfa03b8448"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#gad0371b811ef5160dbcab8bdfa03b8448">nrf_pwm_seq_refresh_set</a> (NRF_PWM_Type *p_reg, uint8_t seq_id, uint32_t refresh)</td></tr>
<tr class="memdesc:gad0371b811ef5160dbcab8bdfa03b8448"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for modifying the additional number of PWM periods spent on each duty cycle value in the specified sequence.  <br /></td></tr>
<tr class="separator:gad0371b811ef5160dbcab8bdfa03b8448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70c82b30f512bfb43092fd793e79fefd"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga70c82b30f512bfb43092fd793e79fefd">nrf_pwm_seq_end_delay_set</a> (NRF_PWM_Type *p_reg, uint8_t seq_id, uint32_t end_delay)</td></tr>
<tr class="memdesc:ga70c82b30f512bfb43092fd793e79fefd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for modifying the additional time added after the sequence is played.  <br /></td></tr>
<tr class="separator:ga70c82b30f512bfb43092fd793e79fefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a3c94d7139f17dd0f43ef4f16abb5cd"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga6a3c94d7139f17dd0f43ef4f16abb5cd">nrf_pwm_decoder_set</a> (NRF_PWM_Type *p_reg, <a class="el" href="group__nrf__pwm__hal.html#ga453888e5feb46774da27499ca1eeafd2">nrf_pwm_dec_load_t</a> dec_load, <a class="el" href="group__nrf__pwm__hal.html#gae25a7e03c383934d33cda8a049b7dde4">nrf_pwm_dec_step_t</a> dec_step)</td></tr>
<tr class="memdesc:ga6a3c94d7139f17dd0f43ef4f16abb5cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the mode of loading sequence data from RAM and advancing the sequence.  <br /></td></tr>
<tr class="separator:ga6a3c94d7139f17dd0f43ef4f16abb5cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c79a9e33546f5dff5ef564052cbe1c"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#gaa7c79a9e33546f5dff5ef564052cbe1c">nrf_pwm_loop_set</a> (NRF_PWM_Type *p_reg, uint16_t loop_count)</td></tr>
<tr class="memdesc:gaa7c79a9e33546f5dff5ef564052cbe1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the number of times the sequence playback should be performed.  <br /></td></tr>
<tr class="separator:gaa7c79a9e33546f5dff5ef564052cbe1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d334d0587cb0f3213e097a67475d5e"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE <a class="el" href="group__nrf__pwm__hal.html#ga11cb9ca8fbb773011a3ad6658914418e">nrf_pwm_task_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#gaa0d334d0587cb0f3213e097a67475d5e">nrf_pwm_seqstart_task_get</a> (uint8_t seq_id)</td></tr>
<tr class="memdesc:gaa0d334d0587cb0f3213e097a67475d5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the specified PWM SEQSTART task.  <br /></td></tr>
<tr class="separator:gaa0d334d0587cb0f3213e097a67475d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e0af905e8f4605795455630b66ea833"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE <a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__pwm__hal.html#ga9e0af905e8f4605795455630b66ea833">nrf_pwm_seqend_event_get</a> (uint8_t seq_id)</td></tr>
<tr class="memdesc:ga9e0af905e8f4605795455630b66ea833"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the specified PWM SEQEND event.  <br /></td></tr>
<tr class="separator:ga9e0af905e8f4605795455630b66ea833"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Hardware access layer for managing the Pulse Width Modulation (PWM) peripheral. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga885a662a4c5a59a3c260e2a98aeae523" name="ga885a662a4c5a59a3c260e2a98aeae523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga885a662a4c5a59a3c260e2a98aeae523">&#9670;&#160;</a></span>NRF_PWM_INST_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NRF_PWM_INST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">idx</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__nrfx__utils.html#ga5ea61d0994f6fb1ab5ed59d44f6a7ce9">NRFX_CONCAT</a>(NRF_, PWM, idx)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro getting pointer to the structure of registers of the PWM peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">idx</td><td>PWM instance index.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Pointer to the structure of registers of the PWM peripheral. </dd></dl>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga8479da20e14394fb2388b1be3b879670" name="ga8479da20e14394fb2388b1be3b879670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8479da20e14394fb2388b1be3b879670">&#9670;&#160;</a></span>nrf_pwm_clk_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__pwm__hal.html#ga8479da20e14394fb2388b1be3b879670">nrf_pwm_clk_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM base clock frequencies. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga8479da20e14394fb2388b1be3b879670a0074030b06b359a6caf1cf00eafd28cc" name="gga8479da20e14394fb2388b1be3b879670a0074030b06b359a6caf1cf00eafd28cc"></a>NRF_PWM_CLK_16MHz&#160;</td><td class="fielddoc"><p>16 MHz / 1 = 16 MHz. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8479da20e14394fb2388b1be3b879670a4a67fe77580783f462d89e2a6fcef9c6" name="gga8479da20e14394fb2388b1be3b879670a4a67fe77580783f462d89e2a6fcef9c6"></a>NRF_PWM_CLK_8MHz&#160;</td><td class="fielddoc"><p>16 MHz / 2 = 8 MHz. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8479da20e14394fb2388b1be3b879670a64d3ac0932e8dc1b27a4133d56bf06be" name="gga8479da20e14394fb2388b1be3b879670a64d3ac0932e8dc1b27a4133d56bf06be"></a>NRF_PWM_CLK_4MHz&#160;</td><td class="fielddoc"><p>16 MHz / 4 = 4 MHz. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8479da20e14394fb2388b1be3b879670acacabaa47b84f819006fe490792aa50e" name="gga8479da20e14394fb2388b1be3b879670acacabaa47b84f819006fe490792aa50e"></a>NRF_PWM_CLK_2MHz&#160;</td><td class="fielddoc"><p>16 MHz / 8 = 2 MHz. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8479da20e14394fb2388b1be3b879670a30e595429e6787e18df7ca04b897bb11" name="gga8479da20e14394fb2388b1be3b879670a30e595429e6787e18df7ca04b897bb11"></a>NRF_PWM_CLK_1MHz&#160;</td><td class="fielddoc"><p>16 MHz / 16 = 1 MHz. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8479da20e14394fb2388b1be3b879670a5adb2af103d1968468dd46f572a4a2c5" name="gga8479da20e14394fb2388b1be3b879670a5adb2af103d1968468dd46f572a4a2c5"></a>NRF_PWM_CLK_500kHz&#160;</td><td class="fielddoc"><p>16 MHz / 32 = 500 kHz. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8479da20e14394fb2388b1be3b879670a52f5dff4d18dac79ea6387f1ed9e0aa0" name="gga8479da20e14394fb2388b1be3b879670a52f5dff4d18dac79ea6387f1ed9e0aa0"></a>NRF_PWM_CLK_250kHz&#160;</td><td class="fielddoc"><p>16 MHz / 64 = 250 kHz. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8479da20e14394fb2388b1be3b879670a809f569f8bed353ccf5ef237c31a93f1" name="gga8479da20e14394fb2388b1be3b879670a809f569f8bed353ccf5ef237c31a93f1"></a>NRF_PWM_CLK_125kHz&#160;</td><td class="fielddoc"><p>16 MHz / 128 = 125 kHz. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga453888e5feb46774da27499ca1eeafd2" name="ga453888e5feb46774da27499ca1eeafd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga453888e5feb46774da27499ca1eeafd2">&#9670;&#160;</a></span>nrf_pwm_dec_load_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__pwm__hal.html#ga453888e5feb46774da27499ca1eeafd2">nrf_pwm_dec_load_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM decoder load modes. </p>
<p>The selected mode determines how the sequence data is read from RAM and spread to the compare registers. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga453888e5feb46774da27499ca1eeafd2a23a17dad88a8dff161e09c5057e70362" name="gga453888e5feb46774da27499ca1eeafd2a23a17dad88a8dff161e09c5057e70362"></a>NRF_PWM_LOAD_COMMON&#160;</td><td class="fielddoc"><p>1st half word (16-bit) used in all PWM channels (0-3). </p>
</td></tr>
<tr><td class="fieldname"><a id="gga453888e5feb46774da27499ca1eeafd2ab66a66edb78babab583af6326452ed29" name="gga453888e5feb46774da27499ca1eeafd2ab66a66edb78babab583af6326452ed29"></a>NRF_PWM_LOAD_GROUPED&#160;</td><td class="fielddoc"><p>1st half word (16-bit) used in channels 0 and 1; 2nd word in channels 2 and 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga453888e5feb46774da27499ca1eeafd2a97607a1a4b271d76c6d1305408e6ca4e" name="gga453888e5feb46774da27499ca1eeafd2a97607a1a4b271d76c6d1305408e6ca4e"></a>NRF_PWM_LOAD_INDIVIDUAL&#160;</td><td class="fielddoc"><p>1st half word (16-bit) used in channel 0; 2nd in channel 1; 3rd in channel 2; 4th in channel 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga453888e5feb46774da27499ca1eeafd2a5e0beb030e89afbac264872b6991585a" name="gga453888e5feb46774da27499ca1eeafd2a5e0beb030e89afbac264872b6991585a"></a>NRF_PWM_LOAD_WAVE_FORM&#160;</td><td class="fielddoc"><p>1st half word (16-bit) used in channel 0; 2nd in channel 1; ... ; 4th as the top value for the pulse generator counter. </p>
</td></tr>
</table>

</div>
</div>
<a id="gae25a7e03c383934d33cda8a049b7dde4" name="gae25a7e03c383934d33cda8a049b7dde4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae25a7e03c383934d33cda8a049b7dde4">&#9670;&#160;</a></span>nrf_pwm_dec_step_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__pwm__hal.html#gae25a7e03c383934d33cda8a049b7dde4">nrf_pwm_dec_step_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM decoder next step modes. </p>
<p>The selected mode determines when the next value from the active sequence is loaded. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae25a7e03c383934d33cda8a049b7dde4aec7f52e96da457170f1a516ea78357a1" name="ggae25a7e03c383934d33cda8a049b7dde4aec7f52e96da457170f1a516ea78357a1"></a>NRF_PWM_STEP_AUTO&#160;</td><td class="fielddoc"><p>Automatically after the current value is played and repeated the requested number of times. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae25a7e03c383934d33cda8a049b7dde4aa64f9312c7d5928aadcaf7596e61357b" name="ggae25a7e03c383934d33cda8a049b7dde4aa64f9312c7d5928aadcaf7596e61357b"></a>NRF_PWM_STEP_TRIGGERED&#160;</td><td class="fielddoc"><p>When the <a class="el" href="group__nrf__pwm__hal.html#gga11cb9ca8fbb773011a3ad6658914418eaaa206912dd578140efcf3a668a78f4e5">NRF_PWM_TASK_NEXTSTEP</a> task is triggered. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga4a8ceac653433e4ac8ee8682bdef45bf" name="ga4a8ceac653433e4ac8ee8682bdef45bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a8ceac653433e4ac8ee8682bdef45bf">&#9670;&#160;</a></span>nrf_pwm_event_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM events. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga4a8ceac653433e4ac8ee8682bdef45bfadf20e481b3105e4ef6e6f80423c8192b" name="gga4a8ceac653433e4ac8ee8682bdef45bfadf20e481b3105e4ef6e6f80423c8192b"></a>NRF_PWM_EVENT_STOPPED&#160;</td><td class="fielddoc"><p>Response to STOP task, emitted when PWM pulses are no longer generated. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a8ceac653433e4ac8ee8682bdef45bfaa5bb09f0669ce66b58053dd382a3bcbf" name="gga4a8ceac653433e4ac8ee8682bdef45bfaa5bb09f0669ce66b58053dd382a3bcbf"></a>NRF_PWM_EVENT_SEQSTARTED0&#160;</td><td class="fielddoc"><p>First PWM period started on sequence 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a8ceac653433e4ac8ee8682bdef45bfa79aea4fc8f7e536c180a1b5b4c9a2596" name="gga4a8ceac653433e4ac8ee8682bdef45bfa79aea4fc8f7e536c180a1b5b4c9a2596"></a>NRF_PWM_EVENT_SEQSTARTED1&#160;</td><td class="fielddoc"><p>First PWM period started on sequence 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a8ceac653433e4ac8ee8682bdef45bfa60bc770e86e8c3e1987b7828c5527e3b" name="gga4a8ceac653433e4ac8ee8682bdef45bfa60bc770e86e8c3e1987b7828c5527e3b"></a>NRF_PWM_EVENT_SEQEND0&#160;</td><td class="fielddoc"><p>Emitted at the end of every sequence 0 when its last value has been read from RAM. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a8ceac653433e4ac8ee8682bdef45bfa250b4184e07ce53864c00aa17f142c3e" name="gga4a8ceac653433e4ac8ee8682bdef45bfa250b4184e07ce53864c00aa17f142c3e"></a>NRF_PWM_EVENT_SEQEND1&#160;</td><td class="fielddoc"><p>Emitted at the end of every sequence 1 when its last value has been read from RAM. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a8ceac653433e4ac8ee8682bdef45bfa2340304c4d850deee64456310c272d13" name="gga4a8ceac653433e4ac8ee8682bdef45bfa2340304c4d850deee64456310c272d13"></a>NRF_PWM_EVENT_PWMPERIODEND&#160;</td><td class="fielddoc"><p>Emitted at the end of each PWM period. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga4a8ceac653433e4ac8ee8682bdef45bfa904f95da3dc44a8e147623f4ae32a268" name="gga4a8ceac653433e4ac8ee8682bdef45bfa904f95da3dc44a8e147623f4ae32a268"></a>NRF_PWM_EVENT_LOOPSDONE&#160;</td><td class="fielddoc"><p>Concatenated sequences have been played the specified number of times. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga3f6888e6f40342ef64cf5b9555bd04d5" name="ga3f6888e6f40342ef64cf5b9555bd04d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f6888e6f40342ef64cf5b9555bd04d5">&#9670;&#160;</a></span>nrf_pwm_int_mask_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__pwm__hal.html#ga3f6888e6f40342ef64cf5b9555bd04d5">nrf_pwm_int_mask_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM interrupts. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga3f6888e6f40342ef64cf5b9555bd04d5ad7b8b51084d217e44611e4353d8d8a36" name="gga3f6888e6f40342ef64cf5b9555bd04d5ad7b8b51084d217e44611e4353d8d8a36"></a>NRF_PWM_INT_STOPPED_MASK&#160;</td><td class="fielddoc"><p>Interrupt on STOPPED event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3f6888e6f40342ef64cf5b9555bd04d5a41e26a43feadb28f3fa05b41bee59a4e" name="gga3f6888e6f40342ef64cf5b9555bd04d5a41e26a43feadb28f3fa05b41bee59a4e"></a>NRF_PWM_INT_SEQSTARTED0_MASK&#160;</td><td class="fielddoc"><p>Interrupt on SEQSTARTED[0] event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3f6888e6f40342ef64cf5b9555bd04d5ac6ae5c9057a052908572d3b03c7fa5e4" name="gga3f6888e6f40342ef64cf5b9555bd04d5ac6ae5c9057a052908572d3b03c7fa5e4"></a>NRF_PWM_INT_SEQSTARTED1_MASK&#160;</td><td class="fielddoc"><p>Interrupt on SEQSTARTED[1] event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3f6888e6f40342ef64cf5b9555bd04d5a5bdd3b534ac4b8e538d653f69ce83627" name="gga3f6888e6f40342ef64cf5b9555bd04d5a5bdd3b534ac4b8e538d653f69ce83627"></a>NRF_PWM_INT_SEQEND0_MASK&#160;</td><td class="fielddoc"><p>Interrupt on SEQEND[0] event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3f6888e6f40342ef64cf5b9555bd04d5a6727da1cd7e51206d5d51702ef249d1e" name="gga3f6888e6f40342ef64cf5b9555bd04d5a6727da1cd7e51206d5d51702ef249d1e"></a>NRF_PWM_INT_SEQEND1_MASK&#160;</td><td class="fielddoc"><p>Interrupt on SEQEND[1] event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3f6888e6f40342ef64cf5b9555bd04d5a11080b028d0f9714cef68a08be3ad1c2" name="gga3f6888e6f40342ef64cf5b9555bd04d5a11080b028d0f9714cef68a08be3ad1c2"></a>NRF_PWM_INT_PWMPERIODEND_MASK&#160;</td><td class="fielddoc"><p>Interrupt on PWMPERIODEND event. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3f6888e6f40342ef64cf5b9555bd04d5a409117735d39f637f068291dcc5b02be" name="gga3f6888e6f40342ef64cf5b9555bd04d5a409117735d39f637f068291dcc5b02be"></a>NRF_PWM_INT_LOOPSDONE_MASK&#160;</td><td class="fielddoc"><p>Interrupt on LOOPSDONE event. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga1f29b190ff13c52895d249e07ebe92cb" name="ga1f29b190ff13c52895d249e07ebe92cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f29b190ff13c52895d249e07ebe92cb">&#9670;&#160;</a></span>nrf_pwm_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__pwm__hal.html#ga1f29b190ff13c52895d249e07ebe92cb">nrf_pwm_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM modes of operation. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga1f29b190ff13c52895d249e07ebe92cba0b9d394af2cbadb2fd430f73e6b2a28c" name="gga1f29b190ff13c52895d249e07ebe92cba0b9d394af2cbadb2fd430f73e6b2a28c"></a>NRF_PWM_MODE_UP&#160;</td><td class="fielddoc"><p>Up counter (edge-aligned PWM duty cycle). </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1f29b190ff13c52895d249e07ebe92cba37eab07de351c4001e96bfe588b5fac7" name="gga1f29b190ff13c52895d249e07ebe92cba37eab07de351c4001e96bfe588b5fac7"></a>NRF_PWM_MODE_UP_AND_DOWN&#160;</td><td class="fielddoc"><p>Up and down counter (center-aligned PWM duty cycle). </p>
</td></tr>
</table>

</div>
</div>
<a id="ga677eee0f6fb961e515018d5cf68d06a6" name="ga677eee0f6fb961e515018d5cf68d06a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga677eee0f6fb961e515018d5cf68d06a6">&#9670;&#160;</a></span>nrf_pwm_short_mask_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__pwm__hal.html#ga677eee0f6fb961e515018d5cf68d06a6">nrf_pwm_short_mask_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM shortcuts. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga677eee0f6fb961e515018d5cf68d06a6aea663e579d7f33326625af10b4437024" name="gga677eee0f6fb961e515018d5cf68d06a6aea663e579d7f33326625af10b4437024"></a>NRF_PWM_SHORT_SEQEND0_STOP_MASK&#160;</td><td class="fielddoc"><p>Shortcut between SEQEND[0] event and STOP task. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga677eee0f6fb961e515018d5cf68d06a6add885779b4d8c2f77dd5d53119c17a40" name="gga677eee0f6fb961e515018d5cf68d06a6add885779b4d8c2f77dd5d53119c17a40"></a>NRF_PWM_SHORT_SEQEND1_STOP_MASK&#160;</td><td class="fielddoc"><p>Shortcut between SEQEND[1] event and STOP task. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga677eee0f6fb961e515018d5cf68d06a6ac3db7894c3849c4bc4fa1150799a12d5" name="gga677eee0f6fb961e515018d5cf68d06a6ac3db7894c3849c4bc4fa1150799a12d5"></a>NRF_PWM_SHORT_LOOPSDONE_SEQSTART0_MASK&#160;</td><td class="fielddoc"><p>Shortcut between LOOPSDONE event and SEQSTART[0] task. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga677eee0f6fb961e515018d5cf68d06a6aaefb987c3a650031c75517f6e8aa9221" name="gga677eee0f6fb961e515018d5cf68d06a6aaefb987c3a650031c75517f6e8aa9221"></a>NRF_PWM_SHORT_LOOPSDONE_SEQSTART1_MASK&#160;</td><td class="fielddoc"><p>Shortcut between LOOPSDONE event and SEQSTART[1] task. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga677eee0f6fb961e515018d5cf68d06a6aabc8554ee052151a9d49dafa25321cbe" name="gga677eee0f6fb961e515018d5cf68d06a6aabc8554ee052151a9d49dafa25321cbe"></a>NRF_PWM_SHORT_LOOPSDONE_STOP_MASK&#160;</td><td class="fielddoc"><p>Shortcut between LOOPSDONE event and STOP task. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga11cb9ca8fbb773011a3ad6658914418e" name="ga11cb9ca8fbb773011a3ad6658914418e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11cb9ca8fbb773011a3ad6658914418e">&#9670;&#160;</a></span>nrf_pwm_task_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__pwm__hal.html#ga11cb9ca8fbb773011a3ad6658914418e">nrf_pwm_task_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM tasks. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga11cb9ca8fbb773011a3ad6658914418ea1cdbda5c0c8086b3e22909f93ae2eda8" name="gga11cb9ca8fbb773011a3ad6658914418ea1cdbda5c0c8086b3e22909f93ae2eda8"></a>NRF_PWM_TASK_STOP&#160;</td><td class="fielddoc"><p>Stops PWM pulse generation on all channels at the end of the current PWM period, and stops the sequence playback. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga11cb9ca8fbb773011a3ad6658914418ea0e0eb4565d08c63ccd6b314e8b6b4c90" name="gga11cb9ca8fbb773011a3ad6658914418ea0e0eb4565d08c63ccd6b314e8b6b4c90"></a>NRF_PWM_TASK_SEQSTART0&#160;</td><td class="fielddoc"><p>Starts playback of sequence 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga11cb9ca8fbb773011a3ad6658914418eafcce137014a7767686d57ccb832dcb99" name="gga11cb9ca8fbb773011a3ad6658914418eafcce137014a7767686d57ccb832dcb99"></a>NRF_PWM_TASK_SEQSTART1&#160;</td><td class="fielddoc"><p>Starts playback of sequence 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga11cb9ca8fbb773011a3ad6658914418eaaa206912dd578140efcf3a668a78f4e5" name="gga11cb9ca8fbb773011a3ad6658914418eaaa206912dd578140efcf3a668a78f4e5"></a>NRF_PWM_TASK_NEXTSTEP&#160;</td><td class="fielddoc"><p>Steps by one value in the current sequence if the decoder is set to <a class="el" href="group__nrf__pwm__hal.html#ggae25a7e03c383934d33cda8a049b7dde4aa64f9312c7d5928aadcaf7596e61357b">NRF_PWM_STEP_TRIGGERED</a> mode. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga58bcf18a7b025c1416d7ea3d6e35038b" name="ga58bcf18a7b025c1416d7ea3d6e35038b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58bcf18a7b025c1416d7ea3d6e35038b">&#9670;&#160;</a></span>nrf_pwm_configure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_pwm_configure </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga8479da20e14394fb2388b1be3b879670">nrf_pwm_clk_t</a>&#160;</td>
          <td class="paramname"><em>base_clock</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga1f29b190ff13c52895d249e07ebe92cb">nrf_pwm_mode_t</a>&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>top_value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring the PWM peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">base_clock</td><td>Base clock frequency. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>Operating mode of the pulse generator counter. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">top_value</td><td>Value up to which the pulse generator counter counts. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6a3c94d7139f17dd0f43ef4f16abb5cd" name="ga6a3c94d7139f17dd0f43ef4f16abb5cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a3c94d7139f17dd0f43ef4f16abb5cd">&#9670;&#160;</a></span>nrf_pwm_decoder_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_pwm_decoder_set </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga453888e5feb46774da27499ca1eeafd2">nrf_pwm_dec_load_t</a>&#160;</td>
          <td class="paramname"><em>dec_load</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#gae25a7e03c383934d33cda8a049b7dde4">nrf_pwm_dec_step_t</a>&#160;</td>
          <td class="paramname"><em>dec_step</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the mode of loading sequence data from RAM and advancing the sequence. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dec_load</td><td>Mode of loading sequence data from RAM. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dec_step</td><td>Mode of advancing the active sequence. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga03d306651afccddaccc092b9da93789a" name="ga03d306651afccddaccc092b9da93789a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03d306651afccddaccc092b9da93789a">&#9670;&#160;</a></span>nrf_pwm_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_pwm_disable </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for disabling the PWM peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga592cb178b637ab0b03bea8523e8ded82" name="ga592cb178b637ab0b03bea8523e8ded82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga592cb178b637ab0b03bea8523e8ded82">&#9670;&#160;</a></span>nrf_pwm_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_pwm_enable </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling the PWM peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5895bf394e866a56f522c4bbdfb54996" name="ga5895bf394e866a56f522c4bbdfb54996"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5895bf394e866a56f522c4bbdfb54996">&#9670;&#160;</a></span>nrf_pwm_enable_check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_pwm_enable_check </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for checking if the PWM peripheral is enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The PWM is enabled. </td></tr>
    <tr><td class="paramname">false</td><td>The PWM is not enabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3eba935312b4bf541151a30e0d408beb" name="ga3eba935312b4bf541151a30e0d408beb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3eba935312b4bf541151a30e0d408beb">&#9670;&#160;</a></span>nrf_pwm_event_address_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_pwm_event_address_get </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the address of the specified PWM event register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>PWM event.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Address of the specified event register. </dd></dl>

</div>
</div>
<a id="ga7b6689ec738c01ef7e02d6923b8707a4" name="ga7b6689ec738c01ef7e02d6923b8707a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b6689ec738c01ef7e02d6923b8707a4">&#9670;&#160;</a></span>nrf_pwm_event_check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_pwm_event_check </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for retrieving the state of the PWM event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Event to be checked.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The event has been generated. </td></tr>
    <tr><td class="paramname">false</td><td>The event has not been generated. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadd2be0c46a34bece88f176db55cfe9ee" name="gadd2be0c46a34bece88f176db55cfe9ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd2be0c46a34bece88f176db55cfe9ee">&#9670;&#160;</a></span>nrf_pwm_event_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_pwm_event_clear </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for clearing the specified PWM event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Event to clear. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga502fca6db746ea1fb1d5c45573cc6c1b" name="ga502fca6db746ea1fb1d5c45573cc6c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga502fca6db746ea1fb1d5c45573cc6c1b">&#9670;&#160;</a></span>nrf_pwm_int_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_pwm_int_disable </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for disabling specified interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask of interrupts to be disabled. Use <a class="el" href="group__nrf__pwm__hal.html#ga3f6888e6f40342ef64cf5b9555bd04d5">nrf_pwm_int_mask_t</a> values for bit masking. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad97a8c07dceaad191d77748b3311c25b" name="gad97a8c07dceaad191d77748b3311c25b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad97a8c07dceaad191d77748b3311c25b">&#9670;&#160;</a></span>nrf_pwm_int_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_pwm_int_enable </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling specified interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask of interrupts to be enabled. Use <a class="el" href="group__nrf__pwm__hal.html#ga3f6888e6f40342ef64cf5b9555bd04d5">nrf_pwm_int_mask_t</a> values for bit masking. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaec938406e805161ad153e2a95638a74c" name="gaec938406e805161ad153e2a95638a74c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec938406e805161ad153e2a95638a74c">&#9670;&#160;</a></span>nrf_pwm_int_enable_check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_pwm_int_enable_check </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for checking if the specified interrupts are enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask of interrupts to be checked. Use <a class="el" href="group__nrf__pwm__hal.html#ga3f6888e6f40342ef64cf5b9555bd04d5">nrf_pwm_int_mask_t</a> values for bit masking.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Mask of enabled interrupts. </dd></dl>

</div>
</div>
<a id="ga188dee0693d8704d6d8d77bf2e68831a" name="ga188dee0693d8704d6d8d77bf2e68831a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga188dee0693d8704d6d8d77bf2e68831a">&#9670;&#160;</a></span>nrf_pwm_int_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_pwm_int_set </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the configuration of PWM interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask of interrupts to be set. Use <a class="el" href="group__nrf__pwm__hal.html#ga3f6888e6f40342ef64cf5b9555bd04d5">nrf_pwm_int_mask_t</a> values for bit masking. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa7c79a9e33546f5dff5ef564052cbe1c" name="gaa7c79a9e33546f5dff5ef564052cbe1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7c79a9e33546f5dff5ef564052cbe1c">&#9670;&#160;</a></span>nrf_pwm_loop_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_pwm_loop_set </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>loop_count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the number of times the sequence playback should be performed. </p>
<p>This function applies to two-sequence playback (concatenated sequence 0 and 1). A single sequence can be played back only once.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">loop_count</td><td>Number of times to perform the sequence playback. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaafe7e1c261d441016e999e52ec8282b4" name="gaafe7e1c261d441016e999e52ec8282b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafe7e1c261d441016e999e52ec8282b4">&#9670;&#160;</a></span>nrf_pwm_pin_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_pwm_pin_get </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting pin selection associated with specified PWM output channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>PWM output channel.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Pin selection associated with specified PWM output channel. </dd></dl>

</div>
</div>
<a id="ga0bcd0f7311e790199cd14373fc823a9f" name="ga0bcd0f7311e790199cd14373fc823a9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bcd0f7311e790199cd14373fc823a9f">&#9670;&#160;</a></span>nrf_pwm_pins_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_pwm_pins_set </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t const&#160;</td>
          <td class="paramname"><em>out_pins</em>[4]&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for assigning pins to PWM output channels. </p>
<p>Usage of all PWM output channels is optional. If a given channel is not needed, pass the <a class="el" href="group__nrf__pwm__hal.html#gabf854890a14200d20e7aea8234a16887">NRF_PWM_PIN_NOT_CONNECTED</a> value instead of its pin number.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">out_pins</td><td>Array with pin numbers for individual PWM output channels. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6cd95cd70efae593bd68fa84e93fc433" name="ga6cd95cd70efae593bd68fa84e93fc433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cd95cd70efae593bd68fa84e93fc433">&#9670;&#160;</a></span>nrf_pwm_publish_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_pwm_publish_clear </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for clearing the publish configuration for a given PWM event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Event for which to clear the configuration. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga41edf2cfc651f859f465ac532cd4616a" name="ga41edf2cfc651f859f465ac532cd4616a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41edf2cfc651f859f465ac532cd4616a">&#9670;&#160;</a></span>nrf_pwm_publish_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_pwm_publish_set </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the publish configuration for a given PWM event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Event for which to set the configuration. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Channel through which to publish the event. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga794b85dd82faa63d636603e797259798" name="ga794b85dd82faa63d636603e797259798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga794b85dd82faa63d636603e797259798">&#9670;&#160;</a></span>nrf_pwm_seq_cnt_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_pwm_seq_cnt_set </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>seq_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for modifying the total number of duty cycle values in the specified sequence. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">seq_id</td><td>Identifier of the sequence (0 or 1). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>Number of duty cycle values (in 16-bit half words). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga70c82b30f512bfb43092fd793e79fefd" name="ga70c82b30f512bfb43092fd793e79fefd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70c82b30f512bfb43092fd793e79fefd">&#9670;&#160;</a></span>nrf_pwm_seq_end_delay_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_pwm_seq_end_delay_set </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>seq_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>end_delay</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for modifying the additional time added after the sequence is played. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">seq_id</td><td>Identifier of the sequence (0 or 1). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">end_delay</td><td>Number of PWM periods added at the end of the sequence. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5b99dfe4536733fdc46059eb5d4d704c" name="ga5b99dfe4536733fdc46059eb5d4d704c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b99dfe4536733fdc46059eb5d4d704c">&#9670;&#160;</a></span>nrf_pwm_seq_ptr_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_pwm_seq_ptr_set </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>seq_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t const *&#160;</td>
          <td class="paramname"><em>p_values</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for modifying the pointer to the duty cycle values in the specified sequence. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">seq_id</td><td>Identifier of the sequence (0 or 1). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">p_values</td><td>Pointer to an array with duty cycle values. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad0371b811ef5160dbcab8bdfa03b8448" name="gad0371b811ef5160dbcab8bdfa03b8448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0371b811ef5160dbcab8bdfa03b8448">&#9670;&#160;</a></span>nrf_pwm_seq_refresh_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_pwm_seq_refresh_set </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>seq_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>refresh</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for modifying the additional number of PWM periods spent on each duty cycle value in the specified sequence. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">seq_id</td><td>Identifier of the sequence (0 or 1). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">refresh</td><td>Number of additional PWM periods for each duty cycle value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9e0af905e8f4605795455630b66ea833" name="ga9e0af905e8f4605795455630b66ea833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e0af905e8f4605795455630b66ea833">&#9670;&#160;</a></span>nrf_pwm_seqend_event_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE <a class="el" href="group__nrf__pwm__hal.html#ga4a8ceac653433e4ac8ee8682bdef45bf">nrf_pwm_event_t</a> nrf_pwm_seqend_event_get </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>seq_id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the specified PWM SEQEND event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">seq_id</td><td>Sequence index.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The specified PWM SEQEND event. </dd></dl>

</div>
</div>
<a id="gaa0d334d0587cb0f3213e097a67475d5e" name="gaa0d334d0587cb0f3213e097a67475d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0d334d0587cb0f3213e097a67475d5e">&#9670;&#160;</a></span>nrf_pwm_seqstart_task_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE <a class="el" href="group__nrf__pwm__hal.html#ga11cb9ca8fbb773011a3ad6658914418e">nrf_pwm_task_t</a> nrf_pwm_seqstart_task_get </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>seq_id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the specified PWM SEQSTART task. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">seq_id</td><td>Sequence index.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The specified PWM SEQSTART task. </dd></dl>

</div>
</div>
<a id="ga993b47eb4fc9b6350ced9043945a8206" name="ga993b47eb4fc9b6350ced9043945a8206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga993b47eb4fc9b6350ced9043945a8206">&#9670;&#160;</a></span>nrf_pwm_sequence_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_pwm_sequence_set </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>seq_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structnrf__pwm__sequence__t.html">nrf_pwm_sequence_t</a> const *&#160;</td>
          <td class="paramname"><em>p_seq</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for defining a sequence of PWM duty cycles. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">seq_id</td><td>Identifier of the sequence (0 or 1). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">p_seq</td><td>Pointer to the sequence definition. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga52672c9d16d8b47bfccf573a959d1929" name="ga52672c9d16d8b47bfccf573a959d1929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52672c9d16d8b47bfccf573a959d1929">&#9670;&#160;</a></span>nrf_pwm_shorts_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_pwm_shorts_disable </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for disabling the specified shortcuts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask of shortcuts to be disabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad37230defb6539bad9deeed03b4ec1ed" name="gad37230defb6539bad9deeed03b4ec1ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad37230defb6539bad9deeed03b4ec1ed">&#9670;&#160;</a></span>nrf_pwm_shorts_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_pwm_shorts_enable </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling the specified shortcuts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask of shortcuts to be enabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga486254506e79e5017ec076850ac3b275" name="ga486254506e79e5017ec076850ac3b275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga486254506e79e5017ec076850ac3b275">&#9670;&#160;</a></span>nrf_pwm_shorts_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_pwm_shorts_set </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the configuration of PWM shortcuts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Shortcuts configuration to be set. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7622c00fccfd7653ef3ca5a2f43ca07f" name="ga7622c00fccfd7653ef3ca5a2f43ca07f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7622c00fccfd7653ef3ca5a2f43ca07f">&#9670;&#160;</a></span>nrf_pwm_subscribe_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_pwm_subscribe_clear </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga11cb9ca8fbb773011a3ad6658914418e">nrf_pwm_task_t</a>&#160;</td>
          <td class="paramname"><em>task</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for clearing the subscribe configuration for a given PWM task. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">task</td><td>Task for which to clear the configuration. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad002575566c75b323e425cdf59c0a550" name="gad002575566c75b323e425cdf59c0a550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad002575566c75b323e425cdf59c0a550">&#9670;&#160;</a></span>nrf_pwm_subscribe_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_pwm_subscribe_set </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga11cb9ca8fbb773011a3ad6658914418e">nrf_pwm_task_t</a>&#160;</td>
          <td class="paramname"><em>task</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the subscribe configuration for a given PWM task. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">task</td><td>Task for which to set the configuration. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>Channel through which to subscribe events. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa78ad952a4164f2acdc2aa22b6fd0618" name="gaa78ad952a4164f2acdc2aa22b6fd0618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa78ad952a4164f2acdc2aa22b6fd0618">&#9670;&#160;</a></span>nrf_pwm_task_address_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_pwm_task_address_get </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga11cb9ca8fbb773011a3ad6658914418e">nrf_pwm_task_t</a>&#160;</td>
          <td class="paramname"><em>task</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the address of the specified PWM task register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">task</td><td>PWM task.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Address of the specified task register. </dd></dl>

</div>
</div>
<a id="ga80273886334d6d99c516aa13e9e6773a" name="ga80273886334d6d99c516aa13e9e6773a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80273886334d6d99c516aa13e9e6773a">&#9670;&#160;</a></span>nrf_pwm_task_trigger()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_pwm_task_trigger </td>
          <td>(</td>
          <td class="paramtype">NRF_PWM_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__pwm__hal.html#ga11cb9ca8fbb773011a3ad6658914418e">nrf_pwm_task_t</a>&#160;</td>
          <td class="paramname"><em>task</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for activating the specified PWM task. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">task</td><td>Task to be activated. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="topicfooter">
<a href="https://github.com/NordicSemiconductor/nrfx/issues" target="_blank">nrfx feedback</a> | <a href="https://devzone.nordicsemi.com/" target="_blank">Nordic DevZone</a> | <a href="http://response.nordicsemi.com/subscribe-to-our-newsletters" target="_blank">Subscribe</a> | Updated <span id="date"/>
<script>
var date = new Date("Fri May 10 2024" + " UTC");
document.getElementById("date").innerHTML = date.toJSON().slice(0, 10);
</script>
</div>
</body>
</html>
