// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _dateport_update_OUT_HH_
#define _dateport_update_OUT_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dateport_fadd_32ns_32ns_32_5_full_dsp.h"
#include "dateport_fmul_32ns_32ns_32_4_max_dsp.h"

namespace ap_rtl {

struct dateport_update_OUT : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > output_d_address0;
    sc_out< sc_logic > output_d_ce0;
    sc_in< sc_lv<32> > output_d_q0;
    sc_out< sc_lv<9> > output_dwei_address0;
    sc_out< sc_logic > output_dwei_ce0;
    sc_out< sc_logic > output_dwei_we0;
    sc_out< sc_lv<32> > output_dwei_d0;
    sc_in< sc_lv<32> > output_dwei_q0;
    sc_out< sc_lv<5> > C5_y_address0;
    sc_out< sc_logic > C5_y_ce0;
    sc_in< sc_lv<32> > C5_y_q0;
    sc_out< sc_lv<4> > output_dbias_address0;
    sc_out< sc_logic > output_dbias_ce0;
    sc_out< sc_logic > output_dbias_we0;
    sc_out< sc_lv<32> > output_dbias_d0;
    sc_in< sc_lv<32> > output_dbias_q0;


    // Module declarations
    dateport_update_OUT(sc_module_name name);
    SC_HAS_PROCESS(dateport_update_OUT);

    ~dateport_update_OUT();

    sc_trace_file* mVcdFile;

    dateport_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* dateport_fadd_32ns_32ns_32_5_full_dsp_U99;
    dateport_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* dateport_fmul_32ns_32ns_32_4_max_dsp_U100;
    sc_signal< sc_lv<22> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_40;
    sc_signal< sc_lv<32> > reg_135;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_bdd_79;
    sc_signal< sc_logic > ap_sig_cseq_ST_st16_fsm_15;
    sc_signal< bool > ap_sig_bdd_86;
    sc_signal< sc_lv<32> > grp_fu_126_p2;
    sc_signal< sc_lv<32> > reg_141;
    sc_signal< sc_logic > ap_sig_cseq_ST_st13_fsm_12;
    sc_signal< bool > ap_sig_bdd_96;
    sc_signal< sc_logic > ap_sig_cseq_ST_st21_fsm_20;
    sc_signal< bool > ap_sig_bdd_103;
    sc_signal< sc_lv<4> > i_20_fu_153_p2;
    sc_signal< sc_lv<4> > i_20_reg_245;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_bdd_113;
    sc_signal< sc_lv<1> > exitcond2_fu_147_p2;
    sc_signal< sc_lv<9> > tmp_trn_cast_fu_164_p1;
    sc_signal< sc_lv<9> > tmp_trn_cast_reg_255;
    sc_signal< sc_lv<5> > j_17_fu_174_p2;
    sc_signal< sc_lv<5> > j_17_reg_263;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_bdd_130;
    sc_signal< sc_lv<9> > output_dwei_addr2_fu_215_p2;
    sc_signal< sc_lv<9> > output_dwei_addr2_reg_268;
    sc_signal< sc_lv<1> > exitcond1_fu_168_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st5_fsm_4;
    sc_signal< bool > ap_sig_bdd_145;
    sc_signal< sc_lv<9> > output_dwei_addr_reg_283;
    sc_signal< sc_logic > ap_sig_cseq_ST_st7_fsm_6;
    sc_signal< bool > ap_sig_bdd_154;
    sc_signal< sc_lv<32> > output_dwei_load_reg_288;
    sc_signal< sc_logic > ap_sig_cseq_ST_st8_fsm_7;
    sc_signal< bool > ap_sig_bdd_162;
    sc_signal< sc_lv<32> > grp_fu_130_p2;
    sc_signal< sc_lv<32> > tmp_106_reg_293;
    sc_signal< sc_lv<4> > i_21_fu_230_p2;
    sc_signal< sc_lv<4> > i_21_reg_301;
    sc_signal< sc_logic > ap_sig_cseq_ST_st15_fsm_14;
    sc_signal< bool > ap_sig_bdd_173;
    sc_signal< sc_lv<4> > output_dbias_addr_reg_306;
    sc_signal< sc_lv<1> > exitcond_fu_224_p2;
    sc_signal< sc_lv<32> > output_dbias_load_reg_316;
    sc_signal< sc_lv<4> > i_reg_92;
    sc_signal< sc_lv<5> > j_reg_104;
    sc_signal< sc_logic > ap_sig_cseq_ST_st14_fsm_13;
    sc_signal< bool > ap_sig_bdd_198;
    sc_signal< sc_lv<4> > i_1_reg_115;
    sc_signal< sc_logic > ap_sig_cseq_ST_st22_fsm_21;
    sc_signal< bool > ap_sig_bdd_208;
    sc_signal< sc_lv<64> > tmp_fu_159_p1;
    sc_signal< sc_lv<64> > tmp_105_fu_180_p1;
    sc_signal< sc_lv<64> > tmp_199_fu_220_p1;
    sc_signal< sc_lv<64> > tmp_s_fu_236_p1;
    sc_signal< sc_lv<32> > grp_fu_126_p0;
    sc_signal< sc_lv<32> > grp_fu_126_p1;
    sc_signal< sc_logic > ap_sig_cseq_ST_st9_fsm_8;
    sc_signal< bool > ap_sig_bdd_228;
    sc_signal< sc_logic > ap_sig_cseq_ST_st17_fsm_16;
    sc_signal< bool > ap_sig_bdd_235;
    sc_signal< sc_lv<32> > grp_fu_130_p0;
    sc_signal< sc_lv<32> > grp_fu_130_p1;
    sc_signal< sc_lv<8> > tmp_197_fu_185_p3;
    sc_signal< sc_lv<6> > tmp_198_fu_197_p3;
    sc_signal< sc_lv<9> > p_shl3_cast_fu_205_p1;
    sc_signal< sc_lv<9> > p_shl_cast_fu_193_p1;
    sc_signal< sc_lv<9> > output_dwei_addr1_fu_209_p2;
    sc_signal< sc_logic > grp_fu_126_ce;
    sc_signal< sc_logic > grp_fu_130_ce;
    sc_signal< sc_lv<22> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<22> ap_ST_st1_fsm_0;
    static const sc_lv<22> ap_ST_st2_fsm_1;
    static const sc_lv<22> ap_ST_st3_fsm_2;
    static const sc_lv<22> ap_ST_st4_fsm_3;
    static const sc_lv<22> ap_ST_st5_fsm_4;
    static const sc_lv<22> ap_ST_st6_fsm_5;
    static const sc_lv<22> ap_ST_st7_fsm_6;
    static const sc_lv<22> ap_ST_st8_fsm_7;
    static const sc_lv<22> ap_ST_st9_fsm_8;
    static const sc_lv<22> ap_ST_st10_fsm_9;
    static const sc_lv<22> ap_ST_st11_fsm_10;
    static const sc_lv<22> ap_ST_st12_fsm_11;
    static const sc_lv<22> ap_ST_st13_fsm_12;
    static const sc_lv<22> ap_ST_st14_fsm_13;
    static const sc_lv<22> ap_ST_st15_fsm_14;
    static const sc_lv<22> ap_ST_st16_fsm_15;
    static const sc_lv<22> ap_ST_st17_fsm_16;
    static const sc_lv<22> ap_ST_st18_fsm_17;
    static const sc_lv<22> ap_ST_st19_fsm_18;
    static const sc_lv<22> ap_ST_st20_fsm_19;
    static const sc_lv<22> ap_ST_st21_fsm_20;
    static const sc_lv<22> ap_ST_st22_fsm_21;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_C5_y_address0();
    void thread_C5_y_ce0();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_bdd_103();
    void thread_ap_sig_bdd_113();
    void thread_ap_sig_bdd_130();
    void thread_ap_sig_bdd_145();
    void thread_ap_sig_bdd_154();
    void thread_ap_sig_bdd_162();
    void thread_ap_sig_bdd_173();
    void thread_ap_sig_bdd_198();
    void thread_ap_sig_bdd_208();
    void thread_ap_sig_bdd_228();
    void thread_ap_sig_bdd_235();
    void thread_ap_sig_bdd_40();
    void thread_ap_sig_bdd_79();
    void thread_ap_sig_bdd_86();
    void thread_ap_sig_bdd_96();
    void thread_ap_sig_cseq_ST_st13_fsm_12();
    void thread_ap_sig_cseq_ST_st14_fsm_13();
    void thread_ap_sig_cseq_ST_st15_fsm_14();
    void thread_ap_sig_cseq_ST_st16_fsm_15();
    void thread_ap_sig_cseq_ST_st17_fsm_16();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st21_fsm_20();
    void thread_ap_sig_cseq_ST_st22_fsm_21();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_ap_sig_cseq_ST_st5_fsm_4();
    void thread_ap_sig_cseq_ST_st7_fsm_6();
    void thread_ap_sig_cseq_ST_st8_fsm_7();
    void thread_ap_sig_cseq_ST_st9_fsm_8();
    void thread_exitcond1_fu_168_p2();
    void thread_exitcond2_fu_147_p2();
    void thread_exitcond_fu_224_p2();
    void thread_grp_fu_126_ce();
    void thread_grp_fu_126_p0();
    void thread_grp_fu_126_p1();
    void thread_grp_fu_130_ce();
    void thread_grp_fu_130_p0();
    void thread_grp_fu_130_p1();
    void thread_i_20_fu_153_p2();
    void thread_i_21_fu_230_p2();
    void thread_j_17_fu_174_p2();
    void thread_output_d_address0();
    void thread_output_d_ce0();
    void thread_output_dbias_address0();
    void thread_output_dbias_ce0();
    void thread_output_dbias_d0();
    void thread_output_dbias_we0();
    void thread_output_dwei_addr1_fu_209_p2();
    void thread_output_dwei_addr2_fu_215_p2();
    void thread_output_dwei_address0();
    void thread_output_dwei_ce0();
    void thread_output_dwei_d0();
    void thread_output_dwei_we0();
    void thread_p_shl3_cast_fu_205_p1();
    void thread_p_shl_cast_fu_193_p1();
    void thread_tmp_105_fu_180_p1();
    void thread_tmp_197_fu_185_p3();
    void thread_tmp_198_fu_197_p3();
    void thread_tmp_199_fu_220_p1();
    void thread_tmp_fu_159_p1();
    void thread_tmp_s_fu_236_p1();
    void thread_tmp_trn_cast_fu_164_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
