<profile>

<section name = "Vitis HLS Report for 'durbin'" level="0">
<item name = "Date">Tue May  6 12:10:01 2025
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">durbin</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.610 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2771, 11663, 13.855 us, 58.315 us, 2772, 11664, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112">durbin_Pipeline_VITIS_LOOP_21_2, 13, 165, 65.000 ns, 0.825 us, 13, 165, no</column>
<column name="grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122">durbin_Pipeline_VITIS_LOOP_26_3, 13, 51, 65.000 ns, 0.255 us, 13, 51, no</column>
<column name="grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131">durbin_Pipeline_VITIS_LOOP_29_4, 3, 41, 15.000 ns, 0.205 us, 3, 41, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_18_1">2769, 11661, 71 ~ 299, -, -, 39, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 153, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 19, 1666, 1274, -</column>
<column name="Memory">0, -, 64, 65, 0</column>
<column name="Multiplexer">-, -, -, 557, -</column>
<column name="Register">-, -, 385, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="dadddsub_64ns_64ns_64_5_full_dsp_1_U16">dadddsub_64ns_64ns_64_5_full_dsp_1, 0, 3, 457, 698, 0</column>
<column name="ddiv_64ns_64ns_64_22_no_dsp_1_U18">ddiv_64ns_64ns_64_22_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="dmul_64ns_64ns_64_5_max_dsp_1_U17">dmul_64ns_64ns_64_5_max_dsp_1, 0, 8, 312, 109, 0</column>
<column name="dmul_64ns_64ns_64_5_max_dsp_1_U19">dmul_64ns_64ns_64_5_max_dsp_1, 0, 8, 312, 109, 0</column>
<column name="grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112">durbin_Pipeline_VITIS_LOOP_21_2, 0, 0, 273, 143, 0</column>
<column name="grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122">durbin_Pipeline_VITIS_LOOP_26_3, 0, 0, 297, 154, 0</column>
<column name="grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131">durbin_Pipeline_VITIS_LOOP_29_4, 0, 0, 15, 61, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="z_U">z_RAM_AUTO_1R1W, 0, 64, 65, 0, 40, 64, 1, 2560</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln18_fu_204_p2">+, 0, 0, 13, 6, 1</column>
<column name="icmp_ln18_fu_193_p2">icmp, 0, 0, 10, 6, 6</column>
<column name="xor_ln14_fu_173_p2">xor, 0, 0, 65, 64, 65</column>
<column name="xor_ln24_fu_236_p2">xor, 0, 0, 65, 64, 65</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="alpha_1_fu_52">9, 2, 64, 128</column>
<column name="ap_NS_fsm">197, 45, 1, 45</column>
<column name="beta_fu_48">9, 2, 64, 128</column>
<column name="grp_fu_139_ce">14, 3, 1, 3</column>
<column name="grp_fu_139_opcode">26, 5, 2, 10</column>
<column name="grp_fu_139_p0">26, 5, 64, 320</column>
<column name="grp_fu_139_p1">26, 5, 64, 320</column>
<column name="grp_fu_144_p0">14, 3, 64, 192</column>
<column name="grp_fu_144_p1">14, 3, 64, 192</column>
<column name="grp_fu_339_ce">14, 3, 1, 3</column>
<column name="grp_fu_339_p0">14, 3, 64, 192</column>
<column name="grp_fu_339_p1">14, 3, 64, 192</column>
<column name="k_fu_56">9, 2, 6, 12</column>
<column name="r_address0">20, 4, 6, 24</column>
<column name="r_ce0">14, 3, 1, 3</column>
<column name="y_address0">31, 6, 6, 36</column>
<column name="y_ce0">26, 5, 1, 5</column>
<column name="y_ce1">9, 2, 1, 2</column>
<column name="y_d0">20, 4, 64, 256</column>
<column name="y_we0">14, 3, 1, 3</column>
<column name="z_address0">14, 3, 6, 18</column>
<column name="z_ce0">14, 3, 1, 3</column>
<column name="z_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="alpha_1_fu_52">64, 0, 64, 0</column>
<column name="alpha_2_reg_332">64, 0, 64, 0</column>
<column name="ap_CS_fsm">44, 0, 44, 0</column>
<column name="beta_fu_48">64, 0, 64, 0</column>
<column name="grp_durbin_Pipeline_VITIS_LOOP_21_2_fu_112_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_durbin_Pipeline_VITIS_LOOP_26_3_fu_122_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_durbin_Pipeline_VITIS_LOOP_29_4_fu_131_ap_start_reg">1, 0, 1, 0</column>
<column name="k_1_reg_292">6, 0, 6, 0</column>
<column name="k_fu_56">6, 0, 6, 0</column>
<column name="reg_152">64, 0, 64, 0</column>
<column name="reg_158">64, 0, 64, 0</column>
<column name="zext_ln18_reg_306">6, 0, 64, 58</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, durbin, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, durbin, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, durbin, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, durbin, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, durbin, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, durbin, return value</column>
<column name="r_address0">out, 6, ap_memory, r, array</column>
<column name="r_ce0">out, 1, ap_memory, r, array</column>
<column name="r_q0">in, 64, ap_memory, r, array</column>
<column name="y_address0">out, 6, ap_memory, y, array</column>
<column name="y_ce0">out, 1, ap_memory, y, array</column>
<column name="y_we0">out, 1, ap_memory, y, array</column>
<column name="y_d0">out, 64, ap_memory, y, array</column>
<column name="y_q0">in, 64, ap_memory, y, array</column>
<column name="y_address1">out, 6, ap_memory, y, array</column>
<column name="y_ce1">out, 1, ap_memory, y, array</column>
<column name="y_q1">in, 64, ap_memory, y, array</column>
</table>
</item>
</section>
</profile>
