{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622601677778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622601677778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 01 22:41:17 2021 " "Processing started: Tue Jun 01 22:41:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622601677778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1622601677778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TesyMcTesterson -c TesyMcTesterson --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off TesyMcTesterson -c TesyMcTesterson --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1622601677778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1622601678198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1622601678199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/learntodoshit/thetoolset/control/hazarddetection_noperand.sv 1 1 " "Found 1 design units, including 1 entities, in source file /git/learntodoshit/thetoolset/control/hazarddetection_noperand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetection_NOperands " "Found entity 1: HazardDetection_NOperands" {  } { { "../Control/HazardDetection_NOperand.sv" "" { Text "M:/Git/LearnToDoShit/TheToolset/Control/HazardDetection_NOperand.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622601684309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622601684309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/learntodoshit/thetoolset/control/hazarddetection_twooperand.sv 1 1 " "Found 1 design units, including 1 entities, in source file /git/learntodoshit/thetoolset/control/hazarddetection_twooperand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetection_TwoOperand " "Found entity 1: HazardDetection_TwoOperand" {  } { { "../Control/HazardDetection_TwoOperand.sv" "" { Text "M:/Git/LearnToDoShit/TheToolset/Control/HazardDetection_TwoOperand.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622601684311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622601684311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/learntodoshit/thetoolset/control/hazarddetection_oneoperand.sv 1 1 " "Found 1 design units, including 1 entities, in source file /git/learntodoshit/thetoolset/control/hazarddetection_oneoperand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetection_OneOperand " "Found entity 1: HazardDetection_OneOperand" {  } { { "../Control/HazardDetection_OneOperand.sv" "" { Text "M:/Git/LearnToDoShit/TheToolset/Control/HazardDetection_OneOperand.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622601684313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622601684313 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../WorkBench/SPI_slave.sv " "Can't analyze file -- file ../WorkBench/SPI_slave.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1622601684315 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../WorkBench/SPI_master.sv " "Can't analyze file -- file ../WorkBench/SPI_master.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1622601684316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/learntodoshit/thetoolset/arithmetic/shifter_grace.sv 1 1 " "Found 1 design units, including 1 entities, in source file /git/learntodoshit/thetoolset/arithmetic/shifter_grace.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter_grace " "Found entity 1: Shifter_grace" {  } { { "../Arithmetic/Shifter_grace.sv" "" { Text "M:/Git/LearnToDoShit/TheToolset/Arithmetic/Shifter_grace.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622601684318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622601684318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/learntodoshit/thetoolset/arithmetic/shifter_capo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /git/learntodoshit/thetoolset/arithmetic/shifter_capo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter_capo " "Found entity 1: Shifter_capo" {  } { { "../Arithmetic/Shifter_capo.sv" "" { Text "M:/Git/LearnToDoShit/TheToolset/Arithmetic/Shifter_capo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622601684320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622601684320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/learntodoshit/thetoolset/snippets/orestyle_dataloops/rcadataloop_dualread.sv 1 1 " "Found 1 design units, including 1 entities, in source file /git/learntodoshit/thetoolset/snippets/orestyle_dataloops/rcadataloop_dualread.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RCADataLoop_DualRead " "Found entity 1: RCADataLoop_DualRead" {  } { { "../Snippets/OREStyle_Dataloops/RCADataLoop_DualRead.sv" "" { Text "M:/Git/LearnToDoShit/TheToolset/Snippets/OREStyle_Dataloops/RCADataLoop_DualRead.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622601684323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622601684323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/learntodoshit/thetoolset/memory/simpleram(registers)/singlereadmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /git/learntodoshit/thetoolset/memory/simpleram(registers)/singlereadmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SingleReadMem " "Found entity 1: SingleReadMem" {  } { { "../Memory/SimpleRAM(Registers)/SingleReadMem.sv" "" { Text "M:/Git/LearnToDoShit/TheToolset/Memory/SimpleRAM(Registers)/SingleReadMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622601684325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622601684325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/learntodoshit/thetoolset/memory/simpleram(registers)/dualreadmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /git/learntodoshit/thetoolset/memory/simpleram(registers)/dualreadmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DualReadMem " "Found entity 1: DualReadMem" {  } { { "../Memory/SimpleRAM(Registers)/DualReadMem.sv" "" { Text "M:/Git/LearnToDoShit/TheToolset/Memory/SimpleRAM(Registers)/DualReadMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622601684327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622601684327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/learntodoshit/thetoolset/arithmetic/orestylealus/rca/rca_cell.sv 1 1 " "Found 1 design units, including 1 entities, in source file /git/learntodoshit/thetoolset/arithmetic/orestylealus/rca/rca_cell.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RCA_Cell " "Found entity 1: RCA_Cell" {  } { { "../Arithmetic/OREStyleALUs/RCA/RCA_Cell.sv" "" { Text "M:/Git/LearnToDoShit/TheToolset/Arithmetic/OREStyleALUs/RCA/RCA_Cell.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622601684329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622601684329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/learntodoshit/thetoolset/arithmetic/orestylealus/rca/rca_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /git/learntodoshit/thetoolset/arithmetic/orestylealus/rca/rca_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RCA_ALU " "Found entity 1: RCA_ALU" {  } { { "../Arithmetic/OREStyleALUs/RCA/RCA_ALU.sv" "" { Text "M:/Git/LearnToDoShit/TheToolset/Arithmetic/OREStyleALUs/RCA/RCA_ALU.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622601684333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1622601684333 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HazardDetection_NOperands " "Elaborating entity \"HazardDetection_NOperands\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1622601684368 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONSTANT_INDEX_FOR_ARRAY" "2 1 0 1 FwdEnable HazardDetection_NOperand.sv(38) " "Verilog HDL error at HazardDetection_NOperand.sv(38): index 2 cannot fall outside the declared range \[1:0\] for dimension 1 of array \"FwdEnable\"" {  } { { "../Control/HazardDetection_NOperand.sv" "" { Text "M:/Git/LearnToDoShit/TheToolset/Control/HazardDetection_NOperand.sv" 38 0 0 } }  } 0 10251 "Verilog HDL error at %6!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for dimension %4!d! of array \"%5!s!\"" 0 0 "Design Software" 0 -1 1622601684370 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1622601684371 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622601684389 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 01 22:41:24 2021 " "Processing ended: Tue Jun 01 22:41:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622601684389 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622601684389 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622601684389 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1622601684389 ""}
