<def f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='172' ll='174' type='bool llvm::EVT::is64BitVector() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='171'>/// Return true if this is a 64-bit vector type.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp' l='1327' u='c' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel14tryIndexedLoadEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4481' u='c' c='_ZNK4llvm21AArch64TargetLowering28useSVEForFixedLengthVectorVTENS_3EVTEb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4624' u='c' c='_ZNK4llvm21AArch64TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='6559' u='c' c='_ZNK4llvm21AArch64TargetLowering10LowerCTPOPENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='6565' u='c' c='_ZNK4llvm21AArch64TargetLowering10LowerCTPOPENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8114' u='c' c='_ZNK4llvm21AArch64TargetLowering18ReconstructShuffleENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='10015' u='c' c='_ZNK4llvm21AArch64TargetLowering18isShuffleMaskLegalENS_8ArrayRefIiEENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='12539' u='c' c='_ZL17performANDCombinePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='2072' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVLDEPN4llvm6SDNodeEbjPKtS5_S5_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='2217' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel9SelectVSTEPN4llvm6SDNodeEbjPKtS5_S5_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='2373' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel15SelectVLDSTLaneEPN4llvm6SDNodeEbbjPKtS5_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='2906' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel12SelectVLDDupEPN4llvm6SDNodeEbbjPKtS5_S5_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='6187' u='c' c='_ZL10LowerCTPOPPN4llvm6SDNodeERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='6193' u='c' c='_ZL10LowerCTPOPPN4llvm6SDNodeERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='7075' u='c' c='_ZL10isVUZPMaskN4llvm8ArrayRefIiEENS_3EVTERj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='7111' u='c' c='_ZL19isVUZP_v_undef_MaskN4llvm8ArrayRefIiEENS_3EVTERj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='7149' u='c' c='_ZL10isVZIPMaskN4llvm8ArrayRefIiEENS_3EVTERj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='7182' u='c' c='_ZL19isVZIP_v_undef_MaskN4llvm8ArrayRefIiEENS_3EVTERj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='7911' u='c' c='_ZNK4llvm17ARMTargetLowering18isShuffleMaskLegalENS_8ArrayRefIiEENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='11561' u='c' c='_ZL17AddCombineToVPADDPN4llvm6SDNodeENS_7SDValueES2_RNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='11600' u='c' c='_ZL22AddCombineVUZPToVPADDLPN4llvm6SDNodeENS_7SDValueES2_RNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='12815' u='c' c='_ZL17PerformMULCombinePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='14390' u='c' c='_ZL13CombineVLDDUPPN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43313' u='c' c='_ZL17combineVectorPackPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43318' u='c' c='_ZL17combineVectorPackPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
