Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Sep 15 14:06:16 2025
| Host         : ELEC-403-110 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file des_top_timing_summary_routed.rpt -pb des_top_timing_summary_routed.pb -rpx des_top_timing_summary_routed.rpx -warn_on_violation
| Design       : des_top
| Device       : 7a75t-fgg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     53.490        0.000                      0                  432        0.052        0.000                      0                  432       49.500        0.000                       0                   185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                53.490        0.000                      0                  248        0.052        0.000                      0                  248       49.500        0.000                       0                   185  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     91.579        0.000                      0                  184        0.732        0.000                      0                  184  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       53.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             53.490ns  (required time - arrival time)
  Source:                 key_input_reg/q_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_output_reg/q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        46.316ns  (logic 7.018ns (15.152%)  route 39.298ns (84.848%))
  Logic Levels:           35  (LUT2=3 LUT3=4 LUT4=4 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.669ns = ( 104.669 - 100.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.709     5.117    key_input_reg/CLK
    SLICE_X0Y109         FDCE                                         r  key_input_reg/q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.419     5.536 r  key_input_reg/q_reg[49]/Q
                         net (fo=14, routed)          1.784     7.320    key_input_reg/key_reg_out[49]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.325     7.645 r  key_input_reg/f_func_inst/g0_b0__0_i_1/O
                         net (fo=4, routed)           1.499     9.144    fe/feistel_rounds[0].round/xored[7]
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.326     9.470 r  fe/feistel_rounds[0].round/g0_b2__0/O
                         net (fo=7, routed)           0.912    10.382    key_input_reg/f_out[20]
    SLICE_X11Y104        LUT3 (Prop_lut3_I0_O)        0.150    10.532 r  key_input_reg/g0_b0__4_i_1/O
                         net (fo=4, routed)           1.039    11.571    fe/feistel_rounds[1].round/xored_15[31]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.326    11.897 r  fe/feistel_rounds[1].round/g0_b3__4/O
                         net (fo=7, routed)           1.183    13.080    key_input_reg/f_out_15[8]
    SLICE_X13Y102        LUT3 (Prop_lut3_I0_O)        0.153    13.233 r  key_input_reg/g0_b0__1_i_1__0/O
                         net (fo=4, routed)           1.190    14.423    fe/feistel_rounds[2].round/xored_16[13]
    SLICE_X10Y101        LUT6 (Prop_lut6_I0_O)        0.327    14.750 r  fe/feistel_rounds[2].round/g0_b1__1/O
                         net (fo=3, routed)           1.202    15.952    key_input_reg/f_out_18[21]
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.152    16.104 r  key_input_reg/g0_b0__4_i_2__4/O
                         net (fo=4, routed)           1.265    17.369    fe/feistel_rounds[3].round/xored_17[32]
    SLICE_X4Y104         LUT6 (Prop_lut6_I1_O)        0.326    17.695 r  fe/feistel_rounds[3].round/g0_b2__4/O
                         net (fo=5, routed)           1.141    18.837    key_input_reg/f_out_21[16]
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.152    18.989 r  key_input_reg/g0_b0__3_i_1__6/O
                         net (fo=4, routed)           1.173    20.161    fe/feistel_rounds[4].round/xored_18[25]
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.326    20.487 r  fe/feistel_rounds[4].round/g0_b3__3/O
                         net (fo=2, routed)           1.070    21.558    key_input_reg/f_out_19[6]
    SLICE_X8Y96          LUT5 (Prop_lut5_I3_O)        0.124    21.682 r  key_input_reg/g0_b0__0_i_3__3/O
                         net (fo=4, routed)           1.180    22.862    fe/feistel_rounds[5].round/xored_19[9]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.124    22.986 r  fe/feistel_rounds[5].round/g0_b2__0/O
                         net (fo=3, routed)           0.981    23.967    key_input_reg/f_out_22[20]
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.124    24.091 r  key_input_reg/g0_b0__4_i_1__5/O
                         net (fo=4, routed)           1.114    25.204    fe/feistel_rounds[6].round/xored_20[31]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124    25.328 r  fe/feistel_rounds[6].round/g0_b3__4/O
                         net (fo=1, routed)           0.732    26.061    key_input_reg/f_out_20[8]
    SLICE_X12Y99         LUT5 (Prop_lut5_I4_O)        0.124    26.185 r  key_input_reg/g0_b0__0_i_10/O
                         net (fo=11, routed)          1.206    27.391    key_input_reg/fe/round_data[7][8]
    SLICE_X11Y96         LUT2 (Prop_lut2_I1_O)        0.124    27.515 r  key_input_reg/f_func_inst/g0_b0__1_i_1__0/O
                         net (fo=4, routed)           1.002    28.517    fe/feistel_rounds[7].round/xored_21[13]
    SLICE_X13Y97         LUT6 (Prop_lut6_I0_O)        0.124    28.641 r  fe/feistel_rounds[7].round/g0_b3__1/O
                         net (fo=1, routed)           0.547    29.188    key_input_reg/f_out_23[28]
    SLICE_X13Y100        LUT5 (Prop_lut5_I4_O)        0.124    29.312 r  key_input_reg/g0_b0__5_i_10__0/O
                         net (fo=9, routed)           1.339    30.651    key_input_reg/fe/round_data[8][28]
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124    30.775 r  key_input_reg/f_func_inst/g0_b0__6_i_1__1/O
                         net (fo=4, routed)           1.100    31.875    fe/feistel_rounds[8].round/xored_22[43]
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124    31.999 r  fe/feistel_rounds[8].round/g0_b2__6/O
                         net (fo=9, routed)           1.655    33.654    key_input_reg/f_out_16[15]
    SLICE_X12Y91         LUT3 (Prop_lut3_I0_O)        0.150    33.804 r  key_input_reg/g0_b0__3_i_5__1/O
                         net (fo=4, routed)           1.105    34.910    fe/feistel_rounds[9].round/xored_23[24]
    SLICE_X7Y91          LUT6 (Prop_lut6_I4_O)        0.348    35.258 r  fe/feistel_rounds[9].round/g0_b2__3/O
                         net (fo=7, routed)           1.035    36.293    key_input_reg/f_out_17[12]
    SLICE_X7Y86          LUT3 (Prop_lut3_I0_O)        0.152    36.445 r  key_input_reg/g0_b0__2_i_1__2/O
                         net (fo=4, routed)           0.974    37.419    fe/feistel_rounds[10].round/xored_24[19]
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.326    37.745 r  fe/feistel_rounds[10].round/g0_b1__2/O
                         net (fo=7, routed)           1.629    39.374    key_input_reg/f_out_24[7]
    SLICE_X13Y84         LUT4 (Prop_lut4_I2_O)        0.150    39.524 r  key_input_reg/g0_b0__1_i_5__8/O
                         net (fo=4, routed)           0.619    40.143    fe/feistel_rounds[11].round/xored_25[12]
    SLICE_X13Y85         LUT6 (Prop_lut6_I4_O)        0.326    40.469 r  fe/feistel_rounds[11].round/g0_b3__1/O
                         net (fo=5, routed)           0.832    41.301    key_input_reg/f_out_27[28]
    SLICE_X12Y88         LUT4 (Prop_lut4_I2_O)        0.148    41.449 r  key_input_reg/g0_b0__6_i_1__10/O
                         net (fo=4, routed)           1.710    43.159    fe/feistel_rounds[12].round/xored_26[43]
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.328    43.487 r  fe/feistel_rounds[12].round/g0_b3__6/O
                         net (fo=5, routed)           0.989    44.476    key_input_reg/f_out_25[23]
    SLICE_X3Y92          LUT5 (Prop_lut5_I3_O)        0.124    44.600 r  key_input_reg/g0_b0__4_i_4__7/O
                         net (fo=4, routed)           1.381    45.981    fe/feistel_rounds[13].round/xored_27[34]
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124    46.105 r  fe/feistel_rounds[13].round/g0_b2__4/O
                         net (fo=3, routed)           0.809    46.914    key_input_reg/f_out_28[16]
    SLICE_X1Y85          LUT5 (Prop_lut5_I3_O)        0.124    47.038 r  key_input_reg/g0_b0__3_i_1__9/O
                         net (fo=4, routed)           0.841    47.879    fe/feistel_rounds[14].round/xored_28[25]
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    48.003 r  fe/feistel_rounds[14].round/g0_b2__3/O
                         net (fo=3, routed)           1.409    49.412    key_input_reg/f_out_26[12]
    SLICE_X14Y86         LUT6 (Prop_lut6_I4_O)        0.124    49.536 r  key_input_reg/g0_b0__2_i_1__11/O
                         net (fo=4, routed)           1.018    50.554    fe/feistel_rounds[15].round/xored_29[19]
    SLICE_X14Y87         LUT6 (Prop_lut6_I0_O)        0.124    50.678 r  fe/feistel_rounds[15].round/g0_b0__2/O
                         net (fo=1, routed)           0.631    51.309    key_input_reg/f_out_29[29]
    SLICE_X13Y90         LUT5 (Prop_lut5_I4_O)        0.124    51.433 r  key_input_reg/q[22]_i_1/O
                         net (fo=1, routed)           0.000    51.433    data_output_reg/D[22]
    SLICE_X13Y90         FDCE                                         r  data_output_reg/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y22                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855   100.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204   103.059    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.519   104.669    data_output_reg/CLK
    SLICE_X13Y90         FDCE                                         r  data_output_reg/q_reg[22]/C
                         clock pessimism              0.258   104.927    
                         clock uncertainty           -0.035   104.892    
    SLICE_X13Y90         FDCE (Setup_fdce_C_D)        0.031   104.923    data_output_reg/q_reg[22]
  -------------------------------------------------------------------
                         required time                        104.923    
                         arrival time                         -51.433    
  -------------------------------------------------------------------
                         slack                                 53.490    

Slack (MET) :             53.643ns  (required time - arrival time)
  Source:                 key_input_reg/q_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_output_reg/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        46.159ns  (logic 7.028ns (15.226%)  route 39.131ns (84.774%))
  Logic Levels:           35  (LUT2=3 LUT3=4 LUT4=4 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 104.664 - 100.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.709     5.117    key_input_reg/CLK
    SLICE_X0Y109         FDCE                                         r  key_input_reg/q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.419     5.536 r  key_input_reg/q_reg[49]/Q
                         net (fo=14, routed)          1.784     7.320    key_input_reg/key_reg_out[49]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.325     7.645 r  key_input_reg/f_func_inst/g0_b0__0_i_1/O
                         net (fo=4, routed)           1.499     9.144    fe/feistel_rounds[0].round/xored[7]
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.326     9.470 r  fe/feistel_rounds[0].round/g0_b2__0/O
                         net (fo=7, routed)           0.912    10.382    key_input_reg/f_out[20]
    SLICE_X11Y104        LUT3 (Prop_lut3_I0_O)        0.150    10.532 r  key_input_reg/g0_b0__4_i_1/O
                         net (fo=4, routed)           1.039    11.571    fe/feistel_rounds[1].round/xored_15[31]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.326    11.897 r  fe/feistel_rounds[1].round/g0_b3__4/O
                         net (fo=7, routed)           1.183    13.080    key_input_reg/f_out_15[8]
    SLICE_X13Y102        LUT3 (Prop_lut3_I0_O)        0.153    13.233 r  key_input_reg/g0_b0__1_i_1__0/O
                         net (fo=4, routed)           1.190    14.423    fe/feistel_rounds[2].round/xored_16[13]
    SLICE_X10Y101        LUT6 (Prop_lut6_I0_O)        0.327    14.750 r  fe/feistel_rounds[2].round/g0_b1__1/O
                         net (fo=3, routed)           1.202    15.952    key_input_reg/f_out_18[21]
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.152    16.104 r  key_input_reg/g0_b0__4_i_2__4/O
                         net (fo=4, routed)           1.265    17.369    fe/feistel_rounds[3].round/xored_17[32]
    SLICE_X4Y104         LUT6 (Prop_lut6_I1_O)        0.326    17.695 r  fe/feistel_rounds[3].round/g0_b2__4/O
                         net (fo=5, routed)           1.141    18.837    key_input_reg/f_out_21[16]
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.152    18.989 r  key_input_reg/g0_b0__3_i_1__6/O
                         net (fo=4, routed)           1.173    20.161    fe/feistel_rounds[4].round/xored_18[25]
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.326    20.487 r  fe/feistel_rounds[4].round/g0_b3__3/O
                         net (fo=2, routed)           1.070    21.558    key_input_reg/f_out_19[6]
    SLICE_X8Y96          LUT5 (Prop_lut5_I3_O)        0.124    21.682 r  key_input_reg/g0_b0__0_i_3__3/O
                         net (fo=4, routed)           1.180    22.862    fe/feistel_rounds[5].round/xored_19[9]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.124    22.986 r  fe/feistel_rounds[5].round/g0_b2__0/O
                         net (fo=3, routed)           0.981    23.967    key_input_reg/f_out_22[20]
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.124    24.091 r  key_input_reg/g0_b0__4_i_1__5/O
                         net (fo=4, routed)           1.114    25.204    fe/feistel_rounds[6].round/xored_20[31]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124    25.328 r  fe/feistel_rounds[6].round/g0_b3__4/O
                         net (fo=1, routed)           0.732    26.061    key_input_reg/f_out_20[8]
    SLICE_X12Y99         LUT5 (Prop_lut5_I4_O)        0.124    26.185 r  key_input_reg/g0_b0__0_i_10/O
                         net (fo=11, routed)          1.206    27.391    key_input_reg/fe/round_data[7][8]
    SLICE_X11Y96         LUT2 (Prop_lut2_I1_O)        0.124    27.515 r  key_input_reg/f_func_inst/g0_b0__1_i_1__0/O
                         net (fo=4, routed)           1.002    28.517    fe/feistel_rounds[7].round/xored_21[13]
    SLICE_X13Y97         LUT6 (Prop_lut6_I0_O)        0.124    28.641 r  fe/feistel_rounds[7].round/g0_b3__1/O
                         net (fo=1, routed)           0.547    29.188    key_input_reg/f_out_23[28]
    SLICE_X13Y100        LUT5 (Prop_lut5_I4_O)        0.124    29.312 r  key_input_reg/g0_b0__5_i_10__0/O
                         net (fo=9, routed)           1.339    30.651    key_input_reg/fe/round_data[8][28]
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124    30.775 r  key_input_reg/f_func_inst/g0_b0__6_i_1__1/O
                         net (fo=4, routed)           1.100    31.875    fe/feistel_rounds[8].round/xored_22[43]
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124    31.999 r  fe/feistel_rounds[8].round/g0_b2__6/O
                         net (fo=9, routed)           1.655    33.654    key_input_reg/f_out_16[15]
    SLICE_X12Y91         LUT3 (Prop_lut3_I0_O)        0.150    33.804 r  key_input_reg/g0_b0__3_i_5__1/O
                         net (fo=4, routed)           1.105    34.910    fe/feistel_rounds[9].round/xored_23[24]
    SLICE_X7Y91          LUT6 (Prop_lut6_I4_O)        0.348    35.258 r  fe/feistel_rounds[9].round/g0_b2__3/O
                         net (fo=7, routed)           1.035    36.293    key_input_reg/f_out_17[12]
    SLICE_X7Y86          LUT3 (Prop_lut3_I0_O)        0.152    36.445 r  key_input_reg/g0_b0__2_i_1__2/O
                         net (fo=4, routed)           1.152    37.596    fe/feistel_rounds[10].round/xored_24[19]
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.326    37.922 r  fe/feistel_rounds[10].round/g0_b2__2/O
                         net (fo=4, routed)           1.207    39.129    key_input_reg/f_out_24[18]
    SLICE_X7Y90          LUT4 (Prop_lut4_I2_O)        0.152    39.281 r  key_input_reg/g0_b0__3_i_3__8/O
                         net (fo=4, routed)           0.688    39.969    fe/feistel_rounds[11].round/xored_25[27]
    SLICE_X10Y90         LUT6 (Prop_lut6_I2_O)        0.326    40.295 r  fe/feistel_rounds[11].round/g0_b2__3/O
                         net (fo=5, routed)           1.281    41.576    key_input_reg/f_out_27[12]
    SLICE_X5Y84          LUT4 (Prop_lut4_I2_O)        0.152    41.728 r  key_input_reg/g0_b0__2_i_1__10/O
                         net (fo=4, routed)           1.290    43.018    fe/feistel_rounds[12].round/xored_26[19]
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.332    43.350 r  fe/feistel_rounds[12].round/g0_b3__2/O
                         net (fo=5, routed)           0.941    44.291    key_input_reg/f_out_25[24]
    SLICE_X2Y91          LUT5 (Prop_lut5_I3_O)        0.124    44.415 r  key_input_reg/g0_b0__5_i_1__7/O
                         net (fo=4, routed)           1.461    45.876    fe/feistel_rounds[13].round/xored_27[37]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124    46.000 r  fe/feistel_rounds[13].round/g0_b0__5/O
                         net (fo=2, routed)           0.515    46.515    key_input_reg/f_out_28[14]
    SLICE_X0Y91          LUT5 (Prop_lut5_I3_O)        0.124    46.639 r  key_input_reg/g0_b0__2_i_3__9/O
                         net (fo=4, routed)           1.434    48.073    fe/feistel_rounds[14].round/xored_28[21]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.124    48.197 r  fe/feistel_rounds[14].round/g0_b1__2/O
                         net (fo=3, routed)           1.234    49.431    key_input_reg/f_out_26[7]
    SLICE_X13Y83         LUT6 (Prop_lut6_I4_O)        0.124    49.555 r  key_input_reg/g0_b0__0_i_4__11/O
                         net (fo=4, routed)           0.893    50.448    fe/feistel_rounds[15].round/xored_29[10]
    SLICE_X11Y83         LUT6 (Prop_lut6_I3_O)        0.124    50.572 r  fe/feistel_rounds[15].round/g0_b2__0/O
                         net (fo=1, routed)           0.580    51.151    key_input_reg/f_out_29[20]
    SLICE_X9Y83          LUT5 (Prop_lut5_I4_O)        0.124    51.275 r  key_input_reg/q[28]_i_1/O
                         net (fo=1, routed)           0.000    51.275    data_output_reg/D[28]
    SLICE_X9Y83          FDCE                                         r  data_output_reg/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y22                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855   100.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204   103.059    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.514   104.664    data_output_reg/CLK
    SLICE_X9Y83          FDCE                                         r  data_output_reg/q_reg[28]/C
                         clock pessimism              0.258   104.922    
                         clock uncertainty           -0.035   104.887    
    SLICE_X9Y83          FDCE (Setup_fdce_C_D)        0.031   104.918    data_output_reg/q_reg[28]
  -------------------------------------------------------------------
                         required time                        104.918    
                         arrival time                         -51.275    
  -------------------------------------------------------------------
                         slack                                 53.643    

Slack (MET) :             53.707ns  (required time - arrival time)
  Source:                 key_input_reg/q_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_output_reg/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        46.096ns  (logic 7.018ns (15.225%)  route 39.078ns (84.775%))
  Logic Levels:           35  (LUT2=3 LUT3=4 LUT4=4 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.666ns = ( 104.666 - 100.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.709     5.117    key_input_reg/CLK
    SLICE_X0Y109         FDCE                                         r  key_input_reg/q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.419     5.536 r  key_input_reg/q_reg[49]/Q
                         net (fo=14, routed)          1.784     7.320    key_input_reg/key_reg_out[49]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.325     7.645 r  key_input_reg/f_func_inst/g0_b0__0_i_1/O
                         net (fo=4, routed)           1.499     9.144    fe/feistel_rounds[0].round/xored[7]
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.326     9.470 r  fe/feistel_rounds[0].round/g0_b2__0/O
                         net (fo=7, routed)           0.912    10.382    key_input_reg/f_out[20]
    SLICE_X11Y104        LUT3 (Prop_lut3_I0_O)        0.150    10.532 r  key_input_reg/g0_b0__4_i_1/O
                         net (fo=4, routed)           1.039    11.571    fe/feistel_rounds[1].round/xored_15[31]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.326    11.897 r  fe/feistel_rounds[1].round/g0_b3__4/O
                         net (fo=7, routed)           1.183    13.080    key_input_reg/f_out_15[8]
    SLICE_X13Y102        LUT3 (Prop_lut3_I0_O)        0.153    13.233 r  key_input_reg/g0_b0__1_i_1__0/O
                         net (fo=4, routed)           1.190    14.423    fe/feistel_rounds[2].round/xored_16[13]
    SLICE_X10Y101        LUT6 (Prop_lut6_I0_O)        0.327    14.750 r  fe/feistel_rounds[2].round/g0_b1__1/O
                         net (fo=3, routed)           1.202    15.952    key_input_reg/f_out_18[21]
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.152    16.104 r  key_input_reg/g0_b0__4_i_2__4/O
                         net (fo=4, routed)           1.265    17.369    fe/feistel_rounds[3].round/xored_17[32]
    SLICE_X4Y104         LUT6 (Prop_lut6_I1_O)        0.326    17.695 r  fe/feistel_rounds[3].round/g0_b2__4/O
                         net (fo=5, routed)           1.141    18.837    key_input_reg/f_out_21[16]
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.152    18.989 r  key_input_reg/g0_b0__3_i_1__6/O
                         net (fo=4, routed)           1.173    20.161    fe/feistel_rounds[4].round/xored_18[25]
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.326    20.487 r  fe/feistel_rounds[4].round/g0_b3__3/O
                         net (fo=2, routed)           1.070    21.558    key_input_reg/f_out_19[6]
    SLICE_X8Y96          LUT5 (Prop_lut5_I3_O)        0.124    21.682 r  key_input_reg/g0_b0__0_i_3__3/O
                         net (fo=4, routed)           1.180    22.862    fe/feistel_rounds[5].round/xored_19[9]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.124    22.986 r  fe/feistel_rounds[5].round/g0_b2__0/O
                         net (fo=3, routed)           0.981    23.967    key_input_reg/f_out_22[20]
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.124    24.091 r  key_input_reg/g0_b0__4_i_1__5/O
                         net (fo=4, routed)           1.114    25.204    fe/feistel_rounds[6].round/xored_20[31]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124    25.328 r  fe/feistel_rounds[6].round/g0_b3__4/O
                         net (fo=1, routed)           0.732    26.061    key_input_reg/f_out_20[8]
    SLICE_X12Y99         LUT5 (Prop_lut5_I4_O)        0.124    26.185 r  key_input_reg/g0_b0__0_i_10/O
                         net (fo=11, routed)          1.206    27.391    key_input_reg/fe/round_data[7][8]
    SLICE_X11Y96         LUT2 (Prop_lut2_I1_O)        0.124    27.515 r  key_input_reg/f_func_inst/g0_b0__1_i_1__0/O
                         net (fo=4, routed)           1.002    28.517    fe/feistel_rounds[7].round/xored_21[13]
    SLICE_X13Y97         LUT6 (Prop_lut6_I0_O)        0.124    28.641 r  fe/feistel_rounds[7].round/g0_b3__1/O
                         net (fo=1, routed)           0.547    29.188    key_input_reg/f_out_23[28]
    SLICE_X13Y100        LUT5 (Prop_lut5_I4_O)        0.124    29.312 r  key_input_reg/g0_b0__5_i_10__0/O
                         net (fo=9, routed)           1.339    30.651    key_input_reg/fe/round_data[8][28]
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124    30.775 r  key_input_reg/f_func_inst/g0_b0__6_i_1__1/O
                         net (fo=4, routed)           1.100    31.875    fe/feistel_rounds[8].round/xored_22[43]
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124    31.999 r  fe/feistel_rounds[8].round/g0_b2__6/O
                         net (fo=9, routed)           1.655    33.654    key_input_reg/f_out_16[15]
    SLICE_X12Y91         LUT3 (Prop_lut3_I0_O)        0.150    33.804 r  key_input_reg/g0_b0__3_i_5__1/O
                         net (fo=4, routed)           1.105    34.910    fe/feistel_rounds[9].round/xored_23[24]
    SLICE_X7Y91          LUT6 (Prop_lut6_I4_O)        0.348    35.258 r  fe/feistel_rounds[9].round/g0_b2__3/O
                         net (fo=7, routed)           1.035    36.293    key_input_reg/f_out_17[12]
    SLICE_X7Y86          LUT3 (Prop_lut3_I0_O)        0.152    36.445 r  key_input_reg/g0_b0__2_i_1__2/O
                         net (fo=4, routed)           0.974    37.419    fe/feistel_rounds[10].round/xored_24[19]
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.326    37.745 r  fe/feistel_rounds[10].round/g0_b1__2/O
                         net (fo=7, routed)           1.629    39.374    key_input_reg/f_out_24[7]
    SLICE_X13Y84         LUT4 (Prop_lut4_I2_O)        0.150    39.524 r  key_input_reg/g0_b0__1_i_5__8/O
                         net (fo=4, routed)           0.619    40.143    fe/feistel_rounds[11].round/xored_25[12]
    SLICE_X13Y85         LUT6 (Prop_lut6_I4_O)        0.326    40.469 r  fe/feistel_rounds[11].round/g0_b3__1/O
                         net (fo=5, routed)           0.832    41.301    key_input_reg/f_out_27[28]
    SLICE_X12Y88         LUT4 (Prop_lut4_I2_O)        0.148    41.449 r  key_input_reg/g0_b0__6_i_1__10/O
                         net (fo=4, routed)           1.710    43.159    fe/feistel_rounds[12].round/xored_26[43]
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.328    43.487 r  fe/feistel_rounds[12].round/g0_b3__6/O
                         net (fo=5, routed)           0.989    44.476    key_input_reg/f_out_25[23]
    SLICE_X3Y92          LUT5 (Prop_lut5_I3_O)        0.124    44.600 r  key_input_reg/g0_b0__4_i_4__7/O
                         net (fo=4, routed)           1.381    45.981    fe/feistel_rounds[13].round/xored_27[34]
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124    46.105 r  fe/feistel_rounds[13].round/g0_b2__4/O
                         net (fo=3, routed)           0.809    46.914    key_input_reg/f_out_28[16]
    SLICE_X1Y85          LUT5 (Prop_lut5_I3_O)        0.124    47.038 r  key_input_reg/g0_b0__3_i_1__9/O
                         net (fo=4, routed)           0.841    47.879    fe/feistel_rounds[14].round/xored_28[25]
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    48.003 r  fe/feistel_rounds[14].round/g0_b2__3/O
                         net (fo=3, routed)           1.407    49.410    key_input_reg/f_out_26[12]
    SLICE_X12Y86         LUT6 (Prop_lut6_I4_O)        0.124    49.534 r  key_input_reg/g0_b0__1_i_6__11/O
                         net (fo=4, routed)           0.835    50.369    fe/feistel_rounds[15].round/xored_29[17]
    SLICE_X12Y85         LUT6 (Prop_lut6_I5_O)        0.124    50.493 r  fe/feistel_rounds[15].round/g0_b0__1/O
                         net (fo=1, routed)           0.596    51.089    key_input_reg/f_out_29[13]
    SLICE_X9Y85          LUT5 (Prop_lut5_I4_O)        0.124    51.213 r  key_input_reg/q[18]_i_1/O
                         net (fo=1, routed)           0.000    51.213    data_output_reg/D[18]
    SLICE_X9Y85          FDCE                                         r  data_output_reg/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y22                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855   100.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204   103.059    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.516   104.666    data_output_reg/CLK
    SLICE_X9Y85          FDCE                                         r  data_output_reg/q_reg[18]/C
                         clock pessimism              0.258   104.924    
                         clock uncertainty           -0.035   104.889    
    SLICE_X9Y85          FDCE (Setup_fdce_C_D)        0.031   104.920    data_output_reg/q_reg[18]
  -------------------------------------------------------------------
                         required time                        104.920    
                         arrival time                         -51.213    
  -------------------------------------------------------------------
                         slack                                 53.707    

Slack (MET) :             53.734ns  (required time - arrival time)
  Source:                 key_input_reg/q_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_output_reg/q_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        46.121ns  (logic 7.231ns (15.678%)  route 38.890ns (84.322%))
  Logic Levels:           35  (LUT2=3 LUT3=4 LUT4=4 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.672ns = ( 104.672 - 100.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.709     5.117    key_input_reg/CLK
    SLICE_X0Y109         FDCE                                         r  key_input_reg/q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.419     5.536 r  key_input_reg/q_reg[49]/Q
                         net (fo=14, routed)          1.784     7.320    key_input_reg/key_reg_out[49]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.325     7.645 r  key_input_reg/f_func_inst/g0_b0__0_i_1/O
                         net (fo=4, routed)           1.499     9.144    fe/feistel_rounds[0].round/xored[7]
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.326     9.470 r  fe/feistel_rounds[0].round/g0_b2__0/O
                         net (fo=7, routed)           0.912    10.382    key_input_reg/f_out[20]
    SLICE_X11Y104        LUT3 (Prop_lut3_I0_O)        0.150    10.532 r  key_input_reg/g0_b0__4_i_1/O
                         net (fo=4, routed)           1.039    11.571    fe/feistel_rounds[1].round/xored_15[31]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.326    11.897 r  fe/feistel_rounds[1].round/g0_b3__4/O
                         net (fo=7, routed)           1.183    13.080    key_input_reg/f_out_15[8]
    SLICE_X13Y102        LUT3 (Prop_lut3_I0_O)        0.153    13.233 r  key_input_reg/g0_b0__1_i_1__0/O
                         net (fo=4, routed)           1.190    14.423    fe/feistel_rounds[2].round/xored_16[13]
    SLICE_X10Y101        LUT6 (Prop_lut6_I0_O)        0.327    14.750 r  fe/feistel_rounds[2].round/g0_b1__1/O
                         net (fo=3, routed)           1.202    15.952    key_input_reg/f_out_18[21]
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.152    16.104 r  key_input_reg/g0_b0__4_i_2__4/O
                         net (fo=4, routed)           1.265    17.369    fe/feistel_rounds[3].round/xored_17[32]
    SLICE_X4Y104         LUT6 (Prop_lut6_I1_O)        0.326    17.695 r  fe/feistel_rounds[3].round/g0_b2__4/O
                         net (fo=5, routed)           1.141    18.837    key_input_reg/f_out_21[16]
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.152    18.989 r  key_input_reg/g0_b0__3_i_1__6/O
                         net (fo=4, routed)           0.970    19.958    fe/feistel_rounds[4].round/xored_18[25]
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.326    20.284 r  fe/feistel_rounds[4].round/g0_b0__3/O
                         net (fo=3, routed)           0.540    20.824    key_input_reg/f_out_19[31]
    SLICE_X2Y100         LUT5 (Prop_lut5_I3_O)        0.124    20.948 r  key_input_reg/g0_b0_i_5__3/O
                         net (fo=4, routed)           1.229    22.177    fe/feistel_rounds[5].round/xored_19[0]
    SLICE_X10Y102        LUT6 (Prop_lut6_I4_O)        0.124    22.301 r  fe/feistel_rounds[5].round/g0_b1/O
                         net (fo=2, routed)           1.113    23.414    key_input_reg/f_out_22[17]
    SLICE_X6Y98          LUT5 (Prop_lut5_I3_O)        0.124    23.538 r  key_input_reg/g0_b0__3_i_2__5/O
                         net (fo=4, routed)           1.188    24.726    fe/feistel_rounds[6].round/xored_20[26]
    SLICE_X0Y97          LUT6 (Prop_lut6_I1_O)        0.124    24.850 r  fe/feistel_rounds[6].round/g0_b2__3/O
                         net (fo=1, routed)           0.709    25.559    key_input_reg/f_out_20[12]
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.124    25.683 r  key_input_reg/g0_b0__1_i_10/O
                         net (fo=11, routed)          1.491    27.174    key_input_reg/fe/round_data[7][12]
    SLICE_X13Y88         LUT2 (Prop_lut2_I1_O)        0.124    27.298 r  key_input_reg/f_func_inst/g0_b0__1_i_6__0/O
                         net (fo=4, routed)           0.910    28.208    fe/feistel_rounds[7].round/xored_21[17]
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.124    28.332 r  fe/feistel_rounds[7].round/g0_b2__1/O
                         net (fo=1, routed)           0.580    28.912    key_input_reg/f_out_23[3]
    SLICE_X13Y101        LUT5 (Prop_lut5_I4_O)        0.124    29.036 r  key_input_reg/g0_b0_i_10__0/O
                         net (fo=9, routed)           1.356    30.392    key_input_reg/fe/round_data[8][3]
    SLICE_X10Y93         LUT2 (Prop_lut2_I1_O)        0.150    30.542 r  key_input_reg/f_func_inst/g0_b0_i_4__1/O
                         net (fo=4, routed)           1.433    31.975    fe/feistel_rounds[8].round/xored_22[4]
    SLICE_X1Y92          LUT6 (Prop_lut6_I3_O)        0.328    32.303 r  fe/feistel_rounds[8].round/g0_b2/O
                         net (fo=5, routed)           1.620    33.923    key_input_reg/f_out_16[5]
    SLICE_X12Y83         LUT3 (Prop_lut3_I0_O)        0.124    34.047 r  key_input_reg/g0_b0__0_i_2__1/O
                         net (fo=4, routed)           0.815    34.862    fe/feistel_rounds[9].round/xored_23[8]
    SLICE_X13Y82         LUT6 (Prop_lut6_I1_O)        0.124    34.986 r  fe/feistel_rounds[9].round/g0_b1__0/O
                         net (fo=4, routed)           1.131    36.117    key_input_reg/f_out_17[10]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.150    36.267 r  key_input_reg/g0_b0__1_i_3__2/O
                         net (fo=4, routed)           1.391    37.659    fe/feistel_rounds[10].round/xored_24[15]
    SLICE_X7Y83          LUT6 (Prop_lut6_I2_O)        0.328    37.987 r  fe/feistel_rounds[10].round/g0_b1__1/O
                         net (fo=4, routed)           1.312    39.299    key_input_reg/f_out_24[21]
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.154    39.453 r  key_input_reg/g0_b0__4_i_2__8/O
                         net (fo=4, routed)           0.857    40.310    fe/feistel_rounds[11].round/xored_25[32]
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.327    40.637 r  fe/feistel_rounds[11].round/g0_b2__4/O
                         net (fo=5, routed)           0.873    41.510    key_input_reg/f_out_27[16]
    SLICE_X3Y85          LUT4 (Prop_lut4_I2_O)        0.150    41.660 r  key_input_reg/g0_b0__3_i_1__10/O
                         net (fo=4, routed)           1.278    42.938    fe/feistel_rounds[12].round/xored_26[25]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.326    43.264 r  fe/feistel_rounds[12].round/g0_b2__3/O
                         net (fo=5, routed)           1.372    44.637    key_input_reg/f_out_25[12]
    SLICE_X13Y88         LUT5 (Prop_lut5_I3_O)        0.150    44.787 r  key_input_reg/g0_b0__2_i_1__7/O
                         net (fo=4, routed)           0.590    45.376    fe/feistel_rounds[13].round/xored_27[19]
    SLICE_X15Y88         LUT6 (Prop_lut6_I0_O)        0.326    45.702 r  fe/feistel_rounds[13].round/g0_b1__2/O
                         net (fo=3, routed)           0.753    46.455    key_input_reg/f_out_28[7]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.124    46.579 r  key_input_reg/g0_b0__1_i_5__9/O
                         net (fo=4, routed)           1.184    47.763    fe/feistel_rounds[14].round/xored_28[12]
    SLICE_X4Y83          LUT6 (Prop_lut6_I4_O)        0.124    47.887 r  fe/feistel_rounds[14].round/g0_b0__1/O
                         net (fo=2, routed)           0.906    48.793    key_input_reg/f_out_26[13]
    SLICE_X11Y85         LUT6 (Prop_lut6_I4_O)        0.124    48.917 r  key_input_reg/g0_b0__2_i_2__11/O
                         net (fo=4, routed)           1.464    50.381    fe/feistel_rounds[15].round/xored_29[20]
    SLICE_X14Y87         LUT6 (Prop_lut6_I1_O)        0.124    50.505 r  fe/feistel_rounds[15].round/g0_b3__2/O
                         net (fo=1, routed)           0.609    51.114    key_input_reg/f_out_29[24]
    SLICE_X10Y89         LUT5 (Prop_lut5_I4_O)        0.124    51.238 r  key_input_reg/q[62]_i_1/O
                         net (fo=1, routed)           0.000    51.238    data_output_reg/D[62]
    SLICE_X10Y89         FDCE                                         r  data_output_reg/q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y22                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855   100.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204   103.059    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.522   104.672    data_output_reg/CLK
    SLICE_X10Y89         FDCE                                         r  data_output_reg/q_reg[62]/C
                         clock pessimism              0.258   104.930    
                         clock uncertainty           -0.035   104.895    
    SLICE_X10Y89         FDCE (Setup_fdce_C_D)        0.077   104.972    data_output_reg/q_reg[62]
  -------------------------------------------------------------------
                         required time                        104.972    
                         arrival time                         -51.238    
  -------------------------------------------------------------------
                         slack                                 53.734    

Slack (MET) :             53.755ns  (required time - arrival time)
  Source:                 key_input_reg/q_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_output_reg/q_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        46.053ns  (logic 7.018ns (15.239%)  route 39.035ns (84.761%))
  Logic Levels:           35  (LUT2=3 LUT3=4 LUT4=4 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 104.671 - 100.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.709     5.117    key_input_reg/CLK
    SLICE_X0Y109         FDCE                                         r  key_input_reg/q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.419     5.536 r  key_input_reg/q_reg[49]/Q
                         net (fo=14, routed)          1.784     7.320    key_input_reg/key_reg_out[49]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.325     7.645 r  key_input_reg/f_func_inst/g0_b0__0_i_1/O
                         net (fo=4, routed)           1.499     9.144    fe/feistel_rounds[0].round/xored[7]
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.326     9.470 r  fe/feistel_rounds[0].round/g0_b2__0/O
                         net (fo=7, routed)           0.912    10.382    key_input_reg/f_out[20]
    SLICE_X11Y104        LUT3 (Prop_lut3_I0_O)        0.150    10.532 r  key_input_reg/g0_b0__4_i_1/O
                         net (fo=4, routed)           1.039    11.571    fe/feistel_rounds[1].round/xored_15[31]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.326    11.897 r  fe/feistel_rounds[1].round/g0_b3__4/O
                         net (fo=7, routed)           1.183    13.080    key_input_reg/f_out_15[8]
    SLICE_X13Y102        LUT3 (Prop_lut3_I0_O)        0.153    13.233 r  key_input_reg/g0_b0__1_i_1__0/O
                         net (fo=4, routed)           1.190    14.423    fe/feistel_rounds[2].round/xored_16[13]
    SLICE_X10Y101        LUT6 (Prop_lut6_I0_O)        0.327    14.750 r  fe/feistel_rounds[2].round/g0_b1__1/O
                         net (fo=3, routed)           1.202    15.952    key_input_reg/f_out_18[21]
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.152    16.104 r  key_input_reg/g0_b0__4_i_2__4/O
                         net (fo=4, routed)           1.265    17.369    fe/feistel_rounds[3].round/xored_17[32]
    SLICE_X4Y104         LUT6 (Prop_lut6_I1_O)        0.326    17.695 r  fe/feistel_rounds[3].round/g0_b2__4/O
                         net (fo=5, routed)           1.141    18.837    key_input_reg/f_out_21[16]
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.152    18.989 r  key_input_reg/g0_b0__3_i_1__6/O
                         net (fo=4, routed)           1.173    20.161    fe/feistel_rounds[4].round/xored_18[25]
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.326    20.487 r  fe/feistel_rounds[4].round/g0_b3__3/O
                         net (fo=2, routed)           1.070    21.558    key_input_reg/f_out_19[6]
    SLICE_X8Y96          LUT5 (Prop_lut5_I3_O)        0.124    21.682 r  key_input_reg/g0_b0__0_i_3__3/O
                         net (fo=4, routed)           1.180    22.862    fe/feistel_rounds[5].round/xored_19[9]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.124    22.986 r  fe/feistel_rounds[5].round/g0_b2__0/O
                         net (fo=3, routed)           0.981    23.967    key_input_reg/f_out_22[20]
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.124    24.091 r  key_input_reg/g0_b0__4_i_1__5/O
                         net (fo=4, routed)           1.114    25.204    fe/feistel_rounds[6].round/xored_20[31]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124    25.328 r  fe/feistel_rounds[6].round/g0_b3__4/O
                         net (fo=1, routed)           0.732    26.061    key_input_reg/f_out_20[8]
    SLICE_X12Y99         LUT5 (Prop_lut5_I4_O)        0.124    26.185 r  key_input_reg/g0_b0__0_i_10/O
                         net (fo=11, routed)          1.206    27.391    key_input_reg/fe/round_data[7][8]
    SLICE_X11Y96         LUT2 (Prop_lut2_I1_O)        0.124    27.515 r  key_input_reg/f_func_inst/g0_b0__1_i_1__0/O
                         net (fo=4, routed)           1.002    28.517    fe/feistel_rounds[7].round/xored_21[13]
    SLICE_X13Y97         LUT6 (Prop_lut6_I0_O)        0.124    28.641 r  fe/feistel_rounds[7].round/g0_b3__1/O
                         net (fo=1, routed)           0.547    29.188    key_input_reg/f_out_23[28]
    SLICE_X13Y100        LUT5 (Prop_lut5_I4_O)        0.124    29.312 r  key_input_reg/g0_b0__5_i_10__0/O
                         net (fo=9, routed)           1.339    30.651    key_input_reg/fe/round_data[8][28]
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124    30.775 r  key_input_reg/f_func_inst/g0_b0__6_i_1__1/O
                         net (fo=4, routed)           1.100    31.875    fe/feistel_rounds[8].round/xored_22[43]
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124    31.999 r  fe/feistel_rounds[8].round/g0_b2__6/O
                         net (fo=9, routed)           1.655    33.654    key_input_reg/f_out_16[15]
    SLICE_X12Y91         LUT3 (Prop_lut3_I0_O)        0.150    33.804 r  key_input_reg/g0_b0__3_i_5__1/O
                         net (fo=4, routed)           1.105    34.910    fe/feistel_rounds[9].round/xored_23[24]
    SLICE_X7Y91          LUT6 (Prop_lut6_I4_O)        0.348    35.258 r  fe/feistel_rounds[9].round/g0_b2__3/O
                         net (fo=7, routed)           1.035    36.293    key_input_reg/f_out_17[12]
    SLICE_X7Y86          LUT3 (Prop_lut3_I0_O)        0.152    36.445 r  key_input_reg/g0_b0__2_i_1__2/O
                         net (fo=4, routed)           0.974    37.419    fe/feistel_rounds[10].round/xored_24[19]
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.326    37.745 r  fe/feistel_rounds[10].round/g0_b1__2/O
                         net (fo=7, routed)           1.629    39.374    key_input_reg/f_out_24[7]
    SLICE_X13Y84         LUT4 (Prop_lut4_I2_O)        0.150    39.524 r  key_input_reg/g0_b0__1_i_5__8/O
                         net (fo=4, routed)           0.619    40.143    fe/feistel_rounds[11].round/xored_25[12]
    SLICE_X13Y85         LUT6 (Prop_lut6_I4_O)        0.326    40.469 r  fe/feistel_rounds[11].round/g0_b3__1/O
                         net (fo=5, routed)           0.832    41.301    key_input_reg/f_out_27[28]
    SLICE_X12Y88         LUT4 (Prop_lut4_I2_O)        0.148    41.449 r  key_input_reg/g0_b0__6_i_1__10/O
                         net (fo=4, routed)           1.710    43.159    fe/feistel_rounds[12].round/xored_26[43]
    SLICE_X10Y91         LUT6 (Prop_lut6_I0_O)        0.328    43.487 r  fe/feistel_rounds[12].round/g0_b3__6/O
                         net (fo=5, routed)           0.989    44.476    key_input_reg/f_out_25[23]
    SLICE_X3Y92          LUT5 (Prop_lut5_I3_O)        0.124    44.600 r  key_input_reg/g0_b0__4_i_4__7/O
                         net (fo=4, routed)           1.381    45.981    fe/feistel_rounds[13].round/xored_27[34]
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.124    46.105 r  fe/feistel_rounds[13].round/g0_b2__4/O
                         net (fo=3, routed)           0.809    46.914    key_input_reg/f_out_28[16]
    SLICE_X1Y85          LUT5 (Prop_lut5_I3_O)        0.124    47.038 r  key_input_reg/g0_b0__3_i_1__9/O
                         net (fo=4, routed)           0.841    47.879    fe/feistel_rounds[14].round/xored_28[25]
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    48.003 r  fe/feistel_rounds[14].round/g0_b2__3/O
                         net (fo=3, routed)           1.409    49.412    key_input_reg/f_out_26[12]
    SLICE_X14Y86         LUT6 (Prop_lut6_I4_O)        0.124    49.536 r  key_input_reg/g0_b0__2_i_1__11/O
                         net (fo=4, routed)           0.814    50.350    fe/feistel_rounds[15].round/xored_29[19]
    SLICE_X13Y87         LUT6 (Prop_lut6_I0_O)        0.124    50.474 r  fe/feistel_rounds[15].round/g0_b2__2/O
                         net (fo=1, routed)           0.572    51.046    key_input_reg/f_out_29[18]
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.124    51.170 r  key_input_reg/q[44]_i_1/O
                         net (fo=1, routed)           0.000    51.170    data_output_reg/D[44]
    SLICE_X11Y88         FDCE                                         r  data_output_reg/q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y22                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855   100.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204   103.059    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.521   104.671    data_output_reg/CLK
    SLICE_X11Y88         FDCE                                         r  data_output_reg/q_reg[44]/C
                         clock pessimism              0.258   104.929    
                         clock uncertainty           -0.035   104.894    
    SLICE_X11Y88         FDCE (Setup_fdce_C_D)        0.031   104.925    data_output_reg/q_reg[44]
  -------------------------------------------------------------------
                         required time                        104.925    
                         arrival time                         -51.170    
  -------------------------------------------------------------------
                         slack                                 53.755    

Slack (MET) :             53.864ns  (required time - arrival time)
  Source:                 key_input_reg/q_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_output_reg/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        45.940ns  (logic 7.231ns (15.740%)  route 38.709ns (84.260%))
  Logic Levels:           35  (LUT2=3 LUT3=4 LUT4=4 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.669ns = ( 104.669 - 100.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.709     5.117    key_input_reg/CLK
    SLICE_X0Y109         FDCE                                         r  key_input_reg/q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.419     5.536 r  key_input_reg/q_reg[49]/Q
                         net (fo=14, routed)          1.784     7.320    key_input_reg/key_reg_out[49]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.325     7.645 r  key_input_reg/f_func_inst/g0_b0__0_i_1/O
                         net (fo=4, routed)           1.499     9.144    fe/feistel_rounds[0].round/xored[7]
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.326     9.470 r  fe/feistel_rounds[0].round/g0_b2__0/O
                         net (fo=7, routed)           0.912    10.382    key_input_reg/f_out[20]
    SLICE_X11Y104        LUT3 (Prop_lut3_I0_O)        0.150    10.532 r  key_input_reg/g0_b0__4_i_1/O
                         net (fo=4, routed)           1.039    11.571    fe/feistel_rounds[1].round/xored_15[31]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.326    11.897 r  fe/feistel_rounds[1].round/g0_b3__4/O
                         net (fo=7, routed)           1.183    13.080    key_input_reg/f_out_15[8]
    SLICE_X13Y102        LUT3 (Prop_lut3_I0_O)        0.153    13.233 r  key_input_reg/g0_b0__1_i_1__0/O
                         net (fo=4, routed)           1.190    14.423    fe/feistel_rounds[2].round/xored_16[13]
    SLICE_X10Y101        LUT6 (Prop_lut6_I0_O)        0.327    14.750 r  fe/feistel_rounds[2].round/g0_b1__1/O
                         net (fo=3, routed)           1.202    15.952    key_input_reg/f_out_18[21]
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.152    16.104 r  key_input_reg/g0_b0__4_i_2__4/O
                         net (fo=4, routed)           1.265    17.369    fe/feistel_rounds[3].round/xored_17[32]
    SLICE_X4Y104         LUT6 (Prop_lut6_I1_O)        0.326    17.695 r  fe/feistel_rounds[3].round/g0_b2__4/O
                         net (fo=5, routed)           1.141    18.837    key_input_reg/f_out_21[16]
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.152    18.989 r  key_input_reg/g0_b0__3_i_1__6/O
                         net (fo=4, routed)           0.970    19.958    fe/feistel_rounds[4].round/xored_18[25]
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.326    20.284 r  fe/feistel_rounds[4].round/g0_b0__3/O
                         net (fo=3, routed)           0.540    20.824    key_input_reg/f_out_19[31]
    SLICE_X2Y100         LUT5 (Prop_lut5_I3_O)        0.124    20.948 r  key_input_reg/g0_b0_i_5__3/O
                         net (fo=4, routed)           1.229    22.177    fe/feistel_rounds[5].round/xored_19[0]
    SLICE_X10Y102        LUT6 (Prop_lut6_I4_O)        0.124    22.301 r  fe/feistel_rounds[5].round/g0_b1/O
                         net (fo=2, routed)           1.113    23.414    key_input_reg/f_out_22[17]
    SLICE_X6Y98          LUT5 (Prop_lut5_I3_O)        0.124    23.538 r  key_input_reg/g0_b0__3_i_2__5/O
                         net (fo=4, routed)           1.188    24.726    fe/feistel_rounds[6].round/xored_20[26]
    SLICE_X0Y97          LUT6 (Prop_lut6_I1_O)        0.124    24.850 r  fe/feistel_rounds[6].round/g0_b2__3/O
                         net (fo=1, routed)           0.709    25.559    key_input_reg/f_out_20[12]
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.124    25.683 r  key_input_reg/g0_b0__1_i_10/O
                         net (fo=11, routed)          1.491    27.174    key_input_reg/fe/round_data[7][12]
    SLICE_X13Y88         LUT2 (Prop_lut2_I1_O)        0.124    27.298 r  key_input_reg/f_func_inst/g0_b0__1_i_6__0/O
                         net (fo=4, routed)           0.910    28.208    fe/feistel_rounds[7].round/xored_21[17]
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.124    28.332 r  fe/feistel_rounds[7].round/g0_b2__1/O
                         net (fo=1, routed)           0.580    28.912    key_input_reg/f_out_23[3]
    SLICE_X13Y101        LUT5 (Prop_lut5_I4_O)        0.124    29.036 r  key_input_reg/g0_b0_i_10__0/O
                         net (fo=9, routed)           1.356    30.392    key_input_reg/fe/round_data[8][3]
    SLICE_X10Y93         LUT2 (Prop_lut2_I1_O)        0.150    30.542 r  key_input_reg/f_func_inst/g0_b0_i_4__1/O
                         net (fo=4, routed)           1.433    31.975    fe/feistel_rounds[8].round/xored_22[4]
    SLICE_X1Y92          LUT6 (Prop_lut6_I3_O)        0.328    32.303 r  fe/feistel_rounds[8].round/g0_b2/O
                         net (fo=5, routed)           1.620    33.923    key_input_reg/f_out_16[5]
    SLICE_X12Y83         LUT3 (Prop_lut3_I0_O)        0.124    34.047 r  key_input_reg/g0_b0__0_i_2__1/O
                         net (fo=4, routed)           0.815    34.862    fe/feistel_rounds[9].round/xored_23[8]
    SLICE_X13Y82         LUT6 (Prop_lut6_I1_O)        0.124    34.986 r  fe/feistel_rounds[9].round/g0_b1__0/O
                         net (fo=4, routed)           1.131    36.117    key_input_reg/f_out_17[10]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.150    36.267 r  key_input_reg/g0_b0__1_i_3__2/O
                         net (fo=4, routed)           1.391    37.659    fe/feistel_rounds[10].round/xored_24[15]
    SLICE_X7Y83          LUT6 (Prop_lut6_I2_O)        0.328    37.987 r  fe/feistel_rounds[10].round/g0_b1__1/O
                         net (fo=4, routed)           1.312    39.299    key_input_reg/f_out_24[21]
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.154    39.453 r  key_input_reg/g0_b0__4_i_2__8/O
                         net (fo=4, routed)           0.857    40.310    fe/feistel_rounds[11].round/xored_25[32]
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.327    40.637 r  fe/feistel_rounds[11].round/g0_b2__4/O
                         net (fo=5, routed)           0.873    41.510    key_input_reg/f_out_27[16]
    SLICE_X3Y85          LUT4 (Prop_lut4_I2_O)        0.150    41.660 r  key_input_reg/g0_b0__3_i_1__10/O
                         net (fo=4, routed)           1.278    42.938    fe/feistel_rounds[12].round/xored_26[25]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.326    43.264 r  fe/feistel_rounds[12].round/g0_b2__3/O
                         net (fo=5, routed)           1.372    44.637    key_input_reg/f_out_25[12]
    SLICE_X13Y88         LUT5 (Prop_lut5_I3_O)        0.150    44.787 r  key_input_reg/g0_b0__2_i_1__7/O
                         net (fo=4, routed)           0.590    45.376    fe/feistel_rounds[13].round/xored_27[19]
    SLICE_X15Y88         LUT6 (Prop_lut6_I0_O)        0.326    45.702 r  fe/feistel_rounds[13].round/g0_b1__2/O
                         net (fo=3, routed)           0.753    46.455    key_input_reg/f_out_28[7]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.124    46.579 r  key_input_reg/g0_b0__1_i_5__9/O
                         net (fo=4, routed)           1.184    47.763    fe/feistel_rounds[14].round/xored_28[12]
    SLICE_X4Y83          LUT6 (Prop_lut6_I4_O)        0.124    47.887 r  fe/feistel_rounds[14].round/g0_b0__1/O
                         net (fo=2, routed)           0.906    48.793    key_input_reg/f_out_26[13]
    SLICE_X11Y85         LUT6 (Prop_lut6_I4_O)        0.124    48.917 r  key_input_reg/g0_b0__2_i_2__11/O
                         net (fo=4, routed)           1.272    50.189    fe/feistel_rounds[15].round/xored_29[20]
    SLICE_X14Y87         LUT6 (Prop_lut6_I1_O)        0.124    50.313 r  fe/feistel_rounds[15].round/g0_b1__2/O
                         net (fo=1, routed)           0.620    50.933    key_input_reg/f_out_29[7]
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.124    51.057 r  key_input_reg/q[0]_i_1/O
                         net (fo=1, routed)           0.000    51.057    data_output_reg/D[0]
    SLICE_X11Y85         FDCE                                         r  data_output_reg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y22                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855   100.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204   103.059    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.519   104.669    data_output_reg/CLK
    SLICE_X11Y85         FDCE                                         r  data_output_reg/q_reg[0]/C
                         clock pessimism              0.258   104.927    
                         clock uncertainty           -0.035   104.892    
    SLICE_X11Y85         FDCE (Setup_fdce_C_D)        0.029   104.921    data_output_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.921    
                         arrival time                         -51.057    
  -------------------------------------------------------------------
                         slack                                 53.864    

Slack (MET) :             53.929ns  (required time - arrival time)
  Source:                 key_input_reg/q_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_output_reg/q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        45.874ns  (logic 7.028ns (15.320%)  route 38.846ns (84.680%))
  Logic Levels:           35  (LUT2=3 LUT3=4 LUT4=4 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.668ns = ( 104.668 - 100.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.709     5.117    key_input_reg/CLK
    SLICE_X0Y109         FDCE                                         r  key_input_reg/q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.419     5.536 r  key_input_reg/q_reg[49]/Q
                         net (fo=14, routed)          1.784     7.320    key_input_reg/key_reg_out[49]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.325     7.645 r  key_input_reg/f_func_inst/g0_b0__0_i_1/O
                         net (fo=4, routed)           1.499     9.144    fe/feistel_rounds[0].round/xored[7]
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.326     9.470 r  fe/feistel_rounds[0].round/g0_b2__0/O
                         net (fo=7, routed)           0.912    10.382    key_input_reg/f_out[20]
    SLICE_X11Y104        LUT3 (Prop_lut3_I0_O)        0.150    10.532 r  key_input_reg/g0_b0__4_i_1/O
                         net (fo=4, routed)           1.039    11.571    fe/feistel_rounds[1].round/xored_15[31]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.326    11.897 r  fe/feistel_rounds[1].round/g0_b3__4/O
                         net (fo=7, routed)           1.183    13.080    key_input_reg/f_out_15[8]
    SLICE_X13Y102        LUT3 (Prop_lut3_I0_O)        0.153    13.233 r  key_input_reg/g0_b0__1_i_1__0/O
                         net (fo=4, routed)           1.190    14.423    fe/feistel_rounds[2].round/xored_16[13]
    SLICE_X10Y101        LUT6 (Prop_lut6_I0_O)        0.327    14.750 r  fe/feistel_rounds[2].round/g0_b1__1/O
                         net (fo=3, routed)           1.202    15.952    key_input_reg/f_out_18[21]
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.152    16.104 r  key_input_reg/g0_b0__4_i_2__4/O
                         net (fo=4, routed)           1.265    17.369    fe/feistel_rounds[3].round/xored_17[32]
    SLICE_X4Y104         LUT6 (Prop_lut6_I1_O)        0.326    17.695 r  fe/feistel_rounds[3].round/g0_b2__4/O
                         net (fo=5, routed)           1.141    18.837    key_input_reg/f_out_21[16]
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.152    18.989 r  key_input_reg/g0_b0__3_i_1__6/O
                         net (fo=4, routed)           1.173    20.161    fe/feistel_rounds[4].round/xored_18[25]
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.326    20.487 r  fe/feistel_rounds[4].round/g0_b3__3/O
                         net (fo=2, routed)           1.070    21.558    key_input_reg/f_out_19[6]
    SLICE_X8Y96          LUT5 (Prop_lut5_I3_O)        0.124    21.682 r  key_input_reg/g0_b0__0_i_3__3/O
                         net (fo=4, routed)           1.180    22.862    fe/feistel_rounds[5].round/xored_19[9]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.124    22.986 r  fe/feistel_rounds[5].round/g0_b2__0/O
                         net (fo=3, routed)           0.981    23.967    key_input_reg/f_out_22[20]
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.124    24.091 r  key_input_reg/g0_b0__4_i_1__5/O
                         net (fo=4, routed)           1.114    25.204    fe/feistel_rounds[6].round/xored_20[31]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124    25.328 r  fe/feistel_rounds[6].round/g0_b3__4/O
                         net (fo=1, routed)           0.732    26.061    key_input_reg/f_out_20[8]
    SLICE_X12Y99         LUT5 (Prop_lut5_I4_O)        0.124    26.185 r  key_input_reg/g0_b0__0_i_10/O
                         net (fo=11, routed)          1.206    27.391    key_input_reg/fe/round_data[7][8]
    SLICE_X11Y96         LUT2 (Prop_lut2_I1_O)        0.124    27.515 r  key_input_reg/f_func_inst/g0_b0__1_i_1__0/O
                         net (fo=4, routed)           1.002    28.517    fe/feistel_rounds[7].round/xored_21[13]
    SLICE_X13Y97         LUT6 (Prop_lut6_I0_O)        0.124    28.641 r  fe/feistel_rounds[7].round/g0_b3__1/O
                         net (fo=1, routed)           0.547    29.188    key_input_reg/f_out_23[28]
    SLICE_X13Y100        LUT5 (Prop_lut5_I4_O)        0.124    29.312 r  key_input_reg/g0_b0__5_i_10__0/O
                         net (fo=9, routed)           1.339    30.651    key_input_reg/fe/round_data[8][28]
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124    30.775 r  key_input_reg/f_func_inst/g0_b0__6_i_1__1/O
                         net (fo=4, routed)           1.100    31.875    fe/feistel_rounds[8].round/xored_22[43]
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124    31.999 r  fe/feistel_rounds[8].round/g0_b2__6/O
                         net (fo=9, routed)           1.655    33.654    key_input_reg/f_out_16[15]
    SLICE_X12Y91         LUT3 (Prop_lut3_I0_O)        0.150    33.804 r  key_input_reg/g0_b0__3_i_5__1/O
                         net (fo=4, routed)           1.105    34.910    fe/feistel_rounds[9].round/xored_23[24]
    SLICE_X7Y91          LUT6 (Prop_lut6_I4_O)        0.348    35.258 r  fe/feistel_rounds[9].round/g0_b2__3/O
                         net (fo=7, routed)           1.035    36.293    key_input_reg/f_out_17[12]
    SLICE_X7Y86          LUT3 (Prop_lut3_I0_O)        0.152    36.445 r  key_input_reg/g0_b0__2_i_1__2/O
                         net (fo=4, routed)           1.152    37.596    fe/feistel_rounds[10].round/xored_24[19]
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.326    37.922 r  fe/feistel_rounds[10].round/g0_b2__2/O
                         net (fo=4, routed)           1.207    39.129    key_input_reg/f_out_24[18]
    SLICE_X7Y90          LUT4 (Prop_lut4_I2_O)        0.152    39.281 r  key_input_reg/g0_b0__3_i_3__8/O
                         net (fo=4, routed)           0.688    39.969    fe/feistel_rounds[11].round/xored_25[27]
    SLICE_X10Y90         LUT6 (Prop_lut6_I2_O)        0.326    40.295 r  fe/feistel_rounds[11].round/g0_b2__3/O
                         net (fo=5, routed)           1.281    41.576    key_input_reg/f_out_27[12]
    SLICE_X5Y84          LUT4 (Prop_lut4_I2_O)        0.152    41.728 r  key_input_reg/g0_b0__2_i_1__10/O
                         net (fo=4, routed)           1.290    43.018    fe/feistel_rounds[12].round/xored_26[19]
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.332    43.350 r  fe/feistel_rounds[12].round/g0_b3__2/O
                         net (fo=5, routed)           0.941    44.291    key_input_reg/f_out_25[24]
    SLICE_X2Y91          LUT5 (Prop_lut5_I3_O)        0.124    44.415 r  key_input_reg/g0_b0__5_i_1__7/O
                         net (fo=4, routed)           1.461    45.876    fe/feistel_rounds[13].round/xored_27[37]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124    46.000 r  fe/feistel_rounds[13].round/g0_b0__5/O
                         net (fo=2, routed)           0.515    46.515    key_input_reg/f_out_28[14]
    SLICE_X0Y91          LUT5 (Prop_lut5_I3_O)        0.124    46.639 r  key_input_reg/g0_b0__2_i_3__9/O
                         net (fo=4, routed)           1.434    48.073    fe/feistel_rounds[14].round/xored_28[21]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.124    48.197 r  fe/feistel_rounds[14].round/g0_b1__2/O
                         net (fo=3, routed)           1.234    49.431    key_input_reg/f_out_26[7]
    SLICE_X13Y83         LUT6 (Prop_lut6_I4_O)        0.124    49.555 r  key_input_reg/g0_b0__0_i_4__11/O
                         net (fo=4, routed)           0.757    50.312    fe/feistel_rounds[15].round/xored_29[10]
    SLICE_X11Y83         LUT6 (Prop_lut6_I3_O)        0.124    50.436 r  fe/feistel_rounds[15].round/g0_b0__0/O
                         net (fo=1, routed)           0.431    50.867    key_input_reg/f_out_29[25]
    SLICE_X11Y84         LUT5 (Prop_lut5_I4_O)        0.124    50.991 r  key_input_reg/q[54]_i_1/O
                         net (fo=1, routed)           0.000    50.991    data_output_reg/D[54]
    SLICE_X11Y84         FDCE                                         r  data_output_reg/q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y22                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855   100.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204   103.059    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.518   104.668    data_output_reg/CLK
    SLICE_X11Y84         FDCE                                         r  data_output_reg/q_reg[54]/C
                         clock pessimism              0.258   104.926    
                         clock uncertainty           -0.035   104.891    
    SLICE_X11Y84         FDCE (Setup_fdce_C_D)        0.029   104.920    data_output_reg/q_reg[54]
  -------------------------------------------------------------------
                         required time                        104.920    
                         arrival time                         -50.991    
  -------------------------------------------------------------------
                         slack                                 53.929    

Slack (MET) :             53.932ns  (required time - arrival time)
  Source:                 key_input_reg/q_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_output_reg/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        45.873ns  (logic 7.028ns (15.320%)  route 38.845ns (84.679%))
  Logic Levels:           35  (LUT2=3 LUT3=4 LUT4=4 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns = ( 104.670 - 100.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.709     5.117    key_input_reg/CLK
    SLICE_X0Y109         FDCE                                         r  key_input_reg/q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.419     5.536 r  key_input_reg/q_reg[49]/Q
                         net (fo=14, routed)          1.784     7.320    key_input_reg/key_reg_out[49]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.325     7.645 r  key_input_reg/f_func_inst/g0_b0__0_i_1/O
                         net (fo=4, routed)           1.499     9.144    fe/feistel_rounds[0].round/xored[7]
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.326     9.470 r  fe/feistel_rounds[0].round/g0_b2__0/O
                         net (fo=7, routed)           0.912    10.382    key_input_reg/f_out[20]
    SLICE_X11Y104        LUT3 (Prop_lut3_I0_O)        0.150    10.532 r  key_input_reg/g0_b0__4_i_1/O
                         net (fo=4, routed)           1.039    11.571    fe/feistel_rounds[1].round/xored_15[31]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.326    11.897 r  fe/feistel_rounds[1].round/g0_b3__4/O
                         net (fo=7, routed)           1.183    13.080    key_input_reg/f_out_15[8]
    SLICE_X13Y102        LUT3 (Prop_lut3_I0_O)        0.153    13.233 r  key_input_reg/g0_b0__1_i_1__0/O
                         net (fo=4, routed)           1.190    14.423    fe/feistel_rounds[2].round/xored_16[13]
    SLICE_X10Y101        LUT6 (Prop_lut6_I0_O)        0.327    14.750 r  fe/feistel_rounds[2].round/g0_b1__1/O
                         net (fo=3, routed)           1.202    15.952    key_input_reg/f_out_18[21]
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.152    16.104 r  key_input_reg/g0_b0__4_i_2__4/O
                         net (fo=4, routed)           1.265    17.369    fe/feistel_rounds[3].round/xored_17[32]
    SLICE_X4Y104         LUT6 (Prop_lut6_I1_O)        0.326    17.695 r  fe/feistel_rounds[3].round/g0_b2__4/O
                         net (fo=5, routed)           1.141    18.837    key_input_reg/f_out_21[16]
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.152    18.989 r  key_input_reg/g0_b0__3_i_1__6/O
                         net (fo=4, routed)           1.173    20.161    fe/feistel_rounds[4].round/xored_18[25]
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.326    20.487 r  fe/feistel_rounds[4].round/g0_b3__3/O
                         net (fo=2, routed)           1.070    21.558    key_input_reg/f_out_19[6]
    SLICE_X8Y96          LUT5 (Prop_lut5_I3_O)        0.124    21.682 r  key_input_reg/g0_b0__0_i_3__3/O
                         net (fo=4, routed)           1.180    22.862    fe/feistel_rounds[5].round/xored_19[9]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.124    22.986 r  fe/feistel_rounds[5].round/g0_b2__0/O
                         net (fo=3, routed)           0.981    23.967    key_input_reg/f_out_22[20]
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.124    24.091 r  key_input_reg/g0_b0__4_i_1__5/O
                         net (fo=4, routed)           1.114    25.204    fe/feistel_rounds[6].round/xored_20[31]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124    25.328 r  fe/feistel_rounds[6].round/g0_b3__4/O
                         net (fo=1, routed)           0.732    26.061    key_input_reg/f_out_20[8]
    SLICE_X12Y99         LUT5 (Prop_lut5_I4_O)        0.124    26.185 r  key_input_reg/g0_b0__0_i_10/O
                         net (fo=11, routed)          1.206    27.391    key_input_reg/fe/round_data[7][8]
    SLICE_X11Y96         LUT2 (Prop_lut2_I1_O)        0.124    27.515 r  key_input_reg/f_func_inst/g0_b0__1_i_1__0/O
                         net (fo=4, routed)           1.002    28.517    fe/feistel_rounds[7].round/xored_21[13]
    SLICE_X13Y97         LUT6 (Prop_lut6_I0_O)        0.124    28.641 r  fe/feistel_rounds[7].round/g0_b3__1/O
                         net (fo=1, routed)           0.547    29.188    key_input_reg/f_out_23[28]
    SLICE_X13Y100        LUT5 (Prop_lut5_I4_O)        0.124    29.312 r  key_input_reg/g0_b0__5_i_10__0/O
                         net (fo=9, routed)           1.339    30.651    key_input_reg/fe/round_data[8][28]
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124    30.775 r  key_input_reg/f_func_inst/g0_b0__6_i_1__1/O
                         net (fo=4, routed)           1.100    31.875    fe/feistel_rounds[8].round/xored_22[43]
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124    31.999 r  fe/feistel_rounds[8].round/g0_b2__6/O
                         net (fo=9, routed)           1.655    33.654    key_input_reg/f_out_16[15]
    SLICE_X12Y91         LUT3 (Prop_lut3_I0_O)        0.150    33.804 r  key_input_reg/g0_b0__3_i_5__1/O
                         net (fo=4, routed)           1.105    34.910    fe/feistel_rounds[9].round/xored_23[24]
    SLICE_X7Y91          LUT6 (Prop_lut6_I4_O)        0.348    35.258 r  fe/feistel_rounds[9].round/g0_b2__3/O
                         net (fo=7, routed)           1.035    36.293    key_input_reg/f_out_17[12]
    SLICE_X7Y86          LUT3 (Prop_lut3_I0_O)        0.152    36.445 r  key_input_reg/g0_b0__2_i_1__2/O
                         net (fo=4, routed)           1.152    37.596    fe/feistel_rounds[10].round/xored_24[19]
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.326    37.922 r  fe/feistel_rounds[10].round/g0_b2__2/O
                         net (fo=4, routed)           1.207    39.129    key_input_reg/f_out_24[18]
    SLICE_X7Y90          LUT4 (Prop_lut4_I2_O)        0.152    39.281 r  key_input_reg/g0_b0__3_i_3__8/O
                         net (fo=4, routed)           0.688    39.969    fe/feistel_rounds[11].round/xored_25[27]
    SLICE_X10Y90         LUT6 (Prop_lut6_I2_O)        0.326    40.295 r  fe/feistel_rounds[11].round/g0_b2__3/O
                         net (fo=5, routed)           1.281    41.576    key_input_reg/f_out_27[12]
    SLICE_X5Y84          LUT4 (Prop_lut4_I2_O)        0.152    41.728 r  key_input_reg/g0_b0__2_i_1__10/O
                         net (fo=4, routed)           1.290    43.018    fe/feistel_rounds[12].round/xored_26[19]
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.332    43.350 r  fe/feistel_rounds[12].round/g0_b3__2/O
                         net (fo=5, routed)           0.941    44.291    key_input_reg/f_out_25[24]
    SLICE_X2Y91          LUT5 (Prop_lut5_I3_O)        0.124    44.415 r  key_input_reg/g0_b0__5_i_1__7/O
                         net (fo=4, routed)           1.461    45.876    fe/feistel_rounds[13].round/xored_27[37]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124    46.000 r  fe/feistel_rounds[13].round/g0_b0__5/O
                         net (fo=2, routed)           0.515    46.515    key_input_reg/f_out_28[14]
    SLICE_X0Y91          LUT5 (Prop_lut5_I3_O)        0.124    46.639 r  key_input_reg/g0_b0__2_i_3__9/O
                         net (fo=4, routed)           1.434    48.073    fe/feistel_rounds[14].round/xored_28[21]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.124    48.197 r  fe/feistel_rounds[14].round/g0_b1__2/O
                         net (fo=3, routed)           1.107    49.304    key_input_reg/f_out_26[7]
    SLICE_X12Y84         LUT6 (Prop_lut6_I4_O)        0.124    49.428 r  key_input_reg/g0_b0__1_i_5__11/O
                         net (fo=4, routed)           0.745    50.173    fe/feistel_rounds[15].round/xored_29[12]
    SLICE_X13Y85         LUT6 (Prop_lut6_I4_O)        0.124    50.297 r  fe/feistel_rounds[15].round/g0_b1__1/O
                         net (fo=1, routed)           0.570    50.866    key_input_reg/f_out_29[21]
    SLICE_X11Y87         LUT5 (Prop_lut5_I4_O)        0.124    50.990 r  key_input_reg/q[20]_i_1/O
                         net (fo=1, routed)           0.000    50.990    data_output_reg/D[20]
    SLICE_X11Y87         FDCE                                         r  data_output_reg/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y22                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855   100.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204   103.059    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.520   104.670    data_output_reg/CLK
    SLICE_X11Y87         FDCE                                         r  data_output_reg/q_reg[20]/C
                         clock pessimism              0.258   104.928    
                         clock uncertainty           -0.035   104.893    
    SLICE_X11Y87         FDCE (Setup_fdce_C_D)        0.029   104.922    data_output_reg/q_reg[20]
  -------------------------------------------------------------------
                         required time                        104.922    
                         arrival time                         -50.990    
  -------------------------------------------------------------------
                         slack                                 53.932    

Slack (MET) :             54.085ns  (required time - arrival time)
  Source:                 key_input_reg/q_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_output_reg/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        45.769ns  (logic 7.231ns (15.799%)  route 38.538ns (84.201%))
  Logic Levels:           35  (LUT2=3 LUT3=4 LUT4=4 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.667ns = ( 104.667 - 100.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.709     5.117    key_input_reg/CLK
    SLICE_X0Y109         FDCE                                         r  key_input_reg/q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.419     5.536 r  key_input_reg/q_reg[49]/Q
                         net (fo=14, routed)          1.784     7.320    key_input_reg/key_reg_out[49]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.325     7.645 r  key_input_reg/f_func_inst/g0_b0__0_i_1/O
                         net (fo=4, routed)           1.499     9.144    fe/feistel_rounds[0].round/xored[7]
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.326     9.470 r  fe/feistel_rounds[0].round/g0_b2__0/O
                         net (fo=7, routed)           0.912    10.382    key_input_reg/f_out[20]
    SLICE_X11Y104        LUT3 (Prop_lut3_I0_O)        0.150    10.532 r  key_input_reg/g0_b0__4_i_1/O
                         net (fo=4, routed)           1.039    11.571    fe/feistel_rounds[1].round/xored_15[31]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.326    11.897 r  fe/feistel_rounds[1].round/g0_b3__4/O
                         net (fo=7, routed)           1.183    13.080    key_input_reg/f_out_15[8]
    SLICE_X13Y102        LUT3 (Prop_lut3_I0_O)        0.153    13.233 r  key_input_reg/g0_b0__1_i_1__0/O
                         net (fo=4, routed)           1.190    14.423    fe/feistel_rounds[2].round/xored_16[13]
    SLICE_X10Y101        LUT6 (Prop_lut6_I0_O)        0.327    14.750 r  fe/feistel_rounds[2].round/g0_b1__1/O
                         net (fo=3, routed)           1.202    15.952    key_input_reg/f_out_18[21]
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.152    16.104 r  key_input_reg/g0_b0__4_i_2__4/O
                         net (fo=4, routed)           1.265    17.369    fe/feistel_rounds[3].round/xored_17[32]
    SLICE_X4Y104         LUT6 (Prop_lut6_I1_O)        0.326    17.695 r  fe/feistel_rounds[3].round/g0_b2__4/O
                         net (fo=5, routed)           1.141    18.837    key_input_reg/f_out_21[16]
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.152    18.989 r  key_input_reg/g0_b0__3_i_1__6/O
                         net (fo=4, routed)           0.970    19.958    fe/feistel_rounds[4].round/xored_18[25]
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.326    20.284 r  fe/feistel_rounds[4].round/g0_b0__3/O
                         net (fo=3, routed)           0.540    20.824    key_input_reg/f_out_19[31]
    SLICE_X2Y100         LUT5 (Prop_lut5_I3_O)        0.124    20.948 r  key_input_reg/g0_b0_i_5__3/O
                         net (fo=4, routed)           1.229    22.177    fe/feistel_rounds[5].round/xored_19[0]
    SLICE_X10Y102        LUT6 (Prop_lut6_I4_O)        0.124    22.301 r  fe/feistel_rounds[5].round/g0_b1/O
                         net (fo=2, routed)           1.113    23.414    key_input_reg/f_out_22[17]
    SLICE_X6Y98          LUT5 (Prop_lut5_I3_O)        0.124    23.538 r  key_input_reg/g0_b0__3_i_2__5/O
                         net (fo=4, routed)           1.188    24.726    fe/feistel_rounds[6].round/xored_20[26]
    SLICE_X0Y97          LUT6 (Prop_lut6_I1_O)        0.124    24.850 r  fe/feistel_rounds[6].round/g0_b2__3/O
                         net (fo=1, routed)           0.709    25.559    key_input_reg/f_out_20[12]
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.124    25.683 r  key_input_reg/g0_b0__1_i_10/O
                         net (fo=11, routed)          1.491    27.174    key_input_reg/fe/round_data[7][12]
    SLICE_X13Y88         LUT2 (Prop_lut2_I1_O)        0.124    27.298 r  key_input_reg/f_func_inst/g0_b0__1_i_6__0/O
                         net (fo=4, routed)           0.910    28.208    fe/feistel_rounds[7].round/xored_21[17]
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.124    28.332 r  fe/feistel_rounds[7].round/g0_b2__1/O
                         net (fo=1, routed)           0.580    28.912    key_input_reg/f_out_23[3]
    SLICE_X13Y101        LUT5 (Prop_lut5_I4_O)        0.124    29.036 r  key_input_reg/g0_b0_i_10__0/O
                         net (fo=9, routed)           1.356    30.392    key_input_reg/fe/round_data[8][3]
    SLICE_X10Y93         LUT2 (Prop_lut2_I1_O)        0.150    30.542 r  key_input_reg/f_func_inst/g0_b0_i_4__1/O
                         net (fo=4, routed)           1.433    31.975    fe/feistel_rounds[8].round/xored_22[4]
    SLICE_X1Y92          LUT6 (Prop_lut6_I3_O)        0.328    32.303 r  fe/feistel_rounds[8].round/g0_b2/O
                         net (fo=5, routed)           1.620    33.923    key_input_reg/f_out_16[5]
    SLICE_X12Y83         LUT3 (Prop_lut3_I0_O)        0.124    34.047 r  key_input_reg/g0_b0__0_i_2__1/O
                         net (fo=4, routed)           0.815    34.862    fe/feistel_rounds[9].round/xored_23[8]
    SLICE_X13Y82         LUT6 (Prop_lut6_I1_O)        0.124    34.986 r  fe/feistel_rounds[9].round/g0_b1__0/O
                         net (fo=4, routed)           1.131    36.117    key_input_reg/f_out_17[10]
    SLICE_X10Y83         LUT3 (Prop_lut3_I0_O)        0.150    36.267 r  key_input_reg/g0_b0__1_i_3__2/O
                         net (fo=4, routed)           1.391    37.659    fe/feistel_rounds[10].round/xored_24[15]
    SLICE_X7Y83          LUT6 (Prop_lut6_I2_O)        0.328    37.987 r  fe/feistel_rounds[10].round/g0_b1__1/O
                         net (fo=4, routed)           1.312    39.299    key_input_reg/f_out_24[21]
    SLICE_X5Y91          LUT4 (Prop_lut4_I2_O)        0.154    39.453 r  key_input_reg/g0_b0__4_i_2__8/O
                         net (fo=4, routed)           0.857    40.310    fe/feistel_rounds[11].round/xored_25[32]
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.327    40.637 r  fe/feistel_rounds[11].round/g0_b2__4/O
                         net (fo=5, routed)           0.873    41.510    key_input_reg/f_out_27[16]
    SLICE_X3Y85          LUT4 (Prop_lut4_I2_O)        0.150    41.660 r  key_input_reg/g0_b0__3_i_1__10/O
                         net (fo=4, routed)           1.278    42.938    fe/feistel_rounds[12].round/xored_26[25]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.326    43.264 r  fe/feistel_rounds[12].round/g0_b2__3/O
                         net (fo=5, routed)           1.372    44.637    key_input_reg/f_out_25[12]
    SLICE_X13Y88         LUT5 (Prop_lut5_I3_O)        0.150    44.787 r  key_input_reg/g0_b0__2_i_1__7/O
                         net (fo=4, routed)           0.962    45.748    fe/feistel_rounds[13].round/xored_27[19]
    SLICE_X15Y89         LUT6 (Prop_lut6_I0_O)        0.326    46.074 r  fe/feistel_rounds[13].round/g0_b3__2/O
                         net (fo=3, routed)           0.526    46.601    key_input_reg/f_out_28[24]
    SLICE_X10Y89         LUT5 (Prop_lut5_I3_O)        0.124    46.725 r  key_input_reg/g0_b0__4_i_6__9/O
                         net (fo=4, routed)           1.262    47.987    fe/feistel_rounds[14].round/xored_28[35]
    SLICE_X6Y86          LUT6 (Prop_lut6_I5_O)        0.124    48.111 r  fe/feistel_rounds[14].round/g0_b2__4/O
                         net (fo=3, routed)           0.562    48.673    key_input_reg/f_out_26[16]
    SLICE_X8Y87          LUT6 (Prop_lut6_I4_O)        0.124    48.797 r  key_input_reg/g0_b0__3_i_1__11/O
                         net (fo=4, routed)           1.324    50.120    fe/feistel_rounds[15].round/xored_29[25]
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.124    50.244 r  fe/feistel_rounds[15].round/g0_b0__3/O
                         net (fo=1, routed)           0.518    50.762    key_input_reg/f_out_29[31]
    SLICE_X8Y87          LUT5 (Prop_lut5_I4_O)        0.124    50.886 r  key_input_reg/q[6]_i_1/O
                         net (fo=1, routed)           0.000    50.886    data_output_reg/D[6]
    SLICE_X8Y87          FDCE                                         r  data_output_reg/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y22                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855   100.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204   103.059    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.517   104.667    data_output_reg/CLK
    SLICE_X8Y87          FDCE                                         r  data_output_reg/q_reg[6]/C
                         clock pessimism              0.258   104.925    
                         clock uncertainty           -0.035   104.890    
    SLICE_X8Y87          FDCE (Setup_fdce_C_D)        0.081   104.971    data_output_reg/q_reg[6]
  -------------------------------------------------------------------
                         required time                        104.971    
                         arrival time                         -50.886    
  -------------------------------------------------------------------
                         slack                                 54.085    

Slack (MET) :             54.088ns  (required time - arrival time)
  Source:                 key_input_reg/q_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_output_reg/q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        45.716ns  (logic 7.028ns (15.373%)  route 38.688ns (84.627%))
  Logic Levels:           35  (LUT2=3 LUT3=4 LUT4=4 LUT5=7 LUT6=17)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.667ns = ( 104.667 - 100.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.709     5.117    key_input_reg/CLK
    SLICE_X0Y109         FDCE                                         r  key_input_reg/q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.419     5.536 r  key_input_reg/q_reg[49]/Q
                         net (fo=14, routed)          1.784     7.320    key_input_reg/key_reg_out[49]
    SLICE_X9Y96          LUT2 (Prop_lut2_I0_O)        0.325     7.645 r  key_input_reg/f_func_inst/g0_b0__0_i_1/O
                         net (fo=4, routed)           1.499     9.144    fe/feistel_rounds[0].round/xored[7]
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.326     9.470 r  fe/feistel_rounds[0].round/g0_b2__0/O
                         net (fo=7, routed)           0.912    10.382    key_input_reg/f_out[20]
    SLICE_X11Y104        LUT3 (Prop_lut3_I0_O)        0.150    10.532 r  key_input_reg/g0_b0__4_i_1/O
                         net (fo=4, routed)           1.039    11.571    fe/feistel_rounds[1].round/xored_15[31]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.326    11.897 r  fe/feistel_rounds[1].round/g0_b3__4/O
                         net (fo=7, routed)           1.183    13.080    key_input_reg/f_out_15[8]
    SLICE_X13Y102        LUT3 (Prop_lut3_I0_O)        0.153    13.233 r  key_input_reg/g0_b0__1_i_1__0/O
                         net (fo=4, routed)           1.190    14.423    fe/feistel_rounds[2].round/xored_16[13]
    SLICE_X10Y101        LUT6 (Prop_lut6_I0_O)        0.327    14.750 r  fe/feistel_rounds[2].round/g0_b1__1/O
                         net (fo=3, routed)           1.202    15.952    key_input_reg/f_out_18[21]
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.152    16.104 r  key_input_reg/g0_b0__4_i_2__4/O
                         net (fo=4, routed)           1.265    17.369    fe/feistel_rounds[3].round/xored_17[32]
    SLICE_X4Y104         LUT6 (Prop_lut6_I1_O)        0.326    17.695 r  fe/feistel_rounds[3].round/g0_b2__4/O
                         net (fo=5, routed)           1.141    18.837    key_input_reg/f_out_21[16]
    SLICE_X4Y100         LUT4 (Prop_lut4_I2_O)        0.152    18.989 r  key_input_reg/g0_b0__3_i_1__6/O
                         net (fo=4, routed)           1.173    20.161    fe/feistel_rounds[4].round/xored_18[25]
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.326    20.487 r  fe/feistel_rounds[4].round/g0_b3__3/O
                         net (fo=2, routed)           1.070    21.558    key_input_reg/f_out_19[6]
    SLICE_X8Y96          LUT5 (Prop_lut5_I3_O)        0.124    21.682 r  key_input_reg/g0_b0__0_i_3__3/O
                         net (fo=4, routed)           1.180    22.862    fe/feistel_rounds[5].round/xored_19[9]
    SLICE_X13Y96         LUT6 (Prop_lut6_I2_O)        0.124    22.986 r  fe/feistel_rounds[5].round/g0_b2__0/O
                         net (fo=3, routed)           0.981    23.967    key_input_reg/f_out_22[20]
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.124    24.091 r  key_input_reg/g0_b0__4_i_1__5/O
                         net (fo=4, routed)           1.114    25.204    fe/feistel_rounds[6].round/xored_20[31]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124    25.328 r  fe/feistel_rounds[6].round/g0_b3__4/O
                         net (fo=1, routed)           0.732    26.061    key_input_reg/f_out_20[8]
    SLICE_X12Y99         LUT5 (Prop_lut5_I4_O)        0.124    26.185 r  key_input_reg/g0_b0__0_i_10/O
                         net (fo=11, routed)          1.206    27.391    key_input_reg/fe/round_data[7][8]
    SLICE_X11Y96         LUT2 (Prop_lut2_I1_O)        0.124    27.515 r  key_input_reg/f_func_inst/g0_b0__1_i_1__0/O
                         net (fo=4, routed)           1.002    28.517    fe/feistel_rounds[7].round/xored_21[13]
    SLICE_X13Y97         LUT6 (Prop_lut6_I0_O)        0.124    28.641 r  fe/feistel_rounds[7].round/g0_b3__1/O
                         net (fo=1, routed)           0.547    29.188    key_input_reg/f_out_23[28]
    SLICE_X13Y100        LUT5 (Prop_lut5_I4_O)        0.124    29.312 r  key_input_reg/g0_b0__5_i_10__0/O
                         net (fo=9, routed)           1.339    30.651    key_input_reg/fe/round_data[8][28]
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124    30.775 r  key_input_reg/f_func_inst/g0_b0__6_i_1__1/O
                         net (fo=4, routed)           1.100    31.875    fe/feistel_rounds[8].round/xored_22[43]
    SLICE_X5Y96          LUT6 (Prop_lut6_I0_O)        0.124    31.999 r  fe/feistel_rounds[8].round/g0_b2__6/O
                         net (fo=9, routed)           1.655    33.654    key_input_reg/f_out_16[15]
    SLICE_X12Y91         LUT3 (Prop_lut3_I0_O)        0.150    33.804 r  key_input_reg/g0_b0__3_i_5__1/O
                         net (fo=4, routed)           1.105    34.910    fe/feistel_rounds[9].round/xored_23[24]
    SLICE_X7Y91          LUT6 (Prop_lut6_I4_O)        0.348    35.258 r  fe/feistel_rounds[9].round/g0_b2__3/O
                         net (fo=7, routed)           1.035    36.293    key_input_reg/f_out_17[12]
    SLICE_X7Y86          LUT3 (Prop_lut3_I0_O)        0.152    36.445 r  key_input_reg/g0_b0__2_i_1__2/O
                         net (fo=4, routed)           1.152    37.596    fe/feistel_rounds[10].round/xored_24[19]
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.326    37.922 r  fe/feistel_rounds[10].round/g0_b2__2/O
                         net (fo=4, routed)           1.207    39.129    key_input_reg/f_out_24[18]
    SLICE_X7Y90          LUT4 (Prop_lut4_I2_O)        0.152    39.281 r  key_input_reg/g0_b0__3_i_3__8/O
                         net (fo=4, routed)           0.688    39.969    fe/feistel_rounds[11].round/xored_25[27]
    SLICE_X10Y90         LUT6 (Prop_lut6_I2_O)        0.326    40.295 r  fe/feistel_rounds[11].round/g0_b2__3/O
                         net (fo=5, routed)           1.281    41.576    key_input_reg/f_out_27[12]
    SLICE_X5Y84          LUT4 (Prop_lut4_I2_O)        0.152    41.728 r  key_input_reg/g0_b0__2_i_1__10/O
                         net (fo=4, routed)           1.290    43.018    fe/feistel_rounds[12].round/xored_26[19]
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.332    43.350 r  fe/feistel_rounds[12].round/g0_b3__2/O
                         net (fo=5, routed)           0.941    44.291    key_input_reg/f_out_25[24]
    SLICE_X2Y91          LUT5 (Prop_lut5_I3_O)        0.124    44.415 r  key_input_reg/g0_b0__5_i_1__7/O
                         net (fo=4, routed)           1.461    45.876    fe/feistel_rounds[13].round/xored_27[37]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124    46.000 r  fe/feistel_rounds[13].round/g0_b0__5/O
                         net (fo=2, routed)           0.515    46.515    key_input_reg/f_out_28[14]
    SLICE_X0Y91          LUT5 (Prop_lut5_I3_O)        0.124    46.639 r  key_input_reg/g0_b0__2_i_3__9/O
                         net (fo=4, routed)           1.434    48.073    fe/feistel_rounds[14].round/xored_28[21]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.124    48.197 r  fe/feistel_rounds[14].round/g0_b1__2/O
                         net (fo=3, routed)           1.107    49.304    key_input_reg/f_out_26[7]
    SLICE_X12Y84         LUT6 (Prop_lut6_I4_O)        0.124    49.428 r  key_input_reg/g0_b0__1_i_5__11/O
                         net (fo=4, routed)           0.605    50.033    fe/feistel_rounds[15].round/xored_29[12]
    SLICE_X14Y85         LUT6 (Prop_lut6_I4_O)        0.124    50.157 r  fe/feistel_rounds[15].round/g0_b3__1/O
                         net (fo=1, routed)           0.552    50.709    key_input_reg/f_out_29[28]
    SLICE_X13Y87         LUT5 (Prop_lut5_I4_O)        0.124    50.833 r  key_input_reg/q[30]_i_1/O
                         net (fo=1, routed)           0.000    50.833    data_output_reg/D[30]
    SLICE_X13Y87         FDCE                                         r  data_output_reg/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y22                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855   100.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204   103.059    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.517   104.667    data_output_reg/CLK
    SLICE_X13Y87         FDCE                                         r  data_output_reg/q_reg[30]/C
                         clock pessimism              0.258   104.925    
                         clock uncertainty           -0.035   104.890    
    SLICE_X13Y87         FDCE (Setup_fdce_C_D)        0.031   104.921    data_output_reg/q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.921    
                         arrival time                         -50.833    
  -------------------------------------------------------------------
                         slack                                 54.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 key_in[57]
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            key_input_reg/q_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.790ns (27.254%)  route 2.110ns (72.746%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        5.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    K18                                               0.000     2.500 r  key_in[57] (IN)
                         net (fo=0)                   0.000     2.500    key_in[57]
    K18                  IBUF (Prop_ibuf_I_O)         0.790     3.290 r  key_in_IBUF[57]_inst/O
                         net (fo=1, routed)           2.110     5.400    key_input_reg/q_reg[63]_0[49]
    SLICE_X1Y110         FDCE                                         r  key_input_reg/q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.709     5.117    key_input_reg/CLK
    SLICE_X1Y110         FDCE                                         r  key_input_reg/q_reg[57]/C
                         clock pessimism              0.000     5.117    
                         clock uncertainty            0.035     5.152    
    SLICE_X1Y110         FDCE (Hold_fdce_C_D)         0.196     5.348    key_input_reg/q_reg[57]
  -------------------------------------------------------------------
                         required time                         -5.348    
                         arrival time                           5.400    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 key_in[53]
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            key_input_reg/q_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.862ns (29.702%)  route 2.040ns (70.298%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        5.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.119ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    J14                                               0.000     2.500 r  key_in[53] (IN)
                         net (fo=0)                   0.000     2.500    key_in[53]
    J14                  IBUF (Prop_ibuf_I_O)         0.862     3.362 r  key_in_IBUF[53]_inst/O
                         net (fo=1, routed)           2.040     5.402    key_input_reg/q_reg[63]_0[46]
    SLICE_X0Y106         FDCE                                         r  key_input_reg/q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.711     5.119    key_input_reg/CLK
    SLICE_X0Y106         FDCE                                         r  key_input_reg/q_reg[53]/C
                         clock pessimism              0.000     5.119    
                         clock uncertainty            0.035     5.154    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.192     5.346    key_input_reg/q_reg[53]
  -------------------------------------------------------------------
                         required time                         -5.346    
                         arrival time                           5.402    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 key_in[59]
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            key_input_reg/q_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.888ns (29.660%)  route 2.106ns (70.340%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        5.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    D24                                               0.000     2.500 r  key_in[59] (IN)
                         net (fo=0)                   0.000     2.500    key_in[59]
    D24                  IBUF (Prop_ibuf_I_O)         0.888     3.388 r  key_in_IBUF[59]_inst/O
                         net (fo=1, routed)           2.106     5.493    key_input_reg/q_reg[63]_0[51]
    SLICE_X1Y109         FDCE                                         r  key_input_reg/q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.709     5.117    key_input_reg/CLK
    SLICE_X1Y109         FDCE                                         r  key_input_reg/q_reg[59]/C
                         clock pessimism              0.000     5.117    
                         clock uncertainty            0.035     5.152    
    SLICE_X1Y109         FDCE (Hold_fdce_C_D)         0.179     5.331    key_input_reg/q_reg[59]
  -------------------------------------------------------------------
                         required time                         -5.331    
                         arrival time                           5.493    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 key_in[55]
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            key_input_reg/q_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.863ns (28.747%)  route 2.140ns (71.253%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        5.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.119ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    K15                                               0.000     2.500 r  key_in[55] (IN)
                         net (fo=0)                   0.000     2.500    key_in[55]
    K15                  IBUF (Prop_ibuf_I_O)         0.863     3.363 r  key_in_IBUF[55]_inst/O
                         net (fo=1, routed)           2.140     5.503    key_input_reg/q_reg[63]_0[48]
    SLICE_X0Y106         FDCE                                         r  key_input_reg/q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.711     5.119    key_input_reg/CLK
    SLICE_X0Y106         FDCE                                         r  key_input_reg/q_reg[55]/C
                         clock pessimism              0.000     5.119    
                         clock uncertainty            0.035     5.154    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.180     5.334    key_input_reg/q_reg[55]
  -------------------------------------------------------------------
                         required time                         -5.334    
                         arrival time                           5.503    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 key_in[62]
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            key_input_reg/q_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.897ns (29.410%)  route 2.153ns (70.590%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        5.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    C24                                               0.000     2.500 r  key_in[62] (IN)
                         net (fo=0)                   0.000     2.500    key_in[62]
    C24                  IBUF (Prop_ibuf_I_O)         0.897     3.397 r  key_in_IBUF[62]_inst/O
                         net (fo=1, routed)           2.153     5.550    key_input_reg/q_reg[63]_0[54]
    SLICE_X1Y109         FDCE                                         r  key_input_reg/q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.709     5.117    key_input_reg/CLK
    SLICE_X1Y109         FDCE                                         r  key_input_reg/q_reg[62]/C
                         clock pessimism              0.000     5.117    
                         clock uncertainty            0.035     5.152    
    SLICE_X1Y109         FDCE (Hold_fdce_C_D)         0.194     5.346    key_input_reg/q_reg[62]
  -------------------------------------------------------------------
                         required time                         -5.346    
                         arrival time                           5.550    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 key_in[60]
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            key_input_reg/q_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.902ns (28.453%)  route 2.267ns (71.547%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        5.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.119ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    D23                                               0.000     2.500 r  key_in[60] (IN)
                         net (fo=0)                   0.000     2.500    key_in[60]
    D23                  IBUF (Prop_ibuf_I_O)         0.902     3.402 r  key_in_IBUF[60]_inst/O
                         net (fo=1, routed)           2.267     5.669    key_input_reg/q_reg[63]_0[52]
    SLICE_X0Y106         FDCE                                         r  key_input_reg/q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.711     5.119    key_input_reg/CLK
    SLICE_X0Y106         FDCE                                         r  key_input_reg/q_reg[60]/C
                         clock pessimism              0.000     5.119    
                         clock uncertainty            0.035     5.154    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.196     5.350    key_input_reg/q_reg[60]
  -------------------------------------------------------------------
                         required time                         -5.350    
                         arrival time                           5.669    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 key_in[61]
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            key_input_reg/q_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.900ns (28.302%)  route 2.279ns (71.698%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        5.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.119ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    B24                                               0.000     2.500 r  key_in[61] (IN)
                         net (fo=0)                   0.000     2.500    key_in[61]
    B24                  IBUF (Prop_ibuf_I_O)         0.900     3.400 r  key_in_IBUF[61]_inst/O
                         net (fo=1, routed)           2.279     5.679    key_input_reg/q_reg[63]_0[53]
    SLICE_X0Y106         FDCE                                         r  key_input_reg/q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.711     5.119    key_input_reg/CLK
    SLICE_X0Y106         FDCE                                         r  key_input_reg/q_reg[61]/C
                         clock pessimism              0.000     5.119    
                         clock uncertainty            0.035     5.154    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.199     5.353    key_input_reg/q_reg[61]
  -------------------------------------------------------------------
                         required time                         -5.353    
                         arrival time                           5.679    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 key_in[18]
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            key_input_reg/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.892ns (28.041%)  route 2.289ns (71.959%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        5.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.118ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    E23                                               0.000     2.500 r  key_in[18] (IN)
                         net (fo=0)                   0.000     2.500    key_in[18]
    E23                  IBUF (Prop_ibuf_I_O)         0.892     3.392 r  key_in_IBUF[18]_inst/O
                         net (fo=1, routed)           2.289     5.681    key_input_reg/q_reg[63]_0[15]
    SLICE_X0Y107         FDCE                                         r  key_input_reg/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.710     5.118    key_input_reg/CLK
    SLICE_X0Y107         FDCE                                         r  key_input_reg/q_reg[18]/C
                         clock pessimism              0.000     5.118    
                         clock uncertainty            0.035     5.153    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.169     5.322    key_input_reg/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -5.322    
                         arrival time                           5.681    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 key_in[63]
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            key_input_reg/q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 0.910ns (28.332%)  route 2.303ns (71.668%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        5.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    B26                                               0.000     2.500 r  key_in[63] (IN)
                         net (fo=0)                   0.000     2.500    key_in[63]
    B26                  IBUF (Prop_ibuf_I_O)         0.910     3.410 r  key_in_IBUF[63]_inst/O
                         net (fo=1, routed)           2.303     5.713    key_input_reg/q_reg[63]_0[55]
    SLICE_X1Y109         FDCE                                         r  key_input_reg/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.709     5.117    key_input_reg/CLK
    SLICE_X1Y109         FDCE                                         r  key_input_reg/q_reg[63]/C
                         clock pessimism              0.000     5.117    
                         clock uncertainty            0.035     5.152    
    SLICE_X1Y109         FDCE (Hold_fdce_C_D)         0.197     5.349    key_input_reg/q_reg[63]
  -------------------------------------------------------------------
                         required time                         -5.349    
                         arrival time                           5.713    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 key_in[22]
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            key_input_reg/q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.884ns (27.285%)  route 2.357ns (72.715%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        5.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.117ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    F22                                               0.000     2.500 r  key_in[22] (IN)
                         net (fo=0)                   0.000     2.500    key_in[22]
    F22                  IBUF (Prop_ibuf_I_O)         0.884     3.384 r  key_in_IBUF[22]_inst/O
                         net (fo=1, routed)           2.357     5.741    key_input_reg/q_reg[63]_0[19]
    SLICE_X0Y109         FDCE                                         r  key_input_reg/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.709     5.117    key_input_reg/CLK
    SLICE_X0Y109         FDCE                                         r  key_input_reg/q_reg[22]/C
                         clock pessimism              0.000     5.117    
                         clock uncertainty            0.035     5.152    
    SLICE_X0Y109         FDCE (Hold_fdce_C_D)         0.169     5.321    key_input_reg/q_reg[22]
  -------------------------------------------------------------------
                         required time                         -5.321    
                         arrival time                           5.741    
  -------------------------------------------------------------------
                         slack                                  0.420    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X12Y109  data_input_reg/q_reg[61]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X12Y109  data_input_reg/q_reg[62]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X12Y109  data_input_reg/q_reg[63]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X14Y75   data_input_reg/q_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X14Y75   data_input_reg/q_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X14Y76   data_input_reg/q_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X14Y75   data_input_reg/q_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X4Y89    data_output_reg/q_reg[55]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X12Y83   data_output_reg/q_reg[56]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X12Y109  data_input_reg/q_reg[61]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X12Y109  data_input_reg/q_reg[62]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X12Y109  data_input_reg/q_reg[63]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X2Y83    data_output_reg/q_reg[57]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X1Y91    data_output_reg/q_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y88    data_output_reg/q_reg[63]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X2Y83    data_output_reg/q_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X8Y81    data_output_reg/q_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y81   data_input_reg/q_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y81   data_input_reg/q_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X11Y91   data_output_reg/q_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X11Y91   data_output_reg/q_reg[49]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X12Y109  data_input_reg/q_reg[61]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X12Y109  data_input_reg/q_reg[62]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X12Y109  data_input_reg/q_reg[63]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X14Y75   data_input_reg/q_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X14Y75   data_input_reg/q_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X14Y76   data_input_reg/q_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X14Y75   data_input_reg/q_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y89    data_output_reg/q_reg[55]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       91.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.579ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            key_input_reg/q_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        10.223ns  (logic 0.944ns (9.233%)  route 9.279ns (90.767%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        4.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 104.742 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    U17                                               0.000     2.500 f  rst (IN)
                         net (fo=0)                   0.000     2.500    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.944     3.444 f  rst_IBUF_inst/O
                         net (fo=184, routed)         9.279    12.723    key_input_reg/AR[0]
    SLICE_X3Y100         FDCE                                         f  key_input_reg/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y22                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855   100.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204   103.059    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.593   104.742    key_input_reg/CLK
    SLICE_X3Y100         FDCE                                         r  key_input_reg/q_reg[1]/C
                         clock pessimism              0.000   104.742    
                         clock uncertainty           -0.035   104.707    
    SLICE_X3Y100         FDCE (Recov_fdce_C_CLR)     -0.405   104.302    key_input_reg/q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.302    
                         arrival time                         -12.723    
  -------------------------------------------------------------------
                         slack                                 91.579    

Slack (MET) :             91.619ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            key_input_reg/q_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        10.183ns  (logic 0.944ns (9.269%)  route 9.239ns (90.731%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        4.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 104.742 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    U17                                               0.000     2.500 f  rst (IN)
                         net (fo=0)                   0.000     2.500    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.944     3.444 f  rst_IBUF_inst/O
                         net (fo=184, routed)         9.239    12.683    key_input_reg/AR[0]
    SLICE_X3Y101         FDCE                                         f  key_input_reg/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y22                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855   100.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204   103.059    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.593   104.742    key_input_reg/CLK
    SLICE_X3Y101         FDCE                                         r  key_input_reg/q_reg[2]/C
                         clock pessimism              0.000   104.742    
                         clock uncertainty           -0.035   104.707    
    SLICE_X3Y101         FDCE (Recov_fdce_C_CLR)     -0.405   104.302    key_input_reg/q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.302    
                         arrival time                         -12.683    
  -------------------------------------------------------------------
                         slack                                 91.619    

Slack (MET) :             91.857ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            key_input_reg/q_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        9.945ns  (logic 0.944ns (9.491%)  route 9.001ns (90.509%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        4.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 104.742 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    U17                                               0.000     2.500 f  rst (IN)
                         net (fo=0)                   0.000     2.500    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.944     3.444 f  rst_IBUF_inst/O
                         net (fo=184, routed)         9.001    12.445    key_input_reg/AR[0]
    SLICE_X3Y102         FDCE                                         f  key_input_reg/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y22                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855   100.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204   103.059    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.593   104.742    key_input_reg/CLK
    SLICE_X3Y102         FDCE                                         r  key_input_reg/q_reg[3]/C
                         clock pessimism              0.000   104.742    
                         clock uncertainty           -0.035   104.707    
    SLICE_X3Y102         FDCE (Recov_fdce_C_CLR)     -0.405   104.302    key_input_reg/q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.302    
                         arrival time                         -12.445    
  -------------------------------------------------------------------
                         slack                                 91.857    

Slack (MET) :             91.999ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            key_input_reg/q_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        9.802ns  (logic 0.944ns (9.629%)  route 8.858ns (90.371%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        4.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 104.741 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    U17                                               0.000     2.500 f  rst (IN)
                         net (fo=0)                   0.000     2.500    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.944     3.444 f  rst_IBUF_inst/O
                         net (fo=184, routed)         8.858    12.302    key_input_reg/AR[0]
    SLICE_X0Y103         FDCE                                         f  key_input_reg/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y22                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855   100.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204   103.059    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.592   104.741    key_input_reg/CLK
    SLICE_X0Y103         FDCE                                         r  key_input_reg/q_reg[4]/C
                         clock pessimism              0.000   104.741    
                         clock uncertainty           -0.035   104.706    
    SLICE_X0Y103         FDCE (Recov_fdce_C_CLR)     -0.405   104.301    key_input_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                        104.301    
                         arrival time                         -12.302    
  -------------------------------------------------------------------
                         slack                                 91.999    

Slack (MET) :             92.111ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            key_input_reg/q_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        9.690ns  (logic 0.944ns (9.741%)  route 8.746ns (90.259%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        4.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 104.741 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    U17                                               0.000     2.500 f  rst (IN)
                         net (fo=0)                   0.000     2.500    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.944     3.444 f  rst_IBUF_inst/O
                         net (fo=184, routed)         8.746    12.190    key_input_reg/AR[0]
    SLICE_X0Y104         FDCE                                         f  key_input_reg/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y22                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855   100.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204   103.059    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.592   104.741    key_input_reg/CLK
    SLICE_X0Y104         FDCE                                         r  key_input_reg/q_reg[5]/C
                         clock pessimism              0.000   104.741    
                         clock uncertainty           -0.035   104.706    
    SLICE_X0Y104         FDCE (Recov_fdce_C_CLR)     -0.405   104.301    key_input_reg/q_reg[5]
  -------------------------------------------------------------------
                         required time                        104.301    
                         arrival time                         -12.190    
  -------------------------------------------------------------------
                         slack                                 92.111    

Slack (MET) :             92.160ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            key_input_reg/q_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 0.944ns (9.790%)  route 8.697ns (90.210%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        4.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 104.741 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    U17                                               0.000     2.500 f  rst (IN)
                         net (fo=0)                   0.000     2.500    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.944     3.444 f  rst_IBUF_inst/O
                         net (fo=184, routed)         8.697    12.141    key_input_reg/AR[0]
    SLICE_X0Y105         FDCE                                         f  key_input_reg/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y22                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855   100.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204   103.059    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.592   104.741    key_input_reg/CLK
    SLICE_X0Y105         FDCE                                         r  key_input_reg/q_reg[7]/C
                         clock pessimism              0.000   104.741    
                         clock uncertainty           -0.035   104.706    
    SLICE_X0Y105         FDCE (Recov_fdce_C_CLR)     -0.405   104.301    key_input_reg/q_reg[7]
  -------------------------------------------------------------------
                         required time                        104.301    
                         arrival time                         -12.141    
  -------------------------------------------------------------------
                         slack                                 92.160    

Slack (MET) :             92.262ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            key_input_reg/q_reg[53]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 0.944ns (9.895%)  route 8.595ns (90.105%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        4.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 104.741 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    U17                                               0.000     2.500 f  rst (IN)
                         net (fo=0)                   0.000     2.500    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.944     3.444 f  rst_IBUF_inst/O
                         net (fo=184, routed)         8.595    12.039    key_input_reg/AR[0]
    SLICE_X0Y106         FDCE                                         f  key_input_reg/q_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y22                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855   100.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204   103.059    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.592   104.741    key_input_reg/CLK
    SLICE_X0Y106         FDCE                                         r  key_input_reg/q_reg[53]/C
                         clock pessimism              0.000   104.741    
                         clock uncertainty           -0.035   104.706    
    SLICE_X0Y106         FDCE (Recov_fdce_C_CLR)     -0.405   104.301    key_input_reg/q_reg[53]
  -------------------------------------------------------------------
                         required time                        104.301    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                 92.262    

Slack (MET) :             92.262ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            key_input_reg/q_reg[55]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 0.944ns (9.895%)  route 8.595ns (90.105%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        4.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 104.741 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    U17                                               0.000     2.500 f  rst (IN)
                         net (fo=0)                   0.000     2.500    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.944     3.444 f  rst_IBUF_inst/O
                         net (fo=184, routed)         8.595    12.039    key_input_reg/AR[0]
    SLICE_X0Y106         FDCE                                         f  key_input_reg/q_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y22                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855   100.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204   103.059    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.592   104.741    key_input_reg/CLK
    SLICE_X0Y106         FDCE                                         r  key_input_reg/q_reg[55]/C
                         clock pessimism              0.000   104.741    
                         clock uncertainty           -0.035   104.706    
    SLICE_X0Y106         FDCE (Recov_fdce_C_CLR)     -0.405   104.301    key_input_reg/q_reg[55]
  -------------------------------------------------------------------
                         required time                        104.301    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                 92.262    

Slack (MET) :             92.262ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            key_input_reg/q_reg[60]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 0.944ns (9.895%)  route 8.595ns (90.105%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        4.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 104.741 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    U17                                               0.000     2.500 f  rst (IN)
                         net (fo=0)                   0.000     2.500    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.944     3.444 f  rst_IBUF_inst/O
                         net (fo=184, routed)         8.595    12.039    key_input_reg/AR[0]
    SLICE_X0Y106         FDCE                                         f  key_input_reg/q_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y22                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855   100.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204   103.059    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.592   104.741    key_input_reg/CLK
    SLICE_X0Y106         FDCE                                         r  key_input_reg/q_reg[60]/C
                         clock pessimism              0.000   104.741    
                         clock uncertainty           -0.035   104.706    
    SLICE_X0Y106         FDCE (Recov_fdce_C_CLR)     -0.405   104.301    key_input_reg/q_reg[60]
  -------------------------------------------------------------------
                         required time                        104.301    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                 92.262    

Slack (MET) :             92.262ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            key_input_reg/q_reg[61]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        9.539ns  (logic 0.944ns (9.895%)  route 8.595ns (90.105%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        4.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 104.741 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    U17                                               0.000     2.500 f  rst (IN)
                         net (fo=0)                   0.000     2.500    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.944     3.444 f  rst_IBUF_inst/O
                         net (fo=184, routed)         8.595    12.039    key_input_reg/AR[0]
    SLICE_X0Y106         FDCE                                         f  key_input_reg/q_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y22                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.855   100.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.204   103.059    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.592   104.741    key_input_reg/CLK
    SLICE_X0Y106         FDCE                                         r  key_input_reg/q_reg[61]/C
                         clock pessimism              0.000   104.741    
                         clock uncertainty           -0.035   104.706    
    SLICE_X0Y106         FDCE (Recov_fdce_C_CLR)     -0.405   104.301    key_input_reg/q_reg[61]
  -------------------------------------------------------------------
                         required time                        104.301    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                 92.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_output_reg/q_reg[50]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.811ns (25.461%)  route 2.373ns (74.539%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        5.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    U17                                               0.000     2.500 f  rst (IN)
                         net (fo=0)                   0.000     2.500    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.811     3.311 f  rst_IBUF_inst/O
                         net (fo=184, routed)         2.373     5.683    data_output_reg/AR[0]
    SLICE_X0Y84          FDCE                                         f  data_output_reg/q_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.716     5.124    data_output_reg/CLK
    SLICE_X0Y84          FDCE                                         r  data_output_reg/q_reg[50]/C
                         clock pessimism              0.000     5.124    
                         clock uncertainty            0.035     5.160    
    SLICE_X0Y84          FDCE (Remov_fdce_C_CLR)     -0.208     4.952    data_output_reg/q_reg[50]
  -------------------------------------------------------------------
                         required time                         -4.952    
                         arrival time                           5.683    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_output_reg/q_reg[60]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.811ns (24.497%)  route 2.498ns (75.503%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        5.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    U17                                               0.000     2.500 f  rst (IN)
                         net (fo=0)                   0.000     2.500    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.811     3.311 f  rst_IBUF_inst/O
                         net (fo=184, routed)         2.498     5.809    data_output_reg/AR[0]
    SLICE_X0Y85          FDCE                                         f  data_output_reg/q_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.718     5.126    data_output_reg/CLK
    SLICE_X0Y85          FDCE                                         r  data_output_reg/q_reg[60]/C
                         clock pessimism              0.000     5.126    
                         clock uncertainty            0.035     5.162    
    SLICE_X0Y85          FDCE (Remov_fdce_C_CLR)     -0.208     4.954    data_output_reg/q_reg[60]
  -------------------------------------------------------------------
                         required time                         -4.954    
                         arrival time                           5.809    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_output_reg/q_reg[34]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.811ns (23.735%)  route 2.604ns (76.265%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        5.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    U17                                               0.000     2.500 f  rst (IN)
                         net (fo=0)                   0.000     2.500    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.811     3.311 f  rst_IBUF_inst/O
                         net (fo=184, routed)         2.604     5.915    data_output_reg/AR[0]
    SLICE_X5Y84          FDCE                                         f  data_output_reg/q_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.715     5.123    data_output_reg/CLK
    SLICE_X5Y84          FDCE                                         r  data_output_reg/q_reg[34]/C
                         clock pessimism              0.000     5.123    
                         clock uncertainty            0.035     5.159    
    SLICE_X5Y84          FDCE (Remov_fdce_C_CLR)     -0.208     4.951    data_output_reg/q_reg[34]
  -------------------------------------------------------------------
                         required time                         -4.951    
                         arrival time                           5.915    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             1.115ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_output_reg/q_reg[21]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.811ns (22.380%)  route 2.811ns (77.620%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        5.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    U17                                               0.000     2.500 f  rst (IN)
                         net (fo=0)                   0.000     2.500    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.811     3.311 f  rst_IBUF_inst/O
                         net (fo=184, routed)         2.811     6.122    data_output_reg/AR[0]
    SLICE_X2Y85          FDCE                                         f  data_output_reg/q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.718     5.126    data_output_reg/CLK
    SLICE_X2Y85          FDCE                                         r  data_output_reg/q_reg[21]/C
                         clock pessimism              0.000     5.126    
                         clock uncertainty            0.035     5.162    
    SLICE_X2Y85          FDCE (Remov_fdce_C_CLR)     -0.155     5.007    data_output_reg/q_reg[21]
  -------------------------------------------------------------------
                         required time                         -5.007    
                         arrival time                           6.122    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.141ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_output_reg/q_reg[58]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.811ns (22.552%)  route 2.784ns (77.448%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        5.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.125ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    U17                                               0.000     2.500 f  rst (IN)
                         net (fo=0)                   0.000     2.500    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.811     3.311 f  rst_IBUF_inst/O
                         net (fo=184, routed)         2.784     6.094    data_output_reg/AR[0]
    SLICE_X4Y85          FDCE                                         f  data_output_reg/q_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.717     5.125    data_output_reg/CLK
    SLICE_X4Y85          FDCE                                         r  data_output_reg/q_reg[58]/C
                         clock pessimism              0.000     5.125    
                         clock uncertainty            0.035     5.161    
    SLICE_X4Y85          FDCE (Remov_fdce_C_CLR)     -0.208     4.953    data_output_reg/q_reg[58]
  -------------------------------------------------------------------
                         required time                         -4.953    
                         arrival time                           6.094    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_output_reg/q_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.811ns (22.380%)  route 2.811ns (77.620%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        5.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    U17                                               0.000     2.500 f  rst (IN)
                         net (fo=0)                   0.000     2.500    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.811     3.311 f  rst_IBUF_inst/O
                         net (fo=184, routed)         2.811     6.122    data_output_reg/AR[0]
    SLICE_X3Y85          FDCE                                         f  data_output_reg/q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.718     5.126    data_output_reg/CLK
    SLICE_X3Y85          FDCE                                         r  data_output_reg/q_reg[31]/C
                         clock pessimism              0.000     5.126    
                         clock uncertainty            0.035     5.162    
    SLICE_X3Y85          FDCE (Remov_fdce_C_CLR)     -0.208     4.954    data_output_reg/q_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.954    
                         arrival time                           6.122    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_output_reg/q_reg[57]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 0.811ns (21.865%)  route 2.897ns (78.135%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        5.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    U17                                               0.000     2.500 f  rst (IN)
                         net (fo=0)                   0.000     2.500    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.811     3.311 f  rst_IBUF_inst/O
                         net (fo=184, routed)         2.897     6.207    data_output_reg/AR[0]
    SLICE_X2Y83          FDCE                                         f  data_output_reg/q_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.715     5.123    data_output_reg/CLK
    SLICE_X2Y83          FDCE                                         r  data_output_reg/q_reg[57]/C
                         clock pessimism              0.000     5.123    
                         clock uncertainty            0.035     5.159    
    SLICE_X2Y83          FDCE (Remov_fdce_C_CLR)     -0.155     5.004    data_output_reg/q_reg[57]
  -------------------------------------------------------------------
                         required time                         -5.004    
                         arrival time                           6.207    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_output_reg/q_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 0.811ns (21.865%)  route 2.897ns (78.135%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        5.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    U17                                               0.000     2.500 f  rst (IN)
                         net (fo=0)                   0.000     2.500    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.811     3.311 f  rst_IBUF_inst/O
                         net (fo=184, routed)         2.897     6.207    data_output_reg/AR[0]
    SLICE_X2Y83          FDCE                                         f  data_output_reg/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.715     5.123    data_output_reg/CLK
    SLICE_X2Y83          FDCE                                         r  data_output_reg/q_reg[7]/C
                         clock pessimism              0.000     5.123    
                         clock uncertainty            0.035     5.159    
    SLICE_X2Y83          FDCE (Remov_fdce_C_CLR)     -0.155     5.004    data_output_reg/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.004    
                         arrival time                           6.207    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.281ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_output_reg/q_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.811ns (21.701%)  route 2.924ns (78.299%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        5.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    U17                                               0.000     2.500 f  rst (IN)
                         net (fo=0)                   0.000     2.500    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.811     3.311 f  rst_IBUF_inst/O
                         net (fo=184, routed)         2.924     6.235    data_output_reg/AR[0]
    SLICE_X3Y86          FDCE                                         f  data_output_reg/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.718     5.126    data_output_reg/CLK
    SLICE_X3Y86          FDCE                                         r  data_output_reg/q_reg[2]/C
                         clock pessimism              0.000     5.126    
                         clock uncertainty            0.035     5.162    
    SLICE_X3Y86          FDCE (Remov_fdce_C_CLR)     -0.208     4.954    data_output_reg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.954    
                         arrival time                           6.235    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_output_reg/q_reg[29]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.811ns (21.630%)  route 2.937ns (78.370%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.500ns
  Clock Path Skew:        5.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.125ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.500     2.500    
    U17                                               0.000     2.500 f  rst (IN)
                         net (fo=0)                   0.000     2.500    rst
    U17                  IBUF (Prop_ibuf_I_O)         0.811     3.311 f  rst_IBUF_inst/O
                         net (fo=184, routed)         2.937     6.247    data_output_reg/AR[0]
    SLICE_X5Y86          FDCE                                         f  data_output_reg/q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.324     3.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.717     5.125    data_output_reg/CLK
    SLICE_X5Y86          FDCE                                         r  data_output_reg/q_reg[29]/C
                         clock pessimism              0.000     5.125    
                         clock uncertainty            0.035     5.161    
    SLICE_X5Y86          FDCE (Remov_fdce_C_CLR)     -0.208     4.953    data_output_reg/q_reg[29]
  -------------------------------------------------------------------
                         required time                         -4.953    
                         arrival time                           6.247    
  -------------------------------------------------------------------
                         slack                                  1.295    





