
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//size_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004018d0 <.init>:
  4018d0:	stp	x29, x30, [sp, #-16]!
  4018d4:	mov	x29, sp
  4018d8:	bl	401df0 <ferror@plt+0x60>
  4018dc:	ldp	x29, x30, [sp], #16
  4018e0:	ret

Disassembly of section .plt:

00000000004018f0 <memcpy@plt-0x20>:
  4018f0:	stp	x16, x30, [sp, #-16]!
  4018f4:	adrp	x16, 416000 <ferror@plt+0x14270>
  4018f8:	ldr	x17, [x16, #4088]
  4018fc:	add	x16, x16, #0xff8
  401900:	br	x17
  401904:	nop
  401908:	nop
  40190c:	nop

0000000000401910 <memcpy@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x15270>
  401914:	ldr	x17, [x16]
  401918:	add	x16, x16, #0x0
  40191c:	br	x17

0000000000401920 <memmove@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x15270>
  401924:	ldr	x17, [x16, #8]
  401928:	add	x16, x16, #0x8
  40192c:	br	x17

0000000000401930 <mkstemps@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x15270>
  401934:	ldr	x17, [x16, #16]
  401938:	add	x16, x16, #0x10
  40193c:	br	x17

0000000000401940 <strlen@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x15270>
  401944:	ldr	x17, [x16, #24]
  401948:	add	x16, x16, #0x18
  40194c:	br	x17

0000000000401950 <fputs@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x15270>
  401954:	ldr	x17, [x16, #32]
  401958:	add	x16, x16, #0x20
  40195c:	br	x17

0000000000401960 <bfd_scan_vma@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x15270>
  401964:	ldr	x17, [x16, #40]
  401968:	add	x16, x16, #0x28
  40196c:	br	x17

0000000000401970 <exit@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x15270>
  401974:	ldr	x17, [x16, #48]
  401978:	add	x16, x16, #0x30
  40197c:	br	x17

0000000000401980 <bfd_core_file_failing_command@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x15270>
  401984:	ldr	x17, [x16, #56]
  401988:	add	x16, x16, #0x38
  40198c:	br	x17

0000000000401990 <bfd_arch_list@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x15270>
  401994:	ldr	x17, [x16, #64]
  401998:	add	x16, x16, #0x40
  40199c:	br	x17

00000000004019a0 <bfd_set_default_target@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x15270>
  4019a4:	ldr	x17, [x16, #72]
  4019a8:	add	x16, x16, #0x48
  4019ac:	br	x17

00000000004019b0 <ftell@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x15270>
  4019b4:	ldr	x17, [x16, #80]
  4019b8:	add	x16, x16, #0x50
  4019bc:	br	x17

00000000004019c0 <sprintf@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x15270>
  4019c4:	ldr	x17, [x16, #88]
  4019c8:	add	x16, x16, #0x58
  4019cc:	br	x17

00000000004019d0 <putc@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x15270>
  4019d4:	ldr	x17, [x16, #96]
  4019d8:	add	x16, x16, #0x60
  4019dc:	br	x17

00000000004019e0 <fputc@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x15270>
  4019e4:	ldr	x17, [x16, #104]
  4019e8:	add	x16, x16, #0x68
  4019ec:	br	x17

00000000004019f0 <ctime@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x15270>
  4019f4:	ldr	x17, [x16, #112]
  4019f8:	add	x16, x16, #0x70
  4019fc:	br	x17

0000000000401a00 <bfd_openr@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a04:	ldr	x17, [x16, #120]
  401a08:	add	x16, x16, #0x78
  401a0c:	br	x17

0000000000401a10 <fclose@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a14:	ldr	x17, [x16, #128]
  401a18:	add	x16, x16, #0x80
  401a1c:	br	x17

0000000000401a20 <fopen@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a24:	ldr	x17, [x16, #136]
  401a28:	add	x16, x16, #0x88
  401a2c:	br	x17

0000000000401a30 <xrealloc@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a34:	ldr	x17, [x16, #144]
  401a38:	add	x16, x16, #0x90
  401a3c:	br	x17

0000000000401a40 <bindtextdomain@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a44:	ldr	x17, [x16, #152]
  401a48:	add	x16, x16, #0x98
  401a4c:	br	x17

0000000000401a50 <bfd_target_list@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a54:	ldr	x17, [x16, #160]
  401a58:	add	x16, x16, #0xa0
  401a5c:	br	x17

0000000000401a60 <__libc_start_main@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a64:	ldr	x17, [x16, #168]
  401a68:	add	x16, x16, #0xa8
  401a6c:	br	x17

0000000000401a70 <bfd_get_error@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a74:	ldr	x17, [x16, #176]
  401a78:	add	x16, x16, #0xb0
  401a7c:	br	x17

0000000000401a80 <memset@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a84:	ldr	x17, [x16, #184]
  401a88:	add	x16, x16, #0xb8
  401a8c:	br	x17

0000000000401a90 <xmalloc@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x15270>
  401a94:	ldr	x17, [x16, #192]
  401a98:	add	x16, x16, #0xc0
  401a9c:	br	x17

0000000000401aa0 <bfd_set_error@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401aa4:	ldr	x17, [x16, #200]
  401aa8:	add	x16, x16, #0xc8
  401aac:	br	x17

0000000000401ab0 <xmalloc_set_program_name@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401ab4:	ldr	x17, [x16, #208]
  401ab8:	add	x16, x16, #0xd0
  401abc:	br	x17

0000000000401ac0 <xstrdup@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401ac4:	ldr	x17, [x16, #216]
  401ac8:	add	x16, x16, #0xd8
  401acc:	br	x17

0000000000401ad0 <bfd_init@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401ad4:	ldr	x17, [x16, #224]
  401ad8:	add	x16, x16, #0xe0
  401adc:	br	x17

0000000000401ae0 <strerror@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401ae4:	ldr	x17, [x16, #232]
  401ae8:	add	x16, x16, #0xe8
  401aec:	br	x17

0000000000401af0 <close@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401af4:	ldr	x17, [x16, #240]
  401af8:	add	x16, x16, #0xf0
  401afc:	br	x17

0000000000401b00 <strrchr@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b04:	ldr	x17, [x16, #248]
  401b08:	add	x16, x16, #0xf8
  401b0c:	br	x17

0000000000401b10 <__gmon_start__@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b14:	ldr	x17, [x16, #256]
  401b18:	add	x16, x16, #0x100
  401b1c:	br	x17

0000000000401b20 <bfd_set_format@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b24:	ldr	x17, [x16, #264]
  401b28:	add	x16, x16, #0x108
  401b2c:	br	x17

0000000000401b30 <mkdtemp@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b34:	ldr	x17, [x16, #272]
  401b38:	add	x16, x16, #0x110
  401b3c:	br	x17

0000000000401b40 <fseek@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b44:	ldr	x17, [x16, #280]
  401b48:	add	x16, x16, #0x118
  401b4c:	br	x17

0000000000401b50 <abort@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b54:	ldr	x17, [x16, #288]
  401b58:	add	x16, x16, #0x120
  401b5c:	br	x17

0000000000401b60 <access@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b64:	ldr	x17, [x16, #296]
  401b68:	add	x16, x16, #0x128
  401b6c:	br	x17

0000000000401b70 <bfd_close_all_done@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b74:	ldr	x17, [x16, #304]
  401b78:	add	x16, x16, #0x130
  401b7c:	br	x17

0000000000401b80 <puts@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b84:	ldr	x17, [x16, #312]
  401b88:	add	x16, x16, #0x138
  401b8c:	br	x17

0000000000401b90 <textdomain@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x15270>
  401b94:	ldr	x17, [x16, #320]
  401b98:	add	x16, x16, #0x140
  401b9c:	br	x17

0000000000401ba0 <getopt_long@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401ba4:	ldr	x17, [x16, #328]
  401ba8:	add	x16, x16, #0x148
  401bac:	br	x17

0000000000401bb0 <strcmp@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401bb4:	ldr	x17, [x16, #336]
  401bb8:	add	x16, x16, #0x150
  401bbc:	br	x17

0000000000401bc0 <bfd_printable_arch_mach@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401bc4:	ldr	x17, [x16, #344]
  401bc8:	add	x16, x16, #0x158
  401bcc:	br	x17

0000000000401bd0 <strtol@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401bd4:	ldr	x17, [x16, #352]
  401bd8:	add	x16, x16, #0x160
  401bdc:	br	x17

0000000000401be0 <fread@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401be4:	ldr	x17, [x16, #360]
  401be8:	add	x16, x16, #0x168
  401bec:	br	x17

0000000000401bf0 <bfd_iterate_over_targets@plt>:
  401bf0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401bf4:	ldr	x17, [x16, #368]
  401bf8:	add	x16, x16, #0x170
  401bfc:	br	x17

0000000000401c00 <free@plt>:
  401c00:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c04:	ldr	x17, [x16, #376]
  401c08:	add	x16, x16, #0x178
  401c0c:	br	x17

0000000000401c10 <bfd_openw@plt>:
  401c10:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c14:	ldr	x17, [x16, #384]
  401c18:	add	x16, x16, #0x180
  401c1c:	br	x17

0000000000401c20 <fwrite@plt>:
  401c20:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c24:	ldr	x17, [x16, #392]
  401c28:	add	x16, x16, #0x188
  401c2c:	br	x17

0000000000401c30 <bfd_set_error_program_name@plt>:
  401c30:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c34:	ldr	x17, [x16, #400]
  401c38:	add	x16, x16, #0x190
  401c3c:	br	x17

0000000000401c40 <fflush@plt>:
  401c40:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c44:	ldr	x17, [x16, #408]
  401c48:	add	x16, x16, #0x198
  401c4c:	br	x17

0000000000401c50 <strcpy@plt>:
  401c50:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c54:	ldr	x17, [x16, #416]
  401c58:	add	x16, x16, #0x1a0
  401c5c:	br	x17

0000000000401c60 <mkstemp@plt>:
  401c60:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c64:	ldr	x17, [x16, #424]
  401c68:	add	x16, x16, #0x1a8
  401c6c:	br	x17

0000000000401c70 <xexit@plt>:
  401c70:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c74:	ldr	x17, [x16, #432]
  401c78:	add	x16, x16, #0x1b0
  401c7c:	br	x17

0000000000401c80 <bfd_close@plt>:
  401c80:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c84:	ldr	x17, [x16, #440]
  401c88:	add	x16, x16, #0x1b8
  401c8c:	br	x17

0000000000401c90 <bfd_check_format_matches@plt>:
  401c90:	adrp	x16, 417000 <ferror@plt+0x15270>
  401c94:	ldr	x17, [x16, #448]
  401c98:	add	x16, x16, #0x1c0
  401c9c:	br	x17

0000000000401ca0 <bfd_errmsg@plt>:
  401ca0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401ca4:	ldr	x17, [x16, #456]
  401ca8:	add	x16, x16, #0x1c8
  401cac:	br	x17

0000000000401cb0 <dcgettext@plt>:
  401cb0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401cb4:	ldr	x17, [x16, #464]
  401cb8:	add	x16, x16, #0x1d0
  401cbc:	br	x17

0000000000401cc0 <bfd_check_format@plt>:
  401cc0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401cc4:	ldr	x17, [x16, #472]
  401cc8:	add	x16, x16, #0x1d8
  401ccc:	br	x17

0000000000401cd0 <bfd_openr_next_archived_file@plt>:
  401cd0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401cd4:	ldr	x17, [x16, #480]
  401cd8:	add	x16, x16, #0x1e0
  401cdc:	br	x17

0000000000401ce0 <vfprintf@plt>:
  401ce0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401ce4:	ldr	x17, [x16, #488]
  401ce8:	add	x16, x16, #0x1e8
  401cec:	br	x17

0000000000401cf0 <printf@plt>:
  401cf0:	adrp	x16, 417000 <ferror@plt+0x15270>
  401cf4:	ldr	x17, [x16, #496]
  401cf8:	add	x16, x16, #0x1f0
  401cfc:	br	x17

0000000000401d00 <bfd_map_over_sections@plt>:
  401d00:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d04:	ldr	x17, [x16, #504]
  401d08:	add	x16, x16, #0x1f8
  401d0c:	br	x17

0000000000401d10 <__assert_fail@plt>:
  401d10:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d14:	ldr	x17, [x16, #512]
  401d18:	add	x16, x16, #0x200
  401d1c:	br	x17

0000000000401d20 <__errno_location@plt>:
  401d20:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d24:	ldr	x17, [x16, #520]
  401d28:	add	x16, x16, #0x208
  401d2c:	br	x17

0000000000401d30 <getenv@plt>:
  401d30:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d34:	ldr	x17, [x16, #528]
  401d38:	add	x16, x16, #0x210
  401d3c:	br	x17

0000000000401d40 <putchar@plt>:
  401d40:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d44:	ldr	x17, [x16, #536]
  401d48:	add	x16, x16, #0x218
  401d4c:	br	x17

0000000000401d50 <__xstat@plt>:
  401d50:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d54:	ldr	x17, [x16, #544]
  401d58:	add	x16, x16, #0x220
  401d5c:	br	x17

0000000000401d60 <unlink@plt>:
  401d60:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d64:	ldr	x17, [x16, #552]
  401d68:	add	x16, x16, #0x228
  401d6c:	br	x17

0000000000401d70 <fprintf@plt>:
  401d70:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d74:	ldr	x17, [x16, #560]
  401d78:	add	x16, x16, #0x230
  401d7c:	br	x17

0000000000401d80 <setlocale@plt>:
  401d80:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d84:	ldr	x17, [x16, #568]
  401d88:	add	x16, x16, #0x238
  401d8c:	br	x17

0000000000401d90 <ferror@plt>:
  401d90:	adrp	x16, 417000 <ferror@plt+0x15270>
  401d94:	ldr	x17, [x16, #576]
  401d98:	add	x16, x16, #0x240
  401d9c:	br	x17

Disassembly of section .text:

0000000000401da0 <.text>:
  401da0:	mov	x29, #0x0                   	// #0
  401da4:	mov	x30, #0x0                   	// #0
  401da8:	mov	x5, x0
  401dac:	ldr	x1, [sp]
  401db0:	add	x2, sp, #0x8
  401db4:	mov	x6, sp
  401db8:	movz	x0, #0x0, lsl #48
  401dbc:	movk	x0, #0x0, lsl #32
  401dc0:	movk	x0, #0x40, lsl #16
  401dc4:	movk	x0, #0x292c
  401dc8:	movz	x3, #0x0, lsl #48
  401dcc:	movk	x3, #0x0, lsl #32
  401dd0:	movk	x3, #0x40, lsl #16
  401dd4:	movk	x3, #0x4a28
  401dd8:	movz	x4, #0x0, lsl #48
  401ddc:	movk	x4, #0x0, lsl #32
  401de0:	movk	x4, #0x40, lsl #16
  401de4:	movk	x4, #0x4aa8
  401de8:	bl	401a60 <__libc_start_main@plt>
  401dec:	bl	401b50 <abort@plt>
  401df0:	adrp	x0, 416000 <ferror@plt+0x14270>
  401df4:	ldr	x0, [x0, #4064]
  401df8:	cbz	x0, 401e00 <ferror@plt+0x70>
  401dfc:	b	401b10 <__gmon_start__@plt>
  401e00:	ret
  401e04:	nop
  401e08:	adrp	x0, 417000 <ferror@plt+0x15270>
  401e0c:	add	x0, x0, #0x358
  401e10:	adrp	x1, 417000 <ferror@plt+0x15270>
  401e14:	add	x1, x1, #0x358
  401e18:	cmp	x1, x0
  401e1c:	b.eq	401e34 <ferror@plt+0xa4>  // b.none
  401e20:	adrp	x1, 404000 <ferror@plt+0x2270>
  401e24:	ldr	x1, [x1, #2760]
  401e28:	cbz	x1, 401e34 <ferror@plt+0xa4>
  401e2c:	mov	x16, x1
  401e30:	br	x16
  401e34:	ret
  401e38:	adrp	x0, 417000 <ferror@plt+0x15270>
  401e3c:	add	x0, x0, #0x358
  401e40:	adrp	x1, 417000 <ferror@plt+0x15270>
  401e44:	add	x1, x1, #0x358
  401e48:	sub	x1, x1, x0
  401e4c:	lsr	x2, x1, #63
  401e50:	add	x1, x2, x1, asr #3
  401e54:	cmp	xzr, x1, asr #1
  401e58:	asr	x1, x1, #1
  401e5c:	b.eq	401e74 <ferror@plt+0xe4>  // b.none
  401e60:	adrp	x2, 404000 <ferror@plt+0x2270>
  401e64:	ldr	x2, [x2, #2768]
  401e68:	cbz	x2, 401e74 <ferror@plt+0xe4>
  401e6c:	mov	x16, x2
  401e70:	br	x16
  401e74:	ret
  401e78:	stp	x29, x30, [sp, #-32]!
  401e7c:	mov	x29, sp
  401e80:	str	x19, [sp, #16]
  401e84:	adrp	x19, 417000 <ferror@plt+0x15270>
  401e88:	ldrb	w0, [x19, #2008]
  401e8c:	cbnz	w0, 401e9c <ferror@plt+0x10c>
  401e90:	bl	401e08 <ferror@plt+0x78>
  401e94:	mov	w0, #0x1                   	// #1
  401e98:	strb	w0, [x19, #2008]
  401e9c:	ldr	x19, [sp, #16]
  401ea0:	ldp	x29, x30, [sp], #32
  401ea4:	ret
  401ea8:	b	401e38 <ferror@plt+0xa8>
  401eac:	ldr	w0, [x1, #32]
  401eb0:	tbz	w0, #0, 401ee0 <ferror@plt+0x150>
  401eb4:	ldr	x2, [x1, #56]
  401eb8:	tbnz	w0, #4, 401ecc <ferror@plt+0x13c>
  401ebc:	adrp	x1, 417000 <ferror@plt+0x15270>
  401ec0:	ldr	w1, [x1, #2016]
  401ec4:	cbnz	w1, 401ee4 <ferror@plt+0x154>
  401ec8:	tbz	w0, #3, 401ee4 <ferror@plt+0x154>
  401ecc:	adrp	x0, 417000 <ferror@plt+0x15270>
  401ed0:	add	x0, x0, #0x7e0
  401ed4:	ldr	x1, [x0, #8]
  401ed8:	add	x1, x1, x2
  401edc:	str	x1, [x0, #8]
  401ee0:	ret
  401ee4:	tbz	w0, #8, 401f00 <ferror@plt+0x170>
  401ee8:	adrp	x0, 417000 <ferror@plt+0x15270>
  401eec:	add	x0, x0, #0x7e0
  401ef0:	ldr	x1, [x0, #16]
  401ef4:	add	x1, x1, x2
  401ef8:	str	x1, [x0, #16]
  401efc:	b	401ee0 <ferror@plt+0x150>
  401f00:	adrp	x0, 417000 <ferror@plt+0x15270>
  401f04:	add	x0, x0, #0x7e0
  401f08:	ldr	x1, [x0, #24]
  401f0c:	add	x1, x1, x2
  401f10:	str	x1, [x0, #24]
  401f14:	b	401ee0 <ferror@plt+0x150>
  401f18:	stp	x29, x30, [sp, #-48]!
  401f1c:	mov	x29, sp
  401f20:	stp	x19, x20, [sp, #16]
  401f24:	str	x21, [sp, #32]
  401f28:	mov	x19, x0
  401f2c:	mov	w20, w1
  401f30:	mov	w2, #0x5                   	// #5
  401f34:	adrp	x1, 404000 <ferror@plt+0x2270>
  401f38:	add	x1, x1, #0xad8
  401f3c:	mov	x0, #0x0                   	// #0
  401f40:	bl	401cb0 <dcgettext@plt>
  401f44:	adrp	x21, 417000 <ferror@plt+0x15270>
  401f48:	ldr	x2, [x21, #2176]
  401f4c:	mov	x1, x0
  401f50:	mov	x0, x19
  401f54:	bl	401d70 <fprintf@plt>
  401f58:	mov	w2, #0x5                   	// #5
  401f5c:	adrp	x1, 404000 <ferror@plt+0x2270>
  401f60:	add	x1, x1, #0xb00
  401f64:	mov	x0, #0x0                   	// #0
  401f68:	bl	401cb0 <dcgettext@plt>
  401f6c:	mov	x1, x0
  401f70:	mov	x0, x19
  401f74:	bl	401d70 <fprintf@plt>
  401f78:	mov	w2, #0x5                   	// #5
  401f7c:	adrp	x1, 404000 <ferror@plt+0x2270>
  401f80:	add	x1, x1, #0xb38
  401f84:	mov	x0, #0x0                   	// #0
  401f88:	bl	401cb0 <dcgettext@plt>
  401f8c:	mov	x1, x0
  401f90:	mov	x0, x19
  401f94:	bl	401d70 <fprintf@plt>
  401f98:	mov	w2, #0x5                   	// #5
  401f9c:	adrp	x1, 404000 <ferror@plt+0x2270>
  401fa0:	add	x1, x1, #0xb70
  401fa4:	mov	x0, #0x0                   	// #0
  401fa8:	bl	401cb0 <dcgettext@plt>
  401fac:	adrp	x2, 404000 <ferror@plt+0x2270>
  401fb0:	add	x2, x2, #0xdc0
  401fb4:	mov	x1, x0
  401fb8:	mov	x0, x19
  401fbc:	bl	401d70 <fprintf@plt>
  401fc0:	mov	x1, x19
  401fc4:	ldr	x0, [x21, #2176]
  401fc8:	bl	4033a4 <ferror@plt+0x1614>
  401fcc:	cbz	w20, 401fd8 <ferror@plt+0x248>
  401fd0:	mov	w0, w20
  401fd4:	bl	401970 <exit@plt>
  401fd8:	mov	w2, #0x5                   	// #5
  401fdc:	adrp	x1, 404000 <ferror@plt+0x2270>
  401fe0:	add	x1, x1, #0xdd0
  401fe4:	mov	x0, #0x0                   	// #0
  401fe8:	bl	401cb0 <dcgettext@plt>
  401fec:	adrp	x2, 404000 <ferror@plt+0x2270>
  401ff0:	add	x2, x2, #0xde8
  401ff4:	mov	x1, x0
  401ff8:	mov	x0, x19
  401ffc:	bl	401d70 <fprintf@plt>
  402000:	b	401fd0 <ferror@plt+0x240>
  402004:	stp	x29, x30, [sp, #-32]!
  402008:	mov	x29, sp
  40200c:	stp	x19, x20, [sp, #16]
  402010:	mov	x19, x1
  402014:	ldr	w1, [x1, #32]
  402018:	cmp	w1, #0x0
  40201c:	adrp	x0, 417000 <ferror@plt+0x15270>
  402020:	add	x0, x0, #0x5a8
  402024:	ccmp	x19, x0, #0x4, ne  // ne = any
  402028:	b.ne	402038 <ferror@plt+0x2a8>  // b.any
  40202c:	ldp	x19, x20, [sp, #16]
  402030:	ldp	x29, x30, [sp], #32
  402034:	ret
  402038:	tst	x1, #0x1000
  40203c:	adrp	x0, 417000 <ferror@plt+0x15270>
  402040:	add	x0, x0, #0x490
  402044:	ccmp	x19, x0, #0x4, eq  // eq = none
  402048:	b.eq	40202c <ferror@plt+0x29c>  // b.none
  40204c:	ldr	x20, [x19, #56]
  402050:	ldr	x0, [x19]
  402054:	bl	401940 <strlen@plt>
  402058:	adrp	x1, 417000 <ferror@plt+0x15270>
  40205c:	ldr	w1, [x1, #2048]
  402060:	cmp	w1, w0
  402064:	b.ge	402070 <ferror@plt+0x2e0>  // b.tcont
  402068:	adrp	x1, 417000 <ferror@plt+0x15270>
  40206c:	str	w0, [x1, #2048]
  402070:	adrp	x0, 417000 <ferror@plt+0x15270>
  402074:	add	x0, x0, #0x7e0
  402078:	ldr	x1, [x0, #40]
  40207c:	add	x1, x1, x20
  402080:	str	x1, [x0, #40]
  402084:	ldr	x1, [x19, #40]
  402088:	ldr	x0, [x0, #48]
  40208c:	cmp	x0, x1
  402090:	b.cs	40202c <ferror@plt+0x29c>  // b.hs, b.nlast
  402094:	adrp	x0, 417000 <ferror@plt+0x15270>
  402098:	str	x1, [x0, #2064]
  40209c:	b	40202c <ferror@plt+0x29c>
  4020a0:	stp	x29, x30, [sp, #-64]!
  4020a4:	mov	x29, sp
  4020a8:	mov	x2, x0
  4020ac:	adrp	x0, 417000 <ferror@plt+0x15270>
  4020b0:	ldr	w0, [x0, #2072]
  4020b4:	cbz	w0, 4020e8 <ferror@plt+0x358>
  4020b8:	adrp	x1, 404000 <ferror@plt+0x2270>
  4020bc:	add	x3, x1, #0xe20
  4020c0:	adrp	x1, 404000 <ferror@plt+0x2270>
  4020c4:	add	x1, x1, #0xe18
  4020c8:	cmp	w0, #0x1
  4020cc:	csel	x1, x1, x3, eq  // eq = none
  4020d0:	add	x0, sp, #0x18
  4020d4:	bl	4019c0 <sprintf@plt>
  4020d8:	add	x0, sp, #0x18
  4020dc:	bl	401940 <strlen@plt>
  4020e0:	ldp	x29, x30, [sp], #64
  4020e4:	ret
  4020e8:	adrp	x1, 404000 <ferror@plt+0x2270>
  4020ec:	add	x1, x1, #0xe10
  4020f0:	b	4020d0 <ferror@plt+0x340>
  4020f4:	stp	x29, x30, [sp, #-80]!
  4020f8:	mov	x29, sp
  4020fc:	str	x19, [sp, #16]
  402100:	mov	w19, w0
  402104:	mov	x2, x1
  402108:	adrp	x0, 417000 <ferror@plt+0x15270>
  40210c:	ldr	w0, [x0, #2072]
  402110:	cbz	w0, 402154 <ferror@plt+0x3c4>
  402114:	adrp	x1, 404000 <ferror@plt+0x2270>
  402118:	add	x1, x1, #0xe20
  40211c:	adrp	x3, 404000 <ferror@plt+0x2270>
  402120:	add	x3, x3, #0xe18
  402124:	cmp	w0, #0x1
  402128:	csel	x1, x3, x1, eq  // eq = none
  40212c:	add	x0, sp, #0x28
  402130:	bl	4019c0 <sprintf@plt>
  402134:	add	x2, sp, #0x28
  402138:	mov	w1, w19
  40213c:	adrp	x0, 404000 <ferror@plt+0x2270>
  402140:	add	x0, x0, #0xe28
  402144:	bl	401cf0 <printf@plt>
  402148:	ldr	x19, [sp, #16]
  40214c:	ldp	x29, x30, [sp], #80
  402150:	ret
  402154:	adrp	x3, 404000 <ferror@plt+0x2270>
  402158:	add	x1, x3, #0xe10
  40215c:	b	40212c <ferror@plt+0x39c>
  402160:	stp	x29, x30, [sp, #-48]!
  402164:	mov	x29, sp
  402168:	stp	x19, x20, [sp, #16]
  40216c:	str	x21, [sp, #32]
  402170:	mov	x21, x1
  402174:	mov	x20, x2
  402178:	adrp	x19, 417000 <ferror@plt+0x15270>
  40217c:	add	x19, x19, #0x7e0
  402180:	mov	x2, x0
  402184:	ldr	w1, [x19, #32]
  402188:	adrp	x0, 404000 <ferror@plt+0x2270>
  40218c:	add	x0, x0, #0xe30
  402190:	bl	401cf0 <printf@plt>
  402194:	mov	x1, x21
  402198:	ldr	w0, [x19, #60]
  40219c:	bl	4020f4 <ferror@plt+0x364>
  4021a0:	adrp	x0, 404000 <ferror@plt+0x2270>
  4021a4:	add	x0, x0, #0xe38
  4021a8:	bl	401cf0 <printf@plt>
  4021ac:	mov	x1, x20
  4021b0:	ldr	w0, [x19, #64]
  4021b4:	bl	4020f4 <ferror@plt+0x364>
  4021b8:	mov	w0, #0xa                   	// #10
  4021bc:	bl	401d40 <putchar@plt>
  4021c0:	ldp	x19, x20, [sp, #16]
  4021c4:	ldr	x21, [sp, #32]
  4021c8:	ldp	x29, x30, [sp], #48
  4021cc:	ret
  4021d0:	mov	x0, x1
  4021d4:	ldr	w2, [x1, #32]
  4021d8:	cmp	w2, #0x0
  4021dc:	adrp	x1, 417000 <ferror@plt+0x15270>
  4021e0:	add	x1, x1, #0x5a8
  4021e4:	ccmp	x0, x1, #0x4, ne  // ne = any
  4021e8:	b.ne	4021f0 <ferror@plt+0x460>  // b.any
  4021ec:	ret
  4021f0:	tst	x2, #0x1000
  4021f4:	adrp	x1, 417000 <ferror@plt+0x15270>
  4021f8:	add	x1, x1, #0x490
  4021fc:	ccmp	x0, x1, #0x4, eq  // eq = none
  402200:	b.eq	4021ec <ferror@plt+0x45c>  // b.none
  402204:	stp	x29, x30, [sp, #-16]!
  402208:	mov	x29, sp
  40220c:	ldr	x1, [x0, #56]
  402210:	adrp	x2, 417000 <ferror@plt+0x15270>
  402214:	add	x2, x2, #0x7e0
  402218:	ldr	x3, [x2, #40]
  40221c:	add	x3, x3, x1
  402220:	str	x3, [x2, #40]
  402224:	ldr	x2, [x0, #40]
  402228:	ldr	x0, [x0]
  40222c:	bl	402160 <ferror@plt+0x3d0>
  402230:	ldp	x29, x30, [sp], #16
  402234:	ret
  402238:	stp	x29, x30, [sp, #-80]!
  40223c:	mov	x29, sp
  402240:	stp	x19, x20, [sp, #16]
  402244:	mov	x19, x0
  402248:	adrp	x0, 417000 <ferror@plt+0x15270>
  40224c:	ldr	w0, [x0, #2084]
  402250:	cbnz	w0, 402428 <ferror@plt+0x698>
  402254:	adrp	x0, 417000 <ferror@plt+0x15270>
  402258:	ldr	w0, [x0, #2016]
  40225c:	cmp	w0, #0x1
  402260:	b.eq	402514 <ferror@plt+0x784>  // b.none
  402264:	stp	x21, x22, [sp, #32]
  402268:	stp	x23, x24, [sp, #48]
  40226c:	stp	x25, x26, [sp, #64]
  402270:	cmp	w0, #0x0
  402274:	mov	w22, #0xa                   	// #10
  402278:	mov	w1, #0x7                   	// #7
  40227c:	csel	w22, w22, w1, ne  // ne = any
  402280:	mov	w21, #0x20                  	// #32
  402284:	mov	w0, #0x9                   	// #9
  402288:	csel	w21, w21, w0, ne  // ne = any
  40228c:	adrp	x20, 417000 <ferror@plt+0x15270>
  402290:	add	x20, x20, #0x7e0
  402294:	str	xzr, [x20, #24]
  402298:	str	xzr, [x20, #16]
  40229c:	str	xzr, [x20, #8]
  4022a0:	mov	x2, #0x0                   	// #0
  4022a4:	adrp	x1, 401000 <memcpy@plt-0x910>
  4022a8:	add	x1, x1, #0xeac
  4022ac:	mov	x0, x19
  4022b0:	bl	401d00 <bfd_map_over_sections@plt>
  4022b4:	ldr	x0, [x20, #24]
  4022b8:	ldr	x1, [x20, #72]
  4022bc:	add	x0, x0, x1
  4022c0:	str	x0, [x20, #24]
  4022c4:	ldr	w0, [x20, #80]
  4022c8:	add	w1, w0, #0x1
  4022cc:	str	w1, [x20, #80]
  4022d0:	cbnz	w0, 402304 <ferror@plt+0x574>
  4022d4:	adrp	x0, 417000 <ferror@plt+0x15270>
  4022d8:	ldr	w0, [x0, #2016]
  4022dc:	cbnz	w0, 4026b4 <ferror@plt+0x924>
  4022e0:	adrp	x0, 417000 <ferror@plt+0x15270>
  4022e4:	ldr	w2, [x0, #2072]
  4022e8:	adrp	x1, 404000 <ferror@plt+0x2270>
  4022ec:	add	x1, x1, #0xe78
  4022f0:	adrp	x0, 404000 <ferror@plt+0x2270>
  4022f4:	add	x0, x0, #0xe40
  4022f8:	cmp	w2, #0x1
  4022fc:	csel	x0, x0, x1, eq  // eq = none
  402300:	bl	401b80 <puts@plt>
  402304:	adrp	x0, 417000 <ferror@plt+0x15270>
  402308:	add	x0, x0, #0x7e0
  40230c:	ldr	x1, [x0, #8]
  402310:	ldr	x3, [x0, #16]
  402314:	ldr	x2, [x0, #24]
  402318:	add	x20, x1, x3
  40231c:	add	x20, x20, x2
  402320:	ldr	w0, [x0, #84]
  402324:	cbz	w0, 402354 <ferror@plt+0x5c4>
  402328:	adrp	x0, 417000 <ferror@plt+0x15270>
  40232c:	add	x0, x0, #0x7e0
  402330:	ldr	x4, [x0, #88]
  402334:	add	x4, x4, x1
  402338:	str	x4, [x0, #88]
  40233c:	ldr	x4, [x0, #96]
  402340:	add	x3, x4, x3
  402344:	str	x3, [x0, #96]
  402348:	ldr	x3, [x0, #104]
  40234c:	add	x2, x3, x2
  402350:	str	x2, [x0, #104]
  402354:	mov	w0, w22
  402358:	bl	4020f4 <ferror@plt+0x364>
  40235c:	mov	w26, w21
  402360:	adrp	x23, 417000 <ferror@plt+0x15270>
  402364:	ldr	x1, [x23, #880]
  402368:	mov	w0, w21
  40236c:	bl	4019d0 <putc@plt>
  402370:	adrp	x24, 417000 <ferror@plt+0x15270>
  402374:	add	x25, x24, #0x7e0
  402378:	ldr	x1, [x25, #16]
  40237c:	mov	w0, w22
  402380:	bl	4020f4 <ferror@plt+0x364>
  402384:	ldr	x1, [x23, #880]
  402388:	mov	w0, w21
  40238c:	bl	4019d0 <putc@plt>
  402390:	ldr	x1, [x25, #24]
  402394:	mov	w0, w22
  402398:	bl	4020f4 <ferror@plt+0x364>
  40239c:	ldr	x1, [x23, #880]
  4023a0:	mov	w0, w21
  4023a4:	bl	4019d0 <putc@plt>
  4023a8:	ldr	w0, [x24, #2016]
  4023ac:	cbnz	w0, 4026c4 <ferror@plt+0x934>
  4023b0:	adrp	x0, 417000 <ferror@plt+0x15270>
  4023b4:	ldr	w1, [x0, #2072]
  4023b8:	adrp	x3, 404000 <ferror@plt+0x2270>
  4023bc:	add	x3, x3, #0xec0
  4023c0:	adrp	x0, 404000 <ferror@plt+0x2270>
  4023c4:	add	x0, x0, #0xeb0
  4023c8:	cmp	w1, #0x1
  4023cc:	mov	x2, x20
  4023d0:	mov	x1, x20
  4023d4:	csel	x0, x0, x3, eq  // eq = none
  4023d8:	bl	401cf0 <printf@plt>
  4023dc:	adrp	x20, 417000 <ferror@plt+0x15270>
  4023e0:	ldr	x1, [x20, #880]
  4023e4:	mov	w0, w26
  4023e8:	bl	4019d0 <putc@plt>
  4023ec:	ldr	x1, [x20, #880]
  4023f0:	ldr	x0, [x19]
  4023f4:	bl	401950 <fputs@plt>
  4023f8:	ldr	x0, [x19, #208]
  4023fc:	cbz	x0, 4026d4 <ferror@plt+0x944>
  402400:	ldr	x1, [x0]
  402404:	adrp	x0, 404000 <ferror@plt+0x2270>
  402408:	add	x0, x0, #0xed8
  40240c:	bl	401cf0 <printf@plt>
  402410:	ldp	x21, x22, [sp, #32]
  402414:	ldp	x23, x24, [sp, #48]
  402418:	ldp	x25, x26, [sp, #64]
  40241c:	ldp	x19, x20, [sp, #16]
  402420:	ldp	x29, x30, [sp], #80
  402424:	ret
  402428:	adrp	x0, 417000 <ferror@plt+0x15270>
  40242c:	str	xzr, [x0, #2088]
  402430:	ldr	w0, [x19, #72]
  402434:	mov	w1, #0x52                  	// #82
  402438:	and	w0, w0, w1
  40243c:	cmp	w0, #0x10
  402440:	b.ne	402254 <ferror@plt+0x4c4>  // b.any
  402444:	ldr	x0, [x19, #8]
  402448:	ldr	x1, [x0, #496]
  40244c:	mov	x0, x19
  402450:	blr	x1
  402454:	tbnz	x0, #63, 402494 <ferror@plt+0x704>
  402458:	mov	x20, #0x0                   	// #0
  40245c:	cbnz	x0, 4024a8 <ferror@plt+0x718>
  402460:	ldr	x0, [x19, #8]
  402464:	ldr	x2, [x0, #504]
  402468:	mov	x1, x20
  40246c:	mov	x0, x19
  402470:	blr	x2
  402474:	tbnz	x0, #63, 4024b4 <ferror@plt+0x724>
  402478:	subs	x1, x0, #0x1
  40247c:	b.mi	402508 <ferror@plt+0x778>  // b.first
  402480:	adrp	x0, 417000 <ferror@plt+0x15270>
  402484:	ldr	x4, [x0, #2088]
  402488:	mov	w5, #0x0                   	// #0
  40248c:	mov	w6, #0x1                   	// #1
  402490:	b	4024d4 <ferror@plt+0x744>
  402494:	stp	x21, x22, [sp, #32]
  402498:	stp	x23, x24, [sp, #48]
  40249c:	stp	x25, x26, [sp, #64]
  4024a0:	ldr	x0, [x19]
  4024a4:	bl	403114 <ferror@plt+0x1384>
  4024a8:	bl	401a90 <xmalloc@plt>
  4024ac:	mov	x20, x0
  4024b0:	b	402460 <ferror@plt+0x6d0>
  4024b4:	stp	x21, x22, [sp, #32]
  4024b8:	stp	x23, x24, [sp, #48]
  4024bc:	stp	x25, x26, [sp, #64]
  4024c0:	ldr	x0, [x19]
  4024c4:	bl	403114 <ferror@plt+0x1384>
  4024c8:	sub	x1, x1, #0x1
  4024cc:	cmn	x1, #0x1
  4024d0:	b.eq	4024fc <ferror@plt+0x76c>  // b.none
  4024d4:	ldr	x2, [x20, x1, lsl #3]
  4024d8:	ldr	x3, [x2, #32]
  4024dc:	ldr	w3, [x3, #32]
  4024e0:	tbz	w3, #12, 4024c8 <ferror@plt+0x738>
  4024e4:	ldr	w0, [x2, #24]
  4024e8:	tbnz	w0, #8, 4024c8 <ferror@plt+0x738>
  4024ec:	ldr	x0, [x2, #16]
  4024f0:	add	x4, x4, x0
  4024f4:	mov	w5, w6
  4024f8:	b	4024c8 <ferror@plt+0x738>
  4024fc:	cbz	w5, 402508 <ferror@plt+0x778>
  402500:	adrp	x0, 417000 <ferror@plt+0x15270>
  402504:	str	x4, [x0, #2088]
  402508:	mov	x0, x20
  40250c:	bl	401c00 <free@plt>
  402510:	b	402254 <ferror@plt+0x4c4>
  402514:	adrp	x20, 417000 <ferror@plt+0x15270>
  402518:	add	x20, x20, #0x7e0
  40251c:	str	xzr, [x20, #40]
  402520:	str	xzr, [x20, #48]
  402524:	str	wzr, [x20, #32]
  402528:	mov	x2, #0x0                   	// #0
  40252c:	adrp	x1, 402000 <ferror@plt+0x270>
  402530:	add	x1, x1, #0x4
  402534:	mov	x0, x19
  402538:	bl	401d00 <bfd_map_over_sections@plt>
  40253c:	ldr	w0, [x20, #68]
  402540:	cbz	w0, 402578 <ferror@plt+0x7e8>
  402544:	adrp	x0, 417000 <ferror@plt+0x15270>
  402548:	ldr	w0, [x0, #2048]
  40254c:	cmp	w0, #0x4
  402550:	b.gt	402560 <ferror@plt+0x7d0>
  402554:	adrp	x0, 417000 <ferror@plt+0x15270>
  402558:	mov	w1, #0x5                   	// #5
  40255c:	str	w1, [x0, #2048]
  402560:	adrp	x0, 417000 <ferror@plt+0x15270>
  402564:	add	x0, x0, #0x7e0
  402568:	ldr	x1, [x0, #40]
  40256c:	ldr	x2, [x0, #72]
  402570:	add	x1, x1, x2
  402574:	str	x1, [x0, #40]
  402578:	adrp	x0, 417000 <ferror@plt+0x15270>
  40257c:	ldr	x0, [x0, #2064]
  402580:	bl	4020a0 <ferror@plt+0x310>
  402584:	cmp	w0, #0x3
  402588:	b.ls	402670 <ferror@plt+0x8e0>  // b.plast
  40258c:	adrp	x1, 417000 <ferror@plt+0x15270>
  402590:	str	w0, [x1, #2080]
  402594:	adrp	x0, 417000 <ferror@plt+0x15270>
  402598:	ldr	x0, [x0, #2056]
  40259c:	bl	4020a0 <ferror@plt+0x310>
  4025a0:	cmp	w0, #0x3
  4025a4:	b.ls	402680 <ferror@plt+0x8f0>  // b.plast
  4025a8:	adrp	x1, 417000 <ferror@plt+0x15270>
  4025ac:	str	w0, [x1, #2076]
  4025b0:	adrp	x0, 417000 <ferror@plt+0x15270>
  4025b4:	str	xzr, [x0, #2056]
  4025b8:	ldr	x1, [x19]
  4025bc:	adrp	x0, 404000 <ferror@plt+0x2270>
  4025c0:	add	x0, x0, #0xed0
  4025c4:	bl	401cf0 <printf@plt>
  4025c8:	ldr	x0, [x19, #208]
  4025cc:	cbz	x0, 4025e0 <ferror@plt+0x850>
  4025d0:	ldr	x1, [x0]
  4025d4:	adrp	x0, 404000 <ferror@plt+0x2270>
  4025d8:	add	x0, x0, #0xed8
  4025dc:	bl	401cf0 <printf@plt>
  4025e0:	adrp	x20, 417000 <ferror@plt+0x15270>
  4025e4:	add	x20, x20, #0x7e0
  4025e8:	adrp	x6, 404000 <ferror@plt+0x2270>
  4025ec:	add	x6, x6, #0xee8
  4025f0:	ldr	w5, [x20, #64]
  4025f4:	adrp	x4, 404000 <ferror@plt+0x2270>
  4025f8:	add	x4, x4, #0xef0
  4025fc:	ldr	w3, [x20, #60]
  402600:	adrp	x2, 404000 <ferror@plt+0x2270>
  402604:	add	x2, x2, #0xef8
  402608:	ldr	w1, [x20, #32]
  40260c:	adrp	x0, 404000 <ferror@plt+0x2270>
  402610:	add	x0, x0, #0xf00
  402614:	bl	401cf0 <printf@plt>
  402618:	mov	x2, #0x0                   	// #0
  40261c:	adrp	x1, 402000 <ferror@plt+0x270>
  402620:	add	x1, x1, #0x1d0
  402624:	mov	x0, x19
  402628:	bl	401d00 <bfd_map_over_sections@plt>
  40262c:	ldr	w0, [x20, #68]
  402630:	cbnz	w0, 402690 <ferror@plt+0x900>
  402634:	adrp	x19, 417000 <ferror@plt+0x15270>
  402638:	add	x19, x19, #0x7e0
  40263c:	adrp	x2, 404000 <ferror@plt+0x2270>
  402640:	add	x2, x2, #0xf20
  402644:	ldr	w1, [x19, #32]
  402648:	adrp	x0, 404000 <ferror@plt+0x2270>
  40264c:	add	x0, x0, #0xe30
  402650:	bl	401cf0 <printf@plt>
  402654:	ldr	x1, [x19, #40]
  402658:	ldr	w0, [x19, #60]
  40265c:	bl	4020f4 <ferror@plt+0x364>
  402660:	adrp	x0, 404000 <ferror@plt+0x2270>
  402664:	add	x0, x0, #0xdb8
  402668:	bl	401b80 <puts@plt>
  40266c:	b	40241c <ferror@plt+0x68c>
  402670:	adrp	x0, 417000 <ferror@plt+0x15270>
  402674:	mov	w1, #0x4                   	// #4
  402678:	str	w1, [x0, #2080]
  40267c:	b	402594 <ferror@plt+0x804>
  402680:	adrp	x0, 417000 <ferror@plt+0x15270>
  402684:	mov	w1, #0x4                   	// #4
  402688:	str	w1, [x0, #2076]
  40268c:	b	4025b0 <ferror@plt+0x820>
  402690:	ldr	x1, [x20, #72]
  402694:	ldr	x2, [x20, #40]
  402698:	add	x2, x2, x1
  40269c:	str	x2, [x20, #40]
  4026a0:	mov	x2, #0x0                   	// #0
  4026a4:	adrp	x0, 404000 <ferror@plt+0x2270>
  4026a8:	add	x0, x0, #0xf18
  4026ac:	bl	402160 <ferror@plt+0x3d0>
  4026b0:	b	402634 <ferror@plt+0x8a4>
  4026b4:	adrp	x0, 404000 <ferror@plt+0x2270>
  4026b8:	add	x0, x0, #0xf28
  4026bc:	bl	401b80 <puts@plt>
  4026c0:	b	402304 <ferror@plt+0x574>
  4026c4:	mov	x1, x20
  4026c8:	mov	w0, w22
  4026cc:	bl	4020f4 <ferror@plt+0x364>
  4026d0:	b	4023dc <ferror@plt+0x64c>
  4026d4:	ldp	x21, x22, [sp, #32]
  4026d8:	ldp	x23, x24, [sp, #48]
  4026dc:	ldp	x25, x26, [sp, #64]
  4026e0:	b	40241c <ferror@plt+0x68c>
  4026e4:	stp	x29, x30, [sp, #-48]!
  4026e8:	mov	x29, sp
  4026ec:	str	x19, [sp, #16]
  4026f0:	mov	x19, x0
  4026f4:	mov	w1, #0x2                   	// #2
  4026f8:	bl	401cc0 <bfd_check_format@plt>
  4026fc:	cbz	w0, 40270c <ferror@plt+0x97c>
  402700:	ldr	x19, [sp, #16]
  402704:	ldp	x29, x30, [sp], #48
  402708:	ret
  40270c:	add	x2, sp, #0x28
  402710:	mov	w1, #0x1                   	// #1
  402714:	mov	x0, x19
  402718:	bl	401c90 <bfd_check_format_matches@plt>
  40271c:	cbnz	w0, 402764 <ferror@plt+0x9d4>
  402720:	bl	401a70 <bfd_get_error@plt>
  402724:	cmp	w0, #0xd
  402728:	b.eq	402778 <ferror@plt+0x9e8>  // b.none
  40272c:	add	x2, sp, #0x28
  402730:	mov	w1, #0x3                   	// #3
  402734:	mov	x0, x19
  402738:	bl	401c90 <bfd_check_format_matches@plt>
  40273c:	cbnz	w0, 4027a0 <ferror@plt+0xa10>
  402740:	ldr	x0, [x19]
  402744:	bl	402ebc <ferror@plt+0x112c>
  402748:	bl	401a70 <bfd_get_error@plt>
  40274c:	cmp	w0, #0xd
  402750:	b.eq	4027f0 <ferror@plt+0xa60>  // b.none
  402754:	adrp	x0, 417000 <ferror@plt+0x15270>
  402758:	mov	w1, #0x3                   	// #3
  40275c:	str	w1, [x0, #2128]
  402760:	b	402700 <ferror@plt+0x970>
  402764:	mov	x0, x19
  402768:	bl	402238 <ferror@plt+0x4a8>
  40276c:	mov	w0, #0xa                   	// #10
  402770:	bl	401d40 <putchar@plt>
  402774:	b	402700 <ferror@plt+0x970>
  402778:	ldr	x0, [x19]
  40277c:	bl	402ebc <ferror@plt+0x112c>
  402780:	ldr	x0, [sp, #40]
  402784:	bl	40330c <ferror@plt+0x157c>
  402788:	ldr	x0, [sp, #40]
  40278c:	bl	401c00 <free@plt>
  402790:	adrp	x0, 417000 <ferror@plt+0x15270>
  402794:	mov	w1, #0x3                   	// #3
  402798:	str	w1, [x0, #2128]
  40279c:	b	402700 <ferror@plt+0x970>
  4027a0:	mov	x0, x19
  4027a4:	bl	402238 <ferror@plt+0x4a8>
  4027a8:	adrp	x0, 417000 <ferror@plt+0x15270>
  4027ac:	ldr	x3, [x0, #880]
  4027b0:	mov	x2, #0xb                   	// #11
  4027b4:	mov	x1, #0x1                   	// #1
  4027b8:	adrp	x0, 404000 <ferror@plt+0x2270>
  4027bc:	add	x0, x0, #0xf60
  4027c0:	bl	401c20 <fwrite@plt>
  4027c4:	mov	x0, x19
  4027c8:	bl	401980 <bfd_core_file_failing_command@plt>
  4027cc:	mov	x1, x0
  4027d0:	cbz	x0, 4027e0 <ferror@plt+0xa50>
  4027d4:	adrp	x0, 404000 <ferror@plt+0x2270>
  4027d8:	add	x0, x0, #0xf70
  4027dc:	bl	401cf0 <printf@plt>
  4027e0:	adrp	x0, 404000 <ferror@plt+0x2270>
  4027e4:	add	x0, x0, #0xf80
  4027e8:	bl	401b80 <puts@plt>
  4027ec:	b	402700 <ferror@plt+0x970>
  4027f0:	ldr	x0, [sp, #40]
  4027f4:	bl	40330c <ferror@plt+0x157c>
  4027f8:	ldr	x0, [sp, #40]
  4027fc:	bl	401c00 <free@plt>
  402800:	b	402754 <ferror@plt+0x9c4>
  402804:	stp	x29, x30, [sp, #-48]!
  402808:	mov	x29, sp
  40280c:	stp	x21, x22, [sp, #32]
  402810:	mov	x22, x0
  402814:	bl	403a34 <ferror@plt+0x1ca4>
  402818:	cmp	x0, #0x0
  40281c:	b.le	402870 <ferror@plt+0xae0>
  402820:	adrp	x0, 417000 <ferror@plt+0x15270>
  402824:	ldr	x1, [x0, #2136]
  402828:	mov	x0, x22
  40282c:	bl	401a00 <bfd_openr@plt>
  402830:	mov	x21, x0
  402834:	cbz	x0, 402888 <ferror@plt+0xaf8>
  402838:	mov	w1, #0x2                   	// #2
  40283c:	bl	401cc0 <bfd_check_format@plt>
  402840:	cbnz	w0, 4028e0 <ferror@plt+0xb50>
  402844:	mov	x0, x21
  402848:	bl	4026e4 <ferror@plt+0x954>
  40284c:	mov	x0, x21
  402850:	bl	401c80 <bfd_close@plt>
  402854:	cbnz	w0, 40287c <ferror@plt+0xaec>
  402858:	mov	x0, x22
  40285c:	bl	402ebc <ferror@plt+0x112c>
  402860:	adrp	x0, 417000 <ferror@plt+0x15270>
  402864:	mov	w1, #0x1                   	// #1
  402868:	str	w1, [x0, #2128]
  40286c:	b	40287c <ferror@plt+0xaec>
  402870:	adrp	x0, 417000 <ferror@plt+0x15270>
  402874:	mov	w1, #0x1                   	// #1
  402878:	str	w1, [x0, #2128]
  40287c:	ldp	x21, x22, [sp, #32]
  402880:	ldp	x29, x30, [sp], #48
  402884:	ret
  402888:	mov	x0, x22
  40288c:	bl	402ebc <ferror@plt+0x112c>
  402890:	adrp	x0, 417000 <ferror@plt+0x15270>
  402894:	mov	w1, #0x1                   	// #1
  402898:	str	w1, [x0, #2128]
  40289c:	b	40287c <ferror@plt+0xaec>
  4028a0:	mov	x20, x19
  4028a4:	mov	w0, #0x0                   	// #0
  4028a8:	bl	401aa0 <bfd_set_error@plt>
  4028ac:	mov	x1, x20
  4028b0:	mov	x0, x21
  4028b4:	bl	401cd0 <bfd_openr_next_archived_file@plt>
  4028b8:	mov	x19, x0
  4028bc:	cbz	x0, 4028ec <ferror@plt+0xb5c>
  4028c0:	bl	4026e4 <ferror@plt+0x954>
  4028c4:	cbz	x20, 4028a0 <ferror@plt+0xb10>
  4028c8:	mov	x0, x20
  4028cc:	bl	401c80 <bfd_close@plt>
  4028d0:	cmp	x20, x19
  4028d4:	b.ne	4028a0 <ferror@plt+0xb10>  // b.any
  4028d8:	ldp	x19, x20, [sp, #16]
  4028dc:	b	40284c <ferror@plt+0xabc>
  4028e0:	stp	x19, x20, [sp, #16]
  4028e4:	mov	x20, #0x0                   	// #0
  4028e8:	b	4028a4 <ferror@plt+0xb14>
  4028ec:	bl	401a70 <bfd_get_error@plt>
  4028f0:	cmp	w0, #0x9
  4028f4:	b.ne	40290c <ferror@plt+0xb7c>  // b.any
  4028f8:	cbz	x20, 402924 <ferror@plt+0xb94>
  4028fc:	mov	x0, x20
  402900:	bl	401c80 <bfd_close@plt>
  402904:	ldp	x19, x20, [sp, #16]
  402908:	b	40284c <ferror@plt+0xabc>
  40290c:	ldr	x0, [x21]
  402910:	bl	402ebc <ferror@plt+0x112c>
  402914:	adrp	x0, 417000 <ferror@plt+0x15270>
  402918:	mov	w1, #0x2                   	// #2
  40291c:	str	w1, [x0, #2128]
  402920:	b	4028f8 <ferror@plt+0xb68>
  402924:	ldp	x19, x20, [sp, #16]
  402928:	b	40284c <ferror@plt+0xabc>
  40292c:	stp	x29, x30, [sp, #-96]!
  402930:	mov	x29, sp
  402934:	stp	x19, x20, [sp, #16]
  402938:	stp	x21, x22, [sp, #32]
  40293c:	stp	x23, x24, [sp, #48]
  402940:	str	x25, [sp, #64]
  402944:	str	w0, [sp, #92]
  402948:	str	x1, [sp, #80]
  40294c:	adrp	x19, 404000 <ferror@plt+0x2270>
  402950:	add	x19, x19, #0xaf8
  402954:	mov	x1, x19
  402958:	mov	w0, #0x5                   	// #5
  40295c:	bl	401d80 <setlocale@plt>
  402960:	mov	x1, x19
  402964:	mov	w0, #0x0                   	// #0
  402968:	bl	401d80 <setlocale@plt>
  40296c:	adrp	x19, 404000 <ferror@plt+0x2270>
  402970:	add	x19, x19, #0xfa0
  402974:	adrp	x1, 404000 <ferror@plt+0x2270>
  402978:	add	x1, x1, #0xf88
  40297c:	mov	x0, x19
  402980:	bl	401a40 <bindtextdomain@plt>
  402984:	mov	x0, x19
  402988:	bl	401b90 <textdomain@plt>
  40298c:	ldr	x0, [sp, #80]
  402990:	ldr	x0, [x0]
  402994:	adrp	x19, 417000 <ferror@plt+0x15270>
  402998:	str	x0, [x19, #2176]
  40299c:	bl	401ab0 <xmalloc_set_program_name@plt>
  4029a0:	ldr	x0, [x19, #2176]
  4029a4:	bl	401c30 <bfd_set_error_program_name@plt>
  4029a8:	add	x1, sp, #0x50
  4029ac:	add	x0, sp, #0x5c
  4029b0:	bl	404408 <ferror@plt+0x2678>
  4029b4:	bl	401ad0 <bfd_init@plt>
  4029b8:	cmp	w0, #0x118
  4029bc:	b.ne	4029e4 <ferror@plt+0xc54>  // b.any
  4029c0:	bl	4032b4 <ferror@plt+0x1524>
  4029c4:	adrp	x20, 417000 <ferror@plt+0x15270>
  4029c8:	add	x20, x20, #0x258
  4029cc:	adrp	x19, 405000 <ferror@plt+0x3270>
  4029d0:	add	x19, x19, #0x18
  4029d4:	adrp	x21, 417000 <ferror@plt+0x15270>
  4029d8:	add	x21, x21, #0x7e0
  4029dc:	mov	w22, #0x1                   	// #1
  4029e0:	b	402a3c <ferror@plt+0xcac>
  4029e4:	mov	w2, #0x5                   	// #5
  4029e8:	adrp	x1, 404000 <ferror@plt+0x2270>
  4029ec:	add	x1, x1, #0xfb0
  4029f0:	mov	x0, #0x0                   	// #0
  4029f4:	bl	401cb0 <dcgettext@plt>
  4029f8:	bl	4031a4 <ferror@plt+0x1414>
  4029fc:	cmp	w0, #0x47
  402a00:	b.eq	402bfc <ferror@plt+0xe6c>  // b.none
  402a04:	cmp	w0, #0x47
  402a08:	b.le	402a1c <ferror@plt+0xc8c>
  402a0c:	cmp	w0, #0x64
  402a10:	b.ne	402a94 <ferror@plt+0xd04>  // b.any
  402a14:	str	wzr, [x21, #56]
  402a18:	b	402a3c <ferror@plt+0xcac>
  402a1c:	cmp	w0, #0x41
  402a20:	b.eq	402bf4 <ferror@plt+0xe64>  // b.none
  402a24:	cmp	w0, #0x42
  402a28:	b.ne	402a34 <ferror@plt+0xca4>  // b.any
  402a2c:	str	wzr, [x21]
  402a30:	b	402a3c <ferror@plt+0xcac>
  402a34:	cmp	w0, #0x3f
  402a38:	b.eq	402aa0 <ferror@plt+0xd10>  // b.none
  402a3c:	mov	x4, #0x0                   	// #0
  402a40:	mov	x3, x20
  402a44:	mov	x2, x19
  402a48:	ldr	x1, [sp, #80]
  402a4c:	ldr	w0, [sp, #92]
  402a50:	bl	401ba0 <getopt_long@plt>
  402a54:	cmn	w0, #0x1
  402a58:	b.eq	402c10 <ferror@plt+0xe80>  // b.none
  402a5c:	cmp	w0, #0x6f
  402a60:	b.eq	402c08 <ferror@plt+0xe78>  // b.none
  402a64:	b.le	4029fc <ferror@plt+0xc6c>
  402a68:	cmp	w0, #0xc8
  402a6c:	b.eq	402af4 <ferror@plt+0xd64>  // b.none
  402a70:	b.le	402ac8 <ferror@plt+0xd38>
  402a74:	cmp	w0, #0xc9
  402a78:	b.eq	402b7c <ferror@plt+0xdec>  // b.none
  402a7c:	cmp	w0, #0xca
  402a80:	b.ne	402a3c <ferror@plt+0xcac>  // b.any
  402a84:	adrp	x0, 417000 <ferror@plt+0x15270>
  402a88:	ldr	x0, [x0, #864]
  402a8c:	str	x0, [x21, #120]
  402a90:	b	402a3c <ferror@plt+0xcac>
  402a94:	b.le	402ab0 <ferror@plt+0xd20>
  402a98:	cmp	w0, #0x68
  402a9c:	b.ne	402a3c <ferror@plt+0xcac>  // b.any
  402aa0:	mov	w1, #0x1                   	// #1
  402aa4:	adrp	x0, 417000 <ferror@plt+0x15270>
  402aa8:	ldr	x0, [x0, #856]
  402aac:	bl	401f18 <ferror@plt+0x188>
  402ab0:	cmp	w0, #0x48
  402ab4:	b.eq	402aa0 <ferror@plt+0xd10>  // b.none
  402ab8:	cmp	w0, #0x56
  402abc:	b.ne	402a3c <ferror@plt+0xcac>  // b.any
  402ac0:	str	w22, [x21, #128]
  402ac4:	b	402a3c <ferror@plt+0xcac>
  402ac8:	cmp	w0, #0x76
  402acc:	b.eq	402ac0 <ferror@plt+0xd30>  // b.none
  402ad0:	cmp	w0, #0x78
  402ad4:	b.ne	402ae4 <ferror@plt+0xd54>  // b.any
  402ad8:	mov	w0, #0x2                   	// #2
  402adc:	str	w0, [x21, #56]
  402ae0:	b	402a3c <ferror@plt+0xcac>
  402ae4:	cmp	w0, #0x74
  402ae8:	b.ne	402a3c <ferror@plt+0xcac>  // b.any
  402aec:	str	w22, [x21, #84]
  402af0:	b	402a3c <ferror@plt+0xcac>
  402af4:	adrp	x0, 417000 <ferror@plt+0x15270>
  402af8:	ldr	x0, [x0, #864]
  402afc:	ldrb	w0, [x0]
  402b00:	sub	w0, w0, #0x42
  402b04:	and	w1, w0, #0xff
  402b08:	cmp	w1, #0x31
  402b0c:	b.hi	402b4c <ferror@plt+0xdbc>  // b.pmore
  402b10:	mov	x0, #0x1                   	// #1
  402b14:	lsl	x0, x0, x1
  402b18:	tst	x0, #0x2000000020
  402b1c:	b.ne	402b40 <ferror@plt+0xdb0>  // b.any
  402b20:	tst	x0, #0x2000000020000
  402b24:	b.ne	402b38 <ferror@plt+0xda8>  // b.any
  402b28:	tst	x0, #0x100000001
  402b2c:	b.eq	402b4c <ferror@plt+0xdbc>  // b.none
  402b30:	str	wzr, [x21]
  402b34:	b	402a3c <ferror@plt+0xcac>
  402b38:	str	w22, [x21]
  402b3c:	b	402a3c <ferror@plt+0xcac>
  402b40:	mov	w0, #0x2                   	// #2
  402b44:	str	w0, [x21]
  402b48:	b	402a3c <ferror@plt+0xcac>
  402b4c:	mov	w2, #0x5                   	// #5
  402b50:	adrp	x1, 404000 <ferror@plt+0x2270>
  402b54:	add	x1, x1, #0xfd8
  402b58:	mov	x0, #0x0                   	// #0
  402b5c:	bl	401cb0 <dcgettext@plt>
  402b60:	adrp	x1, 417000 <ferror@plt+0x15270>
  402b64:	ldr	x1, [x1, #864]
  402b68:	bl	40322c <ferror@plt+0x149c>
  402b6c:	mov	w1, #0x1                   	// #1
  402b70:	adrp	x0, 417000 <ferror@plt+0x15270>
  402b74:	ldr	x0, [x0, #856]
  402b78:	bl	401f18 <ferror@plt+0x188>
  402b7c:	mov	w2, #0xa                   	// #10
  402b80:	mov	x1, #0x0                   	// #0
  402b84:	adrp	x0, 417000 <ferror@plt+0x15270>
  402b88:	ldr	x0, [x0, #864]
  402b8c:	bl	401bd0 <strtol@plt>
  402b90:	cmp	w0, #0xa
  402b94:	b.eq	402bd8 <ferror@plt+0xe48>  // b.none
  402b98:	cmp	w0, #0x10
  402b9c:	b.eq	402be8 <ferror@plt+0xe58>  // b.none
  402ba0:	cmp	w0, #0x8
  402ba4:	b.eq	402be0 <ferror@plt+0xe50>  // b.none
  402ba8:	mov	w2, #0x5                   	// #5
  402bac:	adrp	x1, 405000 <ferror@plt+0x3270>
  402bb0:	add	x1, x1, #0x0
  402bb4:	mov	x0, #0x0                   	// #0
  402bb8:	bl	401cb0 <dcgettext@plt>
  402bbc:	adrp	x1, 417000 <ferror@plt+0x15270>
  402bc0:	ldr	x1, [x1, #864]
  402bc4:	bl	40322c <ferror@plt+0x149c>
  402bc8:	mov	w1, #0x1                   	// #1
  402bcc:	adrp	x0, 417000 <ferror@plt+0x15270>
  402bd0:	ldr	x0, [x0, #856]
  402bd4:	bl	401f18 <ferror@plt+0x188>
  402bd8:	str	wzr, [x21, #56]
  402bdc:	b	402a3c <ferror@plt+0xcac>
  402be0:	str	w22, [x21, #56]
  402be4:	b	402a3c <ferror@plt+0xcac>
  402be8:	mov	w0, #0x2                   	// #2
  402bec:	str	w0, [x21, #56]
  402bf0:	b	402a3c <ferror@plt+0xcac>
  402bf4:	str	w22, [x21]
  402bf8:	b	402a3c <ferror@plt+0xcac>
  402bfc:	mov	w0, #0x2                   	// #2
  402c00:	str	w0, [x21]
  402c04:	b	402a3c <ferror@plt+0xcac>
  402c08:	str	w22, [x21, #56]
  402c0c:	b	402a3c <ferror@plt+0xcac>
  402c10:	adrp	x0, 417000 <ferror@plt+0x15270>
  402c14:	ldr	w0, [x0, #2144]
  402c18:	cbnz	w0, 402d90 <ferror@plt+0x1000>
  402c1c:	adrp	x0, 417000 <ferror@plt+0x15270>
  402c20:	ldr	w0, [x0, #2148]
  402c24:	cbnz	w0, 402da0 <ferror@plt+0x1010>
  402c28:	adrp	x0, 417000 <ferror@plt+0x15270>
  402c2c:	ldr	w0, [x0, #872]
  402c30:	ldr	w1, [sp, #92]
  402c34:	cmp	w0, w1
  402c38:	b.eq	402db0 <ferror@plt+0x1020>  // b.none
  402c3c:	adrp	x19, 417000 <ferror@plt+0x15270>
  402c40:	add	x19, x19, #0x368
  402c44:	b.ge	402c6c <ferror@plt+0xedc>  // b.tcont
  402c48:	add	w1, w0, #0x1
  402c4c:	str	w1, [x19]
  402c50:	ldr	x1, [sp, #80]
  402c54:	ldr	x0, [x1, w0, sxtw #3]
  402c58:	bl	402804 <ferror@plt+0xa74>
  402c5c:	ldr	w0, [x19]
  402c60:	ldr	w1, [sp, #92]
  402c64:	cmp	w0, w1
  402c68:	b.lt	402c48 <ferror@plt+0xeb8>  // b.tstop
  402c6c:	adrp	x0, 417000 <ferror@plt+0x15270>
  402c70:	ldr	w0, [x0, #2100]
  402c74:	cbz	w0, 402d70 <ferror@plt+0xfe0>
  402c78:	adrp	x0, 417000 <ferror@plt+0x15270>
  402c7c:	ldr	w0, [x0, #2016]
  402c80:	tst	w0, #0xfffffffd
  402c84:	b.ne	402d70 <ferror@plt+0xfe0>  // b.any
  402c88:	adrp	x2, 417000 <ferror@plt+0x15270>
  402c8c:	add	x2, x2, #0x7e0
  402c90:	ldr	x1, [x2, #88]
  402c94:	ldr	x20, [x2, #96]
  402c98:	add	x20, x1, x20
  402c9c:	ldr	x2, [x2, #104]
  402ca0:	add	x20, x20, x2
  402ca4:	cmp	w0, #0x0
  402ca8:	mov	w21, #0x7                   	// #7
  402cac:	mov	w2, #0xa                   	// #10
  402cb0:	csel	w21, w21, w2, eq  // eq = none
  402cb4:	mov	w19, #0x9                   	// #9
  402cb8:	mov	w0, #0x20                  	// #32
  402cbc:	csel	w19, w19, w0, eq  // eq = none
  402cc0:	mov	w0, w21
  402cc4:	bl	4020f4 <ferror@plt+0x364>
  402cc8:	mov	w25, w19
  402ccc:	adrp	x22, 417000 <ferror@plt+0x15270>
  402cd0:	ldr	x1, [x22, #880]
  402cd4:	mov	w0, w19
  402cd8:	bl	4019d0 <putc@plt>
  402cdc:	adrp	x23, 417000 <ferror@plt+0x15270>
  402ce0:	add	x24, x23, #0x7e0
  402ce4:	ldr	x1, [x24, #96]
  402ce8:	mov	w0, w21
  402cec:	bl	4020f4 <ferror@plt+0x364>
  402cf0:	ldr	x1, [x22, #880]
  402cf4:	mov	w0, w19
  402cf8:	bl	4019d0 <putc@plt>
  402cfc:	ldr	x1, [x24, #104]
  402d00:	mov	w0, w21
  402d04:	bl	4020f4 <ferror@plt+0x364>
  402d08:	ldr	x1, [x22, #880]
  402d0c:	mov	w0, w19
  402d10:	bl	4019d0 <putc@plt>
  402d14:	ldr	w0, [x23, #2016]
  402d18:	cbnz	w0, 402dc0 <ferror@plt+0x1030>
  402d1c:	adrp	x0, 417000 <ferror@plt+0x15270>
  402d20:	ldr	w1, [x0, #2072]
  402d24:	adrp	x0, 404000 <ferror@plt+0x2270>
  402d28:	add	x0, x0, #0xec0
  402d2c:	adrp	x3, 404000 <ferror@plt+0x2270>
  402d30:	add	x3, x3, #0xeb0
  402d34:	cmp	w1, #0x1
  402d38:	mov	x2, x20
  402d3c:	mov	x1, x20
  402d40:	csel	x0, x3, x0, eq  // eq = none
  402d44:	bl	401cf0 <printf@plt>
  402d48:	adrp	x19, 417000 <ferror@plt+0x15270>
  402d4c:	ldr	x1, [x19, #880]
  402d50:	mov	w0, w25
  402d54:	bl	4019d0 <putc@plt>
  402d58:	ldr	x3, [x19, #880]
  402d5c:	mov	x2, #0x9                   	// #9
  402d60:	mov	x1, #0x1                   	// #1
  402d64:	adrp	x0, 405000 <ferror@plt+0x3270>
  402d68:	add	x0, x0, #0x30
  402d6c:	bl	401c20 <fwrite@plt>
  402d70:	adrp	x0, 417000 <ferror@plt+0x15270>
  402d74:	ldr	w0, [x0, #2128]
  402d78:	ldp	x19, x20, [sp, #16]
  402d7c:	ldp	x21, x22, [sp, #32]
  402d80:	ldp	x23, x24, [sp, #48]
  402d84:	ldr	x25, [sp, #64]
  402d88:	ldp	x29, x30, [sp], #96
  402d8c:	ret
  402d90:	adrp	x0, 404000 <ferror@plt+0x2270>
  402d94:	add	x0, x0, #0xef0
  402d98:	bl	403e78 <ferror@plt+0x20e8>
  402d9c:	b	402c1c <ferror@plt+0xe8c>
  402da0:	mov	w1, #0x0                   	// #0
  402da4:	adrp	x0, 417000 <ferror@plt+0x15270>
  402da8:	ldr	x0, [x0, #880]
  402dac:	bl	401f18 <ferror@plt+0x188>
  402db0:	adrp	x0, 405000 <ferror@plt+0x3270>
  402db4:	add	x0, x0, #0x28
  402db8:	bl	402804 <ferror@plt+0xa74>
  402dbc:	b	402c6c <ferror@plt+0xedc>
  402dc0:	mov	x1, x20
  402dc4:	mov	w0, w21
  402dc8:	bl	4020f4 <ferror@plt+0x364>
  402dcc:	b	402d48 <ferror@plt+0xfb8>
  402dd0:	stp	x29, x30, [sp, #-16]!
  402dd4:	mov	x29, sp
  402dd8:	cbz	w0, 402dfc <ferror@plt+0x106c>
  402ddc:	cmp	w0, #0x1
  402de0:	b.eq	402e18 <ferror@plt+0x1088>  // b.none
  402de4:	mov	w2, #0x5                   	// #5
  402de8:	adrp	x1, 405000 <ferror@plt+0x3270>
  402dec:	add	x1, x1, #0x98
  402df0:	mov	x0, #0x0                   	// #0
  402df4:	bl	401cb0 <dcgettext@plt>
  402df8:	b	402e10 <ferror@plt+0x1080>
  402dfc:	mov	w2, #0x5                   	// #5
  402e00:	adrp	x1, 405000 <ferror@plt+0x3270>
  402e04:	add	x1, x1, #0x78
  402e08:	mov	x0, #0x0                   	// #0
  402e0c:	bl	401cb0 <dcgettext@plt>
  402e10:	ldp	x29, x30, [sp], #16
  402e14:	ret
  402e18:	mov	w2, #0x5                   	// #5
  402e1c:	adrp	x1, 405000 <ferror@plt+0x3270>
  402e20:	add	x1, x1, #0x88
  402e24:	mov	x0, #0x0                   	// #0
  402e28:	bl	401cb0 <dcgettext@plt>
  402e2c:	b	402e10 <ferror@plt+0x1080>
  402e30:	stp	x29, x30, [sp, #-48]!
  402e34:	mov	x29, sp
  402e38:	stp	x19, x20, [sp, #16]
  402e3c:	str	x21, [sp, #32]
  402e40:	mov	x21, x0
  402e44:	mov	w1, #0x2f                  	// #47
  402e48:	bl	401b00 <strrchr@plt>
  402e4c:	cbz	x0, 402ea8 <ferror@plt+0x1118>
  402e50:	sub	x19, x0, x21
  402e54:	add	x0, x19, #0xb
  402e58:	bl	401a90 <xmalloc@plt>
  402e5c:	mov	x20, x0
  402e60:	mov	x2, x19
  402e64:	mov	x1, x21
  402e68:	bl	401910 <memcpy@plt>
  402e6c:	add	x1, x19, #0x1
  402e70:	mov	w0, #0x2f                  	// #47
  402e74:	strb	w0, [x20, x19]
  402e78:	add	x2, x20, x1
  402e7c:	adrp	x0, 405000 <ferror@plt+0x3270>
  402e80:	add	x0, x0, #0xb0
  402e84:	ldr	x3, [x0]
  402e88:	str	x3, [x20, x1]
  402e8c:	ldrb	w0, [x0, #8]
  402e90:	strb	w0, [x2, #8]
  402e94:	mov	x0, x20
  402e98:	ldp	x19, x20, [sp, #16]
  402e9c:	ldr	x21, [sp, #32]
  402ea0:	ldp	x29, x30, [sp], #48
  402ea4:	ret
  402ea8:	mov	x0, #0x9                   	// #9
  402eac:	bl	401a90 <xmalloc@plt>
  402eb0:	mov	x20, x0
  402eb4:	mov	x1, #0x0                   	// #0
  402eb8:	b	402e78 <ferror@plt+0x10e8>
  402ebc:	stp	x29, x30, [sp, #-32]!
  402ec0:	mov	x29, sp
  402ec4:	stp	x19, x20, [sp, #16]
  402ec8:	mov	x19, x0
  402ecc:	bl	401a70 <bfd_get_error@plt>
  402ed0:	cbnz	w0, 402f2c <ferror@plt+0x119c>
  402ed4:	mov	w2, #0x5                   	// #5
  402ed8:	adrp	x1, 405000 <ferror@plt+0x3270>
  402edc:	add	x1, x1, #0xc0
  402ee0:	mov	x0, #0x0                   	// #0
  402ee4:	bl	401cb0 <dcgettext@plt>
  402ee8:	mov	x20, x0
  402eec:	adrp	x0, 417000 <ferror@plt+0x15270>
  402ef0:	ldr	x0, [x0, #880]
  402ef4:	bl	401c40 <fflush@plt>
  402ef8:	cbz	x19, 402f38 <ferror@plt+0x11a8>
  402efc:	mov	x4, x20
  402f00:	mov	x3, x19
  402f04:	adrp	x0, 417000 <ferror@plt+0x15270>
  402f08:	ldr	x2, [x0, #2176]
  402f0c:	adrp	x1, 405000 <ferror@plt+0x3270>
  402f10:	add	x1, x1, #0xd8
  402f14:	adrp	x0, 417000 <ferror@plt+0x15270>
  402f18:	ldr	x0, [x0, #856]
  402f1c:	bl	401d70 <fprintf@plt>
  402f20:	ldp	x19, x20, [sp, #16]
  402f24:	ldp	x29, x30, [sp], #32
  402f28:	ret
  402f2c:	bl	401ca0 <bfd_errmsg@plt>
  402f30:	mov	x20, x0
  402f34:	b	402eec <ferror@plt+0x115c>
  402f38:	mov	x3, x20
  402f3c:	adrp	x0, 417000 <ferror@plt+0x15270>
  402f40:	ldr	x2, [x0, #2176]
  402f44:	adrp	x1, 405000 <ferror@plt+0x3270>
  402f48:	add	x1, x1, #0x5d0
  402f4c:	adrp	x0, 417000 <ferror@plt+0x15270>
  402f50:	ldr	x0, [x0, #856]
  402f54:	bl	401d70 <fprintf@plt>
  402f58:	b	402f20 <ferror@plt+0x1190>
  402f5c:	stp	x29, x30, [sp, #-64]!
  402f60:	mov	x29, sp
  402f64:	stp	x19, x20, [sp, #16]
  402f68:	stp	x21, x22, [sp, #32]
  402f6c:	str	x23, [sp, #48]
  402f70:	mov	x22, x0
  402f74:	mov	x21, x1
  402f78:	ldr	w1, [x1, #12]
  402f7c:	add	w1, w1, #0x1
  402f80:	str	w1, [x21, #12]
  402f84:	sxtw	x0, w1
  402f88:	add	x3, x0, w1, sxtw #1
  402f8c:	ldr	x2, [x21, #16]
  402f90:	cmp	x2, x3, lsl #5
  402f94:	b.cs	402fd0 <ferror@plt+0x1240>  // b.hs, b.nlast
  402f98:	lsl	x19, x3, #6
  402f9c:	cmp	w1, #0x3f
  402fa0:	mov	x0, #0x3000                	// #12288
  402fa4:	csel	x19, x19, x0, gt
  402fa8:	mov	x1, x19
  402fac:	ldr	x0, [x21, #24]
  402fb0:	bl	401a30 <xrealloc@plt>
  402fb4:	str	x0, [x21, #24]
  402fb8:	ldr	x3, [x21, #16]
  402fbc:	sub	x2, x19, x3
  402fc0:	mov	w1, #0x0                   	// #0
  402fc4:	add	x0, x0, x3
  402fc8:	bl	401a80 <memset@plt>
  402fcc:	str	x19, [x21, #16]
  402fd0:	ldr	x1, [x22]
  402fd4:	ldrsw	x0, [x21, #12]
  402fd8:	ldr	x2, [x21, #24]
  402fdc:	add	x0, x0, x0, lsl #1
  402fe0:	add	x0, x2, x0, lsl #5
  402fe4:	stur	x1, [x0, #-96]
  402fe8:	mov	w2, #0x5                   	// #5
  402fec:	adrp	x1, 405000 <ferror@plt+0x3270>
  402ff0:	add	x1, x1, #0xe8
  402ff4:	mov	x0, #0x0                   	// #0
  402ff8:	bl	401cb0 <dcgettext@plt>
  402ffc:	mov	x19, x0
  403000:	ldr	x23, [x22]
  403004:	ldr	w0, [x22, #16]
  403008:	bl	402dd0 <ferror@plt+0x1040>
  40300c:	mov	x20, x0
  403010:	ldr	w0, [x22, #12]
  403014:	bl	402dd0 <ferror@plt+0x1040>
  403018:	mov	x3, x0
  40301c:	mov	x2, x20
  403020:	mov	x1, x23
  403024:	mov	x0, x19
  403028:	bl	401cf0 <printf@plt>
  40302c:	ldr	x1, [x22]
  403030:	ldr	x0, [x21]
  403034:	bl	401c10 <bfd_openw@plt>
  403038:	mov	x20, x0
  40303c:	cbz	x0, 403060 <ferror@plt+0x12d0>
  403040:	mov	w1, #0x1                   	// #1
  403044:	bl	401b20 <bfd_set_format@plt>
  403048:	mov	w19, #0x2                   	// #2
  40304c:	cbz	w0, 403074 <ferror@plt+0x12e4>
  403050:	adrp	x22, 405000 <ferror@plt+0x3270>
  403054:	add	x22, x22, #0x108
  403058:	mov	w23, #0x1                   	// #1
  40305c:	b	4030f4 <ferror@plt+0x1364>
  403060:	ldr	x0, [x21]
  403064:	bl	402ebc <ferror@plt+0x112c>
  403068:	mov	w0, #0x1                   	// #1
  40306c:	str	w0, [x21, #8]
  403070:	b	403088 <ferror@plt+0x12f8>
  403074:	bl	401a70 <bfd_get_error@plt>
  403078:	cmp	w0, #0x5
  40307c:	b.ne	4030a0 <ferror@plt+0x1310>  // b.any
  403080:	mov	x0, x20
  403084:	bl	401b70 <bfd_close_all_done@plt>
  403088:	ldr	w0, [x21, #8]
  40308c:	ldp	x19, x20, [sp, #16]
  403090:	ldp	x21, x22, [sp, #32]
  403094:	ldr	x23, [sp, #48]
  403098:	ldp	x29, x30, [sp], #64
  40309c:	ret
  4030a0:	ldr	x0, [x22]
  4030a4:	bl	402ebc <ferror@plt+0x112c>
  4030a8:	mov	w0, #0x1                   	// #1
  4030ac:	str	w0, [x21, #8]
  4030b0:	b	403080 <ferror@plt+0x12f0>
  4030b4:	mov	x1, #0x0                   	// #0
  4030b8:	mov	w0, w19
  4030bc:	bl	401bc0 <bfd_printable_arch_mach@plt>
  4030c0:	mov	x1, x0
  4030c4:	mov	x0, x22
  4030c8:	bl	401cf0 <printf@plt>
  4030cc:	ldrsw	x2, [x21, #12]
  4030d0:	ldr	x0, [x21, #24]
  4030d4:	add	x2, x2, x2, lsl #1
  4030d8:	add	x2, x0, x2, lsl #5
  4030dc:	sub	w0, w19, #0x2
  4030e0:	add	x2, x2, x0
  4030e4:	sturb	w23, [x2, #-88]
  4030e8:	add	w19, w19, #0x1
  4030ec:	cmp	w19, #0x59
  4030f0:	b.eq	403080 <ferror@plt+0x12f0>  // b.none
  4030f4:	ldr	x0, [x20, #8]
  4030f8:	ldr	x3, [x0, #656]
  4030fc:	mov	x2, #0x0                   	// #0
  403100:	mov	w1, w19
  403104:	mov	x0, x20
  403108:	blr	x3
  40310c:	cbz	w0, 4030e8 <ferror@plt+0x1358>
  403110:	b	4030b4 <ferror@plt+0x1324>
  403114:	stp	x29, x30, [sp, #-16]!
  403118:	mov	x29, sp
  40311c:	bl	402ebc <ferror@plt+0x112c>
  403120:	mov	w0, #0x1                   	// #1
  403124:	bl	401c70 <xexit@plt>
  403128:	stp	x29, x30, [sp, #-80]!
  40312c:	mov	x29, sp
  403130:	stp	x19, x20, [sp, #16]
  403134:	str	x21, [sp, #32]
  403138:	mov	x21, x0
  40313c:	mov	x19, x1
  403140:	adrp	x0, 417000 <ferror@plt+0x15270>
  403144:	ldr	x0, [x0, #880]
  403148:	bl	401c40 <fflush@plt>
  40314c:	adrp	x20, 417000 <ferror@plt+0x15270>
  403150:	adrp	x0, 417000 <ferror@plt+0x15270>
  403154:	ldr	x2, [x0, #2176]
  403158:	adrp	x1, 405000 <ferror@plt+0x3270>
  40315c:	add	x1, x1, #0x110
  403160:	ldr	x0, [x20, #856]
  403164:	bl	401d70 <fprintf@plt>
  403168:	ldp	x0, x1, [x19]
  40316c:	stp	x0, x1, [sp, #48]
  403170:	ldp	x0, x1, [x19, #16]
  403174:	stp	x0, x1, [sp, #64]
  403178:	add	x2, sp, #0x30
  40317c:	mov	x1, x21
  403180:	ldr	x0, [x20, #856]
  403184:	bl	401ce0 <vfprintf@plt>
  403188:	ldr	x1, [x20, #856]
  40318c:	mov	w0, #0xa                   	// #10
  403190:	bl	4019d0 <putc@plt>
  403194:	ldp	x19, x20, [sp, #16]
  403198:	ldr	x21, [sp, #32]
  40319c:	ldp	x29, x30, [sp], #80
  4031a0:	ret
  4031a4:	stp	x29, x30, [sp, #-272]!
  4031a8:	mov	x29, sp
  4031ac:	str	x1, [sp, #216]
  4031b0:	str	x2, [sp, #224]
  4031b4:	str	x3, [sp, #232]
  4031b8:	str	x4, [sp, #240]
  4031bc:	str	x5, [sp, #248]
  4031c0:	str	x6, [sp, #256]
  4031c4:	str	x7, [sp, #264]
  4031c8:	str	q0, [sp, #80]
  4031cc:	str	q1, [sp, #96]
  4031d0:	str	q2, [sp, #112]
  4031d4:	str	q3, [sp, #128]
  4031d8:	str	q4, [sp, #144]
  4031dc:	str	q5, [sp, #160]
  4031e0:	str	q6, [sp, #176]
  4031e4:	str	q7, [sp, #192]
  4031e8:	add	x1, sp, #0x110
  4031ec:	str	x1, [sp, #48]
  4031f0:	str	x1, [sp, #56]
  4031f4:	add	x1, sp, #0xd0
  4031f8:	str	x1, [sp, #64]
  4031fc:	mov	w1, #0xffffffc8            	// #-56
  403200:	str	w1, [sp, #72]
  403204:	mov	w1, #0xffffff80            	// #-128
  403208:	str	w1, [sp, #76]
  40320c:	ldp	x2, x3, [sp, #48]
  403210:	stp	x2, x3, [sp, #16]
  403214:	ldp	x2, x3, [sp, #64]
  403218:	stp	x2, x3, [sp, #32]
  40321c:	add	x1, sp, #0x10
  403220:	bl	403128 <ferror@plt+0x1398>
  403224:	mov	w0, #0x1                   	// #1
  403228:	bl	401c70 <xexit@plt>
  40322c:	stp	x29, x30, [sp, #-272]!
  403230:	mov	x29, sp
  403234:	str	x1, [sp, #216]
  403238:	str	x2, [sp, #224]
  40323c:	str	x3, [sp, #232]
  403240:	str	x4, [sp, #240]
  403244:	str	x5, [sp, #248]
  403248:	str	x6, [sp, #256]
  40324c:	str	x7, [sp, #264]
  403250:	str	q0, [sp, #80]
  403254:	str	q1, [sp, #96]
  403258:	str	q2, [sp, #112]
  40325c:	str	q3, [sp, #128]
  403260:	str	q4, [sp, #144]
  403264:	str	q5, [sp, #160]
  403268:	str	q6, [sp, #176]
  40326c:	str	q7, [sp, #192]
  403270:	add	x1, sp, #0x110
  403274:	str	x1, [sp, #48]
  403278:	str	x1, [sp, #56]
  40327c:	add	x1, sp, #0xd0
  403280:	str	x1, [sp, #64]
  403284:	mov	w1, #0xffffffc8            	// #-56
  403288:	str	w1, [sp, #72]
  40328c:	mov	w1, #0xffffff80            	// #-128
  403290:	str	w1, [sp, #76]
  403294:	ldp	x2, x3, [sp, #48]
  403298:	stp	x2, x3, [sp, #16]
  40329c:	ldp	x2, x3, [sp, #64]
  4032a0:	stp	x2, x3, [sp, #32]
  4032a4:	add	x1, sp, #0x10
  4032a8:	bl	403128 <ferror@plt+0x1398>
  4032ac:	ldp	x29, x30, [sp], #272
  4032b0:	ret
  4032b4:	stp	x29, x30, [sp, #-32]!
  4032b8:	mov	x29, sp
  4032bc:	adrp	x0, 405000 <ferror@plt+0x3270>
  4032c0:	add	x0, x0, #0x118
  4032c4:	bl	4019a0 <bfd_set_default_target@plt>
  4032c8:	cbz	w0, 4032d4 <ferror@plt+0x1544>
  4032cc:	ldp	x29, x30, [sp], #32
  4032d0:	ret
  4032d4:	str	x19, [sp, #16]
  4032d8:	mov	w2, #0x5                   	// #5
  4032dc:	adrp	x1, 405000 <ferror@plt+0x3270>
  4032e0:	add	x1, x1, #0x138
  4032e4:	mov	x0, #0x0                   	// #0
  4032e8:	bl	401cb0 <dcgettext@plt>
  4032ec:	mov	x19, x0
  4032f0:	bl	401a70 <bfd_get_error@plt>
  4032f4:	bl	401ca0 <bfd_errmsg@plt>
  4032f8:	mov	x2, x0
  4032fc:	adrp	x1, 405000 <ferror@plt+0x3270>
  403300:	add	x1, x1, #0x118
  403304:	mov	x0, x19
  403308:	bl	4031a4 <ferror@plt+0x1414>
  40330c:	stp	x29, x30, [sp, #-48]!
  403310:	mov	x29, sp
  403314:	stp	x19, x20, [sp, #16]
  403318:	mov	x19, x0
  40331c:	adrp	x0, 417000 <ferror@plt+0x15270>
  403320:	ldr	x0, [x0, #880]
  403324:	bl	401c40 <fflush@plt>
  403328:	adrp	x0, 417000 <ferror@plt+0x15270>
  40332c:	ldr	x20, [x0, #856]
  403330:	mov	w2, #0x5                   	// #5
  403334:	adrp	x1, 405000 <ferror@plt+0x3270>
  403338:	add	x1, x1, #0x168
  40333c:	mov	x0, #0x0                   	// #0
  403340:	bl	401cb0 <dcgettext@plt>
  403344:	adrp	x1, 417000 <ferror@plt+0x15270>
  403348:	ldr	x2, [x1, #2176]
  40334c:	mov	x1, x0
  403350:	mov	x0, x20
  403354:	bl	401d70 <fprintf@plt>
  403358:	ldr	x2, [x19]
  40335c:	cbz	x2, 403388 <ferror@plt+0x15f8>
  403360:	str	x21, [sp, #32]
  403364:	adrp	x20, 405000 <ferror@plt+0x3270>
  403368:	add	x20, x20, #0x2f8
  40336c:	adrp	x21, 417000 <ferror@plt+0x15270>
  403370:	mov	x1, x20
  403374:	ldr	x0, [x21, #856]
  403378:	bl	401d70 <fprintf@plt>
  40337c:	ldr	x2, [x19, #8]!
  403380:	cbnz	x2, 403370 <ferror@plt+0x15e0>
  403384:	ldr	x21, [sp, #32]
  403388:	adrp	x0, 417000 <ferror@plt+0x15270>
  40338c:	ldr	x1, [x0, #856]
  403390:	mov	w0, #0xa                   	// #10
  403394:	bl	4019e0 <fputc@plt>
  403398:	ldp	x19, x20, [sp, #16]
  40339c:	ldp	x29, x30, [sp], #48
  4033a0:	ret
  4033a4:	stp	x29, x30, [sp, #-48]!
  4033a8:	mov	x29, sp
  4033ac:	stp	x19, x20, [sp, #16]
  4033b0:	stp	x21, x22, [sp, #32]
  4033b4:	mov	x20, x1
  4033b8:	cbz	x0, 403438 <ferror@plt+0x16a8>
  4033bc:	mov	x19, x0
  4033c0:	mov	w2, #0x5                   	// #5
  4033c4:	adrp	x1, 405000 <ferror@plt+0x3270>
  4033c8:	add	x1, x1, #0x198
  4033cc:	mov	x0, #0x0                   	// #0
  4033d0:	bl	401cb0 <dcgettext@plt>
  4033d4:	mov	x2, x19
  4033d8:	mov	x1, x0
  4033dc:	mov	x0, x20
  4033e0:	bl	401d70 <fprintf@plt>
  4033e4:	bl	401a50 <bfd_target_list@plt>
  4033e8:	mov	x22, x0
  4033ec:	ldr	x2, [x0]
  4033f0:	cbz	x2, 403414 <ferror@plt+0x1684>
  4033f4:	add	x19, x0, #0x8
  4033f8:	adrp	x21, 405000 <ferror@plt+0x3270>
  4033fc:	add	x21, x21, #0x2f8
  403400:	mov	x1, x21
  403404:	mov	x0, x20
  403408:	bl	401d70 <fprintf@plt>
  40340c:	ldr	x2, [x19], #8
  403410:	cbnz	x2, 403400 <ferror@plt+0x1670>
  403414:	mov	x1, x20
  403418:	mov	w0, #0xa                   	// #10
  40341c:	bl	4019e0 <fputc@plt>
  403420:	mov	x0, x22
  403424:	bl	401c00 <free@plt>
  403428:	ldp	x19, x20, [sp, #16]
  40342c:	ldp	x21, x22, [sp, #32]
  403430:	ldp	x29, x30, [sp], #48
  403434:	ret
  403438:	mov	w2, #0x5                   	// #5
  40343c:	adrp	x1, 405000 <ferror@plt+0x3270>
  403440:	add	x1, x1, #0x180
  403444:	mov	x0, #0x0                   	// #0
  403448:	bl	401cb0 <dcgettext@plt>
  40344c:	mov	x1, x0
  403450:	mov	x0, x20
  403454:	bl	401d70 <fprintf@plt>
  403458:	b	4033e4 <ferror@plt+0x1654>
  40345c:	stp	x29, x30, [sp, #-48]!
  403460:	mov	x29, sp
  403464:	stp	x19, x20, [sp, #16]
  403468:	stp	x21, x22, [sp, #32]
  40346c:	mov	x20, x1
  403470:	cbz	x0, 4034f0 <ferror@plt+0x1760>
  403474:	mov	x19, x0
  403478:	mov	w2, #0x5                   	// #5
  40347c:	adrp	x1, 405000 <ferror@plt+0x3270>
  403480:	add	x1, x1, #0x1d0
  403484:	mov	x0, #0x0                   	// #0
  403488:	bl	401cb0 <dcgettext@plt>
  40348c:	mov	x2, x19
  403490:	mov	x1, x0
  403494:	mov	x0, x20
  403498:	bl	401d70 <fprintf@plt>
  40349c:	bl	401990 <bfd_arch_list@plt>
  4034a0:	mov	x22, x0
  4034a4:	ldr	x2, [x0]
  4034a8:	cbz	x2, 4034cc <ferror@plt+0x173c>
  4034ac:	mov	x19, x0
  4034b0:	adrp	x21, 405000 <ferror@plt+0x3270>
  4034b4:	add	x21, x21, #0x2f8
  4034b8:	mov	x1, x21
  4034bc:	mov	x0, x20
  4034c0:	bl	401d70 <fprintf@plt>
  4034c4:	ldr	x2, [x19, #8]!
  4034c8:	cbnz	x2, 4034b8 <ferror@plt+0x1728>
  4034cc:	mov	x1, x20
  4034d0:	mov	w0, #0xa                   	// #10
  4034d4:	bl	4019e0 <fputc@plt>
  4034d8:	mov	x0, x22
  4034dc:	bl	401c00 <free@plt>
  4034e0:	ldp	x19, x20, [sp, #16]
  4034e4:	ldp	x21, x22, [sp, #32]
  4034e8:	ldp	x29, x30, [sp], #48
  4034ec:	ret
  4034f0:	mov	w2, #0x5                   	// #5
  4034f4:	adrp	x1, 405000 <ferror@plt+0x3270>
  4034f8:	add	x1, x1, #0x1b0
  4034fc:	mov	x0, #0x0                   	// #0
  403500:	bl	401cb0 <dcgettext@plt>
  403504:	mov	x1, x0
  403508:	mov	x0, x20
  40350c:	bl	401d70 <fprintf@plt>
  403510:	b	40349c <ferror@plt+0x170c>
  403514:	stp	x29, x30, [sp, #-160]!
  403518:	mov	x29, sp
  40351c:	stp	x19, x20, [sp, #16]
  403520:	mov	w2, #0x5                   	// #5
  403524:	adrp	x1, 405000 <ferror@plt+0x3270>
  403528:	add	x1, x1, #0x1f0
  40352c:	mov	x0, #0x0                   	// #0
  403530:	bl	401cb0 <dcgettext@plt>
  403534:	adrp	x1, 405000 <ferror@plt+0x3270>
  403538:	add	x1, x1, #0x210
  40353c:	bl	401cf0 <printf@plt>
  403540:	mov	x0, #0x0                   	// #0
  403544:	bl	404a08 <ferror@plt+0x2c78>
  403548:	str	x0, [sp, #128]
  40354c:	str	wzr, [sp, #136]
  403550:	str	wzr, [sp, #140]
  403554:	str	xzr, [sp, #144]
  403558:	str	xzr, [sp, #152]
  40355c:	add	x1, sp, #0x80
  403560:	adrp	x0, 402000 <ferror@plt+0x270>
  403564:	add	x0, x0, #0xf5c
  403568:	bl	401bf0 <bfd_iterate_over_targets@plt>
  40356c:	ldr	x0, [sp, #128]
  403570:	bl	401d60 <unlink@plt>
  403574:	ldr	x0, [sp, #128]
  403578:	bl	401c00 <free@plt>
  40357c:	ldr	w19, [sp, #136]
  403580:	cbz	w19, 403594 <ferror@plt+0x1804>
  403584:	ldr	w0, [sp, #136]
  403588:	ldp	x19, x20, [sp, #16]
  40358c:	ldp	x29, x30, [sp], #160
  403590:	ret
  403594:	stp	x21, x22, [sp, #32]
  403598:	stp	x23, x24, [sp, #48]
  40359c:	stp	x25, x26, [sp, #64]
  4035a0:	stp	x27, x28, [sp, #80]
  4035a4:	mov	w24, w19
  4035a8:	mov	w20, #0x2                   	// #2
  4035ac:	mov	x1, #0x0                   	// #0
  4035b0:	mov	w0, w20
  4035b4:	bl	401bc0 <bfd_printable_arch_mach@plt>
  4035b8:	bl	401940 <strlen@plt>
  4035bc:	cmp	w24, w0
  4035c0:	csel	w24, w24, w0, ge  // ge = tcont
  4035c4:	add	w20, w20, #0x1
  4035c8:	cmp	w20, #0x59
  4035cc:	b.ne	4035ac <ferror@plt+0x181c>  // b.any
  4035d0:	adrp	x0, 405000 <ferror@plt+0x3270>
  4035d4:	add	x0, x0, #0x228
  4035d8:	bl	401d30 <getenv@plt>
  4035dc:	mov	w1, #0x50                  	// #80
  4035e0:	cbz	x0, 4035fc <ferror@plt+0x186c>
  4035e4:	mov	w2, #0xa                   	// #10
  4035e8:	mov	x1, #0x0                   	// #0
  4035ec:	bl	401bd0 <strtol@plt>
  4035f0:	cmp	w0, #0x0
  4035f4:	mov	w1, #0x50                  	// #80
  4035f8:	csel	w1, w0, w1, ne  // ne = any
  4035fc:	ldr	w23, [sp, #140]
  403600:	cmp	w23, #0x0
  403604:	b.le	403824 <ferror@plt+0x1a94>
  403608:	sub	w1, w1, w24
  40360c:	sub	w0, w1, #0x1
  403610:	str	w0, [sp, #124]
  403614:	adrp	x25, 417000 <ferror@plt+0x15270>
  403618:	adrp	x0, 405000 <ferror@plt+0x3270>
  40361c:	add	x0, x0, #0x240
  403620:	str	x0, [sp, #112]
  403624:	b	403724 <ferror@plt+0x1994>
  403628:	adrp	x2, 405000 <ferror@plt+0x3270>
  40362c:	add	x2, x2, #0x230
  403630:	add	w1, w24, #0x1
  403634:	adrp	x0, 405000 <ferror@plt+0x3270>
  403638:	add	x0, x0, #0x238
  40363c:	bl	401cf0 <printf@plt>
  403640:	cmp	w19, w20
  403644:	b.ne	40378c <ferror@plt+0x19fc>  // b.any
  403648:	b	4037c8 <ferror@plt+0x1a38>
  40364c:	ldr	x1, [x25, #880]
  403650:	ldr	x0, [x0, x23]
  403654:	bl	401950 <fputs@plt>
  403658:	add	x23, x23, #0x60
  40365c:	cmp	x21, x23
  403660:	b.eq	4036b0 <ferror@plt+0x1920>  // b.none
  403664:	ldr	x1, [x25, #880]
  403668:	mov	w0, #0x20                  	// #32
  40366c:	bl	4019d0 <putc@plt>
  403670:	ldr	x0, [sp, #152]
  403674:	add	x1, x0, x23
  403678:	add	x1, x1, x28
  40367c:	ldrb	w1, [x1, #8]
  403680:	cbnz	w1, 40364c <ferror@plt+0x18bc>
  403684:	ldr	x0, [x0, x23]
  403688:	bl	401940 <strlen@plt>
  40368c:	sub	w26, w0, #0x1
  403690:	cbz	w0, 403658 <ferror@plt+0x18c8>
  403694:	ldr	x1, [x25, #880]
  403698:	mov	w0, w27
  40369c:	bl	4019d0 <putc@plt>
  4036a0:	sub	w26, w26, #0x1
  4036a4:	cmn	w26, #0x1
  4036a8:	b.ne	403694 <ferror@plt+0x1904>  // b.any
  4036ac:	b	403658 <ferror@plt+0x18c8>
  4036b0:	ldr	x1, [x25, #880]
  4036b4:	mov	w0, #0xa                   	// #10
  4036b8:	bl	4019d0 <putc@plt>
  4036bc:	add	w22, w22, #0x1
  4036c0:	cmp	w22, #0x59
  4036c4:	b.eq	403714 <ferror@plt+0x1984>  // b.none
  4036c8:	mov	x1, #0x0                   	// #0
  4036cc:	mov	w0, w22
  4036d0:	bl	401bc0 <bfd_printable_arch_mach@plt>
  4036d4:	ldr	x1, [sp, #112]
  4036d8:	bl	401bb0 <strcmp@plt>
  4036dc:	cbz	w0, 4036bc <ferror@plt+0x192c>
  4036e0:	mov	x1, #0x0                   	// #0
  4036e4:	mov	w0, w22
  4036e8:	bl	401bc0 <bfd_printable_arch_mach@plt>
  4036ec:	mov	x2, x0
  4036f0:	mov	w1, w24
  4036f4:	ldr	x0, [sp, #104]
  4036f8:	bl	401cf0 <printf@plt>
  4036fc:	cmp	w20, w19
  403700:	b.eq	4036b0 <ferror@plt+0x1920>  // b.none
  403704:	ldr	x23, [sp, #96]
  403708:	sub	w28, w22, #0x2
  40370c:	mov	w27, #0x2d                  	// #45
  403710:	b	403670 <ferror@plt+0x18e0>
  403714:	ldr	w23, [sp, #140]
  403718:	cmp	w23, w20
  40371c:	b.le	403810 <ferror@plt+0x1a80>
  403720:	mov	w19, w20
  403724:	ldr	w22, [sp, #124]
  403728:	cmp	w19, w23
  40372c:	b.ge	403838 <ferror@plt+0x1aa8>  // b.tcont
  403730:	sxtw	x26, w19
  403734:	add	x21, x26, w19, sxtw #1
  403738:	lsl	x0, x21, #5
  40373c:	mov	x27, x0
  403740:	ldr	x21, [sp, #152]
  403744:	add	x21, x21, x0
  403748:	mov	w20, w19
  40374c:	ldr	x0, [x21]
  403750:	bl	401940 <strlen@plt>
  403754:	sub	w22, w22, #0x1
  403758:	subs	w22, w22, w0
  40375c:	b.mi	403628 <ferror@plt+0x1898>  // b.first
  403760:	add	w20, w20, #0x1
  403764:	add	x21, x21, #0x60
  403768:	cmp	w20, w23
  40376c:	b.ne	40374c <ferror@plt+0x19bc>  // b.any
  403770:	adrp	x2, 405000 <ferror@plt+0x3270>
  403774:	add	x2, x2, #0x230
  403778:	add	w1, w24, #0x1
  40377c:	adrp	x0, 405000 <ferror@plt+0x3270>
  403780:	add	x0, x0, #0x238
  403784:	bl	401cf0 <printf@plt>
  403788:	mov	w20, w23
  40378c:	mvn	w0, w19
  403790:	add	w0, w0, w20
  403794:	add	x26, x26, #0x1
  403798:	add	x26, x0, x26
  40379c:	add	x26, x26, x26, lsl #1
  4037a0:	lsl	x26, x26, #5
  4037a4:	adrp	x21, 405000 <ferror@plt+0x3270>
  4037a8:	add	x21, x21, #0x290
  4037ac:	ldr	x0, [sp, #152]
  4037b0:	ldr	x1, [x0, x27]
  4037b4:	mov	x0, x21
  4037b8:	bl	401cf0 <printf@plt>
  4037bc:	add	x27, x27, #0x60
  4037c0:	cmp	x27, x26
  4037c4:	b.ne	4037ac <ferror@plt+0x1a1c>  // b.any
  4037c8:	ldr	x1, [x25, #880]
  4037cc:	mov	w0, #0xa                   	// #10
  4037d0:	bl	4019d0 <putc@plt>
  4037d4:	sxtw	x0, w19
  4037d8:	add	x1, x0, w19, sxtw #1
  4037dc:	lsl	x1, x1, #5
  4037e0:	str	x1, [sp, #96]
  4037e4:	mvn	w21, w19
  4037e8:	add	w21, w21, w20
  4037ec:	add	x0, x0, #0x1
  4037f0:	add	x21, x21, x0
  4037f4:	add	x21, x21, x21, lsl #1
  4037f8:	lsl	x21, x21, #5
  4037fc:	mov	w22, #0x2                   	// #2
  403800:	adrp	x0, 405000 <ferror@plt+0x3270>
  403804:	add	x0, x0, #0x250
  403808:	str	x0, [sp, #104]
  40380c:	b	4036c8 <ferror@plt+0x1938>
  403810:	ldp	x21, x22, [sp, #32]
  403814:	ldp	x23, x24, [sp, #48]
  403818:	ldp	x25, x26, [sp, #64]
  40381c:	ldp	x27, x28, [sp, #80]
  403820:	b	403584 <ferror@plt+0x17f4>
  403824:	ldp	x21, x22, [sp, #32]
  403828:	ldp	x23, x24, [sp, #48]
  40382c:	ldp	x25, x26, [sp, #64]
  403830:	ldp	x27, x28, [sp, #80]
  403834:	b	403584 <ferror@plt+0x17f4>
  403838:	adrp	x2, 405000 <ferror@plt+0x3270>
  40383c:	add	x2, x2, #0x230
  403840:	add	w1, w24, #0x1
  403844:	adrp	x0, 405000 <ferror@plt+0x3270>
  403848:	add	x0, x0, #0x238
  40384c:	bl	401cf0 <printf@plt>
  403850:	mov	w20, w19
  403854:	b	4037c8 <ferror@plt+0x1a38>
  403858:	stp	x29, x30, [sp, #-240]!
  40385c:	mov	x29, sp
  403860:	stp	x19, x20, [sp, #16]
  403864:	str	x21, [sp, #32]
  403868:	mov	x21, x0
  40386c:	mov	x19, x1
  403870:	mov	w20, w3
  403874:	cbz	w2, 403890 <ferror@plt+0x1b00>
  403878:	ldr	x0, [x1, #8]
  40387c:	ldr	x2, [x0, #480]
  403880:	add	x1, sp, #0x70
  403884:	mov	x0, x19
  403888:	blr	x2
  40388c:	cbz	w0, 4038cc <ferror@plt+0x1b3c>
  403890:	mov	x1, x21
  403894:	ldr	x0, [x19]
  403898:	bl	401950 <fputs@plt>
  40389c:	cbz	w20, 4038b0 <ferror@plt+0x1b20>
  4038a0:	ldrb	w0, [x19, #76]
  4038a4:	tbz	w0, #7, 403964 <ferror@plt+0x1bd4>
  4038a8:	ldr	x2, [x19, #96]
  4038ac:	cbnz	x2, 403950 <ferror@plt+0x1bc0>
  4038b0:	mov	x1, x21
  4038b4:	mov	w0, #0xa                   	// #10
  4038b8:	bl	4019e0 <fputc@plt>
  4038bc:	ldp	x19, x20, [sp, #16]
  4038c0:	ldr	x21, [sp, #32]
  4038c4:	ldp	x29, x30, [sp], #240
  4038c8:	ret
  4038cc:	ldr	x0, [sp, #200]
  4038d0:	str	x0, [sp, #48]
  4038d4:	add	x0, sp, #0x30
  4038d8:	bl	4019f0 <ctime@plt>
  4038dc:	cbz	x0, 403930 <ferror@plt+0x1ba0>
  4038e0:	add	x3, x0, #0x14
  4038e4:	add	x2, x0, #0x4
  4038e8:	adrp	x1, 405000 <ferror@plt+0x3270>
  4038ec:	add	x1, x1, #0x270
  4038f0:	add	x0, sp, #0x48
  4038f4:	bl	4019c0 <sprintf@plt>
  4038f8:	add	x1, sp, #0x38
  4038fc:	ldr	w0, [sp, #128]
  403900:	bl	403ed0 <ferror@plt+0x2140>
  403904:	strb	wzr, [sp, #66]
  403908:	add	x6, sp, #0x48
  40390c:	ldr	x5, [sp, #160]
  403910:	ldr	w4, [sp, #140]
  403914:	ldr	w3, [sp, #136]
  403918:	add	x2, sp, #0x39
  40391c:	adrp	x1, 405000 <ferror@plt+0x3270>
  403920:	add	x1, x1, #0x280
  403924:	mov	x0, x21
  403928:	bl	401d70 <fprintf@plt>
  40392c:	b	403890 <ferror@plt+0x1b00>
  403930:	mov	w2, #0x5                   	// #5
  403934:	adrp	x1, 405000 <ferror@plt+0x3270>
  403938:	add	x1, x1, #0x258
  40393c:	bl	401cb0 <dcgettext@plt>
  403940:	mov	x1, x0
  403944:	add	x0, sp, #0x48
  403948:	bl	4019c0 <sprintf@plt>
  40394c:	b	4038f8 <ferror@plt+0x1b68>
  403950:	adrp	x1, 405000 <ferror@plt+0x3270>
  403954:	add	x1, x1, #0x298
  403958:	mov	x0, x21
  40395c:	bl	401d70 <fprintf@plt>
  403960:	b	4038b0 <ferror@plt+0x1b20>
  403964:	ldr	x2, [x19, #88]
  403968:	cbz	x2, 4038b0 <ferror@plt+0x1b20>
  40396c:	adrp	x1, 405000 <ferror@plt+0x3270>
  403970:	add	x1, x1, #0x298
  403974:	mov	x0, x21
  403978:	bl	401d70 <fprintf@plt>
  40397c:	b	4038b0 <ferror@plt+0x1b20>
  403980:	stp	x29, x30, [sp, #-32]!
  403984:	mov	x29, sp
  403988:	str	x19, [sp, #16]
  40398c:	bl	402e30 <ferror@plt+0x10a0>
  403990:	mov	x19, x0
  403994:	bl	401c60 <mkstemp@plt>
  403998:	cmn	w0, #0x1
  40399c:	b.eq	4039b4 <ferror@plt+0x1c24>  // b.none
  4039a0:	bl	401af0 <close@plt>
  4039a4:	mov	x0, x19
  4039a8:	ldr	x19, [sp, #16]
  4039ac:	ldp	x29, x30, [sp], #32
  4039b0:	ret
  4039b4:	mov	x0, x19
  4039b8:	bl	401c00 <free@plt>
  4039bc:	mov	x19, #0x0                   	// #0
  4039c0:	b	4039a4 <ferror@plt+0x1c14>
  4039c4:	stp	x29, x30, [sp, #-16]!
  4039c8:	mov	x29, sp
  4039cc:	bl	402e30 <ferror@plt+0x10a0>
  4039d0:	bl	401b30 <mkdtemp@plt>
  4039d4:	ldp	x29, x30, [sp], #16
  4039d8:	ret
  4039dc:	stp	x29, x30, [sp, #-48]!
  4039e0:	mov	x29, sp
  4039e4:	stp	x19, x20, [sp, #16]
  4039e8:	mov	x20, x0
  4039ec:	mov	x19, x1
  4039f0:	mov	w2, #0x0                   	// #0
  4039f4:	add	x1, sp, #0x28
  4039f8:	bl	401960 <bfd_scan_vma@plt>
  4039fc:	ldr	x1, [sp, #40]
  403a00:	ldrb	w1, [x1]
  403a04:	cbnz	w1, 403a14 <ferror@plt+0x1c84>
  403a08:	ldp	x19, x20, [sp, #16]
  403a0c:	ldp	x29, x30, [sp], #48
  403a10:	ret
  403a14:	mov	w2, #0x5                   	// #5
  403a18:	adrp	x1, 405000 <ferror@plt+0x3270>
  403a1c:	add	x1, x1, #0x2a0
  403a20:	mov	x0, #0x0                   	// #0
  403a24:	bl	401cb0 <dcgettext@plt>
  403a28:	mov	x2, x20
  403a2c:	mov	x1, x19
  403a30:	bl	4031a4 <ferror@plt+0x1414>
  403a34:	cbz	x0, 403b6c <ferror@plt+0x1ddc>
  403a38:	stp	x29, x30, [sp, #-176]!
  403a3c:	mov	x29, sp
  403a40:	stp	x19, x20, [sp, #16]
  403a44:	mov	x19, x0
  403a48:	add	x2, sp, #0x30
  403a4c:	mov	x1, x0
  403a50:	mov	w0, #0x0                   	// #0
  403a54:	bl	401d50 <__xstat@plt>
  403a58:	tbnz	w0, #31, 403a88 <ferror@plt+0x1cf8>
  403a5c:	ldr	w0, [sp, #64]
  403a60:	and	w0, w0, #0xf000
  403a64:	cmp	w0, #0x4, lsl #12
  403a68:	b.eq	403b00 <ferror@plt+0x1d70>  // b.none
  403a6c:	cmp	w0, #0x8, lsl #12
  403a70:	b.ne	403b24 <ferror@plt+0x1d94>  // b.any
  403a74:	ldr	x0, [sp, #96]
  403a78:	tbnz	x0, #63, 403b48 <ferror@plt+0x1db8>
  403a7c:	ldp	x19, x20, [sp, #16]
  403a80:	ldp	x29, x30, [sp], #176
  403a84:	ret
  403a88:	bl	401d20 <__errno_location@plt>
  403a8c:	mov	x20, x0
  403a90:	ldr	w0, [x0]
  403a94:	cmp	w0, #0x2
  403a98:	b.eq	403adc <ferror@plt+0x1d4c>  // b.none
  403a9c:	str	x21, [sp, #32]
  403aa0:	mov	w2, #0x5                   	// #5
  403aa4:	adrp	x1, 405000 <ferror@plt+0x3270>
  403aa8:	add	x1, x1, #0x2d0
  403aac:	mov	x0, #0x0                   	// #0
  403ab0:	bl	401cb0 <dcgettext@plt>
  403ab4:	mov	x21, x0
  403ab8:	ldr	w0, [x20]
  403abc:	bl	401ae0 <strerror@plt>
  403ac0:	mov	x2, x0
  403ac4:	mov	x1, x19
  403ac8:	mov	x0, x21
  403acc:	bl	40322c <ferror@plt+0x149c>
  403ad0:	mov	x0, #0xffffffffffffffff    	// #-1
  403ad4:	ldr	x21, [sp, #32]
  403ad8:	b	403a7c <ferror@plt+0x1cec>
  403adc:	mov	w2, #0x5                   	// #5
  403ae0:	adrp	x1, 405000 <ferror@plt+0x3270>
  403ae4:	add	x1, x1, #0x2b8
  403ae8:	mov	x0, #0x0                   	// #0
  403aec:	bl	401cb0 <dcgettext@plt>
  403af0:	mov	x1, x19
  403af4:	bl	40322c <ferror@plt+0x149c>
  403af8:	mov	x0, #0xffffffffffffffff    	// #-1
  403afc:	b	403a7c <ferror@plt+0x1cec>
  403b00:	mov	w2, #0x5                   	// #5
  403b04:	adrp	x1, 405000 <ferror@plt+0x3270>
  403b08:	add	x1, x1, #0x300
  403b0c:	mov	x0, #0x0                   	// #0
  403b10:	bl	401cb0 <dcgettext@plt>
  403b14:	mov	x1, x19
  403b18:	bl	40322c <ferror@plt+0x149c>
  403b1c:	mov	x0, #0xffffffffffffffff    	// #-1
  403b20:	b	403a7c <ferror@plt+0x1cec>
  403b24:	mov	w2, #0x5                   	// #5
  403b28:	adrp	x1, 405000 <ferror@plt+0x3270>
  403b2c:	add	x1, x1, #0x320
  403b30:	mov	x0, #0x0                   	// #0
  403b34:	bl	401cb0 <dcgettext@plt>
  403b38:	mov	x1, x19
  403b3c:	bl	40322c <ferror@plt+0x149c>
  403b40:	mov	x0, #0xffffffffffffffff    	// #-1
  403b44:	b	403a7c <ferror@plt+0x1cec>
  403b48:	mov	w2, #0x5                   	// #5
  403b4c:	adrp	x1, 405000 <ferror@plt+0x3270>
  403b50:	add	x1, x1, #0x348
  403b54:	mov	x0, #0x0                   	// #0
  403b58:	bl	401cb0 <dcgettext@plt>
  403b5c:	mov	x1, x19
  403b60:	bl	40322c <ferror@plt+0x149c>
  403b64:	mov	x0, #0xffffffffffffffff    	// #-1
  403b68:	b	403a7c <ferror@plt+0x1cec>
  403b6c:	mov	x0, #0xffffffffffffffff    	// #-1
  403b70:	ret
  403b74:	stp	x29, x30, [sp, #-32]!
  403b78:	mov	x29, sp
  403b7c:	stp	x19, x20, [sp, #16]
  403b80:	cbz	x0, 403c14 <ferror@plt+0x1e84>
  403b84:	mov	x19, x0
  403b88:	ldr	x0, [x0, #208]
  403b8c:	cbz	x0, 403c34 <ferror@plt+0x1ea4>
  403b90:	ldrb	w1, [x0, #76]
  403b94:	tbnz	w1, #7, 403c34 <ferror@plt+0x1ea4>
  403b98:	ldr	x0, [x0]
  403b9c:	bl	401940 <strlen@plt>
  403ba0:	mov	x20, x0
  403ba4:	ldr	x0, [x19]
  403ba8:	bl	401940 <strlen@plt>
  403bac:	add	x20, x20, x0
  403bb0:	add	x20, x20, #0x3
  403bb4:	adrp	x0, 417000 <ferror@plt+0x15270>
  403bb8:	ldr	x0, [x0, #2152]
  403bbc:	cmp	x0, x20
  403bc0:	b.cs	403be0 <ferror@plt+0x1e50>  // b.hs, b.nlast
  403bc4:	cbnz	x0, 403c3c <ferror@plt+0x1eac>
  403bc8:	add	x0, x20, x20, lsr #1
  403bcc:	adrp	x1, 417000 <ferror@plt+0x15270>
  403bd0:	add	x20, x1, #0x868
  403bd4:	str	x0, [x1, #2152]
  403bd8:	bl	401a90 <xmalloc@plt>
  403bdc:	str	x0, [x20, #8]
  403be0:	ldr	x0, [x19, #208]
  403be4:	adrp	x20, 417000 <ferror@plt+0x15270>
  403be8:	add	x20, x20, #0x868
  403bec:	ldr	x3, [x19]
  403bf0:	ldr	x2, [x0]
  403bf4:	adrp	x1, 405000 <ferror@plt+0x3270>
  403bf8:	add	x1, x1, #0x3b0
  403bfc:	ldr	x0, [x20, #8]
  403c00:	bl	4019c0 <sprintf@plt>
  403c04:	ldr	x0, [x20, #8]
  403c08:	ldp	x19, x20, [sp, #16]
  403c0c:	ldp	x29, x30, [sp], #32
  403c10:	ret
  403c14:	adrp	x3, 405000 <ferror@plt+0x3270>
  403c18:	add	x3, x3, #0x3e0
  403c1c:	mov	w2, #0x281                 	// #641
  403c20:	adrp	x1, 405000 <ferror@plt+0x3270>
  403c24:	add	x1, x1, #0x388
  403c28:	adrp	x0, 405000 <ferror@plt+0x3270>
  403c2c:	add	x0, x0, #0x3a0
  403c30:	bl	401d10 <__assert_fail@plt>
  403c34:	ldr	x0, [x19]
  403c38:	b	403c08 <ferror@plt+0x1e78>
  403c3c:	adrp	x0, 417000 <ferror@plt+0x15270>
  403c40:	ldr	x0, [x0, #2160]
  403c44:	bl	401c00 <free@plt>
  403c48:	b	403bc8 <ferror@plt+0x1e38>
  403c4c:	stp	x29, x30, [sp, #-288]!
  403c50:	mov	x29, sp
  403c54:	stp	x19, x20, [sp, #16]
  403c58:	stp	x21, x22, [sp, #32]
  403c5c:	str	x23, [sp, #48]
  403c60:	mov	x19, x0
  403c64:	mov	x22, x1
  403c68:	mov	x21, x2
  403c6c:	mov	x20, x3
  403c70:	str	x4, [sp, #256]
  403c74:	str	x5, [sp, #264]
  403c78:	str	x6, [sp, #272]
  403c7c:	str	x7, [sp, #280]
  403c80:	str	q0, [sp, #128]
  403c84:	str	q1, [sp, #144]
  403c88:	str	q2, [sp, #160]
  403c8c:	str	q3, [sp, #176]
  403c90:	str	q4, [sp, #192]
  403c94:	str	q5, [sp, #208]
  403c98:	str	q6, [sp, #224]
  403c9c:	str	q7, [sp, #240]
  403ca0:	bl	401a70 <bfd_get_error@plt>
  403ca4:	cbnz	w0, 403d34 <ferror@plt+0x1fa4>
  403ca8:	mov	w2, #0x5                   	// #5
  403cac:	adrp	x1, 405000 <ferror@plt+0x3270>
  403cb0:	add	x1, x1, #0xc0
  403cb4:	mov	x0, #0x0                   	// #0
  403cb8:	bl	401cb0 <dcgettext@plt>
  403cbc:	mov	x23, x0
  403cc0:	adrp	x0, 417000 <ferror@plt+0x15270>
  403cc4:	ldr	x0, [x0, #880]
  403cc8:	bl	401c40 <fflush@plt>
  403ccc:	add	x0, sp, #0x120
  403cd0:	str	x0, [sp, #96]
  403cd4:	str	x0, [sp, #104]
  403cd8:	add	x0, sp, #0x100
  403cdc:	str	x0, [sp, #112]
  403ce0:	mov	w0, #0xffffffe0            	// #-32
  403ce4:	str	w0, [sp, #120]
  403ce8:	mov	w0, #0xffffff80            	// #-128
  403cec:	str	w0, [sp, #124]
  403cf0:	adrp	x0, 417000 <ferror@plt+0x15270>
  403cf4:	ldr	x1, [x0, #856]
  403cf8:	adrp	x0, 417000 <ferror@plt+0x15270>
  403cfc:	ldr	x0, [x0, #2176]
  403d00:	bl	401950 <fputs@plt>
  403d04:	cbz	x22, 403d50 <ferror@plt+0x1fc0>
  403d08:	cbz	x19, 403d40 <ferror@plt+0x1fb0>
  403d0c:	cbz	x21, 403d50 <ferror@plt+0x1fc0>
  403d10:	ldr	x3, [x21]
  403d14:	cbz	x3, 403d50 <ferror@plt+0x1fc0>
  403d18:	mov	x2, x19
  403d1c:	adrp	x1, 405000 <ferror@plt+0x3270>
  403d20:	add	x1, x1, #0x3b8
  403d24:	adrp	x0, 417000 <ferror@plt+0x15270>
  403d28:	ldr	x0, [x0, #856]
  403d2c:	bl	401d70 <fprintf@plt>
  403d30:	b	403d68 <ferror@plt+0x1fd8>
  403d34:	bl	401ca0 <bfd_errmsg@plt>
  403d38:	mov	x23, x0
  403d3c:	b	403cc0 <ferror@plt+0x1f30>
  403d40:	mov	x0, x22
  403d44:	bl	403b74 <ferror@plt+0x1de4>
  403d48:	mov	x19, x0
  403d4c:	b	403d0c <ferror@plt+0x1f7c>
  403d50:	mov	x2, x19
  403d54:	adrp	x1, 405000 <ferror@plt+0x3270>
  403d58:	add	x1, x1, #0x3c8
  403d5c:	adrp	x0, 417000 <ferror@plt+0x15270>
  403d60:	ldr	x0, [x0, #856]
  403d64:	bl	401d70 <fprintf@plt>
  403d68:	cbz	x20, 403da8 <ferror@plt+0x2018>
  403d6c:	adrp	x19, 417000 <ferror@plt+0x15270>
  403d70:	ldr	x3, [x19, #856]
  403d74:	mov	x2, #0x2                   	// #2
  403d78:	mov	x1, #0x1                   	// #1
  403d7c:	adrp	x0, 405000 <ferror@plt+0x3270>
  403d80:	add	x0, x0, #0x3d0
  403d84:	bl	401c20 <fwrite@plt>
  403d88:	ldp	x0, x1, [sp, #96]
  403d8c:	stp	x0, x1, [sp, #64]
  403d90:	ldp	x0, x1, [sp, #112]
  403d94:	stp	x0, x1, [sp, #80]
  403d98:	add	x2, sp, #0x40
  403d9c:	mov	x1, x20
  403da0:	ldr	x0, [x19, #856]
  403da4:	bl	401ce0 <vfprintf@plt>
  403da8:	mov	x2, x23
  403dac:	adrp	x1, 405000 <ferror@plt+0x3270>
  403db0:	add	x1, x1, #0x3d8
  403db4:	adrp	x0, 417000 <ferror@plt+0x15270>
  403db8:	ldr	x0, [x0, #856]
  403dbc:	bl	401d70 <fprintf@plt>
  403dc0:	ldp	x19, x20, [sp, #16]
  403dc4:	ldp	x21, x22, [sp, #32]
  403dc8:	ldr	x23, [sp, #48]
  403dcc:	ldp	x29, x30, [sp], #288
  403dd0:	ret
  403dd4:	ldrb	w1, [x0]
  403dd8:	cmp	w1, #0x2f
  403ddc:	b.eq	403e68 <ferror@plt+0x20d8>  // b.none
  403de0:	cbnz	w1, 403e44 <ferror@plt+0x20b4>
  403de4:	mov	w0, #0x1                   	// #1
  403de8:	b	403e64 <ferror@plt+0x20d4>
  403dec:	add	x1, x0, #0x2
  403df0:	ldrb	w0, [x0, #2]
  403df4:	cmp	w0, #0x2f
  403df8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403dfc:	b.eq	403e70 <ferror@plt+0x20e0>  // b.none
  403e00:	mov	x0, x1
  403e04:	ldrb	w1, [x0]
  403e08:	cmp	w1, #0x2f
  403e0c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403e10:	b.eq	403e24 <ferror@plt+0x2094>  // b.none
  403e14:	ldrb	w1, [x0, #1]!
  403e18:	cmp	w1, #0x2f
  403e1c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403e20:	b.ne	403e14 <ferror@plt+0x2084>  // b.any
  403e24:	ldrb	w1, [x0]
  403e28:	cmp	w1, #0x2f
  403e2c:	b.ne	403e3c <ferror@plt+0x20ac>  // b.any
  403e30:	ldrb	w1, [x0, #1]!
  403e34:	cmp	w1, #0x2f
  403e38:	b.eq	403e30 <ferror@plt+0x20a0>  // b.none
  403e3c:	ldrb	w1, [x0]
  403e40:	cbz	w1, 403e60 <ferror@plt+0x20d0>
  403e44:	cmp	w1, #0x2e
  403e48:	b.ne	403e04 <ferror@plt+0x2074>  // b.any
  403e4c:	ldrb	w1, [x0, #1]
  403e50:	cmp	w1, #0x2e
  403e54:	b.eq	403dec <ferror@plt+0x205c>  // b.none
  403e58:	add	x0, x0, #0x1
  403e5c:	b	403e04 <ferror@plt+0x2074>
  403e60:	mov	w0, #0x1                   	// #1
  403e64:	ret
  403e68:	mov	w0, #0x0                   	// #0
  403e6c:	b	403e64 <ferror@plt+0x20d4>
  403e70:	mov	w0, #0x0                   	// #0
  403e74:	b	403e64 <ferror@plt+0x20d4>
  403e78:	stp	x29, x30, [sp, #-16]!
  403e7c:	mov	x29, sp
  403e80:	adrp	x2, 405000 <ferror@plt+0x3270>
  403e84:	add	x2, x2, #0x210
  403e88:	mov	x1, x0
  403e8c:	adrp	x0, 405000 <ferror@plt+0x3270>
  403e90:	add	x0, x0, #0x400
  403e94:	bl	401cf0 <printf@plt>
  403e98:	mov	w2, #0x5                   	// #5
  403e9c:	adrp	x1, 405000 <ferror@plt+0x3270>
  403ea0:	add	x1, x1, #0x410
  403ea4:	mov	x0, #0x0                   	// #0
  403ea8:	bl	401cb0 <dcgettext@plt>
  403eac:	bl	401cf0 <printf@plt>
  403eb0:	mov	w2, #0x5                   	// #5
  403eb4:	adrp	x1, 405000 <ferror@plt+0x3270>
  403eb8:	add	x1, x1, #0x448
  403ebc:	mov	x0, #0x0                   	// #0
  403ec0:	bl	401cb0 <dcgettext@plt>
  403ec4:	bl	401cf0 <printf@plt>
  403ec8:	mov	w0, #0x0                   	// #0
  403ecc:	bl	401970 <exit@plt>
  403ed0:	and	x3, x0, #0xf000
  403ed4:	mov	w2, #0x64                  	// #100
  403ed8:	cmp	x3, #0x4, lsl #12
  403edc:	b.eq	403f20 <ferror@plt+0x2190>  // b.none
  403ee0:	mov	w2, #0x6c                  	// #108
  403ee4:	cmp	x3, #0xa, lsl #12
  403ee8:	b.eq	403f20 <ferror@plt+0x2190>  // b.none
  403eec:	mov	w2, #0x62                  	// #98
  403ef0:	cmp	x3, #0x6, lsl #12
  403ef4:	b.eq	403f20 <ferror@plt+0x2190>  // b.none
  403ef8:	mov	w2, #0x63                  	// #99
  403efc:	cmp	x3, #0x2, lsl #12
  403f00:	b.eq	403f20 <ferror@plt+0x2190>  // b.none
  403f04:	mov	w2, #0x73                  	// #115
  403f08:	cmp	x3, #0xc, lsl #12
  403f0c:	b.eq	403f20 <ferror@plt+0x2190>  // b.none
  403f10:	cmp	x3, #0x1, lsl #12
  403f14:	mov	w2, #0x2d                  	// #45
  403f18:	mov	w3, #0x70                  	// #112
  403f1c:	csel	w2, w2, w3, ne  // ne = any
  403f20:	strb	w2, [x1]
  403f24:	tst	x0, #0x100
  403f28:	mov	w2, #0x72                  	// #114
  403f2c:	mov	w3, #0x2d                  	// #45
  403f30:	csel	w2, w2, w3, ne  // ne = any
  403f34:	strb	w2, [x1, #1]
  403f38:	tst	x0, #0x80
  403f3c:	mov	w2, #0x77                  	// #119
  403f40:	csel	w2, w2, w3, ne  // ne = any
  403f44:	strb	w2, [x1, #2]
  403f48:	tst	x0, #0x40
  403f4c:	mov	w4, #0x78                  	// #120
  403f50:	csel	w4, w4, w3, ne  // ne = any
  403f54:	strb	w4, [x1, #3]
  403f58:	tst	x0, #0x20
  403f5c:	mov	w2, #0x72                  	// #114
  403f60:	csel	w2, w2, w3, ne  // ne = any
  403f64:	strb	w2, [x1, #4]
  403f68:	tst	x0, #0x10
  403f6c:	mov	w2, #0x77                  	// #119
  403f70:	csel	w2, w2, w3, ne  // ne = any
  403f74:	strb	w2, [x1, #5]
  403f78:	tst	x0, #0x8
  403f7c:	mov	w3, #0x78                  	// #120
  403f80:	mov	w2, #0x2d                  	// #45
  403f84:	csel	w3, w3, w2, ne  // ne = any
  403f88:	strb	w3, [x1, #6]
  403f8c:	tst	x0, #0x4
  403f90:	mov	w2, #0x72                  	// #114
  403f94:	mov	w5, #0x2d                  	// #45
  403f98:	csel	w2, w2, w5, ne  // ne = any
  403f9c:	strb	w2, [x1, #7]
  403fa0:	tst	x0, #0x2
  403fa4:	mov	w2, #0x77                  	// #119
  403fa8:	csel	w2, w2, w5, ne  // ne = any
  403fac:	strb	w2, [x1, #8]
  403fb0:	tst	x0, #0x1
  403fb4:	mov	w2, #0x78                  	// #120
  403fb8:	csel	w2, w2, w5, ne  // ne = any
  403fbc:	strb	w2, [x1, #9]
  403fc0:	tbz	w0, #11, 403fd8 <ferror@plt+0x2248>
  403fc4:	cmp	w4, #0x78
  403fc8:	mov	w4, #0x53                  	// #83
  403fcc:	mov	w5, #0x73                  	// #115
  403fd0:	csel	w4, w4, w5, ne  // ne = any
  403fd4:	strb	w4, [x1, #3]
  403fd8:	tbz	w0, #10, 403ff0 <ferror@plt+0x2260>
  403fdc:	cmp	w3, #0x78
  403fe0:	mov	w3, #0x53                  	// #83
  403fe4:	mov	w4, #0x73                  	// #115
  403fe8:	csel	w3, w3, w4, ne  // ne = any
  403fec:	strb	w3, [x1, #6]
  403ff0:	tbz	w0, #9, 404008 <ferror@plt+0x2278>
  403ff4:	cmp	w2, #0x78
  403ff8:	mov	w0, #0x54                  	// #84
  403ffc:	mov	w2, #0x74                  	// #116
  404000:	csel	w0, w0, w2, ne  // ne = any
  404004:	strb	w0, [x1, #9]
  404008:	ret
  40400c:	stp	x29, x30, [sp, #-48]!
  404010:	mov	x29, sp
  404014:	stp	x19, x20, [sp, #16]
  404018:	str	x21, [sp, #32]
  40401c:	mov	x20, x0
  404020:	cbz	x0, 40409c <ferror@plt+0x230c>
  404024:	ldr	x0, [x0]
  404028:	cbz	x0, 40408c <ferror@plt+0x22fc>
  40402c:	mov	x1, #0x1                   	// #1
  404030:	sub	x3, x20, #0x8
  404034:	mov	w0, w1
  404038:	add	x1, x1, #0x1
  40403c:	ldr	x2, [x3, x1, lsl #3]
  404040:	cbnz	x2, 404034 <ferror@plt+0x22a4>
  404044:	add	w0, w0, #0x1
  404048:	sbfiz	x0, x0, #3, #32
  40404c:	bl	401a90 <xmalloc@plt>
  404050:	mov	x21, x0
  404054:	ldr	x0, [x20]
  404058:	cbz	x0, 404094 <ferror@plt+0x2304>
  40405c:	mov	x19, #0x0                   	// #0
  404060:	bl	401ac0 <xstrdup@plt>
  404064:	str	x0, [x21, x19]
  404068:	add	x19, x19, #0x8
  40406c:	ldr	x0, [x20, x19]
  404070:	cbnz	x0, 404060 <ferror@plt+0x22d0>
  404074:	str	xzr, [x21, x19]
  404078:	mov	x0, x21
  40407c:	ldp	x19, x20, [sp, #16]
  404080:	ldr	x21, [sp, #32]
  404084:	ldp	x29, x30, [sp], #48
  404088:	ret
  40408c:	mov	w0, #0x0                   	// #0
  404090:	b	404044 <ferror@plt+0x22b4>
  404094:	mov	x19, #0x0                   	// #0
  404098:	b	404074 <ferror@plt+0x22e4>
  40409c:	mov	x21, x0
  4040a0:	b	404078 <ferror@plt+0x22e8>
  4040a4:	cbz	x0, 4040e4 <ferror@plt+0x2354>
  4040a8:	stp	x29, x30, [sp, #-32]!
  4040ac:	mov	x29, sp
  4040b0:	stp	x19, x20, [sp, #16]
  4040b4:	mov	x20, x0
  4040b8:	ldr	x0, [x0]
  4040bc:	cbz	x0, 4040d0 <ferror@plt+0x2340>
  4040c0:	mov	x19, x20
  4040c4:	bl	401c00 <free@plt>
  4040c8:	ldr	x0, [x19, #8]!
  4040cc:	cbnz	x0, 4040c4 <ferror@plt+0x2334>
  4040d0:	mov	x0, x20
  4040d4:	bl	401c00 <free@plt>
  4040d8:	ldp	x19, x20, [sp, #16]
  4040dc:	ldp	x29, x30, [sp], #32
  4040e0:	ret
  4040e4:	ret
  4040e8:	stp	x29, x30, [sp, #-128]!
  4040ec:	mov	x29, sp
  4040f0:	stp	x19, x20, [sp, #16]
  4040f4:	stp	x23, x24, [sp, #48]
  4040f8:	mov	x19, x0
  4040fc:	mov	x24, x0
  404100:	cbz	x0, 4042e4 <ferror@plt+0x2554>
  404104:	stp	x21, x22, [sp, #32]
  404108:	stp	x25, x26, [sp, #64]
  40410c:	stp	x27, x28, [sp, #80]
  404110:	bl	401940 <strlen@plt>
  404114:	add	x0, x0, #0x1
  404118:	bl	401a90 <xmalloc@plt>
  40411c:	str	x0, [sp, #120]
  404120:	mov	x25, #0x0                   	// #0
  404124:	mov	x24, #0x0                   	// #0
  404128:	mov	w26, #0x0                   	// #0
  40412c:	mov	w28, #0x0                   	// #0
  404130:	mov	w20, #0x0                   	// #0
  404134:	mov	w22, #0x0                   	// #0
  404138:	mov	w21, #0x0                   	// #0
  40413c:	adrp	x27, 416000 <ferror@plt+0x14270>
  404140:	ldr	x1, [x27, #4056]
  404144:	str	x1, [sp, #112]
  404148:	mov	x23, x1
  40414c:	str	x0, [sp, #104]
  404150:	b	4041dc <ferror@plt+0x244c>
  404154:	mov	x0, #0x40                  	// #64
  404158:	bl	401a90 <xmalloc@plt>
  40415c:	mov	x24, x0
  404160:	mov	w26, #0x8                   	// #8
  404164:	b	404220 <ferror@plt+0x2490>
  404168:	cbz	w20, 40423c <ferror@plt+0x24ac>
  40416c:	strb	w0, [x1], #1
  404170:	mov	w20, w4
  404174:	ldrb	w0, [x19, #1]!
  404178:	cbz	w0, 40419c <ferror@plt+0x240c>
  40417c:	ldrh	w2, [x3, w0, sxtw #1]
  404180:	tbz	w2, #6, 404168 <ferror@plt+0x23d8>
  404184:	orr	w2, w21, w22
  404188:	orr	w2, w2, w20
  40418c:	cbnz	w2, 404168 <ferror@plt+0x23d8>
  404190:	mov	w20, w2
  404194:	mov	w22, w2
  404198:	mov	w21, w2
  40419c:	strb	wzr, [x1]
  4041a0:	ldr	x0, [sp, #104]
  4041a4:	bl	401ac0 <xstrdup@plt>
  4041a8:	str	x0, [x24, x25]
  4041ac:	add	w28, w28, #0x1
  4041b0:	add	x25, x25, #0x8
  4041b4:	str	xzr, [x24, x25]
  4041b8:	ldrb	w0, [x19]
  4041bc:	ldr	x1, [x27, #4056]
  4041c0:	ldrh	w1, [x1, w0, sxtw #1]
  4041c4:	tbz	w1, #6, 4041d8 <ferror@plt+0x2448>
  4041c8:	ldr	x2, [x27, #4056]
  4041cc:	ldrb	w0, [x19, #1]!
  4041d0:	ldrh	w1, [x2, w0, sxtw #1]
  4041d4:	tbnz	w1, #6, 4041cc <ferror@plt+0x243c>
  4041d8:	cbz	w0, 4042d0 <ferror@plt+0x2540>
  4041dc:	ldrb	w0, [x19]
  4041e0:	ldr	x1, [sp, #112]
  4041e4:	ldrh	w0, [x1, x0, lsl #1]
  4041e8:	tbz	w0, #6, 4041f8 <ferror@plt+0x2468>
  4041ec:	ldrb	w0, [x19, #1]!
  4041f0:	ldrh	w0, [x23, x0, lsl #1]
  4041f4:	tbnz	w0, #6, 4041ec <ferror@plt+0x245c>
  4041f8:	cbz	w26, 404208 <ferror@plt+0x2478>
  4041fc:	sub	w0, w26, #0x1
  404200:	cmp	w0, w28
  404204:	b.gt	404224 <ferror@plt+0x2494>
  404208:	cbz	x24, 404154 <ferror@plt+0x23c4>
  40420c:	lsl	w26, w26, #1
  404210:	sbfiz	x1, x26, #3, #32
  404214:	mov	x0, x24
  404218:	bl	401a30 <xrealloc@plt>
  40421c:	mov	x24, x0
  404220:	str	xzr, [x24, x25]
  404224:	ldrb	w0, [x19]
  404228:	cbz	w0, 4042c8 <ferror@plt+0x2538>
  40422c:	ldr	x1, [sp, #104]
  404230:	ldr	x3, [x27, #4056]
  404234:	mov	w4, #0x0                   	// #0
  404238:	b	40417c <ferror@plt+0x23ec>
  40423c:	cmp	w0, #0x5c
  404240:	b.eq	404290 <ferror@plt+0x2500>  // b.none
  404244:	cbz	w21, 404258 <ferror@plt+0x24c8>
  404248:	cmp	w0, #0x27
  40424c:	b.eq	404298 <ferror@plt+0x2508>  // b.none
  404250:	strb	w0, [x1], #1
  404254:	b	404174 <ferror@plt+0x23e4>
  404258:	cbz	w22, 404270 <ferror@plt+0x24e0>
  40425c:	cmp	w0, #0x22
  404260:	b.eq	4042a0 <ferror@plt+0x2510>  // b.none
  404264:	strb	w0, [x1], #1
  404268:	mov	w20, w21
  40426c:	b	404174 <ferror@plt+0x23e4>
  404270:	cmp	w0, #0x27
  404274:	b.eq	4042ac <ferror@plt+0x251c>  // b.none
  404278:	cmp	w0, #0x22
  40427c:	b.eq	4042b8 <ferror@plt+0x2528>  // b.none
  404280:	strb	w0, [x1], #1
  404284:	mov	w20, w22
  404288:	mov	w21, w22
  40428c:	b	404174 <ferror@plt+0x23e4>
  404290:	mov	w20, #0x1                   	// #1
  404294:	b	404174 <ferror@plt+0x23e4>
  404298:	mov	w21, w20
  40429c:	b	404174 <ferror@plt+0x23e4>
  4042a0:	mov	w20, w21
  4042a4:	mov	w22, w21
  4042a8:	b	404174 <ferror@plt+0x23e4>
  4042ac:	mov	w20, w22
  4042b0:	mov	w21, #0x1                   	// #1
  4042b4:	b	404174 <ferror@plt+0x23e4>
  4042b8:	mov	w20, w22
  4042bc:	mov	w21, w22
  4042c0:	mov	w22, #0x1                   	// #1
  4042c4:	b	404174 <ferror@plt+0x23e4>
  4042c8:	ldr	x1, [sp, #104]
  4042cc:	b	40419c <ferror@plt+0x240c>
  4042d0:	ldr	x0, [sp, #120]
  4042d4:	bl	401c00 <free@plt>
  4042d8:	ldp	x21, x22, [sp, #32]
  4042dc:	ldp	x25, x26, [sp, #64]
  4042e0:	ldp	x27, x28, [sp, #80]
  4042e4:	mov	x0, x24
  4042e8:	ldp	x19, x20, [sp, #16]
  4042ec:	ldp	x23, x24, [sp, #48]
  4042f0:	ldp	x29, x30, [sp], #128
  4042f4:	ret
  4042f8:	cbz	x1, 4043c4 <ferror@plt+0x2634>
  4042fc:	stp	x29, x30, [sp, #-80]!
  404300:	mov	x29, sp
  404304:	stp	x19, x20, [sp, #16]
  404308:	stp	x25, x26, [sp, #64]
  40430c:	mov	x26, x0
  404310:	mov	x20, x1
  404314:	ldr	x19, [x0]
  404318:	cbz	x19, 40436c <ferror@plt+0x25dc>
  40431c:	stp	x21, x22, [sp, #32]
  404320:	stp	x23, x24, [sp, #48]
  404324:	adrp	x22, 416000 <ferror@plt+0x14270>
  404328:	ldr	x22, [x22, #4056]
  40432c:	mov	w23, #0x5c                  	// #92
  404330:	mov	w25, #0x27                  	// #39
  404334:	ldrb	w2, [x19]
  404338:	mov	w24, #0x22                  	// #34
  40433c:	cbnz	w2, 4043a4 <ferror@plt+0x2614>
  404340:	mov	x1, x20
  404344:	mov	w0, #0xa                   	// #10
  404348:	bl	4019e0 <fputc@plt>
  40434c:	cmn	w0, #0x1
  404350:	b.eq	4043f8 <ferror@plt+0x2668>  // b.none
  404354:	ldr	x19, [x26, #8]!
  404358:	cbnz	x19, 404334 <ferror@plt+0x25a4>
  40435c:	mov	w0, #0x0                   	// #0
  404360:	ldp	x21, x22, [sp, #32]
  404364:	ldp	x23, x24, [sp, #48]
  404368:	b	4043e8 <ferror@plt+0x2658>
  40436c:	mov	w0, #0x0                   	// #0
  404370:	b	4043e8 <ferror@plt+0x2658>
  404374:	mov	x1, x20
  404378:	mov	w0, w23
  40437c:	bl	4019e0 <fputc@plt>
  404380:	cmn	w0, #0x1
  404384:	b.eq	4043cc <ferror@plt+0x263c>  // b.none
  404388:	mov	x1, x20
  40438c:	mov	w0, w21
  404390:	bl	4019e0 <fputc@plt>
  404394:	cmn	w0, #0x1
  404398:	b.eq	4043dc <ferror@plt+0x264c>  // b.none
  40439c:	ldrb	w2, [x19, #1]!
  4043a0:	cbz	w2, 404340 <ferror@plt+0x25b0>
  4043a4:	mov	w21, w2
  4043a8:	ldrh	w1, [x22, w2, sxtw #1]
  4043ac:	tbnz	w1, #6, 404374 <ferror@plt+0x25e4>
  4043b0:	cmp	w2, #0x5c
  4043b4:	ccmp	w2, w25, #0x4, ne  // ne = any
  4043b8:	ccmp	w2, w24, #0x4, ne  // ne = any
  4043bc:	b.eq	404374 <ferror@plt+0x25e4>  // b.none
  4043c0:	b	404388 <ferror@plt+0x25f8>
  4043c4:	mov	w0, #0x1                   	// #1
  4043c8:	ret
  4043cc:	mov	w0, #0x1                   	// #1
  4043d0:	ldp	x21, x22, [sp, #32]
  4043d4:	ldp	x23, x24, [sp, #48]
  4043d8:	b	4043e8 <ferror@plt+0x2658>
  4043dc:	mov	w0, #0x1                   	// #1
  4043e0:	ldp	x21, x22, [sp, #32]
  4043e4:	ldp	x23, x24, [sp, #48]
  4043e8:	ldp	x19, x20, [sp, #16]
  4043ec:	ldp	x25, x26, [sp, #64]
  4043f0:	ldp	x29, x30, [sp], #80
  4043f4:	ret
  4043f8:	mov	w0, #0x1                   	// #1
  4043fc:	ldp	x21, x22, [sp, #32]
  404400:	ldp	x23, x24, [sp, #48]
  404404:	b	4043e8 <ferror@plt+0x2658>
  404408:	stp	x29, x30, [sp, #-272]!
  40440c:	mov	x29, sp
  404410:	stp	x25, x26, [sp, #64]
  404414:	mov	x26, x0
  404418:	ldr	x0, [x1]
  40441c:	str	x0, [sp, #136]
  404420:	ldr	w0, [x26]
  404424:	cmp	w0, #0x1
  404428:	b.le	4046f4 <ferror@plt+0x2964>
  40442c:	stp	x19, x20, [sp, #16]
  404430:	stp	x21, x22, [sp, #32]
  404434:	stp	x23, x24, [sp, #48]
  404438:	stp	x27, x28, [sp, #80]
  40443c:	mov	x25, x1
  404440:	mov	w19, #0x1                   	// #1
  404444:	mov	w23, #0x7d0                 	// #2000
  404448:	mov	w22, #0x0                   	// #0
  40444c:	add	x0, sp, #0x90
  404450:	str	x0, [sp, #96]
  404454:	adrp	x0, 405000 <ferror@plt+0x3270>
  404458:	add	x0, x0, #0x570
  40445c:	str	x0, [sp, #104]
  404460:	adrp	x0, 416000 <ferror@plt+0x14270>
  404464:	ldr	x0, [x0, #4056]
  404468:	str	x0, [sp, #112]
  40446c:	b	4045c0 <ferror@plt+0x2830>
  404470:	ldr	x2, [x0]
  404474:	adrp	x1, 405000 <ferror@plt+0x3270>
  404478:	add	x1, x1, #0x510
  40447c:	adrp	x0, 416000 <ferror@plt+0x14270>
  404480:	ldr	x0, [x0, #4048]
  404484:	ldr	x0, [x0]
  404488:	bl	401d70 <fprintf@plt>
  40448c:	mov	w0, #0x1                   	// #1
  404490:	bl	401c70 <xexit@plt>
  404494:	ldr	x0, [x25]
  404498:	ldr	x2, [x0]
  40449c:	adrp	x1, 405000 <ferror@plt+0x3270>
  4044a0:	add	x1, x1, #0x540
  4044a4:	adrp	x0, 416000 <ferror@plt+0x14270>
  4044a8:	ldr	x0, [x0, #4048]
  4044ac:	ldr	x0, [x0]
  4044b0:	bl	401d70 <fprintf@plt>
  4044b4:	mov	w0, #0x1                   	// #1
  4044b8:	bl	401c70 <xexit@plt>
  4044bc:	cbz	w0, 4046b8 <ferror@plt+0x2928>
  4044c0:	ldr	x0, [sp, #128]
  4044c4:	bl	4040e8 <ferror@plt+0x2358>
  4044c8:	mov	x28, x0
  4044cc:	ldr	x0, [x25]
  4044d0:	ldr	x1, [sp, #136]
  4044d4:	cmp	x0, x1
  4044d8:	b.eq	404598 <ferror@plt+0x2808>  // b.none
  4044dc:	ldr	x0, [x28]
  4044e0:	cbz	x0, 4045a0 <ferror@plt+0x2810>
  4044e4:	mov	x24, #0x0                   	// #0
  4044e8:	add	x24, x24, #0x1
  4044ec:	lsl	x0, x24, #3
  4044f0:	str	x0, [sp, #120]
  4044f4:	ldr	x0, [x28, x24, lsl #3]
  4044f8:	cbnz	x0, 4044e8 <ferror@plt+0x2758>
  4044fc:	ldr	x0, [x25]
  404500:	ldr	x0, [x0, x21, lsl #3]
  404504:	bl	401c00 <free@plt>
  404508:	ldrsw	x1, [x26]
  40450c:	add	x1, x1, #0x1
  404510:	add	x1, x1, x24
  404514:	lsl	x1, x1, #3
  404518:	ldr	x0, [x25]
  40451c:	bl	401a30 <xrealloc@plt>
  404520:	str	x0, [x25]
  404524:	ldr	w2, [x26]
  404528:	sub	w2, w2, w19
  40452c:	add	x1, x27, #0x8
  404530:	add	x21, x21, x24
  404534:	sbfiz	x2, x2, #3, #32
  404538:	add	x1, x0, x1
  40453c:	add	x0, x0, x21, lsl #3
  404540:	bl	401920 <memmove@plt>
  404544:	ldr	x0, [x25]
  404548:	ldr	x2, [sp, #120]
  40454c:	mov	x1, x28
  404550:	add	x0, x0, x27
  404554:	bl	401910 <memcpy@plt>
  404558:	ldr	w0, [x26]
  40455c:	sub	w0, w0, #0x1
  404560:	add	w24, w0, w24
  404564:	str	w24, [x26]
  404568:	mov	x0, x28
  40456c:	bl	401c00 <free@plt>
  404570:	ldr	x0, [sp, #128]
  404574:	bl	401c00 <free@plt>
  404578:	mov	w19, w22
  40457c:	mov	x0, x20
  404580:	bl	401a10 <fclose@plt>
  404584:	mov	w22, w19
  404588:	b	4045b0 <ferror@plt+0x2820>
  40458c:	mov	x24, #0x0                   	// #0
  404590:	str	xzr, [sp, #120]
  404594:	b	4044fc <ferror@plt+0x276c>
  404598:	mov	x0, x1
  40459c:	b	4046d8 <ferror@plt+0x2948>
  4045a0:	mov	x24, #0x0                   	// #0
  4045a4:	str	xzr, [sp, #120]
  4045a8:	b	4044fc <ferror@plt+0x276c>
  4045ac:	mov	w22, w19
  4045b0:	add	w19, w22, #0x1
  4045b4:	ldr	w0, [x26]
  4045b8:	cmp	w0, w19
  4045bc:	b.le	4046e4 <ferror@plt+0x2954>
  4045c0:	ldr	x0, [x25]
  4045c4:	sxtw	x21, w19
  4045c8:	sbfiz	x27, x19, #3, #32
  4045cc:	ldr	x20, [x0, x21, lsl #3]
  4045d0:	ldrb	w1, [x20]
  4045d4:	cmp	w1, #0x40
  4045d8:	b.ne	4045ac <ferror@plt+0x281c>  // b.any
  4045dc:	subs	w23, w23, #0x1
  4045e0:	b.eq	404470 <ferror@plt+0x26e0>  // b.none
  4045e4:	add	x20, x20, #0x1
  4045e8:	ldr	x2, [sp, #96]
  4045ec:	mov	x1, x20
  4045f0:	mov	w0, #0x0                   	// #0
  4045f4:	bl	401d50 <__xstat@plt>
  4045f8:	tbnz	w0, #31, 4045ac <ferror@plt+0x281c>
  4045fc:	ldr	w0, [sp, #160]
  404600:	and	w0, w0, #0xf000
  404604:	cmp	w0, #0x4, lsl #12
  404608:	b.eq	404494 <ferror@plt+0x2704>  // b.none
  40460c:	ldr	x1, [sp, #104]
  404610:	mov	x0, x20
  404614:	bl	401a20 <fopen@plt>
  404618:	mov	x20, x0
  40461c:	cbz	x0, 4045ac <ferror@plt+0x281c>
  404620:	mov	w2, #0x2                   	// #2
  404624:	mov	x1, #0x0                   	// #0
  404628:	bl	401b40 <fseek@plt>
  40462c:	cmn	w0, #0x1
  404630:	b.eq	40457c <ferror@plt+0x27ec>  // b.none
  404634:	mov	x0, x20
  404638:	bl	4019b0 <ftell@plt>
  40463c:	mov	x24, x0
  404640:	cmn	x0, #0x1
  404644:	b.eq	40457c <ferror@plt+0x27ec>  // b.none
  404648:	mov	w2, #0x0                   	// #0
  40464c:	mov	x1, #0x0                   	// #0
  404650:	mov	x0, x20
  404654:	bl	401b40 <fseek@plt>
  404658:	cmn	w0, #0x1
  40465c:	b.eq	40457c <ferror@plt+0x27ec>  // b.none
  404660:	add	x0, x24, #0x1
  404664:	bl	401a90 <xmalloc@plt>
  404668:	str	x0, [sp, #128]
  40466c:	mov	x3, x20
  404670:	mov	x2, x24
  404674:	mov	x1, #0x1                   	// #1
  404678:	bl	401be0 <fread@plt>
  40467c:	mov	x28, x0
  404680:	cmp	x24, x0
  404684:	b.eq	404694 <ferror@plt+0x2904>  // b.none
  404688:	mov	x0, x20
  40468c:	bl	401d90 <ferror@plt>
  404690:	cbnz	w0, 40457c <ferror@plt+0x27ec>
  404694:	ldr	x1, [sp, #128]
  404698:	strb	wzr, [x1, x28]
  40469c:	ldrb	w0, [x1]
  4046a0:	cbz	w0, 4046b8 <ferror@plt+0x2928>
  4046a4:	ldr	x2, [sp, #112]
  4046a8:	ldrh	w2, [x2, w0, sxtw #1]
  4046ac:	tbz	w2, #6, 4044bc <ferror@plt+0x272c>
  4046b0:	ldrb	w0, [x1, #1]!
  4046b4:	cbnz	w0, 4046a4 <ferror@plt+0x2914>
  4046b8:	mov	x0, #0x8                   	// #8
  4046bc:	bl	401a90 <xmalloc@plt>
  4046c0:	mov	x28, x0
  4046c4:	str	xzr, [x0]
  4046c8:	ldr	x0, [x25]
  4046cc:	ldr	x1, [sp, #136]
  4046d0:	cmp	x1, x0
  4046d4:	b.ne	40458c <ferror@plt+0x27fc>  // b.any
  4046d8:	bl	40400c <ferror@plt+0x227c>
  4046dc:	str	x0, [x25]
  4046e0:	b	4044dc <ferror@plt+0x274c>
  4046e4:	ldp	x19, x20, [sp, #16]
  4046e8:	ldp	x21, x22, [sp, #32]
  4046ec:	ldp	x23, x24, [sp, #48]
  4046f0:	ldp	x27, x28, [sp, #80]
  4046f4:	ldp	x25, x26, [sp, #64]
  4046f8:	ldp	x29, x30, [sp], #272
  4046fc:	ret
  404700:	mov	x1, x0
  404704:	cbz	x0, 404730 <ferror@plt+0x29a0>
  404708:	ldr	x2, [x0]
  40470c:	mov	w0, #0x0                   	// #0
  404710:	cbz	x2, 40472c <ferror@plt+0x299c>
  404714:	mov	x2, #0x1                   	// #1
  404718:	sub	x1, x1, #0x8
  40471c:	mov	w0, w2
  404720:	add	x2, x2, #0x1
  404724:	ldr	x3, [x1, x2, lsl #3]
  404728:	cbnz	x3, 40471c <ferror@plt+0x298c>
  40472c:	ret
  404730:	mov	w0, #0x0                   	// #0
  404734:	b	40472c <ferror@plt+0x299c>
  404738:	adrp	x0, 417000 <ferror@plt+0x15270>
  40473c:	ldr	x0, [x0, #2168]
  404740:	cbz	x0, 404750 <ferror@plt+0x29c0>
  404744:	adrp	x0, 417000 <ferror@plt+0x15270>
  404748:	ldr	x0, [x0, #2168]
  40474c:	ret
  404750:	stp	x29, x30, [sp, #-48]!
  404754:	mov	x29, sp
  404758:	stp	x19, x20, [sp, #16]
  40475c:	str	x21, [sp, #32]
  404760:	adrp	x0, 405000 <ferror@plt+0x3270>
  404764:	add	x0, x0, #0x588
  404768:	bl	401d30 <getenv@plt>
  40476c:	mov	x19, x0
  404770:	cbz	x0, 40483c <ferror@plt+0x2aac>
  404774:	mov	w1, #0x7                   	// #7
  404778:	bl	401b60 <access@plt>
  40477c:	cbnz	w0, 40483c <ferror@plt+0x2aac>
  404780:	adrp	x0, 405000 <ferror@plt+0x3270>
  404784:	add	x0, x0, #0x598
  404788:	bl	401d30 <getenv@plt>
  40478c:	adrp	x0, 405000 <ferror@plt+0x3270>
  404790:	add	x0, x0, #0x590
  404794:	bl	401d30 <getenv@plt>
  404798:	b	4047ec <ferror@plt+0x2a5c>
  40479c:	mov	w1, #0x7                   	// #7
  4047a0:	adrp	x0, 405000 <ferror@plt+0x3270>
  4047a4:	add	x0, x0, #0x5d8
  4047a8:	add	x0, x0, #0x8
  4047ac:	bl	401b60 <access@plt>
  4047b0:	cbnz	w0, 4047c4 <ferror@plt+0x2a34>
  4047b4:	adrp	x19, 405000 <ferror@plt+0x3270>
  4047b8:	add	x19, x19, #0x5d8
  4047bc:	add	x19, x19, #0x8
  4047c0:	b	4047ec <ferror@plt+0x2a5c>
  4047c4:	mov	w1, #0x7                   	// #7
  4047c8:	adrp	x0, 405000 <ferror@plt+0x3270>
  4047cc:	add	x0, x0, #0x5d8
  4047d0:	bl	401b60 <access@plt>
  4047d4:	adrp	x19, 405000 <ferror@plt+0x3270>
  4047d8:	add	x1, x19, #0x578
  4047dc:	adrp	x19, 405000 <ferror@plt+0x3270>
  4047e0:	add	x19, x19, #0x5d8
  4047e4:	cmp	w0, #0x0
  4047e8:	csel	x19, x19, x1, eq  // eq = none
  4047ec:	mov	x0, x19
  4047f0:	bl	401940 <strlen@plt>
  4047f4:	mov	x20, x0
  4047f8:	add	w0, w0, #0x2
  4047fc:	bl	401a90 <xmalloc@plt>
  404800:	mov	x21, x0
  404804:	mov	x1, x19
  404808:	bl	401c50 <strcpy@plt>
  40480c:	mov	w0, #0x2f                  	// #47
  404810:	strb	w0, [x21, w20, uxtw]
  404814:	add	w20, w20, #0x1
  404818:	strb	wzr, [x21, w20, uxtw]
  40481c:	adrp	x0, 417000 <ferror@plt+0x15270>
  404820:	str	x21, [x0, #2168]
  404824:	adrp	x0, 417000 <ferror@plt+0x15270>
  404828:	ldr	x0, [x0, #2168]
  40482c:	ldp	x19, x20, [sp, #16]
  404830:	ldr	x21, [sp, #32]
  404834:	ldp	x29, x30, [sp], #48
  404838:	ret
  40483c:	adrp	x0, 405000 <ferror@plt+0x3270>
  404840:	add	x0, x0, #0x598
  404844:	bl	401d30 <getenv@plt>
  404848:	mov	x19, x0
  40484c:	cbz	x0, 404860 <ferror@plt+0x2ad0>
  404850:	mov	w1, #0x7                   	// #7
  404854:	mov	x0, x19
  404858:	bl	401b60 <access@plt>
  40485c:	cbz	w0, 40478c <ferror@plt+0x29fc>
  404860:	adrp	x0, 405000 <ferror@plt+0x3270>
  404864:	add	x0, x0, #0x590
  404868:	bl	401d30 <getenv@plt>
  40486c:	mov	x19, x0
  404870:	cbz	x0, 404884 <ferror@plt+0x2af4>
  404874:	mov	w1, #0x7                   	// #7
  404878:	mov	x0, x19
  40487c:	bl	401b60 <access@plt>
  404880:	cbz	w0, 4047ec <ferror@plt+0x2a5c>
  404884:	mov	w1, #0x7                   	// #7
  404888:	adrp	x0, 405000 <ferror@plt+0x3270>
  40488c:	add	x0, x0, #0x580
  404890:	bl	401b60 <access@plt>
  404894:	adrp	x19, 405000 <ferror@plt+0x3270>
  404898:	add	x19, x19, #0x580
  40489c:	cbz	w0, 4047ec <ferror@plt+0x2a5c>
  4048a0:	mov	w1, #0x7                   	// #7
  4048a4:	adrp	x0, 405000 <ferror@plt+0x3270>
  4048a8:	add	x0, x0, #0x5d8
  4048ac:	add	x0, x0, #0x18
  4048b0:	bl	401b60 <access@plt>
  4048b4:	cbnz	w0, 40479c <ferror@plt+0x2a0c>
  4048b8:	adrp	x19, 405000 <ferror@plt+0x3270>
  4048bc:	add	x19, x19, #0x5d8
  4048c0:	add	x19, x19, #0x18
  4048c4:	b	4047ec <ferror@plt+0x2a5c>
  4048c8:	stp	x29, x30, [sp, #-80]!
  4048cc:	mov	x29, sp
  4048d0:	stp	x19, x20, [sp, #16]
  4048d4:	stp	x21, x22, [sp, #32]
  4048d8:	stp	x23, x24, [sp, #48]
  4048dc:	str	x25, [sp, #64]
  4048e0:	mov	x22, x0
  4048e4:	mov	x21, x1
  4048e8:	bl	404738 <ferror@plt+0x29a8>
  4048ec:	mov	x24, x0
  4048f0:	adrp	x0, 405000 <ferror@plt+0x3270>
  4048f4:	add	x0, x0, #0x5a0
  4048f8:	cmp	x22, #0x0
  4048fc:	csel	x22, x0, x22, eq  // eq = none
  404900:	adrp	x0, 404000 <ferror@plt+0x2270>
  404904:	add	x0, x0, #0xaf8
  404908:	cmp	x21, #0x0
  40490c:	csel	x21, x0, x21, eq  // eq = none
  404910:	mov	x0, x24
  404914:	bl	401940 <strlen@plt>
  404918:	mov	x20, x0
  40491c:	mov	x0, x22
  404920:	bl	401940 <strlen@plt>
  404924:	mov	x23, x0
  404928:	mov	x0, x21
  40492c:	bl	401940 <strlen@plt>
  404930:	mov	x25, x0
  404934:	sxtw	x19, w20
  404938:	sxtw	x23, w23
  40493c:	sxtw	x0, w0
  404940:	add	x20, x0, w20, sxtw
  404944:	add	x0, x23, #0x7
  404948:	add	x0, x20, x0
  40494c:	bl	401a90 <xmalloc@plt>
  404950:	mov	x20, x0
  404954:	mov	x1, x24
  404958:	bl	401c50 <strcpy@plt>
  40495c:	mov	x1, x22
  404960:	add	x0, x20, x19
  404964:	bl	401c50 <strcpy@plt>
  404968:	add	x2, x19, x23
  40496c:	add	x1, x20, x2
  404970:	adrp	x0, 405000 <ferror@plt+0x3270>
  404974:	add	x0, x0, #0x5a8
  404978:	ldr	w3, [x0]
  40497c:	str	w3, [x20, x2]
  404980:	ldur	w0, [x0, #3]
  404984:	stur	w0, [x1, #3]
  404988:	add	x2, x2, #0x6
  40498c:	mov	x1, x21
  404990:	add	x0, x20, x2
  404994:	bl	401c50 <strcpy@plt>
  404998:	mov	w1, w25
  40499c:	mov	x0, x20
  4049a0:	bl	401930 <mkstemps@plt>
  4049a4:	cmn	w0, #0x1
  4049a8:	b.eq	4049d0 <ferror@plt+0x2c40>  // b.none
  4049ac:	bl	401af0 <close@plt>
  4049b0:	cbnz	w0, 404a04 <ferror@plt+0x2c74>
  4049b4:	mov	x0, x20
  4049b8:	ldp	x19, x20, [sp, #16]
  4049bc:	ldp	x21, x22, [sp, #32]
  4049c0:	ldp	x23, x24, [sp, #48]
  4049c4:	ldr	x25, [sp, #64]
  4049c8:	ldp	x29, x30, [sp], #80
  4049cc:	ret
  4049d0:	adrp	x0, 416000 <ferror@plt+0x14270>
  4049d4:	ldr	x0, [x0, #4048]
  4049d8:	ldr	x19, [x0]
  4049dc:	bl	401d20 <__errno_location@plt>
  4049e0:	ldr	w0, [x0]
  4049e4:	bl	401ae0 <strerror@plt>
  4049e8:	mov	x3, x0
  4049ec:	mov	x2, x24
  4049f0:	adrp	x1, 405000 <ferror@plt+0x3270>
  4049f4:	add	x1, x1, #0x5b0
  4049f8:	mov	x0, x19
  4049fc:	bl	401d70 <fprintf@plt>
  404a00:	bl	401b50 <abort@plt>
  404a04:	bl	401b50 <abort@plt>
  404a08:	stp	x29, x30, [sp, #-16]!
  404a0c:	mov	x29, sp
  404a10:	mov	x1, x0
  404a14:	mov	x0, #0x0                   	// #0
  404a18:	bl	4048c8 <ferror@plt+0x2b38>
  404a1c:	ldp	x29, x30, [sp], #16
  404a20:	ret
  404a24:	nop
  404a28:	stp	x29, x30, [sp, #-64]!
  404a2c:	mov	x29, sp
  404a30:	stp	x19, x20, [sp, #16]
  404a34:	adrp	x20, 416000 <ferror@plt+0x14270>
  404a38:	add	x20, x20, #0xdb0
  404a3c:	stp	x21, x22, [sp, #32]
  404a40:	adrp	x21, 416000 <ferror@plt+0x14270>
  404a44:	add	x21, x21, #0xda8
  404a48:	sub	x20, x20, x21
  404a4c:	mov	w22, w0
  404a50:	stp	x23, x24, [sp, #48]
  404a54:	mov	x23, x1
  404a58:	mov	x24, x2
  404a5c:	bl	4018d0 <memcpy@plt-0x40>
  404a60:	cmp	xzr, x20, asr #3
  404a64:	b.eq	404a90 <ferror@plt+0x2d00>  // b.none
  404a68:	asr	x20, x20, #3
  404a6c:	mov	x19, #0x0                   	// #0
  404a70:	ldr	x3, [x21, x19, lsl #3]
  404a74:	mov	x2, x24
  404a78:	add	x19, x19, #0x1
  404a7c:	mov	x1, x23
  404a80:	mov	w0, w22
  404a84:	blr	x3
  404a88:	cmp	x20, x19
  404a8c:	b.ne	404a70 <ferror@plt+0x2ce0>  // b.any
  404a90:	ldp	x19, x20, [sp, #16]
  404a94:	ldp	x21, x22, [sp, #32]
  404a98:	ldp	x23, x24, [sp, #48]
  404a9c:	ldp	x29, x30, [sp], #64
  404aa0:	ret
  404aa4:	nop
  404aa8:	ret

Disassembly of section .fini:

0000000000404aac <.fini>:
  404aac:	stp	x29, x30, [sp, #-16]!
  404ab0:	mov	x29, sp
  404ab4:	ldp	x29, x30, [sp], #16
  404ab8:	ret
