0.7
2020.2
Nov 18 2020
09:47:47
D:/Git/spline/DAQ_Z30/DAQ_Z30.sim/sim_1/behav/xsim/glbl.v,1734688622,verilog,,,,glbl,,axi_vip_v1_1_8;processing_system7_vip_v1_0_10;smartconnect_v1_0;xilinx_vip,,,,,,
D:/Git/spline/DAQ_Z30/DAQ_Z30.sim/tb_test.v,1734710134,verilog,,,,tb_test,,axi_vip_v1_1_8;processing_system7_vip_v1_0_10;smartconnect_v1_0;xilinx_vip,../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/25b7/hdl/verilog;../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/34f8/hdl;../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/896c/hdl/verilog;../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/d0f7;../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;E:/vivado/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1734731299,verilog,,D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v,,blk_mem_gen_0,,axi_vip_v1_1_8;processing_system7_vip_v1_0_10;smartconnect_v1_0;xilinx_vip,../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/25b7/hdl/verilog;../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/34f8/hdl;../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/896c/hdl/verilog;../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/d0f7;../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;E:/vivado/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,1734731326,verilog,,D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,blk_mem_gen_1,,axi_vip_v1_1_8;processing_system7_vip_v1_0_10;smartconnect_v1_0;xilinx_vip,../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/25b7/hdl/verilog;../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/34f8/hdl;../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/896c/hdl/verilog;../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/d0f7;../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;E:/vivado/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/Git/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/test.v,1738054863,verilog,,D:/Git/spline/DAQ_Z30/DAQ_Z30.sim/tb_test.v,,test,,axi_vip_v1_1_8;processing_system7_vip_v1_0_10;smartconnect_v1_0;xilinx_vip,../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/25b7/hdl/verilog;../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/34f8/hdl;../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/896c/hdl/verilog;../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/d0f7;../../../../DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;E:/vivado/Vivado/2020.2/data/xilinx_vip/include,,,,,
