
0007_HAL_I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054bc  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  080055c8  080055c8  000065c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005640  08005640  0000706c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005640  08005640  0000706c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005640  08005640  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005640  08005640  00006640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005644  08005644  00006644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08005648  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000214  2000006c  080056b4  0000706c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000280  080056b4  00007280  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a564  00000000  00000000  00007095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a97  00000000  00000000  000115f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a10  00000000  00000000  00013090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007d7  00000000  00000000  00013aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017e83  00000000  00000000  00014277  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c9ee  00000000  00000000  0002c0fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000864e6  00000000  00000000  00038ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000befce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000030b0  00000000  00000000  000bf014  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000c20c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000006c 	.word	0x2000006c
 8000128:	00000000 	.word	0x00000000
 800012c:	080055b0 	.word	0x080055b0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000070 	.word	0x20000070
 8000148:	080055b0 	.word	0x080055b0

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 fad7 	bl	8000704 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f82f 	bl	80001b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 f8c1 	bl	80002e0 <MX_GPIO_Init>
  MX_I2C1_Init();
 800015e:	f000 f867 	bl	8000230 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000162:	f000 f893 	bl	800028c <MX_USART1_UART_Init>
//  HAL_I2C_Master_Receive(hi2c, DevAddress, pData, Size, Timeout)
//  HAL_I2C_Master_Receive(&hi2c1, slaveAddr, RxDataBufffer, dataSize, HAL_MAX_DELAY);
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_StatusTypeDef status = HAL_I2C_Master_Receive(&hi2c1, slaveAddr, RxDataBufffer, dataSize, HAL_MAX_DELAY);
 8000166:	4b0f      	ldr	r3, [pc, #60]	@ (80001a4 <main+0x58>)
 8000168:	781b      	ldrb	r3, [r3, #0]
 800016a:	4619      	mov	r1, r3
 800016c:	f04f 33ff 	mov.w	r3, #4294967295
 8000170:	9300      	str	r3, [sp, #0]
 8000172:	2308      	movs	r3, #8
 8000174:	4a0c      	ldr	r2, [pc, #48]	@ (80001a8 <main+0x5c>)
 8000176:	480d      	ldr	r0, [pc, #52]	@ (80001ac <main+0x60>)
 8000178:	f000 fff4 	bl	8001164 <HAL_I2C_Master_Receive>
 800017c:	4603      	mov	r3, r0
 800017e:	71fb      	strb	r3, [r7, #7]
	  // THIS IS WRONG for IT mode! The data has not arrived yet.
	  if( status == HAL_OK){
 8000180:	79fb      	ldrb	r3, [r7, #7]
 8000182:	2b00      	cmp	r3, #0
 8000184:	d107      	bne.n	8000196 <main+0x4a>
	      RxDataBufffer[dataSize - 1] = '\0';
 8000186:	4b08      	ldr	r3, [pc, #32]	@ (80001a8 <main+0x5c>)
 8000188:	2200      	movs	r2, #0
 800018a:	71da      	strb	r2, [r3, #7]
	      printf("Received : %s \n", RxDataBufffer);
 800018c:	4906      	ldr	r1, [pc, #24]	@ (80001a8 <main+0x5c>)
 800018e:	4808      	ldr	r0, [pc, #32]	@ (80001b0 <main+0x64>)
 8000190:	f004 fb98 	bl	80048c4 <iprintf>
 8000194:	e002      	b.n	800019c <main+0x50>
	  }
	  else{
		  printf("Failed");
 8000196:	4807      	ldr	r0, [pc, #28]	@ (80001b4 <main+0x68>)
 8000198:	f004 fb94 	bl	80048c4 <iprintf>
	  }

	  HAL_Delay(100);
 800019c:	2064      	movs	r0, #100	@ 0x64
 800019e:	f000 fb13 	bl	80007c8 <HAL_Delay>
  {
 80001a2:	e7e0      	b.n	8000166 <main+0x1a>
 80001a4:	20000000 	.word	0x20000000
 80001a8:	20000124 	.word	0x20000124
 80001ac:	20000088 	.word	0x20000088
 80001b0:	080055c8 	.word	0x080055c8
 80001b4:	080055d8 	.word	0x080055d8

080001b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001b8:	b580      	push	{r7, lr}
 80001ba:	b090      	sub	sp, #64	@ 0x40
 80001bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001be:	f107 0318 	add.w	r3, r7, #24
 80001c2:	2228      	movs	r2, #40	@ 0x28
 80001c4:	2100      	movs	r1, #0
 80001c6:	4618      	mov	r0, r3
 80001c8:	f004 fbd1 	bl	800496e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001cc:	1d3b      	adds	r3, r7, #4
 80001ce:	2200      	movs	r2, #0
 80001d0:	601a      	str	r2, [r3, #0]
 80001d2:	605a      	str	r2, [r3, #4]
 80001d4:	609a      	str	r2, [r3, #8]
 80001d6:	60da      	str	r2, [r3, #12]
 80001d8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001da:	2302      	movs	r3, #2
 80001dc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001de:	2301      	movs	r3, #1
 80001e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001e2:	2310      	movs	r3, #16
 80001e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001e6:	2300      	movs	r3, #0
 80001e8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001ea:	f107 0318 	add.w	r3, r7, #24
 80001ee:	4618      	mov	r0, r3
 80001f0:	f003 f964 	bl	80034bc <HAL_RCC_OscConfig>
 80001f4:	4603      	mov	r3, r0
 80001f6:	2b00      	cmp	r3, #0
 80001f8:	d001      	beq.n	80001fe <SystemClock_Config+0x46>
  {
    Error_Handler();
 80001fa:	f000 f893 	bl	8000324 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001fe:	230f      	movs	r3, #15
 8000200:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000202:	2300      	movs	r3, #0
 8000204:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000206:	2300      	movs	r3, #0
 8000208:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800020a:	2300      	movs	r3, #0
 800020c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800020e:	2300      	movs	r3, #0
 8000210:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000212:	1d3b      	adds	r3, r7, #4
 8000214:	2100      	movs	r1, #0
 8000216:	4618      	mov	r0, r3
 8000218:	f003 fbd2 	bl	80039c0 <HAL_RCC_ClockConfig>
 800021c:	4603      	mov	r3, r0
 800021e:	2b00      	cmp	r3, #0
 8000220:	d001      	beq.n	8000226 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000222:	f000 f87f 	bl	8000324 <Error_Handler>
  }
}
 8000226:	bf00      	nop
 8000228:	3740      	adds	r7, #64	@ 0x40
 800022a:	46bd      	mov	sp, r7
 800022c:	bd80      	pop	{r7, pc}
	...

08000230 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000234:	4b12      	ldr	r3, [pc, #72]	@ (8000280 <MX_I2C1_Init+0x50>)
 8000236:	4a13      	ldr	r2, [pc, #76]	@ (8000284 <MX_I2C1_Init+0x54>)
 8000238:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800023a:	4b11      	ldr	r3, [pc, #68]	@ (8000280 <MX_I2C1_Init+0x50>)
 800023c:	4a12      	ldr	r2, [pc, #72]	@ (8000288 <MX_I2C1_Init+0x58>)
 800023e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000240:	4b0f      	ldr	r3, [pc, #60]	@ (8000280 <MX_I2C1_Init+0x50>)
 8000242:	2200      	movs	r2, #0
 8000244:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000246:	4b0e      	ldr	r3, [pc, #56]	@ (8000280 <MX_I2C1_Init+0x50>)
 8000248:	2200      	movs	r2, #0
 800024a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800024c:	4b0c      	ldr	r3, [pc, #48]	@ (8000280 <MX_I2C1_Init+0x50>)
 800024e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000252:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000254:	4b0a      	ldr	r3, [pc, #40]	@ (8000280 <MX_I2C1_Init+0x50>)
 8000256:	2200      	movs	r2, #0
 8000258:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800025a:	4b09      	ldr	r3, [pc, #36]	@ (8000280 <MX_I2C1_Init+0x50>)
 800025c:	2200      	movs	r2, #0
 800025e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000260:	4b07      	ldr	r3, [pc, #28]	@ (8000280 <MX_I2C1_Init+0x50>)
 8000262:	2200      	movs	r2, #0
 8000264:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000266:	4b06      	ldr	r3, [pc, #24]	@ (8000280 <MX_I2C1_Init+0x50>)
 8000268:	2200      	movs	r2, #0
 800026a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800026c:	4804      	ldr	r0, [pc, #16]	@ (8000280 <MX_I2C1_Init+0x50>)
 800026e:	f000 fe21 	bl	8000eb4 <HAL_I2C_Init>
 8000272:	4603      	mov	r3, r0
 8000274:	2b00      	cmp	r3, #0
 8000276:	d001      	beq.n	800027c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000278:	f000 f854 	bl	8000324 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800027c:	bf00      	nop
 800027e:	bd80      	pop	{r7, pc}
 8000280:	20000088 	.word	0x20000088
 8000284:	40005400 	.word	0x40005400
 8000288:	000186a0 	.word	0x000186a0

0800028c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000290:	4b11      	ldr	r3, [pc, #68]	@ (80002d8 <MX_USART1_UART_Init+0x4c>)
 8000292:	4a12      	ldr	r2, [pc, #72]	@ (80002dc <MX_USART1_UART_Init+0x50>)
 8000294:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000296:	4b10      	ldr	r3, [pc, #64]	@ (80002d8 <MX_USART1_UART_Init+0x4c>)
 8000298:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800029c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800029e:	4b0e      	ldr	r3, [pc, #56]	@ (80002d8 <MX_USART1_UART_Init+0x4c>)
 80002a0:	2200      	movs	r2, #0
 80002a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80002a4:	4b0c      	ldr	r3, [pc, #48]	@ (80002d8 <MX_USART1_UART_Init+0x4c>)
 80002a6:	2200      	movs	r2, #0
 80002a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80002aa:	4b0b      	ldr	r3, [pc, #44]	@ (80002d8 <MX_USART1_UART_Init+0x4c>)
 80002ac:	2200      	movs	r2, #0
 80002ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80002b0:	4b09      	ldr	r3, [pc, #36]	@ (80002d8 <MX_USART1_UART_Init+0x4c>)
 80002b2:	220c      	movs	r2, #12
 80002b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002b6:	4b08      	ldr	r3, [pc, #32]	@ (80002d8 <MX_USART1_UART_Init+0x4c>)
 80002b8:	2200      	movs	r2, #0
 80002ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80002bc:	4b06      	ldr	r3, [pc, #24]	@ (80002d8 <MX_USART1_UART_Init+0x4c>)
 80002be:	2200      	movs	r2, #0
 80002c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80002c2:	4805      	ldr	r0, [pc, #20]	@ (80002d8 <MX_USART1_UART_Init+0x4c>)
 80002c4:	f003 fd0a 	bl	8003cdc <HAL_UART_Init>
 80002c8:	4603      	mov	r3, r0
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d001      	beq.n	80002d2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80002ce:	f000 f829 	bl	8000324 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80002d2:	bf00      	nop
 80002d4:	bd80      	pop	{r7, pc}
 80002d6:	bf00      	nop
 80002d8:	200000dc 	.word	0x200000dc
 80002dc:	40013800 	.word	0x40013800

080002e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002e0:	b480      	push	{r7}
 80002e2:	b083      	sub	sp, #12
 80002e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000320 <MX_GPIO_Init+0x40>)
 80002e8:	699b      	ldr	r3, [r3, #24]
 80002ea:	4a0d      	ldr	r2, [pc, #52]	@ (8000320 <MX_GPIO_Init+0x40>)
 80002ec:	f043 0304 	orr.w	r3, r3, #4
 80002f0:	6193      	str	r3, [r2, #24]
 80002f2:	4b0b      	ldr	r3, [pc, #44]	@ (8000320 <MX_GPIO_Init+0x40>)
 80002f4:	699b      	ldr	r3, [r3, #24]
 80002f6:	f003 0304 	and.w	r3, r3, #4
 80002fa:	607b      	str	r3, [r7, #4]
 80002fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002fe:	4b08      	ldr	r3, [pc, #32]	@ (8000320 <MX_GPIO_Init+0x40>)
 8000300:	699b      	ldr	r3, [r3, #24]
 8000302:	4a07      	ldr	r2, [pc, #28]	@ (8000320 <MX_GPIO_Init+0x40>)
 8000304:	f043 0308 	orr.w	r3, r3, #8
 8000308:	6193      	str	r3, [r2, #24]
 800030a:	4b05      	ldr	r3, [pc, #20]	@ (8000320 <MX_GPIO_Init+0x40>)
 800030c:	699b      	ldr	r3, [r3, #24]
 800030e:	f003 0308 	and.w	r3, r3, #8
 8000312:	603b      	str	r3, [r7, #0]
 8000314:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000316:	bf00      	nop
 8000318:	370c      	adds	r7, #12
 800031a:	46bd      	mov	sp, r7
 800031c:	bc80      	pop	{r7}
 800031e:	4770      	bx	lr
 8000320:	40021000 	.word	0x40021000

08000324 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000328:	b672      	cpsid	i
}
 800032a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800032c:	bf00      	nop
 800032e:	e7fd      	b.n	800032c <Error_Handler+0x8>

08000330 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000330:	b480      	push	{r7}
 8000332:	b085      	sub	sp, #20
 8000334:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000336:	4b15      	ldr	r3, [pc, #84]	@ (800038c <HAL_MspInit+0x5c>)
 8000338:	699b      	ldr	r3, [r3, #24]
 800033a:	4a14      	ldr	r2, [pc, #80]	@ (800038c <HAL_MspInit+0x5c>)
 800033c:	f043 0301 	orr.w	r3, r3, #1
 8000340:	6193      	str	r3, [r2, #24]
 8000342:	4b12      	ldr	r3, [pc, #72]	@ (800038c <HAL_MspInit+0x5c>)
 8000344:	699b      	ldr	r3, [r3, #24]
 8000346:	f003 0301 	and.w	r3, r3, #1
 800034a:	60bb      	str	r3, [r7, #8]
 800034c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800034e:	4b0f      	ldr	r3, [pc, #60]	@ (800038c <HAL_MspInit+0x5c>)
 8000350:	69db      	ldr	r3, [r3, #28]
 8000352:	4a0e      	ldr	r2, [pc, #56]	@ (800038c <HAL_MspInit+0x5c>)
 8000354:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000358:	61d3      	str	r3, [r2, #28]
 800035a:	4b0c      	ldr	r3, [pc, #48]	@ (800038c <HAL_MspInit+0x5c>)
 800035c:	69db      	ldr	r3, [r3, #28]
 800035e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000362:	607b      	str	r3, [r7, #4]
 8000364:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000366:	4b0a      	ldr	r3, [pc, #40]	@ (8000390 <HAL_MspInit+0x60>)
 8000368:	685b      	ldr	r3, [r3, #4]
 800036a:	60fb      	str	r3, [r7, #12]
 800036c:	68fb      	ldr	r3, [r7, #12]
 800036e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000372:	60fb      	str	r3, [r7, #12]
 8000374:	68fb      	ldr	r3, [r7, #12]
 8000376:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800037a:	60fb      	str	r3, [r7, #12]
 800037c:	4a04      	ldr	r2, [pc, #16]	@ (8000390 <HAL_MspInit+0x60>)
 800037e:	68fb      	ldr	r3, [r7, #12]
 8000380:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000382:	bf00      	nop
 8000384:	3714      	adds	r7, #20
 8000386:	46bd      	mov	sp, r7
 8000388:	bc80      	pop	{r7}
 800038a:	4770      	bx	lr
 800038c:	40021000 	.word	0x40021000
 8000390:	40010000 	.word	0x40010000

08000394 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	b088      	sub	sp, #32
 8000398:	af00      	add	r7, sp, #0
 800039a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800039c:	f107 0310 	add.w	r3, r7, #16
 80003a0:	2200      	movs	r2, #0
 80003a2:	601a      	str	r2, [r3, #0]
 80003a4:	605a      	str	r2, [r3, #4]
 80003a6:	609a      	str	r2, [r3, #8]
 80003a8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	4a1d      	ldr	r2, [pc, #116]	@ (8000424 <HAL_I2C_MspInit+0x90>)
 80003b0:	4293      	cmp	r3, r2
 80003b2:	d133      	bne.n	800041c <HAL_I2C_MspInit+0x88>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80003b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000428 <HAL_I2C_MspInit+0x94>)
 80003b6:	699b      	ldr	r3, [r3, #24]
 80003b8:	4a1b      	ldr	r2, [pc, #108]	@ (8000428 <HAL_I2C_MspInit+0x94>)
 80003ba:	f043 0308 	orr.w	r3, r3, #8
 80003be:	6193      	str	r3, [r2, #24]
 80003c0:	4b19      	ldr	r3, [pc, #100]	@ (8000428 <HAL_I2C_MspInit+0x94>)
 80003c2:	699b      	ldr	r3, [r3, #24]
 80003c4:	f003 0308 	and.w	r3, r3, #8
 80003c8:	60fb      	str	r3, [r7, #12]
 80003ca:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80003cc:	23c0      	movs	r3, #192	@ 0xc0
 80003ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80003d0:	2312      	movs	r3, #18
 80003d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003d4:	2303      	movs	r3, #3
 80003d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003d8:	f107 0310 	add.w	r3, r7, #16
 80003dc:	4619      	mov	r1, r3
 80003de:	4813      	ldr	r0, [pc, #76]	@ (800042c <HAL_I2C_MspInit+0x98>)
 80003e0:	f000 fbe4 	bl	8000bac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80003e4:	4b10      	ldr	r3, [pc, #64]	@ (8000428 <HAL_I2C_MspInit+0x94>)
 80003e6:	69db      	ldr	r3, [r3, #28]
 80003e8:	4a0f      	ldr	r2, [pc, #60]	@ (8000428 <HAL_I2C_MspInit+0x94>)
 80003ea:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80003ee:	61d3      	str	r3, [r2, #28]
 80003f0:	4b0d      	ldr	r3, [pc, #52]	@ (8000428 <HAL_I2C_MspInit+0x94>)
 80003f2:	69db      	ldr	r3, [r3, #28]
 80003f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80003f8:	60bb      	str	r3, [r7, #8]
 80003fa:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80003fc:	2200      	movs	r2, #0
 80003fe:	2100      	movs	r1, #0
 8000400:	201f      	movs	r0, #31
 8000402:	f000 fadc 	bl	80009be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000406:	201f      	movs	r0, #31
 8000408:	f000 faf5 	bl	80009f6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800040c:	2200      	movs	r2, #0
 800040e:	2100      	movs	r1, #0
 8000410:	2020      	movs	r0, #32
 8000412:	f000 fad4 	bl	80009be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000416:	2020      	movs	r0, #32
 8000418:	f000 faed 	bl	80009f6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800041c:	bf00      	nop
 800041e:	3720      	adds	r7, #32
 8000420:	46bd      	mov	sp, r7
 8000422:	bd80      	pop	{r7, pc}
 8000424:	40005400 	.word	0x40005400
 8000428:	40021000 	.word	0x40021000
 800042c:	40010c00 	.word	0x40010c00

08000430 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b088      	sub	sp, #32
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000438:	f107 0310 	add.w	r3, r7, #16
 800043c:	2200      	movs	r2, #0
 800043e:	601a      	str	r2, [r3, #0]
 8000440:	605a      	str	r2, [r3, #4]
 8000442:	609a      	str	r2, [r3, #8]
 8000444:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	4a20      	ldr	r2, [pc, #128]	@ (80004cc <HAL_UART_MspInit+0x9c>)
 800044c:	4293      	cmp	r3, r2
 800044e:	d139      	bne.n	80004c4 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000450:	4b1f      	ldr	r3, [pc, #124]	@ (80004d0 <HAL_UART_MspInit+0xa0>)
 8000452:	699b      	ldr	r3, [r3, #24]
 8000454:	4a1e      	ldr	r2, [pc, #120]	@ (80004d0 <HAL_UART_MspInit+0xa0>)
 8000456:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800045a:	6193      	str	r3, [r2, #24]
 800045c:	4b1c      	ldr	r3, [pc, #112]	@ (80004d0 <HAL_UART_MspInit+0xa0>)
 800045e:	699b      	ldr	r3, [r3, #24]
 8000460:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000464:	60fb      	str	r3, [r7, #12]
 8000466:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000468:	4b19      	ldr	r3, [pc, #100]	@ (80004d0 <HAL_UART_MspInit+0xa0>)
 800046a:	699b      	ldr	r3, [r3, #24]
 800046c:	4a18      	ldr	r2, [pc, #96]	@ (80004d0 <HAL_UART_MspInit+0xa0>)
 800046e:	f043 0304 	orr.w	r3, r3, #4
 8000472:	6193      	str	r3, [r2, #24]
 8000474:	4b16      	ldr	r3, [pc, #88]	@ (80004d0 <HAL_UART_MspInit+0xa0>)
 8000476:	699b      	ldr	r3, [r3, #24]
 8000478:	f003 0304 	and.w	r3, r3, #4
 800047c:	60bb      	str	r3, [r7, #8]
 800047e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000480:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000484:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000486:	2302      	movs	r3, #2
 8000488:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800048a:	2303      	movs	r3, #3
 800048c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800048e:	f107 0310 	add.w	r3, r7, #16
 8000492:	4619      	mov	r1, r3
 8000494:	480f      	ldr	r0, [pc, #60]	@ (80004d4 <HAL_UART_MspInit+0xa4>)
 8000496:	f000 fb89 	bl	8000bac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800049a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800049e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004a0:	2300      	movs	r3, #0
 80004a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004a4:	2300      	movs	r3, #0
 80004a6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004a8:	f107 0310 	add.w	r3, r7, #16
 80004ac:	4619      	mov	r1, r3
 80004ae:	4809      	ldr	r0, [pc, #36]	@ (80004d4 <HAL_UART_MspInit+0xa4>)
 80004b0:	f000 fb7c 	bl	8000bac <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80004b4:	2200      	movs	r2, #0
 80004b6:	2100      	movs	r1, #0
 80004b8:	2025      	movs	r0, #37	@ 0x25
 80004ba:	f000 fa80 	bl	80009be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80004be:	2025      	movs	r0, #37	@ 0x25
 80004c0:	f000 fa99 	bl	80009f6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80004c4:	bf00      	nop
 80004c6:	3720      	adds	r7, #32
 80004c8:	46bd      	mov	sp, r7
 80004ca:	bd80      	pop	{r7, pc}
 80004cc:	40013800 	.word	0x40013800
 80004d0:	40021000 	.word	0x40021000
 80004d4:	40010800 	.word	0x40010800

080004d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80004dc:	bf00      	nop
 80004de:	e7fd      	b.n	80004dc <NMI_Handler+0x4>

080004e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004e0:	b480      	push	{r7}
 80004e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004e4:	bf00      	nop
 80004e6:	e7fd      	b.n	80004e4 <HardFault_Handler+0x4>

080004e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004e8:	b480      	push	{r7}
 80004ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004ec:	bf00      	nop
 80004ee:	e7fd      	b.n	80004ec <MemManage_Handler+0x4>

080004f0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004f0:	b480      	push	{r7}
 80004f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004f4:	bf00      	nop
 80004f6:	e7fd      	b.n	80004f4 <BusFault_Handler+0x4>

080004f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004fc:	bf00      	nop
 80004fe:	e7fd      	b.n	80004fc <UsageFault_Handler+0x4>

08000500 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000500:	b480      	push	{r7}
 8000502:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000504:	bf00      	nop
 8000506:	46bd      	mov	sp, r7
 8000508:	bc80      	pop	{r7}
 800050a:	4770      	bx	lr

0800050c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800050c:	b480      	push	{r7}
 800050e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000510:	bf00      	nop
 8000512:	46bd      	mov	sp, r7
 8000514:	bc80      	pop	{r7}
 8000516:	4770      	bx	lr

08000518 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000518:	b480      	push	{r7}
 800051a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800051c:	bf00      	nop
 800051e:	46bd      	mov	sp, r7
 8000520:	bc80      	pop	{r7}
 8000522:	4770      	bx	lr

08000524 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000528:	f000 f932 	bl	8000790 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800052c:	bf00      	nop
 800052e:	bd80      	pop	{r7, pc}

08000530 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8000534:	4802      	ldr	r0, [pc, #8]	@ (8000540 <I2C1_EV_IRQHandler+0x10>)
 8000536:	f001 f881 	bl	800163c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800053a:	bf00      	nop
 800053c:	bd80      	pop	{r7, pc}
 800053e:	bf00      	nop
 8000540:	20000088 	.word	0x20000088

08000544 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8000548:	4802      	ldr	r0, [pc, #8]	@ (8000554 <I2C1_ER_IRQHandler+0x10>)
 800054a:	f001 f9e8 	bl	800191e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800054e:	bf00      	nop
 8000550:	bd80      	pop	{r7, pc}
 8000552:	bf00      	nop
 8000554:	20000088 	.word	0x20000088

08000558 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800055c:	4802      	ldr	r0, [pc, #8]	@ (8000568 <USART1_IRQHandler+0x10>)
 800055e:	f003 fc0d 	bl	8003d7c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000562:	bf00      	nop
 8000564:	bd80      	pop	{r7, pc}
 8000566:	bf00      	nop
 8000568:	200000dc 	.word	0x200000dc

0800056c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b086      	sub	sp, #24
 8000570:	af00      	add	r7, sp, #0
 8000572:	60f8      	str	r0, [r7, #12]
 8000574:	60b9      	str	r1, [r7, #8]
 8000576:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000578:	2300      	movs	r3, #0
 800057a:	617b      	str	r3, [r7, #20]
 800057c:	e00a      	b.n	8000594 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800057e:	f3af 8000 	nop.w
 8000582:	4601      	mov	r1, r0
 8000584:	68bb      	ldr	r3, [r7, #8]
 8000586:	1c5a      	adds	r2, r3, #1
 8000588:	60ba      	str	r2, [r7, #8]
 800058a:	b2ca      	uxtb	r2, r1
 800058c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800058e:	697b      	ldr	r3, [r7, #20]
 8000590:	3301      	adds	r3, #1
 8000592:	617b      	str	r3, [r7, #20]
 8000594:	697a      	ldr	r2, [r7, #20]
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	429a      	cmp	r2, r3
 800059a:	dbf0      	blt.n	800057e <_read+0x12>
  }

  return len;
 800059c:	687b      	ldr	r3, [r7, #4]
}
 800059e:	4618      	mov	r0, r3
 80005a0:	3718      	adds	r7, #24
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}

080005a6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80005a6:	b580      	push	{r7, lr}
 80005a8:	b086      	sub	sp, #24
 80005aa:	af00      	add	r7, sp, #0
 80005ac:	60f8      	str	r0, [r7, #12]
 80005ae:	60b9      	str	r1, [r7, #8]
 80005b0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80005b2:	2300      	movs	r3, #0
 80005b4:	617b      	str	r3, [r7, #20]
 80005b6:	e009      	b.n	80005cc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80005b8:	68bb      	ldr	r3, [r7, #8]
 80005ba:	1c5a      	adds	r2, r3, #1
 80005bc:	60ba      	str	r2, [r7, #8]
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	4618      	mov	r0, r3
 80005c2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80005c6:	697b      	ldr	r3, [r7, #20]
 80005c8:	3301      	adds	r3, #1
 80005ca:	617b      	str	r3, [r7, #20]
 80005cc:	697a      	ldr	r2, [r7, #20]
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	429a      	cmp	r2, r3
 80005d2:	dbf1      	blt.n	80005b8 <_write+0x12>
  }
  return len;
 80005d4:	687b      	ldr	r3, [r7, #4]
}
 80005d6:	4618      	mov	r0, r3
 80005d8:	3718      	adds	r7, #24
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}

080005de <_close>:

int _close(int file)
{
 80005de:	b480      	push	{r7}
 80005e0:	b083      	sub	sp, #12
 80005e2:	af00      	add	r7, sp, #0
 80005e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80005e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80005ea:	4618      	mov	r0, r3
 80005ec:	370c      	adds	r7, #12
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bc80      	pop	{r7}
 80005f2:	4770      	bx	lr

080005f4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80005f4:	b480      	push	{r7}
 80005f6:	b083      	sub	sp, #12
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
 80005fc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80005fe:	683b      	ldr	r3, [r7, #0]
 8000600:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000604:	605a      	str	r2, [r3, #4]
  return 0;
 8000606:	2300      	movs	r3, #0
}
 8000608:	4618      	mov	r0, r3
 800060a:	370c      	adds	r7, #12
 800060c:	46bd      	mov	sp, r7
 800060e:	bc80      	pop	{r7}
 8000610:	4770      	bx	lr

08000612 <_isatty>:

int _isatty(int file)
{
 8000612:	b480      	push	{r7}
 8000614:	b083      	sub	sp, #12
 8000616:	af00      	add	r7, sp, #0
 8000618:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800061a:	2301      	movs	r3, #1
}
 800061c:	4618      	mov	r0, r3
 800061e:	370c      	adds	r7, #12
 8000620:	46bd      	mov	sp, r7
 8000622:	bc80      	pop	{r7}
 8000624:	4770      	bx	lr

08000626 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000626:	b480      	push	{r7}
 8000628:	b085      	sub	sp, #20
 800062a:	af00      	add	r7, sp, #0
 800062c:	60f8      	str	r0, [r7, #12]
 800062e:	60b9      	str	r1, [r7, #8]
 8000630:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000632:	2300      	movs	r3, #0
}
 8000634:	4618      	mov	r0, r3
 8000636:	3714      	adds	r7, #20
 8000638:	46bd      	mov	sp, r7
 800063a:	bc80      	pop	{r7}
 800063c:	4770      	bx	lr
	...

08000640 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b086      	sub	sp, #24
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000648:	4a14      	ldr	r2, [pc, #80]	@ (800069c <_sbrk+0x5c>)
 800064a:	4b15      	ldr	r3, [pc, #84]	@ (80006a0 <_sbrk+0x60>)
 800064c:	1ad3      	subs	r3, r2, r3
 800064e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000650:	697b      	ldr	r3, [r7, #20]
 8000652:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000654:	4b13      	ldr	r3, [pc, #76]	@ (80006a4 <_sbrk+0x64>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	2b00      	cmp	r3, #0
 800065a:	d102      	bne.n	8000662 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800065c:	4b11      	ldr	r3, [pc, #68]	@ (80006a4 <_sbrk+0x64>)
 800065e:	4a12      	ldr	r2, [pc, #72]	@ (80006a8 <_sbrk+0x68>)
 8000660:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000662:	4b10      	ldr	r3, [pc, #64]	@ (80006a4 <_sbrk+0x64>)
 8000664:	681a      	ldr	r2, [r3, #0]
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	4413      	add	r3, r2
 800066a:	693a      	ldr	r2, [r7, #16]
 800066c:	429a      	cmp	r2, r3
 800066e:	d207      	bcs.n	8000680 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000670:	f004 f9cc 	bl	8004a0c <__errno>
 8000674:	4603      	mov	r3, r0
 8000676:	220c      	movs	r2, #12
 8000678:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800067a:	f04f 33ff 	mov.w	r3, #4294967295
 800067e:	e009      	b.n	8000694 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000680:	4b08      	ldr	r3, [pc, #32]	@ (80006a4 <_sbrk+0x64>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000686:	4b07      	ldr	r3, [pc, #28]	@ (80006a4 <_sbrk+0x64>)
 8000688:	681a      	ldr	r2, [r3, #0]
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	4413      	add	r3, r2
 800068e:	4a05      	ldr	r2, [pc, #20]	@ (80006a4 <_sbrk+0x64>)
 8000690:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000692:	68fb      	ldr	r3, [r7, #12]
}
 8000694:	4618      	mov	r0, r3
 8000696:	3718      	adds	r7, #24
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	20005000 	.word	0x20005000
 80006a0:	00000400 	.word	0x00000400
 80006a4:	2000012c 	.word	0x2000012c
 80006a8:	20000280 	.word	0x20000280

080006ac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006b0:	bf00      	nop
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bc80      	pop	{r7}
 80006b6:	4770      	bx	lr

080006b8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80006b8:	f7ff fff8 	bl	80006ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006bc:	480b      	ldr	r0, [pc, #44]	@ (80006ec <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80006be:	490c      	ldr	r1, [pc, #48]	@ (80006f0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80006c0:	4a0c      	ldr	r2, [pc, #48]	@ (80006f4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80006c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006c4:	e002      	b.n	80006cc <LoopCopyDataInit>

080006c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006ca:	3304      	adds	r3, #4

080006cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006d0:	d3f9      	bcc.n	80006c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006d2:	4a09      	ldr	r2, [pc, #36]	@ (80006f8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80006d4:	4c09      	ldr	r4, [pc, #36]	@ (80006fc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80006d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006d8:	e001      	b.n	80006de <LoopFillZerobss>

080006da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006dc:	3204      	adds	r2, #4

080006de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006e0:	d3fb      	bcc.n	80006da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006e2:	f004 f999 	bl	8004a18 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006e6:	f7ff fd31 	bl	800014c <main>
  bx lr
 80006ea:	4770      	bx	lr
  ldr r0, =_sdata
 80006ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006f0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80006f4:	08005648 	.word	0x08005648
  ldr r2, =_sbss
 80006f8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80006fc:	20000280 	.word	0x20000280

08000700 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000700:	e7fe      	b.n	8000700 <ADC1_2_IRQHandler>
	...

08000704 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000708:	4b08      	ldr	r3, [pc, #32]	@ (800072c <HAL_Init+0x28>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	4a07      	ldr	r2, [pc, #28]	@ (800072c <HAL_Init+0x28>)
 800070e:	f043 0310 	orr.w	r3, r3, #16
 8000712:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000714:	2003      	movs	r0, #3
 8000716:	f000 f947 	bl	80009a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800071a:	200f      	movs	r0, #15
 800071c:	f000 f808 	bl	8000730 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000720:	f7ff fe06 	bl	8000330 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000724:	2300      	movs	r3, #0
}
 8000726:	4618      	mov	r0, r3
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	40022000 	.word	0x40022000

08000730 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000738:	4b12      	ldr	r3, [pc, #72]	@ (8000784 <HAL_InitTick+0x54>)
 800073a:	681a      	ldr	r2, [r3, #0]
 800073c:	4b12      	ldr	r3, [pc, #72]	@ (8000788 <HAL_InitTick+0x58>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	4619      	mov	r1, r3
 8000742:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000746:	fbb3 f3f1 	udiv	r3, r3, r1
 800074a:	fbb2 f3f3 	udiv	r3, r2, r3
 800074e:	4618      	mov	r0, r3
 8000750:	f000 f95f 	bl	8000a12 <HAL_SYSTICK_Config>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800075a:	2301      	movs	r3, #1
 800075c:	e00e      	b.n	800077c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	2b0f      	cmp	r3, #15
 8000762:	d80a      	bhi.n	800077a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000764:	2200      	movs	r2, #0
 8000766:	6879      	ldr	r1, [r7, #4]
 8000768:	f04f 30ff 	mov.w	r0, #4294967295
 800076c:	f000 f927 	bl	80009be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000770:	4a06      	ldr	r2, [pc, #24]	@ (800078c <HAL_InitTick+0x5c>)
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000776:	2300      	movs	r3, #0
 8000778:	e000      	b.n	800077c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800077a:	2301      	movs	r3, #1
}
 800077c:	4618      	mov	r0, r3
 800077e:	3708      	adds	r7, #8
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	20000004 	.word	0x20000004
 8000788:	2000000c 	.word	0x2000000c
 800078c:	20000008 	.word	0x20000008

08000790 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000794:	4b05      	ldr	r3, [pc, #20]	@ (80007ac <HAL_IncTick+0x1c>)
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	461a      	mov	r2, r3
 800079a:	4b05      	ldr	r3, [pc, #20]	@ (80007b0 <HAL_IncTick+0x20>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	4413      	add	r3, r2
 80007a0:	4a03      	ldr	r2, [pc, #12]	@ (80007b0 <HAL_IncTick+0x20>)
 80007a2:	6013      	str	r3, [r2, #0]
}
 80007a4:	bf00      	nop
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bc80      	pop	{r7}
 80007aa:	4770      	bx	lr
 80007ac:	2000000c 	.word	0x2000000c
 80007b0:	20000130 	.word	0x20000130

080007b4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007b4:	b480      	push	{r7}
 80007b6:	af00      	add	r7, sp, #0
  return uwTick;
 80007b8:	4b02      	ldr	r3, [pc, #8]	@ (80007c4 <HAL_GetTick+0x10>)
 80007ba:	681b      	ldr	r3, [r3, #0]
}
 80007bc:	4618      	mov	r0, r3
 80007be:	46bd      	mov	sp, r7
 80007c0:	bc80      	pop	{r7}
 80007c2:	4770      	bx	lr
 80007c4:	20000130 	.word	0x20000130

080007c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b084      	sub	sp, #16
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007d0:	f7ff fff0 	bl	80007b4 <HAL_GetTick>
 80007d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007e0:	d005      	beq.n	80007ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80007e2:	4b0a      	ldr	r3, [pc, #40]	@ (800080c <HAL_Delay+0x44>)
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	461a      	mov	r2, r3
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	4413      	add	r3, r2
 80007ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80007ee:	bf00      	nop
 80007f0:	f7ff ffe0 	bl	80007b4 <HAL_GetTick>
 80007f4:	4602      	mov	r2, r0
 80007f6:	68bb      	ldr	r3, [r7, #8]
 80007f8:	1ad3      	subs	r3, r2, r3
 80007fa:	68fa      	ldr	r2, [r7, #12]
 80007fc:	429a      	cmp	r2, r3
 80007fe:	d8f7      	bhi.n	80007f0 <HAL_Delay+0x28>
  {
  }
}
 8000800:	bf00      	nop
 8000802:	bf00      	nop
 8000804:	3710      	adds	r7, #16
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	2000000c 	.word	0x2000000c

08000810 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000810:	b480      	push	{r7}
 8000812:	b085      	sub	sp, #20
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	f003 0307 	and.w	r3, r3, #7
 800081e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000820:	4b0c      	ldr	r3, [pc, #48]	@ (8000854 <__NVIC_SetPriorityGrouping+0x44>)
 8000822:	68db      	ldr	r3, [r3, #12]
 8000824:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000826:	68ba      	ldr	r2, [r7, #8]
 8000828:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800082c:	4013      	ands	r3, r2
 800082e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000834:	68bb      	ldr	r3, [r7, #8]
 8000836:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000838:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800083c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000840:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000842:	4a04      	ldr	r2, [pc, #16]	@ (8000854 <__NVIC_SetPriorityGrouping+0x44>)
 8000844:	68bb      	ldr	r3, [r7, #8]
 8000846:	60d3      	str	r3, [r2, #12]
}
 8000848:	bf00      	nop
 800084a:	3714      	adds	r7, #20
 800084c:	46bd      	mov	sp, r7
 800084e:	bc80      	pop	{r7}
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop
 8000854:	e000ed00 	.word	0xe000ed00

08000858 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800085c:	4b04      	ldr	r3, [pc, #16]	@ (8000870 <__NVIC_GetPriorityGrouping+0x18>)
 800085e:	68db      	ldr	r3, [r3, #12]
 8000860:	0a1b      	lsrs	r3, r3, #8
 8000862:	f003 0307 	and.w	r3, r3, #7
}
 8000866:	4618      	mov	r0, r3
 8000868:	46bd      	mov	sp, r7
 800086a:	bc80      	pop	{r7}
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop
 8000870:	e000ed00 	.word	0xe000ed00

08000874 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000874:	b480      	push	{r7}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
 800087a:	4603      	mov	r3, r0
 800087c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800087e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000882:	2b00      	cmp	r3, #0
 8000884:	db0b      	blt.n	800089e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	f003 021f 	and.w	r2, r3, #31
 800088c:	4906      	ldr	r1, [pc, #24]	@ (80008a8 <__NVIC_EnableIRQ+0x34>)
 800088e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000892:	095b      	lsrs	r3, r3, #5
 8000894:	2001      	movs	r0, #1
 8000896:	fa00 f202 	lsl.w	r2, r0, r2
 800089a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800089e:	bf00      	nop
 80008a0:	370c      	adds	r7, #12
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bc80      	pop	{r7}
 80008a6:	4770      	bx	lr
 80008a8:	e000e100 	.word	0xe000e100

080008ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b083      	sub	sp, #12
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	4603      	mov	r3, r0
 80008b4:	6039      	str	r1, [r7, #0]
 80008b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	db0a      	blt.n	80008d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008c0:	683b      	ldr	r3, [r7, #0]
 80008c2:	b2da      	uxtb	r2, r3
 80008c4:	490c      	ldr	r1, [pc, #48]	@ (80008f8 <__NVIC_SetPriority+0x4c>)
 80008c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ca:	0112      	lsls	r2, r2, #4
 80008cc:	b2d2      	uxtb	r2, r2
 80008ce:	440b      	add	r3, r1
 80008d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008d4:	e00a      	b.n	80008ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	b2da      	uxtb	r2, r3
 80008da:	4908      	ldr	r1, [pc, #32]	@ (80008fc <__NVIC_SetPriority+0x50>)
 80008dc:	79fb      	ldrb	r3, [r7, #7]
 80008de:	f003 030f 	and.w	r3, r3, #15
 80008e2:	3b04      	subs	r3, #4
 80008e4:	0112      	lsls	r2, r2, #4
 80008e6:	b2d2      	uxtb	r2, r2
 80008e8:	440b      	add	r3, r1
 80008ea:	761a      	strb	r2, [r3, #24]
}
 80008ec:	bf00      	nop
 80008ee:	370c      	adds	r7, #12
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bc80      	pop	{r7}
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop
 80008f8:	e000e100 	.word	0xe000e100
 80008fc:	e000ed00 	.word	0xe000ed00

08000900 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000900:	b480      	push	{r7}
 8000902:	b089      	sub	sp, #36	@ 0x24
 8000904:	af00      	add	r7, sp, #0
 8000906:	60f8      	str	r0, [r7, #12]
 8000908:	60b9      	str	r1, [r7, #8]
 800090a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	f003 0307 	and.w	r3, r3, #7
 8000912:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000914:	69fb      	ldr	r3, [r7, #28]
 8000916:	f1c3 0307 	rsb	r3, r3, #7
 800091a:	2b04      	cmp	r3, #4
 800091c:	bf28      	it	cs
 800091e:	2304      	movcs	r3, #4
 8000920:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000922:	69fb      	ldr	r3, [r7, #28]
 8000924:	3304      	adds	r3, #4
 8000926:	2b06      	cmp	r3, #6
 8000928:	d902      	bls.n	8000930 <NVIC_EncodePriority+0x30>
 800092a:	69fb      	ldr	r3, [r7, #28]
 800092c:	3b03      	subs	r3, #3
 800092e:	e000      	b.n	8000932 <NVIC_EncodePriority+0x32>
 8000930:	2300      	movs	r3, #0
 8000932:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000934:	f04f 32ff 	mov.w	r2, #4294967295
 8000938:	69bb      	ldr	r3, [r7, #24]
 800093a:	fa02 f303 	lsl.w	r3, r2, r3
 800093e:	43da      	mvns	r2, r3
 8000940:	68bb      	ldr	r3, [r7, #8]
 8000942:	401a      	ands	r2, r3
 8000944:	697b      	ldr	r3, [r7, #20]
 8000946:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000948:	f04f 31ff 	mov.w	r1, #4294967295
 800094c:	697b      	ldr	r3, [r7, #20]
 800094e:	fa01 f303 	lsl.w	r3, r1, r3
 8000952:	43d9      	mvns	r1, r3
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000958:	4313      	orrs	r3, r2
         );
}
 800095a:	4618      	mov	r0, r3
 800095c:	3724      	adds	r7, #36	@ 0x24
 800095e:	46bd      	mov	sp, r7
 8000960:	bc80      	pop	{r7}
 8000962:	4770      	bx	lr

08000964 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	3b01      	subs	r3, #1
 8000970:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000974:	d301      	bcc.n	800097a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000976:	2301      	movs	r3, #1
 8000978:	e00f      	b.n	800099a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800097a:	4a0a      	ldr	r2, [pc, #40]	@ (80009a4 <SysTick_Config+0x40>)
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	3b01      	subs	r3, #1
 8000980:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000982:	210f      	movs	r1, #15
 8000984:	f04f 30ff 	mov.w	r0, #4294967295
 8000988:	f7ff ff90 	bl	80008ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800098c:	4b05      	ldr	r3, [pc, #20]	@ (80009a4 <SysTick_Config+0x40>)
 800098e:	2200      	movs	r2, #0
 8000990:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000992:	4b04      	ldr	r3, [pc, #16]	@ (80009a4 <SysTick_Config+0x40>)
 8000994:	2207      	movs	r2, #7
 8000996:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000998:	2300      	movs	r3, #0
}
 800099a:	4618      	mov	r0, r3
 800099c:	3708      	adds	r7, #8
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	e000e010 	.word	0xe000e010

080009a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009b0:	6878      	ldr	r0, [r7, #4]
 80009b2:	f7ff ff2d 	bl	8000810 <__NVIC_SetPriorityGrouping>
}
 80009b6:	bf00      	nop
 80009b8:	3708      	adds	r7, #8
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}

080009be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009be:	b580      	push	{r7, lr}
 80009c0:	b086      	sub	sp, #24
 80009c2:	af00      	add	r7, sp, #0
 80009c4:	4603      	mov	r3, r0
 80009c6:	60b9      	str	r1, [r7, #8]
 80009c8:	607a      	str	r2, [r7, #4]
 80009ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009cc:	2300      	movs	r3, #0
 80009ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009d0:	f7ff ff42 	bl	8000858 <__NVIC_GetPriorityGrouping>
 80009d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009d6:	687a      	ldr	r2, [r7, #4]
 80009d8:	68b9      	ldr	r1, [r7, #8]
 80009da:	6978      	ldr	r0, [r7, #20]
 80009dc:	f7ff ff90 	bl	8000900 <NVIC_EncodePriority>
 80009e0:	4602      	mov	r2, r0
 80009e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009e6:	4611      	mov	r1, r2
 80009e8:	4618      	mov	r0, r3
 80009ea:	f7ff ff5f 	bl	80008ac <__NVIC_SetPriority>
}
 80009ee:	bf00      	nop
 80009f0:	3718      	adds	r7, #24
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b082      	sub	sp, #8
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	4603      	mov	r3, r0
 80009fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a04:	4618      	mov	r0, r3
 8000a06:	f7ff ff35 	bl	8000874 <__NVIC_EnableIRQ>
}
 8000a0a:	bf00      	nop
 8000a0c:	3708      	adds	r7, #8
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}

08000a12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a12:	b580      	push	{r7, lr}
 8000a14:	b082      	sub	sp, #8
 8000a16:	af00      	add	r7, sp, #0
 8000a18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a1a:	6878      	ldr	r0, [r7, #4]
 8000a1c:	f7ff ffa2 	bl	8000964 <SysTick_Config>
 8000a20:	4603      	mov	r3, r0
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	3708      	adds	r7, #8
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}

08000a2a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000a2a:	b480      	push	{r7}
 8000a2c:	b085      	sub	sp, #20
 8000a2e:	af00      	add	r7, sp, #0
 8000a30:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000a32:	2300      	movs	r3, #0
 8000a34:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000a3c:	b2db      	uxtb	r3, r3
 8000a3e:	2b02      	cmp	r3, #2
 8000a40:	d008      	beq.n	8000a54 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	2204      	movs	r2, #4
 8000a46:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000a50:	2301      	movs	r3, #1
 8000a52:	e020      	b.n	8000a96 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	f022 020e 	bic.w	r2, r2, #14
 8000a62:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	681a      	ldr	r2, [r3, #0]
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	f022 0201 	bic.w	r2, r2, #1
 8000a72:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000a7c:	2101      	movs	r1, #1
 8000a7e:	fa01 f202 	lsl.w	r2, r1, r2
 8000a82:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	2201      	movs	r2, #1
 8000a88:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	2200      	movs	r2, #0
 8000a90:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	3714      	adds	r7, #20
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bc80      	pop	{r7}
 8000a9e:	4770      	bx	lr

08000aa0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b084      	sub	sp, #16
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000ab2:	b2db      	uxtb	r3, r3
 8000ab4:	2b02      	cmp	r3, #2
 8000ab6:	d005      	beq.n	8000ac4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	2204      	movs	r2, #4
 8000abc:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	73fb      	strb	r3, [r7, #15]
 8000ac2:	e051      	b.n	8000b68 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	681a      	ldr	r2, [r3, #0]
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	f022 020e 	bic.w	r2, r2, #14
 8000ad2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	681a      	ldr	r2, [r3, #0]
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	f022 0201 	bic.w	r2, r2, #1
 8000ae2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4a22      	ldr	r2, [pc, #136]	@ (8000b74 <HAL_DMA_Abort_IT+0xd4>)
 8000aea:	4293      	cmp	r3, r2
 8000aec:	d029      	beq.n	8000b42 <HAL_DMA_Abort_IT+0xa2>
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	4a21      	ldr	r2, [pc, #132]	@ (8000b78 <HAL_DMA_Abort_IT+0xd8>)
 8000af4:	4293      	cmp	r3, r2
 8000af6:	d022      	beq.n	8000b3e <HAL_DMA_Abort_IT+0x9e>
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a1f      	ldr	r2, [pc, #124]	@ (8000b7c <HAL_DMA_Abort_IT+0xdc>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d01a      	beq.n	8000b38 <HAL_DMA_Abort_IT+0x98>
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4a1e      	ldr	r2, [pc, #120]	@ (8000b80 <HAL_DMA_Abort_IT+0xe0>)
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d012      	beq.n	8000b32 <HAL_DMA_Abort_IT+0x92>
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a1c      	ldr	r2, [pc, #112]	@ (8000b84 <HAL_DMA_Abort_IT+0xe4>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d00a      	beq.n	8000b2c <HAL_DMA_Abort_IT+0x8c>
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4a1b      	ldr	r2, [pc, #108]	@ (8000b88 <HAL_DMA_Abort_IT+0xe8>)
 8000b1c:	4293      	cmp	r3, r2
 8000b1e:	d102      	bne.n	8000b26 <HAL_DMA_Abort_IT+0x86>
 8000b20:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000b24:	e00e      	b.n	8000b44 <HAL_DMA_Abort_IT+0xa4>
 8000b26:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000b2a:	e00b      	b.n	8000b44 <HAL_DMA_Abort_IT+0xa4>
 8000b2c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b30:	e008      	b.n	8000b44 <HAL_DMA_Abort_IT+0xa4>
 8000b32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b36:	e005      	b.n	8000b44 <HAL_DMA_Abort_IT+0xa4>
 8000b38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b3c:	e002      	b.n	8000b44 <HAL_DMA_Abort_IT+0xa4>
 8000b3e:	2310      	movs	r3, #16
 8000b40:	e000      	b.n	8000b44 <HAL_DMA_Abort_IT+0xa4>
 8000b42:	2301      	movs	r3, #1
 8000b44:	4a11      	ldr	r2, [pc, #68]	@ (8000b8c <HAL_DMA_Abort_IT+0xec>)
 8000b46:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	2200      	movs	r2, #0
 8000b54:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d003      	beq.n	8000b68 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b64:	6878      	ldr	r0, [r7, #4]
 8000b66:	4798      	blx	r3
    } 
  }
  return status;
 8000b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	3710      	adds	r7, #16
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	40020008 	.word	0x40020008
 8000b78:	4002001c 	.word	0x4002001c
 8000b7c:	40020030 	.word	0x40020030
 8000b80:	40020044 	.word	0x40020044
 8000b84:	40020058 	.word	0x40020058
 8000b88:	4002006c 	.word	0x4002006c
 8000b8c:	40020000 	.word	0x40020000

08000b90 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000b9e:	b2db      	uxtb	r3, r3
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	370c      	adds	r7, #12
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bc80      	pop	{r7}
 8000ba8:	4770      	bx	lr
	...

08000bac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b08b      	sub	sp, #44	@ 0x2c
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
 8000bb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bbe:	e169      	b.n	8000e94 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000bca:	683b      	ldr	r3, [r7, #0]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	69fa      	ldr	r2, [r7, #28]
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000bd4:	69ba      	ldr	r2, [r7, #24]
 8000bd6:	69fb      	ldr	r3, [r7, #28]
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	f040 8158 	bne.w	8000e8e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	4a9a      	ldr	r2, [pc, #616]	@ (8000e4c <HAL_GPIO_Init+0x2a0>)
 8000be4:	4293      	cmp	r3, r2
 8000be6:	d05e      	beq.n	8000ca6 <HAL_GPIO_Init+0xfa>
 8000be8:	4a98      	ldr	r2, [pc, #608]	@ (8000e4c <HAL_GPIO_Init+0x2a0>)
 8000bea:	4293      	cmp	r3, r2
 8000bec:	d875      	bhi.n	8000cda <HAL_GPIO_Init+0x12e>
 8000bee:	4a98      	ldr	r2, [pc, #608]	@ (8000e50 <HAL_GPIO_Init+0x2a4>)
 8000bf0:	4293      	cmp	r3, r2
 8000bf2:	d058      	beq.n	8000ca6 <HAL_GPIO_Init+0xfa>
 8000bf4:	4a96      	ldr	r2, [pc, #600]	@ (8000e50 <HAL_GPIO_Init+0x2a4>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d86f      	bhi.n	8000cda <HAL_GPIO_Init+0x12e>
 8000bfa:	4a96      	ldr	r2, [pc, #600]	@ (8000e54 <HAL_GPIO_Init+0x2a8>)
 8000bfc:	4293      	cmp	r3, r2
 8000bfe:	d052      	beq.n	8000ca6 <HAL_GPIO_Init+0xfa>
 8000c00:	4a94      	ldr	r2, [pc, #592]	@ (8000e54 <HAL_GPIO_Init+0x2a8>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d869      	bhi.n	8000cda <HAL_GPIO_Init+0x12e>
 8000c06:	4a94      	ldr	r2, [pc, #592]	@ (8000e58 <HAL_GPIO_Init+0x2ac>)
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d04c      	beq.n	8000ca6 <HAL_GPIO_Init+0xfa>
 8000c0c:	4a92      	ldr	r2, [pc, #584]	@ (8000e58 <HAL_GPIO_Init+0x2ac>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d863      	bhi.n	8000cda <HAL_GPIO_Init+0x12e>
 8000c12:	4a92      	ldr	r2, [pc, #584]	@ (8000e5c <HAL_GPIO_Init+0x2b0>)
 8000c14:	4293      	cmp	r3, r2
 8000c16:	d046      	beq.n	8000ca6 <HAL_GPIO_Init+0xfa>
 8000c18:	4a90      	ldr	r2, [pc, #576]	@ (8000e5c <HAL_GPIO_Init+0x2b0>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d85d      	bhi.n	8000cda <HAL_GPIO_Init+0x12e>
 8000c1e:	2b12      	cmp	r3, #18
 8000c20:	d82a      	bhi.n	8000c78 <HAL_GPIO_Init+0xcc>
 8000c22:	2b12      	cmp	r3, #18
 8000c24:	d859      	bhi.n	8000cda <HAL_GPIO_Init+0x12e>
 8000c26:	a201      	add	r2, pc, #4	@ (adr r2, 8000c2c <HAL_GPIO_Init+0x80>)
 8000c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c2c:	08000ca7 	.word	0x08000ca7
 8000c30:	08000c81 	.word	0x08000c81
 8000c34:	08000c93 	.word	0x08000c93
 8000c38:	08000cd5 	.word	0x08000cd5
 8000c3c:	08000cdb 	.word	0x08000cdb
 8000c40:	08000cdb 	.word	0x08000cdb
 8000c44:	08000cdb 	.word	0x08000cdb
 8000c48:	08000cdb 	.word	0x08000cdb
 8000c4c:	08000cdb 	.word	0x08000cdb
 8000c50:	08000cdb 	.word	0x08000cdb
 8000c54:	08000cdb 	.word	0x08000cdb
 8000c58:	08000cdb 	.word	0x08000cdb
 8000c5c:	08000cdb 	.word	0x08000cdb
 8000c60:	08000cdb 	.word	0x08000cdb
 8000c64:	08000cdb 	.word	0x08000cdb
 8000c68:	08000cdb 	.word	0x08000cdb
 8000c6c:	08000cdb 	.word	0x08000cdb
 8000c70:	08000c89 	.word	0x08000c89
 8000c74:	08000c9d 	.word	0x08000c9d
 8000c78:	4a79      	ldr	r2, [pc, #484]	@ (8000e60 <HAL_GPIO_Init+0x2b4>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d013      	beq.n	8000ca6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000c7e:	e02c      	b.n	8000cda <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	68db      	ldr	r3, [r3, #12]
 8000c84:	623b      	str	r3, [r7, #32]
          break;
 8000c86:	e029      	b.n	8000cdc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	68db      	ldr	r3, [r3, #12]
 8000c8c:	3304      	adds	r3, #4
 8000c8e:	623b      	str	r3, [r7, #32]
          break;
 8000c90:	e024      	b.n	8000cdc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	68db      	ldr	r3, [r3, #12]
 8000c96:	3308      	adds	r3, #8
 8000c98:	623b      	str	r3, [r7, #32]
          break;
 8000c9a:	e01f      	b.n	8000cdc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	68db      	ldr	r3, [r3, #12]
 8000ca0:	330c      	adds	r3, #12
 8000ca2:	623b      	str	r3, [r7, #32]
          break;
 8000ca4:	e01a      	b.n	8000cdc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	689b      	ldr	r3, [r3, #8]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d102      	bne.n	8000cb4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000cae:	2304      	movs	r3, #4
 8000cb0:	623b      	str	r3, [r7, #32]
          break;
 8000cb2:	e013      	b.n	8000cdc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	689b      	ldr	r3, [r3, #8]
 8000cb8:	2b01      	cmp	r3, #1
 8000cba:	d105      	bne.n	8000cc8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000cbc:	2308      	movs	r3, #8
 8000cbe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	69fa      	ldr	r2, [r7, #28]
 8000cc4:	611a      	str	r2, [r3, #16]
          break;
 8000cc6:	e009      	b.n	8000cdc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000cc8:	2308      	movs	r3, #8
 8000cca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	69fa      	ldr	r2, [r7, #28]
 8000cd0:	615a      	str	r2, [r3, #20]
          break;
 8000cd2:	e003      	b.n	8000cdc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	623b      	str	r3, [r7, #32]
          break;
 8000cd8:	e000      	b.n	8000cdc <HAL_GPIO_Init+0x130>
          break;
 8000cda:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000cdc:	69bb      	ldr	r3, [r7, #24]
 8000cde:	2bff      	cmp	r3, #255	@ 0xff
 8000ce0:	d801      	bhi.n	8000ce6 <HAL_GPIO_Init+0x13a>
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	e001      	b.n	8000cea <HAL_GPIO_Init+0x13e>
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	3304      	adds	r3, #4
 8000cea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000cec:	69bb      	ldr	r3, [r7, #24]
 8000cee:	2bff      	cmp	r3, #255	@ 0xff
 8000cf0:	d802      	bhi.n	8000cf8 <HAL_GPIO_Init+0x14c>
 8000cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cf4:	009b      	lsls	r3, r3, #2
 8000cf6:	e002      	b.n	8000cfe <HAL_GPIO_Init+0x152>
 8000cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cfa:	3b08      	subs	r3, #8
 8000cfc:	009b      	lsls	r3, r3, #2
 8000cfe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	210f      	movs	r1, #15
 8000d06:	693b      	ldr	r3, [r7, #16]
 8000d08:	fa01 f303 	lsl.w	r3, r1, r3
 8000d0c:	43db      	mvns	r3, r3
 8000d0e:	401a      	ands	r2, r3
 8000d10:	6a39      	ldr	r1, [r7, #32]
 8000d12:	693b      	ldr	r3, [r7, #16]
 8000d14:	fa01 f303 	lsl.w	r3, r1, r3
 8000d18:	431a      	orrs	r2, r3
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	685b      	ldr	r3, [r3, #4]
 8000d22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	f000 80b1 	beq.w	8000e8e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000d2c:	4b4d      	ldr	r3, [pc, #308]	@ (8000e64 <HAL_GPIO_Init+0x2b8>)
 8000d2e:	699b      	ldr	r3, [r3, #24]
 8000d30:	4a4c      	ldr	r2, [pc, #304]	@ (8000e64 <HAL_GPIO_Init+0x2b8>)
 8000d32:	f043 0301 	orr.w	r3, r3, #1
 8000d36:	6193      	str	r3, [r2, #24]
 8000d38:	4b4a      	ldr	r3, [pc, #296]	@ (8000e64 <HAL_GPIO_Init+0x2b8>)
 8000d3a:	699b      	ldr	r3, [r3, #24]
 8000d3c:	f003 0301 	and.w	r3, r3, #1
 8000d40:	60bb      	str	r3, [r7, #8]
 8000d42:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000d44:	4a48      	ldr	r2, [pc, #288]	@ (8000e68 <HAL_GPIO_Init+0x2bc>)
 8000d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d48:	089b      	lsrs	r3, r3, #2
 8000d4a:	3302      	adds	r3, #2
 8000d4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d50:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d54:	f003 0303 	and.w	r3, r3, #3
 8000d58:	009b      	lsls	r3, r3, #2
 8000d5a:	220f      	movs	r2, #15
 8000d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d60:	43db      	mvns	r3, r3
 8000d62:	68fa      	ldr	r2, [r7, #12]
 8000d64:	4013      	ands	r3, r2
 8000d66:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	4a40      	ldr	r2, [pc, #256]	@ (8000e6c <HAL_GPIO_Init+0x2c0>)
 8000d6c:	4293      	cmp	r3, r2
 8000d6e:	d013      	beq.n	8000d98 <HAL_GPIO_Init+0x1ec>
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	4a3f      	ldr	r2, [pc, #252]	@ (8000e70 <HAL_GPIO_Init+0x2c4>)
 8000d74:	4293      	cmp	r3, r2
 8000d76:	d00d      	beq.n	8000d94 <HAL_GPIO_Init+0x1e8>
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	4a3e      	ldr	r2, [pc, #248]	@ (8000e74 <HAL_GPIO_Init+0x2c8>)
 8000d7c:	4293      	cmp	r3, r2
 8000d7e:	d007      	beq.n	8000d90 <HAL_GPIO_Init+0x1e4>
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	4a3d      	ldr	r2, [pc, #244]	@ (8000e78 <HAL_GPIO_Init+0x2cc>)
 8000d84:	4293      	cmp	r3, r2
 8000d86:	d101      	bne.n	8000d8c <HAL_GPIO_Init+0x1e0>
 8000d88:	2303      	movs	r3, #3
 8000d8a:	e006      	b.n	8000d9a <HAL_GPIO_Init+0x1ee>
 8000d8c:	2304      	movs	r3, #4
 8000d8e:	e004      	b.n	8000d9a <HAL_GPIO_Init+0x1ee>
 8000d90:	2302      	movs	r3, #2
 8000d92:	e002      	b.n	8000d9a <HAL_GPIO_Init+0x1ee>
 8000d94:	2301      	movs	r3, #1
 8000d96:	e000      	b.n	8000d9a <HAL_GPIO_Init+0x1ee>
 8000d98:	2300      	movs	r3, #0
 8000d9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000d9c:	f002 0203 	and.w	r2, r2, #3
 8000da0:	0092      	lsls	r2, r2, #2
 8000da2:	4093      	lsls	r3, r2
 8000da4:	68fa      	ldr	r2, [r7, #12]
 8000da6:	4313      	orrs	r3, r2
 8000da8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000daa:	492f      	ldr	r1, [pc, #188]	@ (8000e68 <HAL_GPIO_Init+0x2bc>)
 8000dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dae:	089b      	lsrs	r3, r3, #2
 8000db0:	3302      	adds	r3, #2
 8000db2:	68fa      	ldr	r2, [r7, #12]
 8000db4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d006      	beq.n	8000dd2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000dc4:	4b2d      	ldr	r3, [pc, #180]	@ (8000e7c <HAL_GPIO_Init+0x2d0>)
 8000dc6:	689a      	ldr	r2, [r3, #8]
 8000dc8:	492c      	ldr	r1, [pc, #176]	@ (8000e7c <HAL_GPIO_Init+0x2d0>)
 8000dca:	69bb      	ldr	r3, [r7, #24]
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	608b      	str	r3, [r1, #8]
 8000dd0:	e006      	b.n	8000de0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000dd2:	4b2a      	ldr	r3, [pc, #168]	@ (8000e7c <HAL_GPIO_Init+0x2d0>)
 8000dd4:	689a      	ldr	r2, [r3, #8]
 8000dd6:	69bb      	ldr	r3, [r7, #24]
 8000dd8:	43db      	mvns	r3, r3
 8000dda:	4928      	ldr	r1, [pc, #160]	@ (8000e7c <HAL_GPIO_Init+0x2d0>)
 8000ddc:	4013      	ands	r3, r2
 8000dde:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d006      	beq.n	8000dfa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000dec:	4b23      	ldr	r3, [pc, #140]	@ (8000e7c <HAL_GPIO_Init+0x2d0>)
 8000dee:	68da      	ldr	r2, [r3, #12]
 8000df0:	4922      	ldr	r1, [pc, #136]	@ (8000e7c <HAL_GPIO_Init+0x2d0>)
 8000df2:	69bb      	ldr	r3, [r7, #24]
 8000df4:	4313      	orrs	r3, r2
 8000df6:	60cb      	str	r3, [r1, #12]
 8000df8:	e006      	b.n	8000e08 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000dfa:	4b20      	ldr	r3, [pc, #128]	@ (8000e7c <HAL_GPIO_Init+0x2d0>)
 8000dfc:	68da      	ldr	r2, [r3, #12]
 8000dfe:	69bb      	ldr	r3, [r7, #24]
 8000e00:	43db      	mvns	r3, r3
 8000e02:	491e      	ldr	r1, [pc, #120]	@ (8000e7c <HAL_GPIO_Init+0x2d0>)
 8000e04:	4013      	ands	r3, r2
 8000e06:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d006      	beq.n	8000e22 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000e14:	4b19      	ldr	r3, [pc, #100]	@ (8000e7c <HAL_GPIO_Init+0x2d0>)
 8000e16:	685a      	ldr	r2, [r3, #4]
 8000e18:	4918      	ldr	r1, [pc, #96]	@ (8000e7c <HAL_GPIO_Init+0x2d0>)
 8000e1a:	69bb      	ldr	r3, [r7, #24]
 8000e1c:	4313      	orrs	r3, r2
 8000e1e:	604b      	str	r3, [r1, #4]
 8000e20:	e006      	b.n	8000e30 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000e22:	4b16      	ldr	r3, [pc, #88]	@ (8000e7c <HAL_GPIO_Init+0x2d0>)
 8000e24:	685a      	ldr	r2, [r3, #4]
 8000e26:	69bb      	ldr	r3, [r7, #24]
 8000e28:	43db      	mvns	r3, r3
 8000e2a:	4914      	ldr	r1, [pc, #80]	@ (8000e7c <HAL_GPIO_Init+0x2d0>)
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d021      	beq.n	8000e80 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000e3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000e7c <HAL_GPIO_Init+0x2d0>)
 8000e3e:	681a      	ldr	r2, [r3, #0]
 8000e40:	490e      	ldr	r1, [pc, #56]	@ (8000e7c <HAL_GPIO_Init+0x2d0>)
 8000e42:	69bb      	ldr	r3, [r7, #24]
 8000e44:	4313      	orrs	r3, r2
 8000e46:	600b      	str	r3, [r1, #0]
 8000e48:	e021      	b.n	8000e8e <HAL_GPIO_Init+0x2e2>
 8000e4a:	bf00      	nop
 8000e4c:	10320000 	.word	0x10320000
 8000e50:	10310000 	.word	0x10310000
 8000e54:	10220000 	.word	0x10220000
 8000e58:	10210000 	.word	0x10210000
 8000e5c:	10120000 	.word	0x10120000
 8000e60:	10110000 	.word	0x10110000
 8000e64:	40021000 	.word	0x40021000
 8000e68:	40010000 	.word	0x40010000
 8000e6c:	40010800 	.word	0x40010800
 8000e70:	40010c00 	.word	0x40010c00
 8000e74:	40011000 	.word	0x40011000
 8000e78:	40011400 	.word	0x40011400
 8000e7c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000e80:	4b0b      	ldr	r3, [pc, #44]	@ (8000eb0 <HAL_GPIO_Init+0x304>)
 8000e82:	681a      	ldr	r2, [r3, #0]
 8000e84:	69bb      	ldr	r3, [r7, #24]
 8000e86:	43db      	mvns	r3, r3
 8000e88:	4909      	ldr	r1, [pc, #36]	@ (8000eb0 <HAL_GPIO_Init+0x304>)
 8000e8a:	4013      	ands	r3, r2
 8000e8c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e90:	3301      	adds	r3, #1
 8000e92:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	681a      	ldr	r2, [r3, #0]
 8000e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e9a:	fa22 f303 	lsr.w	r3, r2, r3
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	f47f ae8e 	bne.w	8000bc0 <HAL_GPIO_Init+0x14>
  }
}
 8000ea4:	bf00      	nop
 8000ea6:	bf00      	nop
 8000ea8:	372c      	adds	r7, #44	@ 0x2c
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bc80      	pop	{r7}
 8000eae:	4770      	bx	lr
 8000eb0:	40010400 	.word	0x40010400

08000eb4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b084      	sub	sp, #16
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d101      	bne.n	8000ec6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	e12b      	b.n	800111e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d106      	bne.n	8000ee0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000eda:	6878      	ldr	r0, [r7, #4]
 8000edc:	f7ff fa5a 	bl	8000394 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	2224      	movs	r2, #36	@ 0x24
 8000ee4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	f022 0201 	bic.w	r2, r2, #1
 8000ef6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000f06:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8000f16:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000f18:	f002 fe9a 	bl	8003c50 <HAL_RCC_GetPCLK1Freq>
 8000f1c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	685b      	ldr	r3, [r3, #4]
 8000f22:	4a81      	ldr	r2, [pc, #516]	@ (8001128 <HAL_I2C_Init+0x274>)
 8000f24:	4293      	cmp	r3, r2
 8000f26:	d807      	bhi.n	8000f38 <HAL_I2C_Init+0x84>
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	4a80      	ldr	r2, [pc, #512]	@ (800112c <HAL_I2C_Init+0x278>)
 8000f2c:	4293      	cmp	r3, r2
 8000f2e:	bf94      	ite	ls
 8000f30:	2301      	movls	r3, #1
 8000f32:	2300      	movhi	r3, #0
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	e006      	b.n	8000f46 <HAL_I2C_Init+0x92>
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	4a7d      	ldr	r2, [pc, #500]	@ (8001130 <HAL_I2C_Init+0x27c>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	bf94      	ite	ls
 8000f40:	2301      	movls	r3, #1
 8000f42:	2300      	movhi	r3, #0
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	e0e7      	b.n	800111e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	4a78      	ldr	r2, [pc, #480]	@ (8001134 <HAL_I2C_Init+0x280>)
 8000f52:	fba2 2303 	umull	r2, r3, r2, r3
 8000f56:	0c9b      	lsrs	r3, r3, #18
 8000f58:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	68ba      	ldr	r2, [r7, #8]
 8000f6a:	430a      	orrs	r2, r1
 8000f6c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	6a1b      	ldr	r3, [r3, #32]
 8000f74:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	4a6a      	ldr	r2, [pc, #424]	@ (8001128 <HAL_I2C_Init+0x274>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d802      	bhi.n	8000f88 <HAL_I2C_Init+0xd4>
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	3301      	adds	r3, #1
 8000f86:	e009      	b.n	8000f9c <HAL_I2C_Init+0xe8>
 8000f88:	68bb      	ldr	r3, [r7, #8]
 8000f8a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000f8e:	fb02 f303 	mul.w	r3, r2, r3
 8000f92:	4a69      	ldr	r2, [pc, #420]	@ (8001138 <HAL_I2C_Init+0x284>)
 8000f94:	fba2 2303 	umull	r2, r3, r2, r3
 8000f98:	099b      	lsrs	r3, r3, #6
 8000f9a:	3301      	adds	r3, #1
 8000f9c:	687a      	ldr	r2, [r7, #4]
 8000f9e:	6812      	ldr	r2, [r2, #0]
 8000fa0:	430b      	orrs	r3, r1
 8000fa2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	69db      	ldr	r3, [r3, #28]
 8000faa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8000fae:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	495c      	ldr	r1, [pc, #368]	@ (8001128 <HAL_I2C_Init+0x274>)
 8000fb8:	428b      	cmp	r3, r1
 8000fba:	d819      	bhi.n	8000ff0 <HAL_I2C_Init+0x13c>
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	1e59      	subs	r1, r3, #1
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	005b      	lsls	r3, r3, #1
 8000fc6:	fbb1 f3f3 	udiv	r3, r1, r3
 8000fca:	1c59      	adds	r1, r3, #1
 8000fcc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8000fd0:	400b      	ands	r3, r1
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d00a      	beq.n	8000fec <HAL_I2C_Init+0x138>
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	1e59      	subs	r1, r3, #1
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	005b      	lsls	r3, r3, #1
 8000fe0:	fbb1 f3f3 	udiv	r3, r1, r3
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000fea:	e051      	b.n	8001090 <HAL_I2C_Init+0x1dc>
 8000fec:	2304      	movs	r3, #4
 8000fee:	e04f      	b.n	8001090 <HAL_I2C_Init+0x1dc>
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	689b      	ldr	r3, [r3, #8]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d111      	bne.n	800101c <HAL_I2C_Init+0x168>
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	1e58      	subs	r0, r3, #1
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	6859      	ldr	r1, [r3, #4]
 8001000:	460b      	mov	r3, r1
 8001002:	005b      	lsls	r3, r3, #1
 8001004:	440b      	add	r3, r1
 8001006:	fbb0 f3f3 	udiv	r3, r0, r3
 800100a:	3301      	adds	r3, #1
 800100c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001010:	2b00      	cmp	r3, #0
 8001012:	bf0c      	ite	eq
 8001014:	2301      	moveq	r3, #1
 8001016:	2300      	movne	r3, #0
 8001018:	b2db      	uxtb	r3, r3
 800101a:	e012      	b.n	8001042 <HAL_I2C_Init+0x18e>
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	1e58      	subs	r0, r3, #1
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	6859      	ldr	r1, [r3, #4]
 8001024:	460b      	mov	r3, r1
 8001026:	009b      	lsls	r3, r3, #2
 8001028:	440b      	add	r3, r1
 800102a:	0099      	lsls	r1, r3, #2
 800102c:	440b      	add	r3, r1
 800102e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001032:	3301      	adds	r3, #1
 8001034:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001038:	2b00      	cmp	r3, #0
 800103a:	bf0c      	ite	eq
 800103c:	2301      	moveq	r3, #1
 800103e:	2300      	movne	r3, #0
 8001040:	b2db      	uxtb	r3, r3
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <HAL_I2C_Init+0x196>
 8001046:	2301      	movs	r3, #1
 8001048:	e022      	b.n	8001090 <HAL_I2C_Init+0x1dc>
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	689b      	ldr	r3, [r3, #8]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d10e      	bne.n	8001070 <HAL_I2C_Init+0x1bc>
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	1e58      	subs	r0, r3, #1
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6859      	ldr	r1, [r3, #4]
 800105a:	460b      	mov	r3, r1
 800105c:	005b      	lsls	r3, r3, #1
 800105e:	440b      	add	r3, r1
 8001060:	fbb0 f3f3 	udiv	r3, r0, r3
 8001064:	3301      	adds	r3, #1
 8001066:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800106a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800106e:	e00f      	b.n	8001090 <HAL_I2C_Init+0x1dc>
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	1e58      	subs	r0, r3, #1
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	6859      	ldr	r1, [r3, #4]
 8001078:	460b      	mov	r3, r1
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	440b      	add	r3, r1
 800107e:	0099      	lsls	r1, r3, #2
 8001080:	440b      	add	r3, r1
 8001082:	fbb0 f3f3 	udiv	r3, r0, r3
 8001086:	3301      	adds	r3, #1
 8001088:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800108c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001090:	6879      	ldr	r1, [r7, #4]
 8001092:	6809      	ldr	r1, [r1, #0]
 8001094:	4313      	orrs	r3, r2
 8001096:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	69da      	ldr	r2, [r3, #28]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6a1b      	ldr	r3, [r3, #32]
 80010aa:	431a      	orrs	r2, r3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	430a      	orrs	r2, r1
 80010b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	689b      	ldr	r3, [r3, #8]
 80010ba:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80010be:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80010c2:	687a      	ldr	r2, [r7, #4]
 80010c4:	6911      	ldr	r1, [r2, #16]
 80010c6:	687a      	ldr	r2, [r7, #4]
 80010c8:	68d2      	ldr	r2, [r2, #12]
 80010ca:	4311      	orrs	r1, r2
 80010cc:	687a      	ldr	r2, [r7, #4]
 80010ce:	6812      	ldr	r2, [r2, #0]
 80010d0:	430b      	orrs	r3, r1
 80010d2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	68db      	ldr	r3, [r3, #12]
 80010da:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	695a      	ldr	r2, [r3, #20]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	699b      	ldr	r3, [r3, #24]
 80010e6:	431a      	orrs	r2, r3
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	430a      	orrs	r2, r1
 80010ee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	681a      	ldr	r2, [r3, #0]
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f042 0201 	orr.w	r2, r2, #1
 80010fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2200      	movs	r2, #0
 8001104:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	2220      	movs	r2, #32
 800110a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2200      	movs	r2, #0
 8001112:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2200      	movs	r2, #0
 8001118:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800111c:	2300      	movs	r3, #0
}
 800111e:	4618      	mov	r0, r3
 8001120:	3710      	adds	r7, #16
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	000186a0 	.word	0x000186a0
 800112c:	001e847f 	.word	0x001e847f
 8001130:	003d08ff 	.word	0x003d08ff
 8001134:	431bde83 	.word	0x431bde83
 8001138:	10624dd3 	.word	0x10624dd3

0800113c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	695b      	ldr	r3, [r3, #20]
 800114a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800114e:	2b80      	cmp	r3, #128	@ 0x80
 8001150:	d103      	bne.n	800115a <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	2200      	movs	r2, #0
 8001158:	611a      	str	r2, [r3, #16]
  }
}
 800115a:	bf00      	nop
 800115c:	370c      	adds	r7, #12
 800115e:	46bd      	mov	sp, r7
 8001160:	bc80      	pop	{r7}
 8001162:	4770      	bx	lr

08001164 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b08c      	sub	sp, #48	@ 0x30
 8001168:	af02      	add	r7, sp, #8
 800116a:	60f8      	str	r0, [r7, #12]
 800116c:	607a      	str	r2, [r7, #4]
 800116e:	461a      	mov	r2, r3
 8001170:	460b      	mov	r3, r1
 8001172:	817b      	strh	r3, [r7, #10]
 8001174:	4613      	mov	r3, r2
 8001176:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8001178:	2300      	movs	r3, #0
 800117a:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800117c:	f7ff fb1a 	bl	80007b4 <HAL_GetTick>
 8001180:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001188:	b2db      	uxtb	r3, r3
 800118a:	2b20      	cmp	r3, #32
 800118c:	f040 824b 	bne.w	8001626 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	2319      	movs	r3, #25
 8001196:	2201      	movs	r2, #1
 8001198:	497f      	ldr	r1, [pc, #508]	@ (8001398 <HAL_I2C_Master_Receive+0x234>)
 800119a:	68f8      	ldr	r0, [r7, #12]
 800119c:	f001 ffca 	bl	8003134 <I2C_WaitOnFlagUntilTimeout>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80011a6:	2302      	movs	r3, #2
 80011a8:	e23e      	b.n	8001628 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80011b0:	2b01      	cmp	r3, #1
 80011b2:	d101      	bne.n	80011b8 <HAL_I2C_Master_Receive+0x54>
 80011b4:	2302      	movs	r3, #2
 80011b6:	e237      	b.n	8001628 <HAL_I2C_Master_Receive+0x4c4>
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	2201      	movs	r2, #1
 80011bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f003 0301 	and.w	r3, r3, #1
 80011ca:	2b01      	cmp	r3, #1
 80011cc:	d007      	beq.n	80011de <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f042 0201 	orr.w	r2, r2, #1
 80011dc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80011ec:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	2222      	movs	r2, #34	@ 0x22
 80011f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	2210      	movs	r2, #16
 80011fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	2200      	movs	r2, #0
 8001202:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	687a      	ldr	r2, [r7, #4]
 8001208:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	893a      	ldrh	r2, [r7, #8]
 800120e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001214:	b29a      	uxth	r2, r3
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	4a5f      	ldr	r2, [pc, #380]	@ (800139c <HAL_I2C_Master_Receive+0x238>)
 800121e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001220:	8979      	ldrh	r1, [r7, #10]
 8001222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001224:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001226:	68f8      	ldr	r0, [r7, #12]
 8001228:	f001 fe0e 	bl	8002e48 <I2C_MasterRequestRead>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8001232:	2301      	movs	r3, #1
 8001234:	e1f8      	b.n	8001628 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800123a:	2b00      	cmp	r3, #0
 800123c:	d113      	bne.n	8001266 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800123e:	2300      	movs	r3, #0
 8001240:	61fb      	str	r3, [r7, #28]
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	695b      	ldr	r3, [r3, #20]
 8001248:	61fb      	str	r3, [r7, #28]
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	699b      	ldr	r3, [r3, #24]
 8001250:	61fb      	str	r3, [r7, #28]
 8001252:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001262:	601a      	str	r2, [r3, #0]
 8001264:	e1cc      	b.n	8001600 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800126a:	2b01      	cmp	r3, #1
 800126c:	d11e      	bne.n	80012ac <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	681a      	ldr	r2, [r3, #0]
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800127c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800127e:	b672      	cpsid	i
}
 8001280:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001282:	2300      	movs	r3, #0
 8001284:	61bb      	str	r3, [r7, #24]
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	695b      	ldr	r3, [r3, #20]
 800128c:	61bb      	str	r3, [r7, #24]
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	699b      	ldr	r3, [r3, #24]
 8001294:	61bb      	str	r3, [r7, #24]
 8001296:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80012a6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80012a8:	b662      	cpsie	i
}
 80012aa:	e035      	b.n	8001318 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80012b0:	2b02      	cmp	r3, #2
 80012b2:	d11e      	bne.n	80012f2 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80012c2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80012c4:	b672      	cpsid	i
}
 80012c6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80012c8:	2300      	movs	r3, #0
 80012ca:	617b      	str	r3, [r7, #20]
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	695b      	ldr	r3, [r3, #20]
 80012d2:	617b      	str	r3, [r7, #20]
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	699b      	ldr	r3, [r3, #24]
 80012da:	617b      	str	r3, [r7, #20]
 80012dc:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80012ec:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80012ee:	b662      	cpsie	i
}
 80012f0:	e012      	b.n	8001318 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001300:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001302:	2300      	movs	r3, #0
 8001304:	613b      	str	r3, [r7, #16]
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	695b      	ldr	r3, [r3, #20]
 800130c:	613b      	str	r3, [r7, #16]
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	699b      	ldr	r3, [r3, #24]
 8001314:	613b      	str	r3, [r7, #16]
 8001316:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8001318:	e172      	b.n	8001600 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800131e:	2b03      	cmp	r3, #3
 8001320:	f200 811f 	bhi.w	8001562 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001328:	2b01      	cmp	r3, #1
 800132a:	d123      	bne.n	8001374 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800132c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800132e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001330:	68f8      	ldr	r0, [r7, #12]
 8001332:	f002 f84b 	bl	80033cc <I2C_WaitOnRXNEFlagUntilTimeout>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 800133c:	2301      	movs	r3, #1
 800133e:	e173      	b.n	8001628 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	691a      	ldr	r2, [r3, #16]
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800134a:	b2d2      	uxtb	r2, r2
 800134c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001352:	1c5a      	adds	r2, r3, #1
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800135c:	3b01      	subs	r3, #1
 800135e:	b29a      	uxth	r2, r3
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001368:	b29b      	uxth	r3, r3
 800136a:	3b01      	subs	r3, #1
 800136c:	b29a      	uxth	r2, r3
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001372:	e145      	b.n	8001600 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001378:	2b02      	cmp	r3, #2
 800137a:	d152      	bne.n	8001422 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800137c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800137e:	9300      	str	r3, [sp, #0]
 8001380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001382:	2200      	movs	r2, #0
 8001384:	4906      	ldr	r1, [pc, #24]	@ (80013a0 <HAL_I2C_Master_Receive+0x23c>)
 8001386:	68f8      	ldr	r0, [r7, #12]
 8001388:	f001 fed4 	bl	8003134 <I2C_WaitOnFlagUntilTimeout>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d008      	beq.n	80013a4 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	e148      	b.n	8001628 <HAL_I2C_Master_Receive+0x4c4>
 8001396:	bf00      	nop
 8001398:	00100002 	.word	0x00100002
 800139c:	ffff0000 	.word	0xffff0000
 80013a0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80013a4:	b672      	cpsid	i
}
 80013a6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80013b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	691a      	ldr	r2, [r3, #16]
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013c2:	b2d2      	uxtb	r2, r2
 80013c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013ca:	1c5a      	adds	r2, r3, #1
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80013d4:	3b01      	subs	r3, #1
 80013d6:	b29a      	uxth	r2, r3
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80013e0:	b29b      	uxth	r3, r3
 80013e2:	3b01      	subs	r3, #1
 80013e4:	b29a      	uxth	r2, r3
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80013ea:	b662      	cpsie	i
}
 80013ec:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	691a      	ldr	r2, [r3, #16]
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013f8:	b2d2      	uxtb	r2, r2
 80013fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001400:	1c5a      	adds	r2, r3, #1
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800140a:	3b01      	subs	r3, #1
 800140c:	b29a      	uxth	r2, r3
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001416:	b29b      	uxth	r3, r3
 8001418:	3b01      	subs	r3, #1
 800141a:	b29a      	uxth	r2, r3
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001420:	e0ee      	b.n	8001600 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001424:	9300      	str	r3, [sp, #0]
 8001426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001428:	2200      	movs	r2, #0
 800142a:	4981      	ldr	r1, [pc, #516]	@ (8001630 <HAL_I2C_Master_Receive+0x4cc>)
 800142c:	68f8      	ldr	r0, [r7, #12]
 800142e:	f001 fe81 	bl	8003134 <I2C_WaitOnFlagUntilTimeout>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8001438:	2301      	movs	r3, #1
 800143a:	e0f5      	b.n	8001628 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800144a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800144c:	b672      	cpsid	i
}
 800144e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	691a      	ldr	r2, [r3, #16]
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800145a:	b2d2      	uxtb	r2, r2
 800145c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001462:	1c5a      	adds	r2, r3, #1
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800146c:	3b01      	subs	r3, #1
 800146e:	b29a      	uxth	r2, r3
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001478:	b29b      	uxth	r3, r3
 800147a:	3b01      	subs	r3, #1
 800147c:	b29a      	uxth	r2, r3
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8001482:	4b6c      	ldr	r3, [pc, #432]	@ (8001634 <HAL_I2C_Master_Receive+0x4d0>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	08db      	lsrs	r3, r3, #3
 8001488:	4a6b      	ldr	r2, [pc, #428]	@ (8001638 <HAL_I2C_Master_Receive+0x4d4>)
 800148a:	fba2 2303 	umull	r2, r3, r2, r3
 800148e:	0a1a      	lsrs	r2, r3, #8
 8001490:	4613      	mov	r3, r2
 8001492:	009b      	lsls	r3, r3, #2
 8001494:	4413      	add	r3, r2
 8001496:	00da      	lsls	r2, r3, #3
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800149c:	6a3b      	ldr	r3, [r7, #32]
 800149e:	3b01      	subs	r3, #1
 80014a0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80014a2:	6a3b      	ldr	r3, [r7, #32]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d118      	bne.n	80014da <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	2200      	movs	r2, #0
 80014ac:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	2220      	movs	r2, #32
 80014b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	2200      	movs	r2, #0
 80014ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c2:	f043 0220 	orr.w	r2, r3, #32
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80014ca:	b662      	cpsie	i
}
 80014cc:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	2200      	movs	r2, #0
 80014d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80014d6:	2301      	movs	r3, #1
 80014d8:	e0a6      	b.n	8001628 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	695b      	ldr	r3, [r3, #20]
 80014e0:	f003 0304 	and.w	r3, r3, #4
 80014e4:	2b04      	cmp	r3, #4
 80014e6:	d1d9      	bne.n	800149c <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80014f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	691a      	ldr	r2, [r3, #16]
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001502:	b2d2      	uxtb	r2, r2
 8001504:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800150a:	1c5a      	adds	r2, r3, #1
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001514:	3b01      	subs	r3, #1
 8001516:	b29a      	uxth	r2, r3
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001520:	b29b      	uxth	r3, r3
 8001522:	3b01      	subs	r3, #1
 8001524:	b29a      	uxth	r2, r3
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800152a:	b662      	cpsie	i
}
 800152c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	691a      	ldr	r2, [r3, #16]
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001538:	b2d2      	uxtb	r2, r2
 800153a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001540:	1c5a      	adds	r2, r3, #1
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800154a:	3b01      	subs	r3, #1
 800154c:	b29a      	uxth	r2, r3
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001556:	b29b      	uxth	r3, r3
 8001558:	3b01      	subs	r3, #1
 800155a:	b29a      	uxth	r2, r3
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001560:	e04e      	b.n	8001600 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001562:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001564:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001566:	68f8      	ldr	r0, [r7, #12]
 8001568:	f001 ff30 	bl	80033cc <I2C_WaitOnRXNEFlagUntilTimeout>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8001572:	2301      	movs	r3, #1
 8001574:	e058      	b.n	8001628 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	691a      	ldr	r2, [r3, #16]
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001580:	b2d2      	uxtb	r2, r2
 8001582:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001588:	1c5a      	adds	r2, r3, #1
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001592:	3b01      	subs	r3, #1
 8001594:	b29a      	uxth	r2, r3
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800159e:	b29b      	uxth	r3, r3
 80015a0:	3b01      	subs	r3, #1
 80015a2:	b29a      	uxth	r2, r3
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	695b      	ldr	r3, [r3, #20]
 80015ae:	f003 0304 	and.w	r3, r3, #4
 80015b2:	2b04      	cmp	r3, #4
 80015b4:	d124      	bne.n	8001600 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015ba:	2b03      	cmp	r3, #3
 80015bc:	d107      	bne.n	80015ce <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	681a      	ldr	r2, [r3, #0]
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80015cc:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	691a      	ldr	r2, [r3, #16]
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015d8:	b2d2      	uxtb	r2, r2
 80015da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015e0:	1c5a      	adds	r2, r3, #1
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015ea:	3b01      	subs	r3, #1
 80015ec:	b29a      	uxth	r2, r3
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80015f6:	b29b      	uxth	r3, r3
 80015f8:	3b01      	subs	r3, #1
 80015fa:	b29a      	uxth	r2, r3
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001604:	2b00      	cmp	r3, #0
 8001606:	f47f ae88 	bne.w	800131a <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	2220      	movs	r2, #32
 800160e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	2200      	movs	r2, #0
 8001616:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	2200      	movs	r2, #0
 800161e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001622:	2300      	movs	r3, #0
 8001624:	e000      	b.n	8001628 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8001626:	2302      	movs	r3, #2
  }
}
 8001628:	4618      	mov	r0, r3
 800162a:	3728      	adds	r7, #40	@ 0x28
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	00010004 	.word	0x00010004
 8001634:	20000004 	.word	0x20000004
 8001638:	14f8b589 	.word	0x14f8b589

0800163c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b088      	sub	sp, #32
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8001644:	2300      	movs	r3, #0
 8001646:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001654:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800165c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001664:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8001666:	7bfb      	ldrb	r3, [r7, #15]
 8001668:	2b10      	cmp	r3, #16
 800166a:	d003      	beq.n	8001674 <HAL_I2C_EV_IRQHandler+0x38>
 800166c:	7bfb      	ldrb	r3, [r7, #15]
 800166e:	2b40      	cmp	r3, #64	@ 0x40
 8001670:	f040 80c1 	bne.w	80017f6 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	699b      	ldr	r3, [r3, #24]
 800167a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	695b      	ldr	r3, [r3, #20]
 8001682:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8001684:	69fb      	ldr	r3, [r7, #28]
 8001686:	f003 0301 	and.w	r3, r3, #1
 800168a:	2b00      	cmp	r3, #0
 800168c:	d10d      	bne.n	80016aa <HAL_I2C_EV_IRQHandler+0x6e>
 800168e:	693b      	ldr	r3, [r7, #16]
 8001690:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8001694:	d003      	beq.n	800169e <HAL_I2C_EV_IRQHandler+0x62>
 8001696:	693b      	ldr	r3, [r7, #16]
 8001698:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800169c:	d101      	bne.n	80016a2 <HAL_I2C_EV_IRQHandler+0x66>
 800169e:	2301      	movs	r3, #1
 80016a0:	e000      	b.n	80016a4 <HAL_I2C_EV_IRQHandler+0x68>
 80016a2:	2300      	movs	r3, #0
 80016a4:	2b01      	cmp	r3, #1
 80016a6:	f000 8132 	beq.w	800190e <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80016aa:	69fb      	ldr	r3, [r7, #28]
 80016ac:	f003 0301 	and.w	r3, r3, #1
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d00c      	beq.n	80016ce <HAL_I2C_EV_IRQHandler+0x92>
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	0a5b      	lsrs	r3, r3, #9
 80016b8:	f003 0301 	and.w	r3, r3, #1
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d006      	beq.n	80016ce <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f001 fee0 	bl	8003486 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80016c6:	6878      	ldr	r0, [r7, #4]
 80016c8:	f000 fd99 	bl	80021fe <I2C_Master_SB>
 80016cc:	e092      	b.n	80017f4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80016ce:	69fb      	ldr	r3, [r7, #28]
 80016d0:	08db      	lsrs	r3, r3, #3
 80016d2:	f003 0301 	and.w	r3, r3, #1
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d009      	beq.n	80016ee <HAL_I2C_EV_IRQHandler+0xb2>
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	0a5b      	lsrs	r3, r3, #9
 80016de:	f003 0301 	and.w	r3, r3, #1
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d003      	beq.n	80016ee <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f000 fe0e 	bl	8002308 <I2C_Master_ADD10>
 80016ec:	e082      	b.n	80017f4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	085b      	lsrs	r3, r3, #1
 80016f2:	f003 0301 	and.w	r3, r3, #1
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d009      	beq.n	800170e <HAL_I2C_EV_IRQHandler+0xd2>
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	0a5b      	lsrs	r3, r3, #9
 80016fe:	f003 0301 	and.w	r3, r3, #1
 8001702:	2b00      	cmp	r3, #0
 8001704:	d003      	beq.n	800170e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8001706:	6878      	ldr	r0, [r7, #4]
 8001708:	f000 fe27 	bl	800235a <I2C_Master_ADDR>
 800170c:	e072      	b.n	80017f4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800170e:	69bb      	ldr	r3, [r7, #24]
 8001710:	089b      	lsrs	r3, r3, #2
 8001712:	f003 0301 	and.w	r3, r3, #1
 8001716:	2b00      	cmp	r3, #0
 8001718:	d03b      	beq.n	8001792 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001724:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001728:	f000 80f3 	beq.w	8001912 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800172c:	69fb      	ldr	r3, [r7, #28]
 800172e:	09db      	lsrs	r3, r3, #7
 8001730:	f003 0301 	and.w	r3, r3, #1
 8001734:	2b00      	cmp	r3, #0
 8001736:	d00f      	beq.n	8001758 <HAL_I2C_EV_IRQHandler+0x11c>
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	0a9b      	lsrs	r3, r3, #10
 800173c:	f003 0301 	and.w	r3, r3, #1
 8001740:	2b00      	cmp	r3, #0
 8001742:	d009      	beq.n	8001758 <HAL_I2C_EV_IRQHandler+0x11c>
 8001744:	69fb      	ldr	r3, [r7, #28]
 8001746:	089b      	lsrs	r3, r3, #2
 8001748:	f003 0301 	and.w	r3, r3, #1
 800174c:	2b00      	cmp	r3, #0
 800174e:	d103      	bne.n	8001758 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f000 f9f1 	bl	8001b38 <I2C_MasterTransmit_TXE>
 8001756:	e04d      	b.n	80017f4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001758:	69fb      	ldr	r3, [r7, #28]
 800175a:	089b      	lsrs	r3, r3, #2
 800175c:	f003 0301 	and.w	r3, r3, #1
 8001760:	2b00      	cmp	r3, #0
 8001762:	f000 80d6 	beq.w	8001912 <HAL_I2C_EV_IRQHandler+0x2d6>
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	0a5b      	lsrs	r3, r3, #9
 800176a:	f003 0301 	and.w	r3, r3, #1
 800176e:	2b00      	cmp	r3, #0
 8001770:	f000 80cf 	beq.w	8001912 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8001774:	7bbb      	ldrb	r3, [r7, #14]
 8001776:	2b21      	cmp	r3, #33	@ 0x21
 8001778:	d103      	bne.n	8001782 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800177a:	6878      	ldr	r0, [r7, #4]
 800177c:	f000 fa78 	bl	8001c70 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001780:	e0c7      	b.n	8001912 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8001782:	7bfb      	ldrb	r3, [r7, #15]
 8001784:	2b40      	cmp	r3, #64	@ 0x40
 8001786:	f040 80c4 	bne.w	8001912 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800178a:	6878      	ldr	r0, [r7, #4]
 800178c:	f000 fae6 	bl	8001d5c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001790:	e0bf      	b.n	8001912 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800179c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80017a0:	f000 80b7 	beq.w	8001912 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80017a4:	69fb      	ldr	r3, [r7, #28]
 80017a6:	099b      	lsrs	r3, r3, #6
 80017a8:	f003 0301 	and.w	r3, r3, #1
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d00f      	beq.n	80017d0 <HAL_I2C_EV_IRQHandler+0x194>
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	0a9b      	lsrs	r3, r3, #10
 80017b4:	f003 0301 	and.w	r3, r3, #1
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d009      	beq.n	80017d0 <HAL_I2C_EV_IRQHandler+0x194>
 80017bc:	69fb      	ldr	r3, [r7, #28]
 80017be:	089b      	lsrs	r3, r3, #2
 80017c0:	f003 0301 	and.w	r3, r3, #1
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d103      	bne.n	80017d0 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80017c8:	6878      	ldr	r0, [r7, #4]
 80017ca:	f000 fb5f 	bl	8001e8c <I2C_MasterReceive_RXNE>
 80017ce:	e011      	b.n	80017f4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80017d0:	69fb      	ldr	r3, [r7, #28]
 80017d2:	089b      	lsrs	r3, r3, #2
 80017d4:	f003 0301 	and.w	r3, r3, #1
 80017d8:	2b00      	cmp	r3, #0
 80017da:	f000 809a 	beq.w	8001912 <HAL_I2C_EV_IRQHandler+0x2d6>
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	0a5b      	lsrs	r3, r3, #9
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	f000 8093 	beq.w	8001912 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80017ec:	6878      	ldr	r0, [r7, #4]
 80017ee:	f000 fc15 	bl	800201c <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80017f2:	e08e      	b.n	8001912 <HAL_I2C_EV_IRQHandler+0x2d6>
 80017f4:	e08d      	b.n	8001912 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d004      	beq.n	8001808 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	695b      	ldr	r3, [r3, #20]
 8001804:	61fb      	str	r3, [r7, #28]
 8001806:	e007      	b.n	8001818 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	699b      	ldr	r3, [r3, #24]
 800180e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	695b      	ldr	r3, [r3, #20]
 8001816:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001818:	69fb      	ldr	r3, [r7, #28]
 800181a:	085b      	lsrs	r3, r3, #1
 800181c:	f003 0301 	and.w	r3, r3, #1
 8001820:	2b00      	cmp	r3, #0
 8001822:	d012      	beq.n	800184a <HAL_I2C_EV_IRQHandler+0x20e>
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	0a5b      	lsrs	r3, r3, #9
 8001828:	f003 0301 	and.w	r3, r3, #1
 800182c:	2b00      	cmp	r3, #0
 800182e:	d00c      	beq.n	800184a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001834:	2b00      	cmp	r3, #0
 8001836:	d003      	beq.n	8001840 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	699b      	ldr	r3, [r3, #24]
 800183e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8001840:	69b9      	ldr	r1, [r7, #24]
 8001842:	6878      	ldr	r0, [r7, #4]
 8001844:	f000 ffe0 	bl	8002808 <I2C_Slave_ADDR>
 8001848:	e066      	b.n	8001918 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	091b      	lsrs	r3, r3, #4
 800184e:	f003 0301 	and.w	r3, r3, #1
 8001852:	2b00      	cmp	r3, #0
 8001854:	d009      	beq.n	800186a <HAL_I2C_EV_IRQHandler+0x22e>
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	0a5b      	lsrs	r3, r3, #9
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	2b00      	cmp	r3, #0
 8001860:	d003      	beq.n	800186a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8001862:	6878      	ldr	r0, [r7, #4]
 8001864:	f001 f81a 	bl	800289c <I2C_Slave_STOPF>
 8001868:	e056      	b.n	8001918 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800186a:	7bbb      	ldrb	r3, [r7, #14]
 800186c:	2b21      	cmp	r3, #33	@ 0x21
 800186e:	d002      	beq.n	8001876 <HAL_I2C_EV_IRQHandler+0x23a>
 8001870:	7bbb      	ldrb	r3, [r7, #14]
 8001872:	2b29      	cmp	r3, #41	@ 0x29
 8001874:	d125      	bne.n	80018c2 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	09db      	lsrs	r3, r3, #7
 800187a:	f003 0301 	and.w	r3, r3, #1
 800187e:	2b00      	cmp	r3, #0
 8001880:	d00f      	beq.n	80018a2 <HAL_I2C_EV_IRQHandler+0x266>
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	0a9b      	lsrs	r3, r3, #10
 8001886:	f003 0301 	and.w	r3, r3, #1
 800188a:	2b00      	cmp	r3, #0
 800188c:	d009      	beq.n	80018a2 <HAL_I2C_EV_IRQHandler+0x266>
 800188e:	69fb      	ldr	r3, [r7, #28]
 8001890:	089b      	lsrs	r3, r3, #2
 8001892:	f003 0301 	and.w	r3, r3, #1
 8001896:	2b00      	cmp	r3, #0
 8001898:	d103      	bne.n	80018a2 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f000 fef8 	bl	8002690 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80018a0:	e039      	b.n	8001916 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80018a2:	69fb      	ldr	r3, [r7, #28]
 80018a4:	089b      	lsrs	r3, r3, #2
 80018a6:	f003 0301 	and.w	r3, r3, #1
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d033      	beq.n	8001916 <HAL_I2C_EV_IRQHandler+0x2da>
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	0a5b      	lsrs	r3, r3, #9
 80018b2:	f003 0301 	and.w	r3, r3, #1
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d02d      	beq.n	8001916 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80018ba:	6878      	ldr	r0, [r7, #4]
 80018bc:	f000 ff25 	bl	800270a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80018c0:	e029      	b.n	8001916 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	099b      	lsrs	r3, r3, #6
 80018c6:	f003 0301 	and.w	r3, r3, #1
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d00f      	beq.n	80018ee <HAL_I2C_EV_IRQHandler+0x2b2>
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	0a9b      	lsrs	r3, r3, #10
 80018d2:	f003 0301 	and.w	r3, r3, #1
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d009      	beq.n	80018ee <HAL_I2C_EV_IRQHandler+0x2b2>
 80018da:	69fb      	ldr	r3, [r7, #28]
 80018dc:	089b      	lsrs	r3, r3, #2
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d103      	bne.n	80018ee <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f000 ff2f 	bl	800274a <I2C_SlaveReceive_RXNE>
 80018ec:	e014      	b.n	8001918 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	089b      	lsrs	r3, r3, #2
 80018f2:	f003 0301 	and.w	r3, r3, #1
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d00e      	beq.n	8001918 <HAL_I2C_EV_IRQHandler+0x2dc>
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	0a5b      	lsrs	r3, r3, #9
 80018fe:	f003 0301 	and.w	r3, r3, #1
 8001902:	2b00      	cmp	r3, #0
 8001904:	d008      	beq.n	8001918 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8001906:	6878      	ldr	r0, [r7, #4]
 8001908:	f000 ff5d 	bl	80027c6 <I2C_SlaveReceive_BTF>
 800190c:	e004      	b.n	8001918 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800190e:	bf00      	nop
 8001910:	e002      	b.n	8001918 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8001912:	bf00      	nop
 8001914:	e000      	b.n	8001918 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8001916:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8001918:	3720      	adds	r7, #32
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}

0800191e <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800191e:	b580      	push	{r7, lr}
 8001920:	b08a      	sub	sp, #40	@ 0x28
 8001922:	af00      	add	r7, sp, #0
 8001924:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	695b      	ldr	r3, [r3, #20]
 800192c:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8001936:	2300      	movs	r3, #0
 8001938:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001940:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8001942:	6a3b      	ldr	r3, [r7, #32]
 8001944:	0a1b      	lsrs	r3, r3, #8
 8001946:	f003 0301 	and.w	r3, r3, #1
 800194a:	2b00      	cmp	r3, #0
 800194c:	d016      	beq.n	800197c <HAL_I2C_ER_IRQHandler+0x5e>
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	0a1b      	lsrs	r3, r3, #8
 8001952:	f003 0301 	and.w	r3, r3, #1
 8001956:	2b00      	cmp	r3, #0
 8001958:	d010      	beq.n	800197c <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800195a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800195c:	f043 0301 	orr.w	r3, r3, #1
 8001960:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800196a:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800197a:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800197c:	6a3b      	ldr	r3, [r7, #32]
 800197e:	0a5b      	lsrs	r3, r3, #9
 8001980:	f003 0301 	and.w	r3, r3, #1
 8001984:	2b00      	cmp	r3, #0
 8001986:	d00e      	beq.n	80019a6 <HAL_I2C_ER_IRQHandler+0x88>
 8001988:	69fb      	ldr	r3, [r7, #28]
 800198a:	0a1b      	lsrs	r3, r3, #8
 800198c:	f003 0301 	and.w	r3, r3, #1
 8001990:	2b00      	cmp	r3, #0
 8001992:	d008      	beq.n	80019a6 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8001994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001996:	f043 0302 	orr.w	r3, r3, #2
 800199a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 80019a4:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80019a6:	6a3b      	ldr	r3, [r7, #32]
 80019a8:	0a9b      	lsrs	r3, r3, #10
 80019aa:	f003 0301 	and.w	r3, r3, #1
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d03f      	beq.n	8001a32 <HAL_I2C_ER_IRQHandler+0x114>
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	0a1b      	lsrs	r3, r3, #8
 80019b6:	f003 0301 	and.w	r3, r3, #1
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d039      	beq.n	8001a32 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 80019be:	7efb      	ldrb	r3, [r7, #27]
 80019c0:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019c6:	b29b      	uxth	r3, r3
 80019c8:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80019d0:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d6:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80019d8:	7ebb      	ldrb	r3, [r7, #26]
 80019da:	2b20      	cmp	r3, #32
 80019dc:	d112      	bne.n	8001a04 <HAL_I2C_ER_IRQHandler+0xe6>
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d10f      	bne.n	8001a04 <HAL_I2C_ER_IRQHandler+0xe6>
 80019e4:	7cfb      	ldrb	r3, [r7, #19]
 80019e6:	2b21      	cmp	r3, #33	@ 0x21
 80019e8:	d008      	beq.n	80019fc <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80019ea:	7cfb      	ldrb	r3, [r7, #19]
 80019ec:	2b29      	cmp	r3, #41	@ 0x29
 80019ee:	d005      	beq.n	80019fc <HAL_I2C_ER_IRQHandler+0xde>
 80019f0:	7cfb      	ldrb	r3, [r7, #19]
 80019f2:	2b28      	cmp	r3, #40	@ 0x28
 80019f4:	d106      	bne.n	8001a04 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	2b21      	cmp	r3, #33	@ 0x21
 80019fa:	d103      	bne.n	8001a04 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f001 f87d 	bl	8002afc <I2C_Slave_AF>
 8001a02:	e016      	b.n	8001a32 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001a0c:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8001a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a10:	f043 0304 	orr.w	r3, r3, #4
 8001a14:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8001a16:	7efb      	ldrb	r3, [r7, #27]
 8001a18:	2b10      	cmp	r3, #16
 8001a1a:	d002      	beq.n	8001a22 <HAL_I2C_ER_IRQHandler+0x104>
 8001a1c:	7efb      	ldrb	r3, [r7, #27]
 8001a1e:	2b40      	cmp	r3, #64	@ 0x40
 8001a20:	d107      	bne.n	8001a32 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001a30:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8001a32:	6a3b      	ldr	r3, [r7, #32]
 8001a34:	0adb      	lsrs	r3, r3, #11
 8001a36:	f003 0301 	and.w	r3, r3, #1
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d00e      	beq.n	8001a5c <HAL_I2C_ER_IRQHandler+0x13e>
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	0a1b      	lsrs	r3, r3, #8
 8001a42:	f003 0301 	and.w	r3, r3, #1
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d008      	beq.n	8001a5c <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8001a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a4c:	f043 0308 	orr.w	r3, r3, #8
 8001a50:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8001a5a:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8001a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d008      	beq.n	8001a74 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a68:	431a      	orrs	r2, r3
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	f001 f8b8 	bl	8002be4 <I2C_ITError>
  }
}
 8001a74:	bf00      	nop
 8001a76:	3728      	adds	r7, #40	@ 0x28
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8001a84:	bf00      	nop
 8001a86:	370c      	adds	r7, #12
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bc80      	pop	{r7}
 8001a8c:	4770      	bx	lr

08001a8e <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001a8e:	b480      	push	{r7}
 8001a90:	b083      	sub	sp, #12
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8001a96:	bf00      	nop
 8001a98:	370c      	adds	r7, #12
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bc80      	pop	{r7}
 8001a9e:	4770      	bx	lr

08001aa0 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8001aa8:	bf00      	nop
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bc80      	pop	{r7}
 8001ab0:	4770      	bx	lr

08001ab2 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001ab2:	b480      	push	{r7}
 8001ab4:	b083      	sub	sp, #12
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8001aba:	bf00      	nop
 8001abc:	370c      	adds	r7, #12
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bc80      	pop	{r7}
 8001ac2:	4770      	bx	lr

08001ac4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	460b      	mov	r3, r1
 8001ace:	70fb      	strb	r3, [r7, #3]
 8001ad0:	4613      	mov	r3, r2
 8001ad2:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8001ad4:	bf00      	nop
 8001ad6:	370c      	adds	r7, #12
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bc80      	pop	{r7}
 8001adc:	4770      	bx	lr

08001ade <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	b083      	sub	sp, #12
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8001ae6:	bf00      	nop
 8001ae8:	370c      	adds	r7, #12
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bc80      	pop	{r7}
 8001aee:	4770      	bx	lr

08001af0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8001af8:	bf00      	nop
 8001afa:	370c      	adds	r7, #12
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bc80      	pop	{r7}
 8001b00:	4770      	bx	lr

08001b02 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001b02:	b480      	push	{r7}
 8001b04:	b083      	sub	sp, #12
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8001b0a:	bf00      	nop
 8001b0c:	370c      	adds	r7, #12
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bc80      	pop	{r7}
 8001b12:	4770      	bx	lr

08001b14 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8001b1c:	bf00      	nop
 8001b1e:	370c      	adds	r7, #12
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bc80      	pop	{r7}
 8001b24:	4770      	bx	lr

08001b26 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001b26:	b480      	push	{r7}
 8001b28:	b083      	sub	sp, #12
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8001b2e:	bf00      	nop
 8001b30:	370c      	adds	r7, #12
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bc80      	pop	{r7}
 8001b36:	4770      	bx	lr

08001b38 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b46:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001b4e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b54:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d150      	bne.n	8001c00 <I2C_MasterTransmit_TXE+0xc8>
 8001b5e:	7bfb      	ldrb	r3, [r7, #15]
 8001b60:	2b21      	cmp	r3, #33	@ 0x21
 8001b62:	d14d      	bne.n	8001c00 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001b64:	68bb      	ldr	r3, [r7, #8]
 8001b66:	2b08      	cmp	r3, #8
 8001b68:	d01d      	beq.n	8001ba6 <I2C_MasterTransmit_TXE+0x6e>
 8001b6a:	68bb      	ldr	r3, [r7, #8]
 8001b6c:	2b20      	cmp	r3, #32
 8001b6e:	d01a      	beq.n	8001ba6 <I2C_MasterTransmit_TXE+0x6e>
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001b76:	d016      	beq.n	8001ba6 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	685a      	ldr	r2, [r3, #4]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8001b86:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2211      	movs	r2, #17
 8001b8c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2200      	movs	r2, #0
 8001b92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2220      	movs	r2, #32
 8001b9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8001b9e:	6878      	ldr	r0, [r7, #4]
 8001ba0:	f7ff ff6c 	bl	8001a7c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001ba4:	e060      	b.n	8001c68 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	685a      	ldr	r2, [r3, #4]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8001bb4:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001bc4:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2220      	movs	r2, #32
 8001bd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001bda:	b2db      	uxtb	r3, r3
 8001bdc:	2b40      	cmp	r3, #64	@ 0x40
 8001bde:	d107      	bne.n	8001bf0 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2200      	movs	r2, #0
 8001be4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8001be8:	6878      	ldr	r0, [r7, #4]
 8001bea:	f7ff ff81 	bl	8001af0 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001bee:	e03b      	b.n	8001c68 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8001bf8:	6878      	ldr	r0, [r7, #4]
 8001bfa:	f7ff ff3f 	bl	8001a7c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001bfe:	e033      	b.n	8001c68 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8001c00:	7bfb      	ldrb	r3, [r7, #15]
 8001c02:	2b21      	cmp	r3, #33	@ 0x21
 8001c04:	d005      	beq.n	8001c12 <I2C_MasterTransmit_TXE+0xda>
 8001c06:	7bbb      	ldrb	r3, [r7, #14]
 8001c08:	2b40      	cmp	r3, #64	@ 0x40
 8001c0a:	d12d      	bne.n	8001c68 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8001c0c:	7bfb      	ldrb	r3, [r7, #15]
 8001c0e:	2b22      	cmp	r3, #34	@ 0x22
 8001c10:	d12a      	bne.n	8001c68 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c16:	b29b      	uxth	r3, r3
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d108      	bne.n	8001c2e <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	685a      	ldr	r2, [r3, #4]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c2a:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8001c2c:	e01c      	b.n	8001c68 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	2b40      	cmp	r3, #64	@ 0x40
 8001c38:	d103      	bne.n	8001c42 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	f000 f88e 	bl	8001d5c <I2C_MemoryTransmit_TXE_BTF>
}
 8001c40:	e012      	b.n	8001c68 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c46:	781a      	ldrb	r2, [r3, #0]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c52:	1c5a      	adds	r2, r3, #1
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c5c:	b29b      	uxth	r3, r3
 8001c5e:	3b01      	subs	r3, #1
 8001c60:	b29a      	uxth	r2, r3
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8001c66:	e7ff      	b.n	8001c68 <I2C_MasterTransmit_TXE+0x130>
 8001c68:	bf00      	nop
 8001c6a:	3710      	adds	r7, #16
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c7c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	2b21      	cmp	r3, #33	@ 0x21
 8001c88:	d164      	bne.n	8001d54 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c8e:	b29b      	uxth	r3, r3
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d012      	beq.n	8001cba <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c98:	781a      	ldrb	r2, [r3, #0]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ca4:	1c5a      	adds	r2, r3, #1
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cae:	b29b      	uxth	r3, r3
 8001cb0:	3b01      	subs	r3, #1
 8001cb2:	b29a      	uxth	r2, r3
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8001cb8:	e04c      	b.n	8001d54 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	2b08      	cmp	r3, #8
 8001cbe:	d01d      	beq.n	8001cfc <I2C_MasterTransmit_BTF+0x8c>
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	2b20      	cmp	r3, #32
 8001cc4:	d01a      	beq.n	8001cfc <I2C_MasterTransmit_BTF+0x8c>
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001ccc:	d016      	beq.n	8001cfc <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	685a      	ldr	r2, [r3, #4]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8001cdc:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2211      	movs	r2, #17
 8001ce2:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2220      	movs	r2, #32
 8001cf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f7ff fec1 	bl	8001a7c <HAL_I2C_MasterTxCpltCallback>
}
 8001cfa:	e02b      	b.n	8001d54 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	685a      	ldr	r2, [r3, #4]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8001d0a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001d1a:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2220      	movs	r2, #32
 8001d26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	2b40      	cmp	r3, #64	@ 0x40
 8001d34:	d107      	bne.n	8001d46 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	f7ff fed6 	bl	8001af0 <HAL_I2C_MemTxCpltCallback>
}
 8001d44:	e006      	b.n	8001d54 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f7ff fe94 	bl	8001a7c <HAL_I2C_MasterTxCpltCallback>
}
 8001d54:	bf00      	nop
 8001d56:	3710      	adds	r7, #16
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b084      	sub	sp, #16
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d6a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d11d      	bne.n	8001db0 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d10b      	bne.n	8001d94 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d80:	b2da      	uxtb	r2, r3
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d8c:	1c9a      	adds	r2, r3, #2
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8001d92:	e077      	b.n	8001e84 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d98:	b29b      	uxth	r3, r3
 8001d9a:	121b      	asrs	r3, r3, #8
 8001d9c:	b2da      	uxtb	r2, r3
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001da8:	1c5a      	adds	r2, r3, #1
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001dae:	e069      	b.n	8001e84 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d10b      	bne.n	8001dd0 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dbc:	b2da      	uxtb	r2, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001dc8:	1c5a      	adds	r2, r3, #1
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001dce:	e059      	b.n	8001e84 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001dd4:	2b02      	cmp	r3, #2
 8001dd6:	d152      	bne.n	8001e7e <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8001dd8:	7bfb      	ldrb	r3, [r7, #15]
 8001dda:	2b22      	cmp	r3, #34	@ 0x22
 8001ddc:	d10d      	bne.n	8001dfa <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001dec:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001df2:	1c5a      	adds	r2, r3, #1
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001df8:	e044      	b.n	8001e84 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dfe:	b29b      	uxth	r3, r3
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d015      	beq.n	8001e30 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8001e04:	7bfb      	ldrb	r3, [r7, #15]
 8001e06:	2b21      	cmp	r3, #33	@ 0x21
 8001e08:	d112      	bne.n	8001e30 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e0e:	781a      	ldrb	r2, [r3, #0]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e1a:	1c5a      	adds	r2, r3, #1
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e24:	b29b      	uxth	r3, r3
 8001e26:	3b01      	subs	r3, #1
 8001e28:	b29a      	uxth	r2, r3
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8001e2e:	e029      	b.n	8001e84 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e34:	b29b      	uxth	r3, r3
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d124      	bne.n	8001e84 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8001e3a:	7bfb      	ldrb	r3, [r7, #15]
 8001e3c:	2b21      	cmp	r3, #33	@ 0x21
 8001e3e:	d121      	bne.n	8001e84 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	685a      	ldr	r2, [r3, #4]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8001e4e:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e5e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2200      	movs	r2, #0
 8001e64:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2220      	movs	r2, #32
 8001e6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2200      	movs	r2, #0
 8001e72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8001e76:	6878      	ldr	r0, [r7, #4]
 8001e78:	f7ff fe3a 	bl	8001af0 <HAL_I2C_MemTxCpltCallback>
}
 8001e7c:	e002      	b.n	8001e84 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8001e7e:	6878      	ldr	r0, [r7, #4]
 8001e80:	f7ff f95c 	bl	800113c <I2C_Flush_DR>
}
 8001e84:	bf00      	nop
 8001e86:	3710      	adds	r7, #16
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e9a:	b2db      	uxtb	r3, r3
 8001e9c:	2b22      	cmp	r3, #34	@ 0x22
 8001e9e:	f040 80b9 	bne.w	8002014 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ea6:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001eac:	b29b      	uxth	r3, r3
 8001eae:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	2b03      	cmp	r3, #3
 8001eb4:	d921      	bls.n	8001efa <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	691a      	ldr	r2, [r3, #16]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ec0:	b2d2      	uxtb	r2, r2
 8001ec2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ec8:	1c5a      	adds	r2, r3, #1
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	3b01      	subs	r3, #1
 8001ed6:	b29a      	uxth	r2, r3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ee0:	b29b      	uxth	r3, r3
 8001ee2:	2b03      	cmp	r3, #3
 8001ee4:	f040 8096 	bne.w	8002014 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	685a      	ldr	r2, [r3, #4]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ef6:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8001ef8:	e08c      	b.n	8002014 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	d07f      	beq.n	8002002 <I2C_MasterReceive_RXNE+0x176>
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d002      	beq.n	8001f0e <I2C_MasterReceive_RXNE+0x82>
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d179      	bne.n	8002002 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	f001 fa2a 	bl	8003368 <I2C_WaitOnSTOPRequestThroughIT>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d14c      	bne.n	8001fb4 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f28:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	685a      	ldr	r2, [r3, #4]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8001f38:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	691a      	ldr	r2, [r3, #16]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f44:	b2d2      	uxtb	r2, r2
 8001f46:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f4c:	1c5a      	adds	r2, r3, #1
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f56:	b29b      	uxth	r3, r3
 8001f58:	3b01      	subs	r3, #1
 8001f5a:	b29a      	uxth	r2, r3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2220      	movs	r2, #32
 8001f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001f6e:	b2db      	uxtb	r3, r3
 8001f70:	2b40      	cmp	r3, #64	@ 0x40
 8001f72:	d10a      	bne.n	8001f8a <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2200      	movs	r2, #0
 8001f78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f7ff fdbd 	bl	8001b02 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8001f88:	e044      	b.n	8002014 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2b08      	cmp	r3, #8
 8001f96:	d002      	beq.n	8001f9e <I2C_MasterReceive_RXNE+0x112>
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	2b20      	cmp	r3, #32
 8001f9c:	d103      	bne.n	8001fa6 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	631a      	str	r2, [r3, #48]	@ 0x30
 8001fa4:	e002      	b.n	8001fac <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2212      	movs	r2, #18
 8001faa:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8001fac:	6878      	ldr	r0, [r7, #4]
 8001fae:	f7ff fd6e 	bl	8001a8e <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8001fb2:	e02f      	b.n	8002014 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	685a      	ldr	r2, [r3, #4]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8001fc2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	691a      	ldr	r2, [r3, #16]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fce:	b2d2      	uxtb	r2, r2
 8001fd0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fd6:	1c5a      	adds	r2, r3, #1
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fe0:	b29b      	uxth	r3, r3
 8001fe2:	3b01      	subs	r3, #1
 8001fe4:	b29a      	uxth	r2, r3
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2220      	movs	r2, #32
 8001fee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f7ff fd8a 	bl	8001b14 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002000:	e008      	b.n	8002014 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	685a      	ldr	r2, [r3, #4]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002010:	605a      	str	r2, [r3, #4]
}
 8002012:	e7ff      	b.n	8002014 <I2C_MasterReceive_RXNE+0x188>
 8002014:	bf00      	nop
 8002016:	3710      	adds	r7, #16
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}

0800201c <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002028:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800202e:	b29b      	uxth	r3, r3
 8002030:	2b04      	cmp	r3, #4
 8002032:	d11b      	bne.n	800206c <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	685a      	ldr	r2, [r3, #4]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002042:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	691a      	ldr	r2, [r3, #16]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800204e:	b2d2      	uxtb	r2, r2
 8002050:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002056:	1c5a      	adds	r2, r3, #1
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002060:	b29b      	uxth	r3, r3
 8002062:	3b01      	subs	r3, #1
 8002064:	b29a      	uxth	r2, r3
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800206a:	e0c4      	b.n	80021f6 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002070:	b29b      	uxth	r3, r3
 8002072:	2b03      	cmp	r3, #3
 8002074:	d129      	bne.n	80020ca <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	685a      	ldr	r2, [r3, #4]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002084:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2b04      	cmp	r3, #4
 800208a:	d00a      	beq.n	80020a2 <I2C_MasterReceive_BTF+0x86>
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	2b02      	cmp	r3, #2
 8002090:	d007      	beq.n	80020a2 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80020a0:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	691a      	ldr	r2, [r3, #16]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ac:	b2d2      	uxtb	r2, r2
 80020ae:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020b4:	1c5a      	adds	r2, r3, #1
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020be:	b29b      	uxth	r3, r3
 80020c0:	3b01      	subs	r3, #1
 80020c2:	b29a      	uxth	r2, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80020c8:	e095      	b.n	80021f6 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020ce:	b29b      	uxth	r3, r3
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d17d      	bne.n	80021d0 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d002      	beq.n	80020e0 <I2C_MasterReceive_BTF+0xc4>
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2b10      	cmp	r3, #16
 80020de:	d108      	bne.n	80020f2 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80020ee:	601a      	str	r2, [r3, #0]
 80020f0:	e016      	b.n	8002120 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	2b04      	cmp	r3, #4
 80020f6:	d002      	beq.n	80020fe <I2C_MasterReceive_BTF+0xe2>
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	d108      	bne.n	8002110 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800210c:	601a      	str	r2, [r3, #0]
 800210e:	e007      	b.n	8002120 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800211e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	691a      	ldr	r2, [r3, #16]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800212a:	b2d2      	uxtb	r2, r2
 800212c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002132:	1c5a      	adds	r2, r3, #1
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800213c:	b29b      	uxth	r3, r3
 800213e:	3b01      	subs	r3, #1
 8002140:	b29a      	uxth	r2, r3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	691a      	ldr	r2, [r3, #16]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002150:	b2d2      	uxtb	r2, r2
 8002152:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002158:	1c5a      	adds	r2, r3, #1
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002162:	b29b      	uxth	r3, r3
 8002164:	3b01      	subs	r3, #1
 8002166:	b29a      	uxth	r2, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	685a      	ldr	r2, [r3, #4]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800217a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2220      	movs	r2, #32
 8002180:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800218a:	b2db      	uxtb	r3, r3
 800218c:	2b40      	cmp	r3, #64	@ 0x40
 800218e:	d10a      	bne.n	80021a6 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2200      	movs	r2, #0
 8002194:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2200      	movs	r2, #0
 800219c:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f7ff fcaf 	bl	8001b02 <HAL_I2C_MemRxCpltCallback>
}
 80021a4:	e027      	b.n	80021f6 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2200      	movs	r2, #0
 80021aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	2b08      	cmp	r3, #8
 80021b2:	d002      	beq.n	80021ba <I2C_MasterReceive_BTF+0x19e>
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	2b20      	cmp	r3, #32
 80021b8:	d103      	bne.n	80021c2 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2200      	movs	r2, #0
 80021be:	631a      	str	r2, [r3, #48]	@ 0x30
 80021c0:	e002      	b.n	80021c8 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2212      	movs	r2, #18
 80021c6:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80021c8:	6878      	ldr	r0, [r7, #4]
 80021ca:	f7ff fc60 	bl	8001a8e <HAL_I2C_MasterRxCpltCallback>
}
 80021ce:	e012      	b.n	80021f6 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	691a      	ldr	r2, [r3, #16]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021da:	b2d2      	uxtb	r2, r2
 80021dc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021e2:	1c5a      	adds	r2, r3, #1
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021ec:	b29b      	uxth	r3, r3
 80021ee:	3b01      	subs	r3, #1
 80021f0:	b29a      	uxth	r2, r3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80021f6:	bf00      	nop
 80021f8:	3710      	adds	r7, #16
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}

080021fe <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80021fe:	b480      	push	{r7}
 8002200:	b083      	sub	sp, #12
 8002202:	af00      	add	r7, sp, #0
 8002204:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800220c:	b2db      	uxtb	r3, r3
 800220e:	2b40      	cmp	r3, #64	@ 0x40
 8002210:	d117      	bne.n	8002242 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002216:	2b00      	cmp	r3, #0
 8002218:	d109      	bne.n	800222e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800221e:	b2db      	uxtb	r3, r3
 8002220:	461a      	mov	r2, r3
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800222a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800222c:	e067      	b.n	80022fe <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002232:	b2db      	uxtb	r3, r3
 8002234:	f043 0301 	orr.w	r3, r3, #1
 8002238:	b2da      	uxtb	r2, r3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	611a      	str	r2, [r3, #16]
}
 8002240:	e05d      	b.n	80022fe <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	691b      	ldr	r3, [r3, #16]
 8002246:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800224a:	d133      	bne.n	80022b4 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002252:	b2db      	uxtb	r3, r3
 8002254:	2b21      	cmp	r3, #33	@ 0x21
 8002256:	d109      	bne.n	800226c <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800225c:	b2db      	uxtb	r3, r3
 800225e:	461a      	mov	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002268:	611a      	str	r2, [r3, #16]
 800226a:	e008      	b.n	800227e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002270:	b2db      	uxtb	r3, r3
 8002272:	f043 0301 	orr.w	r3, r3, #1
 8002276:	b2da      	uxtb	r2, r3
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002282:	2b00      	cmp	r3, #0
 8002284:	d004      	beq.n	8002290 <I2C_Master_SB+0x92>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800228a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800228c:	2b00      	cmp	r3, #0
 800228e:	d108      	bne.n	80022a2 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002294:	2b00      	cmp	r3, #0
 8002296:	d032      	beq.n	80022fe <I2C_Master_SB+0x100>
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800229c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d02d      	beq.n	80022fe <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	685a      	ldr	r2, [r3, #4]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80022b0:	605a      	str	r2, [r3, #4]
}
 80022b2:	e024      	b.n	80022fe <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d10e      	bne.n	80022da <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	11db      	asrs	r3, r3, #7
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	f003 0306 	and.w	r3, r3, #6
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	f063 030f 	orn	r3, r3, #15
 80022d0:	b2da      	uxtb	r2, r3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	611a      	str	r2, [r3, #16]
}
 80022d8:	e011      	b.n	80022fe <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d10d      	bne.n	80022fe <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022e6:	b29b      	uxth	r3, r3
 80022e8:	11db      	asrs	r3, r3, #7
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	f003 0306 	and.w	r3, r3, #6
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	f063 030e 	orn	r3, r3, #14
 80022f6:	b2da      	uxtb	r2, r3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	611a      	str	r2, [r3, #16]
}
 80022fe:	bf00      	nop
 8002300:	370c      	adds	r7, #12
 8002302:	46bd      	mov	sp, r7
 8002304:	bc80      	pop	{r7}
 8002306:	4770      	bx	lr

08002308 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002314:	b2da      	uxtb	r2, r3
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002320:	2b00      	cmp	r3, #0
 8002322:	d004      	beq.n	800232e <I2C_Master_ADD10+0x26>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800232a:	2b00      	cmp	r3, #0
 800232c:	d108      	bne.n	8002340 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002332:	2b00      	cmp	r3, #0
 8002334:	d00c      	beq.n	8002350 <I2C_Master_ADD10+0x48>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800233a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800233c:	2b00      	cmp	r3, #0
 800233e:	d007      	beq.n	8002350 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	685a      	ldr	r2, [r3, #4]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800234e:	605a      	str	r2, [r3, #4]
  }
}
 8002350:	bf00      	nop
 8002352:	370c      	adds	r7, #12
 8002354:	46bd      	mov	sp, r7
 8002356:	bc80      	pop	{r7}
 8002358:	4770      	bx	lr

0800235a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800235a:	b480      	push	{r7}
 800235c:	b091      	sub	sp, #68	@ 0x44
 800235e:	af00      	add	r7, sp, #0
 8002360:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002368:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002370:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002376:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800237e:	b2db      	uxtb	r3, r3
 8002380:	2b22      	cmp	r3, #34	@ 0x22
 8002382:	f040 8174 	bne.w	800266e <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800238a:	2b00      	cmp	r3, #0
 800238c:	d10f      	bne.n	80023ae <I2C_Master_ADDR+0x54>
 800238e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002392:	2b40      	cmp	r3, #64	@ 0x40
 8002394:	d10b      	bne.n	80023ae <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002396:	2300      	movs	r3, #0
 8002398:	633b      	str	r3, [r7, #48]	@ 0x30
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	695b      	ldr	r3, [r3, #20]
 80023a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	699b      	ldr	r3, [r3, #24]
 80023a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80023aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023ac:	e16b      	b.n	8002686 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d11d      	bne.n	80023f2 <I2C_Master_ADDR+0x98>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	691b      	ldr	r3, [r3, #16]
 80023ba:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80023be:	d118      	bne.n	80023f2 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023c0:	2300      	movs	r3, #0
 80023c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	695b      	ldr	r3, [r3, #20]
 80023ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	699b      	ldr	r3, [r3, #24]
 80023d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80023d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023e4:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023ea:	1c5a      	adds	r2, r3, #1
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	651a      	str	r2, [r3, #80]	@ 0x50
 80023f0:	e149      	b.n	8002686 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023f6:	b29b      	uxth	r3, r3
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d113      	bne.n	8002424 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023fc:	2300      	movs	r3, #0
 80023fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	695b      	ldr	r3, [r3, #20]
 8002406:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	699b      	ldr	r3, [r3, #24]
 800240e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002410:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002420:	601a      	str	r2, [r3, #0]
 8002422:	e120      	b.n	8002666 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002428:	b29b      	uxth	r3, r3
 800242a:	2b01      	cmp	r3, #1
 800242c:	f040 808a 	bne.w	8002544 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8002430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002432:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002436:	d137      	bne.n	80024a8 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002446:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002452:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002456:	d113      	bne.n	8002480 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002466:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002468:	2300      	movs	r3, #0
 800246a:	627b      	str	r3, [r7, #36]	@ 0x24
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	695b      	ldr	r3, [r3, #20]
 8002472:	627b      	str	r3, [r7, #36]	@ 0x24
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	699b      	ldr	r3, [r3, #24]
 800247a:	627b      	str	r3, [r7, #36]	@ 0x24
 800247c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800247e:	e0f2      	b.n	8002666 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002480:	2300      	movs	r3, #0
 8002482:	623b      	str	r3, [r7, #32]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	695b      	ldr	r3, [r3, #20]
 800248a:	623b      	str	r3, [r7, #32]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	699b      	ldr	r3, [r3, #24]
 8002492:	623b      	str	r3, [r7, #32]
 8002494:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024a4:	601a      	str	r2, [r3, #0]
 80024a6:	e0de      	b.n	8002666 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80024a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024aa:	2b08      	cmp	r3, #8
 80024ac:	d02e      	beq.n	800250c <I2C_Master_ADDR+0x1b2>
 80024ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024b0:	2b20      	cmp	r3, #32
 80024b2:	d02b      	beq.n	800250c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80024b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024b6:	2b12      	cmp	r3, #18
 80024b8:	d102      	bne.n	80024c0 <I2C_Master_ADDR+0x166>
 80024ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d125      	bne.n	800250c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80024c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024c2:	2b04      	cmp	r3, #4
 80024c4:	d00e      	beq.n	80024e4 <I2C_Master_ADDR+0x18a>
 80024c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d00b      	beq.n	80024e4 <I2C_Master_ADDR+0x18a>
 80024cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024ce:	2b10      	cmp	r3, #16
 80024d0:	d008      	beq.n	80024e4 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80024e0:	601a      	str	r2, [r3, #0]
 80024e2:	e007      	b.n	80024f4 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80024f2:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024f4:	2300      	movs	r3, #0
 80024f6:	61fb      	str	r3, [r7, #28]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	695b      	ldr	r3, [r3, #20]
 80024fe:	61fb      	str	r3, [r7, #28]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	699b      	ldr	r3, [r3, #24]
 8002506:	61fb      	str	r3, [r7, #28]
 8002508:	69fb      	ldr	r3, [r7, #28]
 800250a:	e0ac      	b.n	8002666 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800251a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800251c:	2300      	movs	r3, #0
 800251e:	61bb      	str	r3, [r7, #24]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	695b      	ldr	r3, [r3, #20]
 8002526:	61bb      	str	r3, [r7, #24]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	699b      	ldr	r3, [r3, #24]
 800252e:	61bb      	str	r3, [r7, #24]
 8002530:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002540:	601a      	str	r2, [r3, #0]
 8002542:	e090      	b.n	8002666 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002548:	b29b      	uxth	r3, r3
 800254a:	2b02      	cmp	r3, #2
 800254c:	d158      	bne.n	8002600 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800254e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002550:	2b04      	cmp	r3, #4
 8002552:	d021      	beq.n	8002598 <I2C_Master_ADDR+0x23e>
 8002554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002556:	2b02      	cmp	r3, #2
 8002558:	d01e      	beq.n	8002598 <I2C_Master_ADDR+0x23e>
 800255a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800255c:	2b10      	cmp	r3, #16
 800255e:	d01b      	beq.n	8002598 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800256e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002570:	2300      	movs	r3, #0
 8002572:	617b      	str	r3, [r7, #20]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	695b      	ldr	r3, [r3, #20]
 800257a:	617b      	str	r3, [r7, #20]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	699b      	ldr	r3, [r3, #24]
 8002582:	617b      	str	r3, [r7, #20]
 8002584:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002594:	601a      	str	r2, [r3, #0]
 8002596:	e012      	b.n	80025be <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80025a6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025a8:	2300      	movs	r3, #0
 80025aa:	613b      	str	r3, [r7, #16]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	695b      	ldr	r3, [r3, #20]
 80025b2:	613b      	str	r3, [r7, #16]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	699b      	ldr	r3, [r3, #24]
 80025ba:	613b      	str	r3, [r7, #16]
 80025bc:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80025c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80025cc:	d14b      	bne.n	8002666 <I2C_Master_ADDR+0x30c>
 80025ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025d0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80025d4:	d00b      	beq.n	80025ee <I2C_Master_ADDR+0x294>
 80025d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d008      	beq.n	80025ee <I2C_Master_ADDR+0x294>
 80025dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025de:	2b08      	cmp	r3, #8
 80025e0:	d005      	beq.n	80025ee <I2C_Master_ADDR+0x294>
 80025e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025e4:	2b10      	cmp	r3, #16
 80025e6:	d002      	beq.n	80025ee <I2C_Master_ADDR+0x294>
 80025e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025ea:	2b20      	cmp	r3, #32
 80025ec:	d13b      	bne.n	8002666 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	685a      	ldr	r2, [r3, #4]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80025fc:	605a      	str	r2, [r3, #4]
 80025fe:	e032      	b.n	8002666 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800260e:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800261a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800261e:	d117      	bne.n	8002650 <I2C_Master_ADDR+0x2f6>
 8002620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002622:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002626:	d00b      	beq.n	8002640 <I2C_Master_ADDR+0x2e6>
 8002628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800262a:	2b01      	cmp	r3, #1
 800262c:	d008      	beq.n	8002640 <I2C_Master_ADDR+0x2e6>
 800262e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002630:	2b08      	cmp	r3, #8
 8002632:	d005      	beq.n	8002640 <I2C_Master_ADDR+0x2e6>
 8002634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002636:	2b10      	cmp	r3, #16
 8002638:	d002      	beq.n	8002640 <I2C_Master_ADDR+0x2e6>
 800263a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800263c:	2b20      	cmp	r3, #32
 800263e:	d107      	bne.n	8002650 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	685a      	ldr	r2, [r3, #4]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800264e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002650:	2300      	movs	r3, #0
 8002652:	60fb      	str	r3, [r7, #12]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	695b      	ldr	r3, [r3, #20]
 800265a:	60fb      	str	r3, [r7, #12]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	699b      	ldr	r3, [r3, #24]
 8002662:	60fb      	str	r3, [r7, #12]
 8002664:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800266c:	e00b      	b.n	8002686 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800266e:	2300      	movs	r3, #0
 8002670:	60bb      	str	r3, [r7, #8]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	695b      	ldr	r3, [r3, #20]
 8002678:	60bb      	str	r3, [r7, #8]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	699b      	ldr	r3, [r3, #24]
 8002680:	60bb      	str	r3, [r7, #8]
 8002682:	68bb      	ldr	r3, [r7, #8]
}
 8002684:	e7ff      	b.n	8002686 <I2C_Master_ADDR+0x32c>
 8002686:	bf00      	nop
 8002688:	3744      	adds	r7, #68	@ 0x44
 800268a:	46bd      	mov	sp, r7
 800268c:	bc80      	pop	{r7}
 800268e:	4770      	bx	lr

08002690 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b084      	sub	sp, #16
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800269e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026a4:	b29b      	uxth	r3, r3
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d02b      	beq.n	8002702 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ae:	781a      	ldrb	r2, [r3, #0]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ba:	1c5a      	adds	r2, r3, #1
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	3b01      	subs	r3, #1
 80026c8:	b29a      	uxth	r2, r3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d114      	bne.n	8002702 <I2C_SlaveTransmit_TXE+0x72>
 80026d8:	7bfb      	ldrb	r3, [r7, #15]
 80026da:	2b29      	cmp	r3, #41	@ 0x29
 80026dc:	d111      	bne.n	8002702 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	685a      	ldr	r2, [r3, #4]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80026ec:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2221      	movs	r2, #33	@ 0x21
 80026f2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2228      	movs	r2, #40	@ 0x28
 80026f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f7ff f9cf 	bl	8001aa0 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8002702:	bf00      	nop
 8002704:	3710      	adds	r7, #16
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}

0800270a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800270a:	b480      	push	{r7}
 800270c:	b083      	sub	sp, #12
 800270e:	af00      	add	r7, sp, #0
 8002710:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002716:	b29b      	uxth	r3, r3
 8002718:	2b00      	cmp	r3, #0
 800271a:	d011      	beq.n	8002740 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002720:	781a      	ldrb	r2, [r3, #0]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800272c:	1c5a      	adds	r2, r3, #1
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002736:	b29b      	uxth	r3, r3
 8002738:	3b01      	subs	r3, #1
 800273a:	b29a      	uxth	r2, r3
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8002740:	bf00      	nop
 8002742:	370c      	adds	r7, #12
 8002744:	46bd      	mov	sp, r7
 8002746:	bc80      	pop	{r7}
 8002748:	4770      	bx	lr

0800274a <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800274a:	b580      	push	{r7, lr}
 800274c:	b084      	sub	sp, #16
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002758:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800275e:	b29b      	uxth	r3, r3
 8002760:	2b00      	cmp	r3, #0
 8002762:	d02c      	beq.n	80027be <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	691a      	ldr	r2, [r3, #16]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800276e:	b2d2      	uxtb	r2, r2
 8002770:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002776:	1c5a      	adds	r2, r3, #1
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002780:	b29b      	uxth	r3, r3
 8002782:	3b01      	subs	r3, #1
 8002784:	b29a      	uxth	r2, r3
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800278e:	b29b      	uxth	r3, r3
 8002790:	2b00      	cmp	r3, #0
 8002792:	d114      	bne.n	80027be <I2C_SlaveReceive_RXNE+0x74>
 8002794:	7bfb      	ldrb	r3, [r7, #15]
 8002796:	2b2a      	cmp	r3, #42	@ 0x2a
 8002798:	d111      	bne.n	80027be <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	685a      	ldr	r2, [r3, #4]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027a8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2222      	movs	r2, #34	@ 0x22
 80027ae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2228      	movs	r2, #40	@ 0x28
 80027b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	f7ff f97a 	bl	8001ab2 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80027be:	bf00      	nop
 80027c0:	3710      	adds	r7, #16
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}

080027c6 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80027c6:	b480      	push	{r7}
 80027c8:	b083      	sub	sp, #12
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027d2:	b29b      	uxth	r3, r3
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d012      	beq.n	80027fe <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	691a      	ldr	r2, [r3, #16]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e2:	b2d2      	uxtb	r2, r2
 80027e4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ea:	1c5a      	adds	r2, r3, #1
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027f4:	b29b      	uxth	r3, r3
 80027f6:	3b01      	subs	r3, #1
 80027f8:	b29a      	uxth	r2, r3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80027fe:	bf00      	nop
 8002800:	370c      	adds	r7, #12
 8002802:	46bd      	mov	sp, r7
 8002804:	bc80      	pop	{r7}
 8002806:	4770      	bx	lr

08002808 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8002812:	2300      	movs	r3, #0
 8002814:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800281c:	b2db      	uxtb	r3, r3
 800281e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002822:	2b28      	cmp	r3, #40	@ 0x28
 8002824:	d127      	bne.n	8002876 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	685a      	ldr	r2, [r3, #4]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002834:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	089b      	lsrs	r3, r3, #2
 800283a:	f003 0301 	and.w	r3, r3, #1
 800283e:	2b00      	cmp	r3, #0
 8002840:	d101      	bne.n	8002846 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8002842:	2301      	movs	r3, #1
 8002844:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	09db      	lsrs	r3, r3, #7
 800284a:	f003 0301 	and.w	r3, r3, #1
 800284e:	2b00      	cmp	r3, #0
 8002850:	d103      	bne.n	800285a <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	81bb      	strh	r3, [r7, #12]
 8002858:	e002      	b.n	8002860 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	699b      	ldr	r3, [r3, #24]
 800285e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2200      	movs	r2, #0
 8002864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8002868:	89ba      	ldrh	r2, [r7, #12]
 800286a:	7bfb      	ldrb	r3, [r7, #15]
 800286c:	4619      	mov	r1, r3
 800286e:	6878      	ldr	r0, [r7, #4]
 8002870:	f7ff f928 	bl	8001ac4 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002874:	e00e      	b.n	8002894 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002876:	2300      	movs	r3, #0
 8002878:	60bb      	str	r3, [r7, #8]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	695b      	ldr	r3, [r3, #20]
 8002880:	60bb      	str	r3, [r7, #8]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	699b      	ldr	r3, [r3, #24]
 8002888:	60bb      	str	r3, [r7, #8]
 800288a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2200      	movs	r2, #0
 8002890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8002894:	bf00      	nop
 8002896:	3710      	adds	r7, #16
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}

0800289c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b084      	sub	sp, #16
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028aa:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	685a      	ldr	r2, [r3, #4]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80028ba:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80028bc:	2300      	movs	r3, #0
 80028be:	60bb      	str	r3, [r7, #8]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	695b      	ldr	r3, [r3, #20]
 80028c6:	60bb      	str	r3, [r7, #8]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f042 0201 	orr.w	r2, r2, #1
 80028d6:	601a      	str	r2, [r3, #0]
 80028d8:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80028e8:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80028f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80028f8:	d172      	bne.n	80029e0 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80028fa:	7bfb      	ldrb	r3, [r7, #15]
 80028fc:	2b22      	cmp	r3, #34	@ 0x22
 80028fe:	d002      	beq.n	8002906 <I2C_Slave_STOPF+0x6a>
 8002900:	7bfb      	ldrb	r3, [r7, #15]
 8002902:	2b2a      	cmp	r3, #42	@ 0x2a
 8002904:	d135      	bne.n	8002972 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	b29a      	uxth	r2, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002918:	b29b      	uxth	r3, r3
 800291a:	2b00      	cmp	r3, #0
 800291c:	d005      	beq.n	800292a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002922:	f043 0204 	orr.w	r2, r3, #4
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	685a      	ldr	r2, [r3, #4]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002938:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800293e:	4618      	mov	r0, r3
 8002940:	f7fe f926 	bl	8000b90 <HAL_DMA_GetState>
 8002944:	4603      	mov	r3, r0
 8002946:	2b01      	cmp	r3, #1
 8002948:	d049      	beq.n	80029de <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800294e:	4a69      	ldr	r2, [pc, #420]	@ (8002af4 <I2C_Slave_STOPF+0x258>)
 8002950:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002956:	4618      	mov	r0, r3
 8002958:	f7fe f8a2 	bl	8000aa0 <HAL_DMA_Abort_IT>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d03d      	beq.n	80029de <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002966:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002968:	687a      	ldr	r2, [r7, #4]
 800296a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800296c:	4610      	mov	r0, r2
 800296e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002970:	e035      	b.n	80029de <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	b29a      	uxth	r2, r3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002984:	b29b      	uxth	r3, r3
 8002986:	2b00      	cmp	r3, #0
 8002988:	d005      	beq.n	8002996 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800298e:	f043 0204 	orr.w	r2, r3, #4
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	685a      	ldr	r2, [r3, #4]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80029a4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7fe f8f0 	bl	8000b90 <HAL_DMA_GetState>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d014      	beq.n	80029e0 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029ba:	4a4e      	ldr	r2, [pc, #312]	@ (8002af4 <I2C_Slave_STOPF+0x258>)
 80029bc:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029c2:	4618      	mov	r0, r3
 80029c4:	f7fe f86c 	bl	8000aa0 <HAL_DMA_Abort_IT>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d008      	beq.n	80029e0 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029d4:	687a      	ldr	r2, [r7, #4]
 80029d6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80029d8:	4610      	mov	r0, r2
 80029da:	4798      	blx	r3
 80029dc:	e000      	b.n	80029e0 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80029de:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029e4:	b29b      	uxth	r3, r3
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d03e      	beq.n	8002a68 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	695b      	ldr	r3, [r3, #20]
 80029f0:	f003 0304 	and.w	r3, r3, #4
 80029f4:	2b04      	cmp	r3, #4
 80029f6:	d112      	bne.n	8002a1e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	691a      	ldr	r2, [r3, #16]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a02:	b2d2      	uxtb	r2, r2
 8002a04:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a0a:	1c5a      	adds	r2, r3, #1
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a14:	b29b      	uxth	r3, r3
 8002a16:	3b01      	subs	r3, #1
 8002a18:	b29a      	uxth	r2, r3
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	695b      	ldr	r3, [r3, #20]
 8002a24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a28:	2b40      	cmp	r3, #64	@ 0x40
 8002a2a:	d112      	bne.n	8002a52 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	691a      	ldr	r2, [r3, #16]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a36:	b2d2      	uxtb	r2, r2
 8002a38:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a3e:	1c5a      	adds	r2, r3, #1
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a48:	b29b      	uxth	r3, r3
 8002a4a:	3b01      	subs	r3, #1
 8002a4c:	b29a      	uxth	r2, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d005      	beq.n	8002a68 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a60:	f043 0204 	orr.w	r2, r3, #4
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d003      	beq.n	8002a78 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	f000 f8b7 	bl	8002be4 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8002a76:	e039      	b.n	8002aec <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002a78:	7bfb      	ldrb	r3, [r7, #15]
 8002a7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8002a7c:	d109      	bne.n	8002a92 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2228      	movs	r2, #40	@ 0x28
 8002a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002a8c:	6878      	ldr	r0, [r7, #4]
 8002a8e:	f7ff f810 	bl	8001ab2 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	2b28      	cmp	r3, #40	@ 0x28
 8002a9c:	d111      	bne.n	8002ac2 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	4a15      	ldr	r2, [pc, #84]	@ (8002af8 <I2C_Slave_STOPF+0x25c>)
 8002aa2:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2220      	movs	r2, #32
 8002aae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f7ff f80f 	bl	8001ade <HAL_I2C_ListenCpltCallback>
}
 8002ac0:	e014      	b.n	8002aec <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac6:	2b22      	cmp	r3, #34	@ 0x22
 8002ac8:	d002      	beq.n	8002ad0 <I2C_Slave_STOPF+0x234>
 8002aca:	7bfb      	ldrb	r3, [r7, #15]
 8002acc:	2b22      	cmp	r3, #34	@ 0x22
 8002ace:	d10d      	bne.n	8002aec <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2220      	movs	r2, #32
 8002ada:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002ae6:	6878      	ldr	r0, [r7, #4]
 8002ae8:	f7fe ffe3 	bl	8001ab2 <HAL_I2C_SlaveRxCpltCallback>
}
 8002aec:	bf00      	nop
 8002aee:	3710      	adds	r7, #16
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	08002fe5 	.word	0x08002fe5
 8002af8:	ffff0000 	.word	0xffff0000

08002afc <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b0a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b10:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	2b08      	cmp	r3, #8
 8002b16:	d002      	beq.n	8002b1e <I2C_Slave_AF+0x22>
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	2b20      	cmp	r3, #32
 8002b1c:	d129      	bne.n	8002b72 <I2C_Slave_AF+0x76>
 8002b1e:	7bfb      	ldrb	r3, [r7, #15]
 8002b20:	2b28      	cmp	r3, #40	@ 0x28
 8002b22:	d126      	bne.n	8002b72 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	4a2e      	ldr	r2, [pc, #184]	@ (8002be0 <I2C_Slave_AF+0xe4>)
 8002b28:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	685a      	ldr	r2, [r3, #4]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002b38:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002b42:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b52:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2200      	movs	r2, #0
 8002b58:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2220      	movs	r2, #32
 8002b5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8002b6a:	6878      	ldr	r0, [r7, #4]
 8002b6c:	f7fe ffb7 	bl	8001ade <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8002b70:	e031      	b.n	8002bd6 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002b72:	7bfb      	ldrb	r3, [r7, #15]
 8002b74:	2b21      	cmp	r3, #33	@ 0x21
 8002b76:	d129      	bne.n	8002bcc <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	4a19      	ldr	r2, [pc, #100]	@ (8002be0 <I2C_Slave_AF+0xe4>)
 8002b7c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2221      	movs	r2, #33	@ 0x21
 8002b82:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2220      	movs	r2, #32
 8002b88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	685a      	ldr	r2, [r3, #4]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002ba2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002bac:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002bbc:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8002bbe:	6878      	ldr	r0, [r7, #4]
 8002bc0:	f7fe fabc 	bl	800113c <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002bc4:	6878      	ldr	r0, [r7, #4]
 8002bc6:	f7fe ff6b 	bl	8001aa0 <HAL_I2C_SlaveTxCpltCallback>
}
 8002bca:	e004      	b.n	8002bd6 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002bd4:	615a      	str	r2, [r3, #20]
}
 8002bd6:	bf00      	nop
 8002bd8:	3710      	adds	r7, #16
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	ffff0000 	.word	0xffff0000

08002be4 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b084      	sub	sp, #16
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bf2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002bfa:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002bfc:	7bbb      	ldrb	r3, [r7, #14]
 8002bfe:	2b10      	cmp	r3, #16
 8002c00:	d002      	beq.n	8002c08 <I2C_ITError+0x24>
 8002c02:	7bbb      	ldrb	r3, [r7, #14]
 8002c04:	2b40      	cmp	r3, #64	@ 0x40
 8002c06:	d10a      	bne.n	8002c1e <I2C_ITError+0x3a>
 8002c08:	7bfb      	ldrb	r3, [r7, #15]
 8002c0a:	2b22      	cmp	r3, #34	@ 0x22
 8002c0c:	d107      	bne.n	8002c1e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c1c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002c1e:	7bfb      	ldrb	r3, [r7, #15]
 8002c20:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002c24:	2b28      	cmp	r3, #40	@ 0x28
 8002c26:	d107      	bne.n	8002c38 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2228      	movs	r2, #40	@ 0x28
 8002c32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8002c36:	e015      	b.n	8002c64 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c42:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c46:	d00a      	beq.n	8002c5e <I2C_ITError+0x7a>
 8002c48:	7bfb      	ldrb	r3, [r7, #15]
 8002c4a:	2b60      	cmp	r3, #96	@ 0x60
 8002c4c:	d007      	beq.n	8002c5e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2220      	movs	r2, #32
 8002c52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c6e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c72:	d162      	bne.n	8002d3a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	685a      	ldr	r2, [r3, #4]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c82:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c88:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d020      	beq.n	8002cd4 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c96:	4a6a      	ldr	r2, [pc, #424]	@ (8002e40 <I2C_ITError+0x25c>)
 8002c98:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f7fd fefe 	bl	8000aa0 <HAL_DMA_Abort_IT>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	f000 8089 	beq.w	8002dbe <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f022 0201 	bic.w	r2, r2, #1
 8002cba:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2220      	movs	r2, #32
 8002cc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cca:	687a      	ldr	r2, [r7, #4]
 8002ccc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002cce:	4610      	mov	r0, r2
 8002cd0:	4798      	blx	r3
 8002cd2:	e074      	b.n	8002dbe <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cd8:	4a59      	ldr	r2, [pc, #356]	@ (8002e40 <I2C_ITError+0x25c>)
 8002cda:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7fd fedd 	bl	8000aa0 <HAL_DMA_Abort_IT>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d068      	beq.n	8002dbe <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	695b      	ldr	r3, [r3, #20]
 8002cf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cf6:	2b40      	cmp	r3, #64	@ 0x40
 8002cf8:	d10b      	bne.n	8002d12 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	691a      	ldr	r2, [r3, #16]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d04:	b2d2      	uxtb	r2, r2
 8002d06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d0c:	1c5a      	adds	r2, r3, #1
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f022 0201 	bic.w	r2, r2, #1
 8002d20:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2220      	movs	r2, #32
 8002d26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d30:	687a      	ldr	r2, [r7, #4]
 8002d32:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002d34:	4610      	mov	r0, r2
 8002d36:	4798      	blx	r3
 8002d38:	e041      	b.n	8002dbe <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	2b60      	cmp	r3, #96	@ 0x60
 8002d44:	d125      	bne.n	8002d92 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2220      	movs	r2, #32
 8002d4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	695b      	ldr	r3, [r3, #20]
 8002d5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d5e:	2b40      	cmp	r3, #64	@ 0x40
 8002d60:	d10b      	bne.n	8002d7a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	691a      	ldr	r2, [r3, #16]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d6c:	b2d2      	uxtb	r2, r2
 8002d6e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d74:	1c5a      	adds	r2, r3, #1
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f022 0201 	bic.w	r2, r2, #1
 8002d88:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f7fe fecb 	bl	8001b26 <HAL_I2C_AbortCpltCallback>
 8002d90:	e015      	b.n	8002dbe <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	695b      	ldr	r3, [r3, #20]
 8002d98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d9c:	2b40      	cmp	r3, #64	@ 0x40
 8002d9e:	d10b      	bne.n	8002db8 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	691a      	ldr	r2, [r3, #16]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002daa:	b2d2      	uxtb	r2, r2
 8002dac:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db2:	1c5a      	adds	r2, r3, #1
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	f7fe feab 	bl	8001b14 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	f003 0301 	and.w	r3, r3, #1
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d10e      	bne.n	8002dec <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d109      	bne.n	8002dec <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d104      	bne.n	8002dec <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d007      	beq.n	8002dfc <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	685a      	ldr	r2, [r3, #4]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002dfa:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e02:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e08:	f003 0304 	and.w	r3, r3, #4
 8002e0c:	2b04      	cmp	r3, #4
 8002e0e:	d113      	bne.n	8002e38 <I2C_ITError+0x254>
 8002e10:	7bfb      	ldrb	r3, [r7, #15]
 8002e12:	2b28      	cmp	r3, #40	@ 0x28
 8002e14:	d110      	bne.n	8002e38 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4a0a      	ldr	r2, [pc, #40]	@ (8002e44 <I2C_ITError+0x260>)
 8002e1a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2220      	movs	r2, #32
 8002e26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	f7fe fe53 	bl	8001ade <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002e38:	bf00      	nop
 8002e3a:	3710      	adds	r7, #16
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	08002fe5 	.word	0x08002fe5
 8002e44:	ffff0000 	.word	0xffff0000

08002e48 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b088      	sub	sp, #32
 8002e4c:	af02      	add	r7, sp, #8
 8002e4e:	60f8      	str	r0, [r7, #12]
 8002e50:	607a      	str	r2, [r7, #4]
 8002e52:	603b      	str	r3, [r7, #0]
 8002e54:	460b      	mov	r3, r1
 8002e56:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e5c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002e6c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	2b08      	cmp	r3, #8
 8002e72:	d006      	beq.n	8002e82 <I2C_MasterRequestRead+0x3a>
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d003      	beq.n	8002e82 <I2C_MasterRequestRead+0x3a>
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002e80:	d108      	bne.n	8002e94 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e90:	601a      	str	r2, [r3, #0]
 8002e92:	e00b      	b.n	8002eac <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e98:	2b11      	cmp	r3, #17
 8002e9a:	d107      	bne.n	8002eac <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002eaa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	9300      	str	r3, [sp, #0]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002eb8:	68f8      	ldr	r0, [r7, #12]
 8002eba:	f000 f93b 	bl	8003134 <I2C_WaitOnFlagUntilTimeout>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d00d      	beq.n	8002ee0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ece:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ed2:	d103      	bne.n	8002edc <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002eda:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002edc:	2303      	movs	r3, #3
 8002ede:	e079      	b.n	8002fd4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	691b      	ldr	r3, [r3, #16]
 8002ee4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ee8:	d108      	bne.n	8002efc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002eea:	897b      	ldrh	r3, [r7, #10]
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	f043 0301 	orr.w	r3, r3, #1
 8002ef2:	b2da      	uxtb	r2, r3
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	611a      	str	r2, [r3, #16]
 8002efa:	e05f      	b.n	8002fbc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002efc:	897b      	ldrh	r3, [r7, #10]
 8002efe:	11db      	asrs	r3, r3, #7
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	f003 0306 	and.w	r3, r3, #6
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	f063 030f 	orn	r3, r3, #15
 8002f0c:	b2da      	uxtb	r2, r3
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	4930      	ldr	r1, [pc, #192]	@ (8002fdc <I2C_MasterRequestRead+0x194>)
 8002f1a:	68f8      	ldr	r0, [r7, #12]
 8002f1c:	f000 f984 	bl	8003228 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d001      	beq.n	8002f2a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	e054      	b.n	8002fd4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002f2a:	897b      	ldrh	r3, [r7, #10]
 8002f2c:	b2da      	uxtb	r2, r3
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	4929      	ldr	r1, [pc, #164]	@ (8002fe0 <I2C_MasterRequestRead+0x198>)
 8002f3a:	68f8      	ldr	r0, [r7, #12]
 8002f3c:	f000 f974 	bl	8003228 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e044      	b.n	8002fd4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	613b      	str	r3, [r7, #16]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	695b      	ldr	r3, [r3, #20]
 8002f54:	613b      	str	r3, [r7, #16]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	699b      	ldr	r3, [r3, #24]
 8002f5c:	613b      	str	r3, [r7, #16]
 8002f5e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f6e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	9300      	str	r3, [sp, #0]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2200      	movs	r2, #0
 8002f78:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002f7c:	68f8      	ldr	r0, [r7, #12]
 8002f7e:	f000 f8d9 	bl	8003134 <I2C_WaitOnFlagUntilTimeout>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d00d      	beq.n	8002fa4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f96:	d103      	bne.n	8002fa0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f9e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	e017      	b.n	8002fd4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002fa4:	897b      	ldrh	r3, [r7, #10]
 8002fa6:	11db      	asrs	r3, r3, #7
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	f003 0306 	and.w	r3, r3, #6
 8002fae:	b2db      	uxtb	r3, r3
 8002fb0:	f063 030e 	orn	r3, r3, #14
 8002fb4:	b2da      	uxtb	r2, r3
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	687a      	ldr	r2, [r7, #4]
 8002fc0:	4907      	ldr	r1, [pc, #28]	@ (8002fe0 <I2C_MasterRequestRead+0x198>)
 8002fc2:	68f8      	ldr	r0, [r7, #12]
 8002fc4:	f000 f930 	bl	8003228 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d001      	beq.n	8002fd2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e000      	b.n	8002fd4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002fd2:	2300      	movs	r3, #0
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3718      	adds	r7, #24
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	00010008 	.word	0x00010008
 8002fe0:	00010002 	.word	0x00010002

08002fe4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b086      	sub	sp, #24
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8002fec:	2300      	movs	r3, #0
 8002fee:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ffc:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002ffe:	4b4b      	ldr	r3, [pc, #300]	@ (800312c <I2C_DMAAbort+0x148>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	08db      	lsrs	r3, r3, #3
 8003004:	4a4a      	ldr	r2, [pc, #296]	@ (8003130 <I2C_DMAAbort+0x14c>)
 8003006:	fba2 2303 	umull	r2, r3, r2, r3
 800300a:	0a1a      	lsrs	r2, r3, #8
 800300c:	4613      	mov	r3, r2
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	4413      	add	r3, r2
 8003012:	00da      	lsls	r2, r3, #3
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d106      	bne.n	800302c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003022:	f043 0220 	orr.w	r2, r3, #32
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800302a:	e00a      	b.n	8003042 <I2C_DMAAbort+0x5e>
    }
    count--;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	3b01      	subs	r3, #1
 8003030:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800303c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003040:	d0ea      	beq.n	8003018 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003046:	2b00      	cmp	r3, #0
 8003048:	d003      	beq.n	8003052 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800304e:	2200      	movs	r2, #0
 8003050:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003056:	2b00      	cmp	r3, #0
 8003058:	d003      	beq.n	8003062 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800305a:	697b      	ldr	r3, [r7, #20]
 800305c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800305e:	2200      	movs	r2, #0
 8003060:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003070:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	2200      	movs	r2, #0
 8003076:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800307c:	2b00      	cmp	r3, #0
 800307e:	d003      	beq.n	8003088 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003084:	2200      	movs	r2, #0
 8003086:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800308c:	2b00      	cmp	r3, #0
 800308e:	d003      	beq.n	8003098 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003094:	2200      	movs	r2, #0
 8003096:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f022 0201 	bic.w	r2, r2, #1
 80030a6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	2b60      	cmp	r3, #96	@ 0x60
 80030b2:	d10e      	bne.n	80030d2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	2220      	movs	r2, #32
 80030b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	2200      	movs	r2, #0
 80030c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	2200      	movs	r2, #0
 80030c8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80030ca:	6978      	ldr	r0, [r7, #20]
 80030cc:	f7fe fd2b 	bl	8001b26 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80030d0:	e027      	b.n	8003122 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80030d2:	7cfb      	ldrb	r3, [r7, #19]
 80030d4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80030d8:	2b28      	cmp	r3, #40	@ 0x28
 80030da:	d117      	bne.n	800310c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f042 0201 	orr.w	r2, r2, #1
 80030ea:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80030fa:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	2200      	movs	r2, #0
 8003100:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	2228      	movs	r2, #40	@ 0x28
 8003106:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800310a:	e007      	b.n	800311c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	2220      	movs	r2, #32
 8003110:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800311c:	6978      	ldr	r0, [r7, #20]
 800311e:	f7fe fcf9 	bl	8001b14 <HAL_I2C_ErrorCallback>
}
 8003122:	bf00      	nop
 8003124:	3718      	adds	r7, #24
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	20000004 	.word	0x20000004
 8003130:	14f8b589 	.word	0x14f8b589

08003134 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	60f8      	str	r0, [r7, #12]
 800313c:	60b9      	str	r1, [r7, #8]
 800313e:	603b      	str	r3, [r7, #0]
 8003140:	4613      	mov	r3, r2
 8003142:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003144:	e048      	b.n	80031d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800314c:	d044      	beq.n	80031d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800314e:	f7fd fb31 	bl	80007b4 <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	69bb      	ldr	r3, [r7, #24]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	683a      	ldr	r2, [r7, #0]
 800315a:	429a      	cmp	r2, r3
 800315c:	d302      	bcc.n	8003164 <I2C_WaitOnFlagUntilTimeout+0x30>
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d139      	bne.n	80031d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	0c1b      	lsrs	r3, r3, #16
 8003168:	b2db      	uxtb	r3, r3
 800316a:	2b01      	cmp	r3, #1
 800316c:	d10d      	bne.n	800318a <I2C_WaitOnFlagUntilTimeout+0x56>
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	695b      	ldr	r3, [r3, #20]
 8003174:	43da      	mvns	r2, r3
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	4013      	ands	r3, r2
 800317a:	b29b      	uxth	r3, r3
 800317c:	2b00      	cmp	r3, #0
 800317e:	bf0c      	ite	eq
 8003180:	2301      	moveq	r3, #1
 8003182:	2300      	movne	r3, #0
 8003184:	b2db      	uxtb	r3, r3
 8003186:	461a      	mov	r2, r3
 8003188:	e00c      	b.n	80031a4 <I2C_WaitOnFlagUntilTimeout+0x70>
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	699b      	ldr	r3, [r3, #24]
 8003190:	43da      	mvns	r2, r3
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	4013      	ands	r3, r2
 8003196:	b29b      	uxth	r3, r3
 8003198:	2b00      	cmp	r3, #0
 800319a:	bf0c      	ite	eq
 800319c:	2301      	moveq	r3, #1
 800319e:	2300      	movne	r3, #0
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	461a      	mov	r2, r3
 80031a4:	79fb      	ldrb	r3, [r7, #7]
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d116      	bne.n	80031d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2200      	movs	r2, #0
 80031ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2220      	movs	r2, #32
 80031b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2200      	movs	r2, #0
 80031bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c4:	f043 0220 	orr.w	r2, r3, #32
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e023      	b.n	8003220 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	0c1b      	lsrs	r3, r3, #16
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	2b01      	cmp	r3, #1
 80031e0:	d10d      	bne.n	80031fe <I2C_WaitOnFlagUntilTimeout+0xca>
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	695b      	ldr	r3, [r3, #20]
 80031e8:	43da      	mvns	r2, r3
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	4013      	ands	r3, r2
 80031ee:	b29b      	uxth	r3, r3
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	bf0c      	ite	eq
 80031f4:	2301      	moveq	r3, #1
 80031f6:	2300      	movne	r3, #0
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	461a      	mov	r2, r3
 80031fc:	e00c      	b.n	8003218 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	699b      	ldr	r3, [r3, #24]
 8003204:	43da      	mvns	r2, r3
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	4013      	ands	r3, r2
 800320a:	b29b      	uxth	r3, r3
 800320c:	2b00      	cmp	r3, #0
 800320e:	bf0c      	ite	eq
 8003210:	2301      	moveq	r3, #1
 8003212:	2300      	movne	r3, #0
 8003214:	b2db      	uxtb	r3, r3
 8003216:	461a      	mov	r2, r3
 8003218:	79fb      	ldrb	r3, [r7, #7]
 800321a:	429a      	cmp	r2, r3
 800321c:	d093      	beq.n	8003146 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800321e:	2300      	movs	r3, #0
}
 8003220:	4618      	mov	r0, r3
 8003222:	3710      	adds	r7, #16
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}

08003228 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b084      	sub	sp, #16
 800322c:	af00      	add	r7, sp, #0
 800322e:	60f8      	str	r0, [r7, #12]
 8003230:	60b9      	str	r1, [r7, #8]
 8003232:	607a      	str	r2, [r7, #4]
 8003234:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003236:	e071      	b.n	800331c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	695b      	ldr	r3, [r3, #20]
 800323e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003242:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003246:	d123      	bne.n	8003290 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003256:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003260:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2200      	movs	r2, #0
 8003266:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2220      	movs	r2, #32
 800326c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2200      	movs	r2, #0
 8003274:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800327c:	f043 0204 	orr.w	r2, r3, #4
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2200      	movs	r2, #0
 8003288:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	e067      	b.n	8003360 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003296:	d041      	beq.n	800331c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003298:	f7fd fa8c 	bl	80007b4 <HAL_GetTick>
 800329c:	4602      	mov	r2, r0
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	687a      	ldr	r2, [r7, #4]
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d302      	bcc.n	80032ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d136      	bne.n	800331c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	0c1b      	lsrs	r3, r3, #16
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d10c      	bne.n	80032d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	695b      	ldr	r3, [r3, #20]
 80032be:	43da      	mvns	r2, r3
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	4013      	ands	r3, r2
 80032c4:	b29b      	uxth	r3, r3
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	bf14      	ite	ne
 80032ca:	2301      	movne	r3, #1
 80032cc:	2300      	moveq	r3, #0
 80032ce:	b2db      	uxtb	r3, r3
 80032d0:	e00b      	b.n	80032ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	699b      	ldr	r3, [r3, #24]
 80032d8:	43da      	mvns	r2, r3
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	4013      	ands	r3, r2
 80032de:	b29b      	uxth	r3, r3
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	bf14      	ite	ne
 80032e4:	2301      	movne	r3, #1
 80032e6:	2300      	moveq	r3, #0
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d016      	beq.n	800331c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	2200      	movs	r2, #0
 80032f2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2220      	movs	r2, #32
 80032f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2200      	movs	r2, #0
 8003300:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003308:	f043 0220 	orr.w	r2, r3, #32
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2200      	movs	r2, #0
 8003314:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e021      	b.n	8003360 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	0c1b      	lsrs	r3, r3, #16
 8003320:	b2db      	uxtb	r3, r3
 8003322:	2b01      	cmp	r3, #1
 8003324:	d10c      	bne.n	8003340 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	695b      	ldr	r3, [r3, #20]
 800332c:	43da      	mvns	r2, r3
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	4013      	ands	r3, r2
 8003332:	b29b      	uxth	r3, r3
 8003334:	2b00      	cmp	r3, #0
 8003336:	bf14      	ite	ne
 8003338:	2301      	movne	r3, #1
 800333a:	2300      	moveq	r3, #0
 800333c:	b2db      	uxtb	r3, r3
 800333e:	e00b      	b.n	8003358 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	699b      	ldr	r3, [r3, #24]
 8003346:	43da      	mvns	r2, r3
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	4013      	ands	r3, r2
 800334c:	b29b      	uxth	r3, r3
 800334e:	2b00      	cmp	r3, #0
 8003350:	bf14      	ite	ne
 8003352:	2301      	movne	r3, #1
 8003354:	2300      	moveq	r3, #0
 8003356:	b2db      	uxtb	r3, r3
 8003358:	2b00      	cmp	r3, #0
 800335a:	f47f af6d 	bne.w	8003238 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800335e:	2300      	movs	r3, #0
}
 8003360:	4618      	mov	r0, r3
 8003362:	3710      	adds	r7, #16
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}

08003368 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8003368:	b480      	push	{r7}
 800336a:	b085      	sub	sp, #20
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003370:	2300      	movs	r3, #0
 8003372:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8003374:	4b13      	ldr	r3, [pc, #76]	@ (80033c4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	08db      	lsrs	r3, r3, #3
 800337a:	4a13      	ldr	r2, [pc, #76]	@ (80033c8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800337c:	fba2 2303 	umull	r2, r3, r2, r3
 8003380:	0a1a      	lsrs	r2, r3, #8
 8003382:	4613      	mov	r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	4413      	add	r3, r2
 8003388:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	3b01      	subs	r3, #1
 800338e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d107      	bne.n	80033a6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800339a:	f043 0220 	orr.w	r2, r3, #32
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e008      	b.n	80033b8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033b4:	d0e9      	beq.n	800338a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80033b6:	2300      	movs	r3, #0
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	3714      	adds	r7, #20
 80033bc:	46bd      	mov	sp, r7
 80033be:	bc80      	pop	{r7}
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop
 80033c4:	20000004 	.word	0x20000004
 80033c8:	14f8b589 	.word	0x14f8b589

080033cc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b084      	sub	sp, #16
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	60f8      	str	r0, [r7, #12]
 80033d4:	60b9      	str	r1, [r7, #8]
 80033d6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80033d8:	e049      	b.n	800346e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	695b      	ldr	r3, [r3, #20]
 80033e0:	f003 0310 	and.w	r3, r3, #16
 80033e4:	2b10      	cmp	r3, #16
 80033e6:	d119      	bne.n	800341c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f06f 0210 	mvn.w	r2, #16
 80033f0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2200      	movs	r2, #0
 80033f6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2220      	movs	r2, #32
 80033fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2200      	movs	r2, #0
 8003414:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	e030      	b.n	800347e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800341c:	f7fd f9ca 	bl	80007b4 <HAL_GetTick>
 8003420:	4602      	mov	r2, r0
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	1ad3      	subs	r3, r2, r3
 8003426:	68ba      	ldr	r2, [r7, #8]
 8003428:	429a      	cmp	r2, r3
 800342a:	d302      	bcc.n	8003432 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d11d      	bne.n	800346e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	695b      	ldr	r3, [r3, #20]
 8003438:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800343c:	2b40      	cmp	r3, #64	@ 0x40
 800343e:	d016      	beq.n	800346e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2200      	movs	r2, #0
 8003444:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2220      	movs	r2, #32
 800344a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2200      	movs	r2, #0
 8003452:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800345a:	f043 0220 	orr.w	r2, r3, #32
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	2200      	movs	r2, #0
 8003466:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	e007      	b.n	800347e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	695b      	ldr	r3, [r3, #20]
 8003474:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003478:	2b40      	cmp	r3, #64	@ 0x40
 800347a:	d1ae      	bne.n	80033da <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800347c:	2300      	movs	r3, #0
}
 800347e:	4618      	mov	r0, r3
 8003480:	3710      	adds	r7, #16
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}

08003486 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8003486:	b480      	push	{r7}
 8003488:	b083      	sub	sp, #12
 800348a:	af00      	add	r7, sp, #0
 800348c:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003492:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003496:	d103      	bne.n	80034a0 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2201      	movs	r2, #1
 800349c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800349e:	e007      	b.n	80034b0 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034a4:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80034a8:	d102      	bne.n	80034b0 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2208      	movs	r2, #8
 80034ae:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80034b0:	bf00      	nop
 80034b2:	370c      	adds	r7, #12
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bc80      	pop	{r7}
 80034b8:	4770      	bx	lr
	...

080034bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b086      	sub	sp, #24
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d101      	bne.n	80034ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e272      	b.n	80039b4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 0301 	and.w	r3, r3, #1
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	f000 8087 	beq.w	80035ea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80034dc:	4b92      	ldr	r3, [pc, #584]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f003 030c 	and.w	r3, r3, #12
 80034e4:	2b04      	cmp	r3, #4
 80034e6:	d00c      	beq.n	8003502 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80034e8:	4b8f      	ldr	r3, [pc, #572]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	f003 030c 	and.w	r3, r3, #12
 80034f0:	2b08      	cmp	r3, #8
 80034f2:	d112      	bne.n	800351a <HAL_RCC_OscConfig+0x5e>
 80034f4:	4b8c      	ldr	r3, [pc, #560]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003500:	d10b      	bne.n	800351a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003502:	4b89      	ldr	r3, [pc, #548]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d06c      	beq.n	80035e8 <HAL_RCC_OscConfig+0x12c>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d168      	bne.n	80035e8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e24c      	b.n	80039b4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003522:	d106      	bne.n	8003532 <HAL_RCC_OscConfig+0x76>
 8003524:	4b80      	ldr	r3, [pc, #512]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a7f      	ldr	r2, [pc, #508]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 800352a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800352e:	6013      	str	r3, [r2, #0]
 8003530:	e02e      	b.n	8003590 <HAL_RCC_OscConfig+0xd4>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d10c      	bne.n	8003554 <HAL_RCC_OscConfig+0x98>
 800353a:	4b7b      	ldr	r3, [pc, #492]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a7a      	ldr	r2, [pc, #488]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 8003540:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003544:	6013      	str	r3, [r2, #0]
 8003546:	4b78      	ldr	r3, [pc, #480]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a77      	ldr	r2, [pc, #476]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 800354c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003550:	6013      	str	r3, [r2, #0]
 8003552:	e01d      	b.n	8003590 <HAL_RCC_OscConfig+0xd4>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800355c:	d10c      	bne.n	8003578 <HAL_RCC_OscConfig+0xbc>
 800355e:	4b72      	ldr	r3, [pc, #456]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a71      	ldr	r2, [pc, #452]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 8003564:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003568:	6013      	str	r3, [r2, #0]
 800356a:	4b6f      	ldr	r3, [pc, #444]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a6e      	ldr	r2, [pc, #440]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 8003570:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003574:	6013      	str	r3, [r2, #0]
 8003576:	e00b      	b.n	8003590 <HAL_RCC_OscConfig+0xd4>
 8003578:	4b6b      	ldr	r3, [pc, #428]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a6a      	ldr	r2, [pc, #424]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 800357e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003582:	6013      	str	r3, [r2, #0]
 8003584:	4b68      	ldr	r3, [pc, #416]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a67      	ldr	r2, [pc, #412]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 800358a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800358e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d013      	beq.n	80035c0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003598:	f7fd f90c 	bl	80007b4 <HAL_GetTick>
 800359c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800359e:	e008      	b.n	80035b2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035a0:	f7fd f908 	bl	80007b4 <HAL_GetTick>
 80035a4:	4602      	mov	r2, r0
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	2b64      	cmp	r3, #100	@ 0x64
 80035ac:	d901      	bls.n	80035b2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e200      	b.n	80039b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035b2:	4b5d      	ldr	r3, [pc, #372]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d0f0      	beq.n	80035a0 <HAL_RCC_OscConfig+0xe4>
 80035be:	e014      	b.n	80035ea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035c0:	f7fd f8f8 	bl	80007b4 <HAL_GetTick>
 80035c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035c6:	e008      	b.n	80035da <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035c8:	f7fd f8f4 	bl	80007b4 <HAL_GetTick>
 80035cc:	4602      	mov	r2, r0
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	2b64      	cmp	r3, #100	@ 0x64
 80035d4:	d901      	bls.n	80035da <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	e1ec      	b.n	80039b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035da:	4b53      	ldr	r3, [pc, #332]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d1f0      	bne.n	80035c8 <HAL_RCC_OscConfig+0x10c>
 80035e6:	e000      	b.n	80035ea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0302 	and.w	r3, r3, #2
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d063      	beq.n	80036be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80035f6:	4b4c      	ldr	r3, [pc, #304]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	f003 030c 	and.w	r3, r3, #12
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d00b      	beq.n	800361a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003602:	4b49      	ldr	r3, [pc, #292]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	f003 030c 	and.w	r3, r3, #12
 800360a:	2b08      	cmp	r3, #8
 800360c:	d11c      	bne.n	8003648 <HAL_RCC_OscConfig+0x18c>
 800360e:	4b46      	ldr	r3, [pc, #280]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003616:	2b00      	cmp	r3, #0
 8003618:	d116      	bne.n	8003648 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800361a:	4b43      	ldr	r3, [pc, #268]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0302 	and.w	r3, r3, #2
 8003622:	2b00      	cmp	r3, #0
 8003624:	d005      	beq.n	8003632 <HAL_RCC_OscConfig+0x176>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	691b      	ldr	r3, [r3, #16]
 800362a:	2b01      	cmp	r3, #1
 800362c:	d001      	beq.n	8003632 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e1c0      	b.n	80039b4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003632:	4b3d      	ldr	r3, [pc, #244]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	695b      	ldr	r3, [r3, #20]
 800363e:	00db      	lsls	r3, r3, #3
 8003640:	4939      	ldr	r1, [pc, #228]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 8003642:	4313      	orrs	r3, r2
 8003644:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003646:	e03a      	b.n	80036be <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	691b      	ldr	r3, [r3, #16]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d020      	beq.n	8003692 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003650:	4b36      	ldr	r3, [pc, #216]	@ (800372c <HAL_RCC_OscConfig+0x270>)
 8003652:	2201      	movs	r2, #1
 8003654:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003656:	f7fd f8ad 	bl	80007b4 <HAL_GetTick>
 800365a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800365c:	e008      	b.n	8003670 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800365e:	f7fd f8a9 	bl	80007b4 <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	2b02      	cmp	r3, #2
 800366a:	d901      	bls.n	8003670 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e1a1      	b.n	80039b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003670:	4b2d      	ldr	r3, [pc, #180]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 0302 	and.w	r3, r3, #2
 8003678:	2b00      	cmp	r3, #0
 800367a:	d0f0      	beq.n	800365e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800367c:	4b2a      	ldr	r3, [pc, #168]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	695b      	ldr	r3, [r3, #20]
 8003688:	00db      	lsls	r3, r3, #3
 800368a:	4927      	ldr	r1, [pc, #156]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 800368c:	4313      	orrs	r3, r2
 800368e:	600b      	str	r3, [r1, #0]
 8003690:	e015      	b.n	80036be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003692:	4b26      	ldr	r3, [pc, #152]	@ (800372c <HAL_RCC_OscConfig+0x270>)
 8003694:	2200      	movs	r2, #0
 8003696:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003698:	f7fd f88c 	bl	80007b4 <HAL_GetTick>
 800369c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800369e:	e008      	b.n	80036b2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036a0:	f7fd f888 	bl	80007b4 <HAL_GetTick>
 80036a4:	4602      	mov	r2, r0
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	1ad3      	subs	r3, r2, r3
 80036aa:	2b02      	cmp	r3, #2
 80036ac:	d901      	bls.n	80036b2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80036ae:	2303      	movs	r3, #3
 80036b0:	e180      	b.n	80039b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036b2:	4b1d      	ldr	r3, [pc, #116]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 0302 	and.w	r3, r3, #2
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d1f0      	bne.n	80036a0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0308 	and.w	r3, r3, #8
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d03a      	beq.n	8003740 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	699b      	ldr	r3, [r3, #24]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d019      	beq.n	8003706 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036d2:	4b17      	ldr	r3, [pc, #92]	@ (8003730 <HAL_RCC_OscConfig+0x274>)
 80036d4:	2201      	movs	r2, #1
 80036d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036d8:	f7fd f86c 	bl	80007b4 <HAL_GetTick>
 80036dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036de:	e008      	b.n	80036f2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036e0:	f7fd f868 	bl	80007b4 <HAL_GetTick>
 80036e4:	4602      	mov	r2, r0
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	2b02      	cmp	r3, #2
 80036ec:	d901      	bls.n	80036f2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	e160      	b.n	80039b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003728 <HAL_RCC_OscConfig+0x26c>)
 80036f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f6:	f003 0302 	and.w	r3, r3, #2
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d0f0      	beq.n	80036e0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80036fe:	2001      	movs	r0, #1
 8003700:	f000 face 	bl	8003ca0 <RCC_Delay>
 8003704:	e01c      	b.n	8003740 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003706:	4b0a      	ldr	r3, [pc, #40]	@ (8003730 <HAL_RCC_OscConfig+0x274>)
 8003708:	2200      	movs	r2, #0
 800370a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800370c:	f7fd f852 	bl	80007b4 <HAL_GetTick>
 8003710:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003712:	e00f      	b.n	8003734 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003714:	f7fd f84e 	bl	80007b4 <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	2b02      	cmp	r3, #2
 8003720:	d908      	bls.n	8003734 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	e146      	b.n	80039b4 <HAL_RCC_OscConfig+0x4f8>
 8003726:	bf00      	nop
 8003728:	40021000 	.word	0x40021000
 800372c:	42420000 	.word	0x42420000
 8003730:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003734:	4b92      	ldr	r3, [pc, #584]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 8003736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003738:	f003 0302 	and.w	r3, r3, #2
 800373c:	2b00      	cmp	r3, #0
 800373e:	d1e9      	bne.n	8003714 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0304 	and.w	r3, r3, #4
 8003748:	2b00      	cmp	r3, #0
 800374a:	f000 80a6 	beq.w	800389a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800374e:	2300      	movs	r3, #0
 8003750:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003752:	4b8b      	ldr	r3, [pc, #556]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 8003754:	69db      	ldr	r3, [r3, #28]
 8003756:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d10d      	bne.n	800377a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800375e:	4b88      	ldr	r3, [pc, #544]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 8003760:	69db      	ldr	r3, [r3, #28]
 8003762:	4a87      	ldr	r2, [pc, #540]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 8003764:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003768:	61d3      	str	r3, [r2, #28]
 800376a:	4b85      	ldr	r3, [pc, #532]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 800376c:	69db      	ldr	r3, [r3, #28]
 800376e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003772:	60bb      	str	r3, [r7, #8]
 8003774:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003776:	2301      	movs	r3, #1
 8003778:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800377a:	4b82      	ldr	r3, [pc, #520]	@ (8003984 <HAL_RCC_OscConfig+0x4c8>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003782:	2b00      	cmp	r3, #0
 8003784:	d118      	bne.n	80037b8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003786:	4b7f      	ldr	r3, [pc, #508]	@ (8003984 <HAL_RCC_OscConfig+0x4c8>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a7e      	ldr	r2, [pc, #504]	@ (8003984 <HAL_RCC_OscConfig+0x4c8>)
 800378c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003790:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003792:	f7fd f80f 	bl	80007b4 <HAL_GetTick>
 8003796:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003798:	e008      	b.n	80037ac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800379a:	f7fd f80b 	bl	80007b4 <HAL_GetTick>
 800379e:	4602      	mov	r2, r0
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	1ad3      	subs	r3, r2, r3
 80037a4:	2b64      	cmp	r3, #100	@ 0x64
 80037a6:	d901      	bls.n	80037ac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80037a8:	2303      	movs	r3, #3
 80037aa:	e103      	b.n	80039b4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037ac:	4b75      	ldr	r3, [pc, #468]	@ (8003984 <HAL_RCC_OscConfig+0x4c8>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d0f0      	beq.n	800379a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d106      	bne.n	80037ce <HAL_RCC_OscConfig+0x312>
 80037c0:	4b6f      	ldr	r3, [pc, #444]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 80037c2:	6a1b      	ldr	r3, [r3, #32]
 80037c4:	4a6e      	ldr	r2, [pc, #440]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 80037c6:	f043 0301 	orr.w	r3, r3, #1
 80037ca:	6213      	str	r3, [r2, #32]
 80037cc:	e02d      	b.n	800382a <HAL_RCC_OscConfig+0x36e>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	68db      	ldr	r3, [r3, #12]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d10c      	bne.n	80037f0 <HAL_RCC_OscConfig+0x334>
 80037d6:	4b6a      	ldr	r3, [pc, #424]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 80037d8:	6a1b      	ldr	r3, [r3, #32]
 80037da:	4a69      	ldr	r2, [pc, #420]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 80037dc:	f023 0301 	bic.w	r3, r3, #1
 80037e0:	6213      	str	r3, [r2, #32]
 80037e2:	4b67      	ldr	r3, [pc, #412]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 80037e4:	6a1b      	ldr	r3, [r3, #32]
 80037e6:	4a66      	ldr	r2, [pc, #408]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 80037e8:	f023 0304 	bic.w	r3, r3, #4
 80037ec:	6213      	str	r3, [r2, #32]
 80037ee:	e01c      	b.n	800382a <HAL_RCC_OscConfig+0x36e>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	2b05      	cmp	r3, #5
 80037f6:	d10c      	bne.n	8003812 <HAL_RCC_OscConfig+0x356>
 80037f8:	4b61      	ldr	r3, [pc, #388]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 80037fa:	6a1b      	ldr	r3, [r3, #32]
 80037fc:	4a60      	ldr	r2, [pc, #384]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 80037fe:	f043 0304 	orr.w	r3, r3, #4
 8003802:	6213      	str	r3, [r2, #32]
 8003804:	4b5e      	ldr	r3, [pc, #376]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 8003806:	6a1b      	ldr	r3, [r3, #32]
 8003808:	4a5d      	ldr	r2, [pc, #372]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 800380a:	f043 0301 	orr.w	r3, r3, #1
 800380e:	6213      	str	r3, [r2, #32]
 8003810:	e00b      	b.n	800382a <HAL_RCC_OscConfig+0x36e>
 8003812:	4b5b      	ldr	r3, [pc, #364]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 8003814:	6a1b      	ldr	r3, [r3, #32]
 8003816:	4a5a      	ldr	r2, [pc, #360]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 8003818:	f023 0301 	bic.w	r3, r3, #1
 800381c:	6213      	str	r3, [r2, #32]
 800381e:	4b58      	ldr	r3, [pc, #352]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 8003820:	6a1b      	ldr	r3, [r3, #32]
 8003822:	4a57      	ldr	r2, [pc, #348]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 8003824:	f023 0304 	bic.w	r3, r3, #4
 8003828:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	68db      	ldr	r3, [r3, #12]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d015      	beq.n	800385e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003832:	f7fc ffbf 	bl	80007b4 <HAL_GetTick>
 8003836:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003838:	e00a      	b.n	8003850 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800383a:	f7fc ffbb 	bl	80007b4 <HAL_GetTick>
 800383e:	4602      	mov	r2, r0
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003848:	4293      	cmp	r3, r2
 800384a:	d901      	bls.n	8003850 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800384c:	2303      	movs	r3, #3
 800384e:	e0b1      	b.n	80039b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003850:	4b4b      	ldr	r3, [pc, #300]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 8003852:	6a1b      	ldr	r3, [r3, #32]
 8003854:	f003 0302 	and.w	r3, r3, #2
 8003858:	2b00      	cmp	r3, #0
 800385a:	d0ee      	beq.n	800383a <HAL_RCC_OscConfig+0x37e>
 800385c:	e014      	b.n	8003888 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800385e:	f7fc ffa9 	bl	80007b4 <HAL_GetTick>
 8003862:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003864:	e00a      	b.n	800387c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003866:	f7fc ffa5 	bl	80007b4 <HAL_GetTick>
 800386a:	4602      	mov	r2, r0
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003874:	4293      	cmp	r3, r2
 8003876:	d901      	bls.n	800387c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e09b      	b.n	80039b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800387c:	4b40      	ldr	r3, [pc, #256]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 800387e:	6a1b      	ldr	r3, [r3, #32]
 8003880:	f003 0302 	and.w	r3, r3, #2
 8003884:	2b00      	cmp	r3, #0
 8003886:	d1ee      	bne.n	8003866 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003888:	7dfb      	ldrb	r3, [r7, #23]
 800388a:	2b01      	cmp	r3, #1
 800388c:	d105      	bne.n	800389a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800388e:	4b3c      	ldr	r3, [pc, #240]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 8003890:	69db      	ldr	r3, [r3, #28]
 8003892:	4a3b      	ldr	r2, [pc, #236]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 8003894:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003898:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	69db      	ldr	r3, [r3, #28]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	f000 8087 	beq.w	80039b2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038a4:	4b36      	ldr	r3, [pc, #216]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	f003 030c 	and.w	r3, r3, #12
 80038ac:	2b08      	cmp	r3, #8
 80038ae:	d061      	beq.n	8003974 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	69db      	ldr	r3, [r3, #28]
 80038b4:	2b02      	cmp	r3, #2
 80038b6:	d146      	bne.n	8003946 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038b8:	4b33      	ldr	r3, [pc, #204]	@ (8003988 <HAL_RCC_OscConfig+0x4cc>)
 80038ba:	2200      	movs	r2, #0
 80038bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038be:	f7fc ff79 	bl	80007b4 <HAL_GetTick>
 80038c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038c4:	e008      	b.n	80038d8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038c6:	f7fc ff75 	bl	80007b4 <HAL_GetTick>
 80038ca:	4602      	mov	r2, r0
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	2b02      	cmp	r3, #2
 80038d2:	d901      	bls.n	80038d8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80038d4:	2303      	movs	r3, #3
 80038d6:	e06d      	b.n	80039b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038d8:	4b29      	ldr	r3, [pc, #164]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d1f0      	bne.n	80038c6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6a1b      	ldr	r3, [r3, #32]
 80038e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038ec:	d108      	bne.n	8003900 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80038ee:	4b24      	ldr	r3, [pc, #144]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	4921      	ldr	r1, [pc, #132]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 80038fc:	4313      	orrs	r3, r2
 80038fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003900:	4b1f      	ldr	r3, [pc, #124]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6a19      	ldr	r1, [r3, #32]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003910:	430b      	orrs	r3, r1
 8003912:	491b      	ldr	r1, [pc, #108]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 8003914:	4313      	orrs	r3, r2
 8003916:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003918:	4b1b      	ldr	r3, [pc, #108]	@ (8003988 <HAL_RCC_OscConfig+0x4cc>)
 800391a:	2201      	movs	r2, #1
 800391c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800391e:	f7fc ff49 	bl	80007b4 <HAL_GetTick>
 8003922:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003924:	e008      	b.n	8003938 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003926:	f7fc ff45 	bl	80007b4 <HAL_GetTick>
 800392a:	4602      	mov	r2, r0
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	1ad3      	subs	r3, r2, r3
 8003930:	2b02      	cmp	r3, #2
 8003932:	d901      	bls.n	8003938 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003934:	2303      	movs	r3, #3
 8003936:	e03d      	b.n	80039b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003938:	4b11      	ldr	r3, [pc, #68]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003940:	2b00      	cmp	r3, #0
 8003942:	d0f0      	beq.n	8003926 <HAL_RCC_OscConfig+0x46a>
 8003944:	e035      	b.n	80039b2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003946:	4b10      	ldr	r3, [pc, #64]	@ (8003988 <HAL_RCC_OscConfig+0x4cc>)
 8003948:	2200      	movs	r2, #0
 800394a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800394c:	f7fc ff32 	bl	80007b4 <HAL_GetTick>
 8003950:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003952:	e008      	b.n	8003966 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003954:	f7fc ff2e 	bl	80007b4 <HAL_GetTick>
 8003958:	4602      	mov	r2, r0
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	1ad3      	subs	r3, r2, r3
 800395e:	2b02      	cmp	r3, #2
 8003960:	d901      	bls.n	8003966 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e026      	b.n	80039b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003966:	4b06      	ldr	r3, [pc, #24]	@ (8003980 <HAL_RCC_OscConfig+0x4c4>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800396e:	2b00      	cmp	r3, #0
 8003970:	d1f0      	bne.n	8003954 <HAL_RCC_OscConfig+0x498>
 8003972:	e01e      	b.n	80039b2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	69db      	ldr	r3, [r3, #28]
 8003978:	2b01      	cmp	r3, #1
 800397a:	d107      	bne.n	800398c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e019      	b.n	80039b4 <HAL_RCC_OscConfig+0x4f8>
 8003980:	40021000 	.word	0x40021000
 8003984:	40007000 	.word	0x40007000
 8003988:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800398c:	4b0b      	ldr	r3, [pc, #44]	@ (80039bc <HAL_RCC_OscConfig+0x500>)
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a1b      	ldr	r3, [r3, #32]
 800399c:	429a      	cmp	r2, r3
 800399e:	d106      	bne.n	80039ae <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d001      	beq.n	80039b2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e000      	b.n	80039b4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80039b2:	2300      	movs	r3, #0
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3718      	adds	r7, #24
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	40021000 	.word	0x40021000

080039c0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b084      	sub	sp, #16
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
 80039c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d101      	bne.n	80039d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	e0d0      	b.n	8003b76 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039d4:	4b6a      	ldr	r3, [pc, #424]	@ (8003b80 <HAL_RCC_ClockConfig+0x1c0>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0307 	and.w	r3, r3, #7
 80039dc:	683a      	ldr	r2, [r7, #0]
 80039de:	429a      	cmp	r2, r3
 80039e0:	d910      	bls.n	8003a04 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039e2:	4b67      	ldr	r3, [pc, #412]	@ (8003b80 <HAL_RCC_ClockConfig+0x1c0>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f023 0207 	bic.w	r2, r3, #7
 80039ea:	4965      	ldr	r1, [pc, #404]	@ (8003b80 <HAL_RCC_ClockConfig+0x1c0>)
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	4313      	orrs	r3, r2
 80039f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039f2:	4b63      	ldr	r3, [pc, #396]	@ (8003b80 <HAL_RCC_ClockConfig+0x1c0>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 0307 	and.w	r3, r3, #7
 80039fa:	683a      	ldr	r2, [r7, #0]
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d001      	beq.n	8003a04 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e0b8      	b.n	8003b76 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0302 	and.w	r3, r3, #2
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d020      	beq.n	8003a52 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f003 0304 	and.w	r3, r3, #4
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d005      	beq.n	8003a28 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a1c:	4b59      	ldr	r3, [pc, #356]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c4>)
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	4a58      	ldr	r2, [pc, #352]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c4>)
 8003a22:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003a26:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0308 	and.w	r3, r3, #8
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d005      	beq.n	8003a40 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a34:	4b53      	ldr	r3, [pc, #332]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c4>)
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	4a52      	ldr	r2, [pc, #328]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c4>)
 8003a3a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003a3e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a40:	4b50      	ldr	r3, [pc, #320]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c4>)
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	494d      	ldr	r1, [pc, #308]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c4>)
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0301 	and.w	r3, r3, #1
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d040      	beq.n	8003ae0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	2b01      	cmp	r3, #1
 8003a64:	d107      	bne.n	8003a76 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a66:	4b47      	ldr	r3, [pc, #284]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c4>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d115      	bne.n	8003a9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e07f      	b.n	8003b76 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	2b02      	cmp	r3, #2
 8003a7c:	d107      	bne.n	8003a8e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a7e:	4b41      	ldr	r3, [pc, #260]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c4>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d109      	bne.n	8003a9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e073      	b.n	8003b76 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a8e:	4b3d      	ldr	r3, [pc, #244]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c4>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f003 0302 	and.w	r3, r3, #2
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d101      	bne.n	8003a9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e06b      	b.n	8003b76 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a9e:	4b39      	ldr	r3, [pc, #228]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c4>)
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	f023 0203 	bic.w	r2, r3, #3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	4936      	ldr	r1, [pc, #216]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c4>)
 8003aac:	4313      	orrs	r3, r2
 8003aae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ab0:	f7fc fe80 	bl	80007b4 <HAL_GetTick>
 8003ab4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ab6:	e00a      	b.n	8003ace <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ab8:	f7fc fe7c 	bl	80007b4 <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d901      	bls.n	8003ace <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e053      	b.n	8003b76 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ace:	4b2d      	ldr	r3, [pc, #180]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c4>)
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f003 020c 	and.w	r2, r3, #12
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	009b      	lsls	r3, r3, #2
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d1eb      	bne.n	8003ab8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ae0:	4b27      	ldr	r3, [pc, #156]	@ (8003b80 <HAL_RCC_ClockConfig+0x1c0>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0307 	and.w	r3, r3, #7
 8003ae8:	683a      	ldr	r2, [r7, #0]
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d210      	bcs.n	8003b10 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aee:	4b24      	ldr	r3, [pc, #144]	@ (8003b80 <HAL_RCC_ClockConfig+0x1c0>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f023 0207 	bic.w	r2, r3, #7
 8003af6:	4922      	ldr	r1, [pc, #136]	@ (8003b80 <HAL_RCC_ClockConfig+0x1c0>)
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003afe:	4b20      	ldr	r3, [pc, #128]	@ (8003b80 <HAL_RCC_ClockConfig+0x1c0>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f003 0307 	and.w	r3, r3, #7
 8003b06:	683a      	ldr	r2, [r7, #0]
 8003b08:	429a      	cmp	r2, r3
 8003b0a:	d001      	beq.n	8003b10 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	e032      	b.n	8003b76 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 0304 	and.w	r3, r3, #4
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d008      	beq.n	8003b2e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b1c:	4b19      	ldr	r3, [pc, #100]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c4>)
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	68db      	ldr	r3, [r3, #12]
 8003b28:	4916      	ldr	r1, [pc, #88]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c4>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0308 	and.w	r3, r3, #8
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d009      	beq.n	8003b4e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003b3a:	4b12      	ldr	r3, [pc, #72]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c4>)
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	691b      	ldr	r3, [r3, #16]
 8003b46:	00db      	lsls	r3, r3, #3
 8003b48:	490e      	ldr	r1, [pc, #56]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c4>)
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b4e:	f000 f821 	bl	8003b94 <HAL_RCC_GetSysClockFreq>
 8003b52:	4602      	mov	r2, r0
 8003b54:	4b0b      	ldr	r3, [pc, #44]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c4>)
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	091b      	lsrs	r3, r3, #4
 8003b5a:	f003 030f 	and.w	r3, r3, #15
 8003b5e:	490a      	ldr	r1, [pc, #40]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c8>)
 8003b60:	5ccb      	ldrb	r3, [r1, r3]
 8003b62:	fa22 f303 	lsr.w	r3, r2, r3
 8003b66:	4a09      	ldr	r2, [pc, #36]	@ (8003b8c <HAL_RCC_ClockConfig+0x1cc>)
 8003b68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003b6a:	4b09      	ldr	r3, [pc, #36]	@ (8003b90 <HAL_RCC_ClockConfig+0x1d0>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f7fc fdde 	bl	8000730 <HAL_InitTick>

  return HAL_OK;
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3710      	adds	r7, #16
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	40022000 	.word	0x40022000
 8003b84:	40021000 	.word	0x40021000
 8003b88:	080055e0 	.word	0x080055e0
 8003b8c:	20000004 	.word	0x20000004
 8003b90:	20000008 	.word	0x20000008

08003b94 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b087      	sub	sp, #28
 8003b98:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	60fb      	str	r3, [r7, #12]
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	60bb      	str	r3, [r7, #8]
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	617b      	str	r3, [r7, #20]
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003baa:	2300      	movs	r3, #0
 8003bac:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003bae:	4b1e      	ldr	r3, [pc, #120]	@ (8003c28 <HAL_RCC_GetSysClockFreq+0x94>)
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f003 030c 	and.w	r3, r3, #12
 8003bba:	2b04      	cmp	r3, #4
 8003bbc:	d002      	beq.n	8003bc4 <HAL_RCC_GetSysClockFreq+0x30>
 8003bbe:	2b08      	cmp	r3, #8
 8003bc0:	d003      	beq.n	8003bca <HAL_RCC_GetSysClockFreq+0x36>
 8003bc2:	e027      	b.n	8003c14 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003bc4:	4b19      	ldr	r3, [pc, #100]	@ (8003c2c <HAL_RCC_GetSysClockFreq+0x98>)
 8003bc6:	613b      	str	r3, [r7, #16]
      break;
 8003bc8:	e027      	b.n	8003c1a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	0c9b      	lsrs	r3, r3, #18
 8003bce:	f003 030f 	and.w	r3, r3, #15
 8003bd2:	4a17      	ldr	r2, [pc, #92]	@ (8003c30 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003bd4:	5cd3      	ldrb	r3, [r2, r3]
 8003bd6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d010      	beq.n	8003c04 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003be2:	4b11      	ldr	r3, [pc, #68]	@ (8003c28 <HAL_RCC_GetSysClockFreq+0x94>)
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	0c5b      	lsrs	r3, r3, #17
 8003be8:	f003 0301 	and.w	r3, r3, #1
 8003bec:	4a11      	ldr	r2, [pc, #68]	@ (8003c34 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003bee:	5cd3      	ldrb	r3, [r2, r3]
 8003bf0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	4a0d      	ldr	r2, [pc, #52]	@ (8003c2c <HAL_RCC_GetSysClockFreq+0x98>)
 8003bf6:	fb03 f202 	mul.w	r2, r3, r2
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c00:	617b      	str	r3, [r7, #20]
 8003c02:	e004      	b.n	8003c0e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	4a0c      	ldr	r2, [pc, #48]	@ (8003c38 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003c08:	fb02 f303 	mul.w	r3, r2, r3
 8003c0c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	613b      	str	r3, [r7, #16]
      break;
 8003c12:	e002      	b.n	8003c1a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003c14:	4b05      	ldr	r3, [pc, #20]	@ (8003c2c <HAL_RCC_GetSysClockFreq+0x98>)
 8003c16:	613b      	str	r3, [r7, #16]
      break;
 8003c18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c1a:	693b      	ldr	r3, [r7, #16]
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	371c      	adds	r7, #28
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bc80      	pop	{r7}
 8003c24:	4770      	bx	lr
 8003c26:	bf00      	nop
 8003c28:	40021000 	.word	0x40021000
 8003c2c:	007a1200 	.word	0x007a1200
 8003c30:	080055f8 	.word	0x080055f8
 8003c34:	08005608 	.word	0x08005608
 8003c38:	003d0900 	.word	0x003d0900

08003c3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c40:	4b02      	ldr	r3, [pc, #8]	@ (8003c4c <HAL_RCC_GetHCLKFreq+0x10>)
 8003c42:	681b      	ldr	r3, [r3, #0]
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bc80      	pop	{r7}
 8003c4a:	4770      	bx	lr
 8003c4c:	20000004 	.word	0x20000004

08003c50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003c54:	f7ff fff2 	bl	8003c3c <HAL_RCC_GetHCLKFreq>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	4b05      	ldr	r3, [pc, #20]	@ (8003c70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	0a1b      	lsrs	r3, r3, #8
 8003c60:	f003 0307 	and.w	r3, r3, #7
 8003c64:	4903      	ldr	r1, [pc, #12]	@ (8003c74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c66:	5ccb      	ldrb	r3, [r1, r3]
 8003c68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	40021000 	.word	0x40021000
 8003c74:	080055f0 	.word	0x080055f0

08003c78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c7c:	f7ff ffde 	bl	8003c3c <HAL_RCC_GetHCLKFreq>
 8003c80:	4602      	mov	r2, r0
 8003c82:	4b05      	ldr	r3, [pc, #20]	@ (8003c98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	0adb      	lsrs	r3, r3, #11
 8003c88:	f003 0307 	and.w	r3, r3, #7
 8003c8c:	4903      	ldr	r1, [pc, #12]	@ (8003c9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c8e:	5ccb      	ldrb	r3, [r1, r3]
 8003c90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	bd80      	pop	{r7, pc}
 8003c98:	40021000 	.word	0x40021000
 8003c9c:	080055f0 	.word	0x080055f0

08003ca0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b085      	sub	sp, #20
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8003cd4 <RCC_Delay+0x34>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a0a      	ldr	r2, [pc, #40]	@ (8003cd8 <RCC_Delay+0x38>)
 8003cae:	fba2 2303 	umull	r2, r3, r2, r3
 8003cb2:	0a5b      	lsrs	r3, r3, #9
 8003cb4:	687a      	ldr	r2, [r7, #4]
 8003cb6:	fb02 f303 	mul.w	r3, r2, r3
 8003cba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003cbc:	bf00      	nop
  }
  while (Delay --);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	1e5a      	subs	r2, r3, #1
 8003cc2:	60fa      	str	r2, [r7, #12]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d1f9      	bne.n	8003cbc <RCC_Delay+0x1c>
}
 8003cc8:	bf00      	nop
 8003cca:	bf00      	nop
 8003ccc:	3714      	adds	r7, #20
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bc80      	pop	{r7}
 8003cd2:	4770      	bx	lr
 8003cd4:	20000004 	.word	0x20000004
 8003cd8:	10624dd3 	.word	0x10624dd3

08003cdc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d101      	bne.n	8003cee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e042      	b.n	8003d74 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d106      	bne.n	8003d08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f7fc fb94 	bl	8000430 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2224      	movs	r2, #36	@ 0x24
 8003d0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	68da      	ldr	r2, [r3, #12]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d1e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f000 fc7f 	bl	8004624 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	691a      	ldr	r2, [r3, #16]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d34:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	695a      	ldr	r2, [r3, #20]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d44:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	68da      	ldr	r2, [r3, #12]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d54:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2220      	movs	r2, #32
 8003d60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2220      	movs	r2, #32
 8003d68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d72:	2300      	movs	r3, #0
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3708      	adds	r7, #8
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b0ba      	sub	sp, #232	@ 0xe8
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	68db      	ldr	r3, [r3, #12]
 8003d94:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	695b      	ldr	r3, [r3, #20]
 8003d9e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003da2:	2300      	movs	r3, #0
 8003da4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003da8:	2300      	movs	r3, #0
 8003daa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003dae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003db2:	f003 030f 	and.w	r3, r3, #15
 8003db6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003dba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d10f      	bne.n	8003de2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003dc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dc6:	f003 0320 	and.w	r3, r3, #32
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d009      	beq.n	8003de2 <HAL_UART_IRQHandler+0x66>
 8003dce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003dd2:	f003 0320 	and.w	r3, r3, #32
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d003      	beq.n	8003de2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	f000 fb63 	bl	80044a6 <UART_Receive_IT>
      return;
 8003de0:	e25b      	b.n	800429a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003de2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	f000 80de 	beq.w	8003fa8 <HAL_UART_IRQHandler+0x22c>
 8003dec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003df0:	f003 0301 	and.w	r3, r3, #1
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d106      	bne.n	8003e06 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003df8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003dfc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	f000 80d1 	beq.w	8003fa8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003e06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e0a:	f003 0301 	and.w	r3, r3, #1
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d00b      	beq.n	8003e2a <HAL_UART_IRQHandler+0xae>
 8003e12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d005      	beq.n	8003e2a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e22:	f043 0201 	orr.w	r2, r3, #1
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e2e:	f003 0304 	and.w	r3, r3, #4
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d00b      	beq.n	8003e4e <HAL_UART_IRQHandler+0xd2>
 8003e36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e3a:	f003 0301 	and.w	r3, r3, #1
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d005      	beq.n	8003e4e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e46:	f043 0202 	orr.w	r2, r3, #2
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e52:	f003 0302 	and.w	r3, r3, #2
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d00b      	beq.n	8003e72 <HAL_UART_IRQHandler+0xf6>
 8003e5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e5e:	f003 0301 	and.w	r3, r3, #1
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d005      	beq.n	8003e72 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e6a:	f043 0204 	orr.w	r2, r3, #4
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003e72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e76:	f003 0308 	and.w	r3, r3, #8
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d011      	beq.n	8003ea2 <HAL_UART_IRQHandler+0x126>
 8003e7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e82:	f003 0320 	and.w	r3, r3, #32
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d105      	bne.n	8003e96 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003e8a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e8e:	f003 0301 	and.w	r3, r3, #1
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d005      	beq.n	8003ea2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e9a:	f043 0208 	orr.w	r2, r3, #8
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	f000 81f2 	beq.w	8004290 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003eac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003eb0:	f003 0320 	and.w	r3, r3, #32
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d008      	beq.n	8003eca <HAL_UART_IRQHandler+0x14e>
 8003eb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ebc:	f003 0320 	and.w	r3, r3, #32
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d002      	beq.n	8003eca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	f000 faee 	bl	80044a6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	695b      	ldr	r3, [r3, #20]
 8003ed0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	bf14      	ite	ne
 8003ed8:	2301      	movne	r3, #1
 8003eda:	2300      	moveq	r3, #0
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ee6:	f003 0308 	and.w	r3, r3, #8
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d103      	bne.n	8003ef6 <HAL_UART_IRQHandler+0x17a>
 8003eee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d04f      	beq.n	8003f96 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f000 f9f8 	bl	80042ec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	695b      	ldr	r3, [r3, #20]
 8003f02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d041      	beq.n	8003f8e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	3314      	adds	r3, #20
 8003f10:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f14:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003f18:	e853 3f00 	ldrex	r3, [r3]
 8003f1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003f20:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003f24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f28:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	3314      	adds	r3, #20
 8003f32:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003f36:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003f3a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f3e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003f42:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003f46:	e841 2300 	strex	r3, r2, [r1]
 8003f4a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003f4e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d1d9      	bne.n	8003f0a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d013      	beq.n	8003f86 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f62:	4a7e      	ldr	r2, [pc, #504]	@ (800415c <HAL_UART_IRQHandler+0x3e0>)
 8003f64:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f7fc fd98 	bl	8000aa0 <HAL_DMA_Abort_IT>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d016      	beq.n	8003fa4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f7c:	687a      	ldr	r2, [r7, #4]
 8003f7e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003f80:	4610      	mov	r0, r2
 8003f82:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f84:	e00e      	b.n	8003fa4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	f000 f99c 	bl	80042c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f8c:	e00a      	b.n	8003fa4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f000 f998 	bl	80042c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f94:	e006      	b.n	8003fa4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f000 f994 	bl	80042c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003fa2:	e175      	b.n	8004290 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fa4:	bf00      	nop
    return;
 8003fa6:	e173      	b.n	8004290 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	f040 814f 	bne.w	8004250 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003fb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fb6:	f003 0310 	and.w	r3, r3, #16
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	f000 8148 	beq.w	8004250 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003fc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fc4:	f003 0310 	and.w	r3, r3, #16
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	f000 8141 	beq.w	8004250 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003fce:	2300      	movs	r3, #0
 8003fd0:	60bb      	str	r3, [r7, #8]
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	60bb      	str	r3, [r7, #8]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	60bb      	str	r3, [r7, #8]
 8003fe2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	695b      	ldr	r3, [r3, #20]
 8003fea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	f000 80b6 	beq.w	8004160 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004000:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004004:	2b00      	cmp	r3, #0
 8004006:	f000 8145 	beq.w	8004294 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800400e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004012:	429a      	cmp	r2, r3
 8004014:	f080 813e 	bcs.w	8004294 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800401e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004024:	699b      	ldr	r3, [r3, #24]
 8004026:	2b20      	cmp	r3, #32
 8004028:	f000 8088 	beq.w	800413c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	330c      	adds	r3, #12
 8004032:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004036:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800403a:	e853 3f00 	ldrex	r3, [r3]
 800403e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004042:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004046:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800404a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	330c      	adds	r3, #12
 8004054:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004058:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800405c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004060:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004064:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004068:	e841 2300 	strex	r3, r2, [r1]
 800406c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004070:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004074:	2b00      	cmp	r3, #0
 8004076:	d1d9      	bne.n	800402c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	3314      	adds	r3, #20
 800407e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004080:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004082:	e853 3f00 	ldrex	r3, [r3]
 8004086:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004088:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800408a:	f023 0301 	bic.w	r3, r3, #1
 800408e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	3314      	adds	r3, #20
 8004098:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800409c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80040a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040a2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80040a4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80040a8:	e841 2300 	strex	r3, r2, [r1]
 80040ac:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80040ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d1e1      	bne.n	8004078 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	3314      	adds	r3, #20
 80040ba:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80040be:	e853 3f00 	ldrex	r3, [r3]
 80040c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80040c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80040c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80040ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	3314      	adds	r3, #20
 80040d4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80040d8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80040da:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040dc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80040de:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80040e0:	e841 2300 	strex	r3, r2, [r1]
 80040e4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80040e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d1e3      	bne.n	80040b4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2220      	movs	r2, #32
 80040f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	330c      	adds	r3, #12
 8004100:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004102:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004104:	e853 3f00 	ldrex	r3, [r3]
 8004108:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800410a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800410c:	f023 0310 	bic.w	r3, r3, #16
 8004110:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	330c      	adds	r3, #12
 800411a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800411e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004120:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004122:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004124:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004126:	e841 2300 	strex	r3, r2, [r1]
 800412a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800412c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800412e:	2b00      	cmp	r3, #0
 8004130:	d1e3      	bne.n	80040fa <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004136:	4618      	mov	r0, r3
 8004138:	f7fc fc77 	bl	8000a2a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2202      	movs	r2, #2
 8004140:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800414a:	b29b      	uxth	r3, r3
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	b29b      	uxth	r3, r3
 8004150:	4619      	mov	r1, r3
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f000 f8bf 	bl	80042d6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004158:	e09c      	b.n	8004294 <HAL_UART_IRQHandler+0x518>
 800415a:	bf00      	nop
 800415c:	080043b1 	.word	0x080043b1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004168:	b29b      	uxth	r3, r3
 800416a:	1ad3      	subs	r3, r2, r3
 800416c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004174:	b29b      	uxth	r3, r3
 8004176:	2b00      	cmp	r3, #0
 8004178:	f000 808e 	beq.w	8004298 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800417c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004180:	2b00      	cmp	r3, #0
 8004182:	f000 8089 	beq.w	8004298 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	330c      	adds	r3, #12
 800418c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800418e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004190:	e853 3f00 	ldrex	r3, [r3]
 8004194:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004196:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004198:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800419c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	330c      	adds	r3, #12
 80041a6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80041aa:	647a      	str	r2, [r7, #68]	@ 0x44
 80041ac:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80041b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80041b2:	e841 2300 	strex	r3, r2, [r1]
 80041b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80041b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d1e3      	bne.n	8004186 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	3314      	adds	r3, #20
 80041c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c8:	e853 3f00 	ldrex	r3, [r3]
 80041cc:	623b      	str	r3, [r7, #32]
   return(result);
 80041ce:	6a3b      	ldr	r3, [r7, #32]
 80041d0:	f023 0301 	bic.w	r3, r3, #1
 80041d4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	3314      	adds	r3, #20
 80041de:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80041e2:	633a      	str	r2, [r7, #48]	@ 0x30
 80041e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80041e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041ea:	e841 2300 	strex	r3, r2, [r1]
 80041ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80041f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d1e3      	bne.n	80041be <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2220      	movs	r2, #32
 80041fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2200      	movs	r2, #0
 8004202:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	330c      	adds	r3, #12
 800420a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	e853 3f00 	ldrex	r3, [r3]
 8004212:	60fb      	str	r3, [r7, #12]
   return(result);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f023 0310 	bic.w	r3, r3, #16
 800421a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	330c      	adds	r3, #12
 8004224:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004228:	61fa      	str	r2, [r7, #28]
 800422a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800422c:	69b9      	ldr	r1, [r7, #24]
 800422e:	69fa      	ldr	r2, [r7, #28]
 8004230:	e841 2300 	strex	r3, r2, [r1]
 8004234:	617b      	str	r3, [r7, #20]
   return(result);
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d1e3      	bne.n	8004204 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2202      	movs	r2, #2
 8004240:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004242:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004246:	4619      	mov	r1, r3
 8004248:	6878      	ldr	r0, [r7, #4]
 800424a:	f000 f844 	bl	80042d6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800424e:	e023      	b.n	8004298 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004250:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004254:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004258:	2b00      	cmp	r3, #0
 800425a:	d009      	beq.n	8004270 <HAL_UART_IRQHandler+0x4f4>
 800425c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004260:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004264:	2b00      	cmp	r3, #0
 8004266:	d003      	beq.n	8004270 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004268:	6878      	ldr	r0, [r7, #4]
 800426a:	f000 f8b5 	bl	80043d8 <UART_Transmit_IT>
    return;
 800426e:	e014      	b.n	800429a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004270:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004274:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004278:	2b00      	cmp	r3, #0
 800427a:	d00e      	beq.n	800429a <HAL_UART_IRQHandler+0x51e>
 800427c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004284:	2b00      	cmp	r3, #0
 8004286:	d008      	beq.n	800429a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f000 f8f4 	bl	8004476 <UART_EndTransmit_IT>
    return;
 800428e:	e004      	b.n	800429a <HAL_UART_IRQHandler+0x51e>
    return;
 8004290:	bf00      	nop
 8004292:	e002      	b.n	800429a <HAL_UART_IRQHandler+0x51e>
      return;
 8004294:	bf00      	nop
 8004296:	e000      	b.n	800429a <HAL_UART_IRQHandler+0x51e>
      return;
 8004298:	bf00      	nop
  }
}
 800429a:	37e8      	adds	r7, #232	@ 0xe8
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}

080042a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80042a8:	bf00      	nop
 80042aa:	370c      	adds	r7, #12
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bc80      	pop	{r7}
 80042b0:	4770      	bx	lr

080042b2 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80042b2:	b480      	push	{r7}
 80042b4:	b083      	sub	sp, #12
 80042b6:	af00      	add	r7, sp, #0
 80042b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80042ba:	bf00      	nop
 80042bc:	370c      	adds	r7, #12
 80042be:	46bd      	mov	sp, r7
 80042c0:	bc80      	pop	{r7}
 80042c2:	4770      	bx	lr

080042c4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b083      	sub	sp, #12
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80042cc:	bf00      	nop
 80042ce:	370c      	adds	r7, #12
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bc80      	pop	{r7}
 80042d4:	4770      	bx	lr

080042d6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80042d6:	b480      	push	{r7}
 80042d8:	b083      	sub	sp, #12
 80042da:	af00      	add	r7, sp, #0
 80042dc:	6078      	str	r0, [r7, #4]
 80042de:	460b      	mov	r3, r1
 80042e0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80042e2:	bf00      	nop
 80042e4:	370c      	adds	r7, #12
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bc80      	pop	{r7}
 80042ea:	4770      	bx	lr

080042ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b095      	sub	sp, #84	@ 0x54
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	330c      	adds	r3, #12
 80042fa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042fe:	e853 3f00 	ldrex	r3, [r3]
 8004302:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004306:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800430a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	330c      	adds	r3, #12
 8004312:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004314:	643a      	str	r2, [r7, #64]	@ 0x40
 8004316:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004318:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800431a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800431c:	e841 2300 	strex	r3, r2, [r1]
 8004320:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004322:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004324:	2b00      	cmp	r3, #0
 8004326:	d1e5      	bne.n	80042f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	3314      	adds	r3, #20
 800432e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004330:	6a3b      	ldr	r3, [r7, #32]
 8004332:	e853 3f00 	ldrex	r3, [r3]
 8004336:	61fb      	str	r3, [r7, #28]
   return(result);
 8004338:	69fb      	ldr	r3, [r7, #28]
 800433a:	f023 0301 	bic.w	r3, r3, #1
 800433e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	3314      	adds	r3, #20
 8004346:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004348:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800434a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800434c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800434e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004350:	e841 2300 	strex	r3, r2, [r1]
 8004354:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004358:	2b00      	cmp	r3, #0
 800435a:	d1e5      	bne.n	8004328 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004360:	2b01      	cmp	r3, #1
 8004362:	d119      	bne.n	8004398 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	330c      	adds	r3, #12
 800436a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	e853 3f00 	ldrex	r3, [r3]
 8004372:	60bb      	str	r3, [r7, #8]
   return(result);
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	f023 0310 	bic.w	r3, r3, #16
 800437a:	647b      	str	r3, [r7, #68]	@ 0x44
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	330c      	adds	r3, #12
 8004382:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004384:	61ba      	str	r2, [r7, #24]
 8004386:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004388:	6979      	ldr	r1, [r7, #20]
 800438a:	69ba      	ldr	r2, [r7, #24]
 800438c:	e841 2300 	strex	r3, r2, [r1]
 8004390:	613b      	str	r3, [r7, #16]
   return(result);
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d1e5      	bne.n	8004364 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2220      	movs	r2, #32
 800439c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2200      	movs	r2, #0
 80043a4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80043a6:	bf00      	nop
 80043a8:	3754      	adds	r7, #84	@ 0x54
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bc80      	pop	{r7}
 80043ae:	4770      	bx	lr

080043b0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b084      	sub	sp, #16
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043bc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2200      	movs	r2, #0
 80043c2:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2200      	movs	r2, #0
 80043c8:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80043ca:	68f8      	ldr	r0, [r7, #12]
 80043cc:	f7ff ff7a 	bl	80042c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80043d0:	bf00      	nop
 80043d2:	3710      	adds	r7, #16
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80043d8:	b480      	push	{r7}
 80043da:	b085      	sub	sp, #20
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	2b21      	cmp	r3, #33	@ 0x21
 80043ea:	d13e      	bne.n	800446a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043f4:	d114      	bne.n	8004420 <UART_Transmit_IT+0x48>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	691b      	ldr	r3, [r3, #16]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d110      	bne.n	8004420 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6a1b      	ldr	r3, [r3, #32]
 8004402:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	881b      	ldrh	r3, [r3, #0]
 8004408:	461a      	mov	r2, r3
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004412:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6a1b      	ldr	r3, [r3, #32]
 8004418:	1c9a      	adds	r2, r3, #2
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	621a      	str	r2, [r3, #32]
 800441e:	e008      	b.n	8004432 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6a1b      	ldr	r3, [r3, #32]
 8004424:	1c59      	adds	r1, r3, #1
 8004426:	687a      	ldr	r2, [r7, #4]
 8004428:	6211      	str	r1, [r2, #32]
 800442a:	781a      	ldrb	r2, [r3, #0]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004436:	b29b      	uxth	r3, r3
 8004438:	3b01      	subs	r3, #1
 800443a:	b29b      	uxth	r3, r3
 800443c:	687a      	ldr	r2, [r7, #4]
 800443e:	4619      	mov	r1, r3
 8004440:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004442:	2b00      	cmp	r3, #0
 8004444:	d10f      	bne.n	8004466 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	68da      	ldr	r2, [r3, #12]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004454:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	68da      	ldr	r2, [r3, #12]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004464:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004466:	2300      	movs	r3, #0
 8004468:	e000      	b.n	800446c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800446a:	2302      	movs	r3, #2
  }
}
 800446c:	4618      	mov	r0, r3
 800446e:	3714      	adds	r7, #20
 8004470:	46bd      	mov	sp, r7
 8004472:	bc80      	pop	{r7}
 8004474:	4770      	bx	lr

08004476 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004476:	b580      	push	{r7, lr}
 8004478:	b082      	sub	sp, #8
 800447a:	af00      	add	r7, sp, #0
 800447c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	68da      	ldr	r2, [r3, #12]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800448c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2220      	movs	r2, #32
 8004492:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f7ff ff02 	bl	80042a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800449c:	2300      	movs	r3, #0
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3708      	adds	r7, #8
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}

080044a6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80044a6:	b580      	push	{r7, lr}
 80044a8:	b08c      	sub	sp, #48	@ 0x30
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80044b4:	b2db      	uxtb	r3, r3
 80044b6:	2b22      	cmp	r3, #34	@ 0x22
 80044b8:	f040 80ae 	bne.w	8004618 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044c4:	d117      	bne.n	80044f6 <UART_Receive_IT+0x50>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	691b      	ldr	r3, [r3, #16]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d113      	bne.n	80044f6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80044ce:	2300      	movs	r3, #0
 80044d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044d6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	b29b      	uxth	r3, r3
 80044e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044e4:	b29a      	uxth	r2, r3
 80044e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044e8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ee:	1c9a      	adds	r2, r3, #2
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	629a      	str	r2, [r3, #40]	@ 0x28
 80044f4:	e026      	b.n	8004544 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80044fc:	2300      	movs	r3, #0
 80044fe:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004508:	d007      	beq.n	800451a <UART_Receive_IT+0x74>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d10a      	bne.n	8004528 <UART_Receive_IT+0x82>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	691b      	ldr	r3, [r3, #16]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d106      	bne.n	8004528 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	b2da      	uxtb	r2, r3
 8004522:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004524:	701a      	strb	r2, [r3, #0]
 8004526:	e008      	b.n	800453a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	b2db      	uxtb	r3, r3
 8004530:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004534:	b2da      	uxtb	r2, r3
 8004536:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004538:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800453e:	1c5a      	adds	r2, r3, #1
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004548:	b29b      	uxth	r3, r3
 800454a:	3b01      	subs	r3, #1
 800454c:	b29b      	uxth	r3, r3
 800454e:	687a      	ldr	r2, [r7, #4]
 8004550:	4619      	mov	r1, r3
 8004552:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004554:	2b00      	cmp	r3, #0
 8004556:	d15d      	bne.n	8004614 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	68da      	ldr	r2, [r3, #12]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f022 0220 	bic.w	r2, r2, #32
 8004566:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	68da      	ldr	r2, [r3, #12]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004576:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	695a      	ldr	r2, [r3, #20]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f022 0201 	bic.w	r2, r2, #1
 8004586:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2220      	movs	r2, #32
 800458c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2200      	movs	r2, #0
 8004594:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800459a:	2b01      	cmp	r3, #1
 800459c:	d135      	bne.n	800460a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	330c      	adds	r3, #12
 80045aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	e853 3f00 	ldrex	r3, [r3]
 80045b2:	613b      	str	r3, [r7, #16]
   return(result);
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	f023 0310 	bic.w	r3, r3, #16
 80045ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	330c      	adds	r3, #12
 80045c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045c4:	623a      	str	r2, [r7, #32]
 80045c6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045c8:	69f9      	ldr	r1, [r7, #28]
 80045ca:	6a3a      	ldr	r2, [r7, #32]
 80045cc:	e841 2300 	strex	r3, r2, [r1]
 80045d0:	61bb      	str	r3, [r7, #24]
   return(result);
 80045d2:	69bb      	ldr	r3, [r7, #24]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d1e5      	bne.n	80045a4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f003 0310 	and.w	r3, r3, #16
 80045e2:	2b10      	cmp	r3, #16
 80045e4:	d10a      	bne.n	80045fc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80045e6:	2300      	movs	r3, #0
 80045e8:	60fb      	str	r3, [r7, #12]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	60fb      	str	r3, [r7, #12]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	60fb      	str	r3, [r7, #12]
 80045fa:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004600:	4619      	mov	r1, r3
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f7ff fe67 	bl	80042d6 <HAL_UARTEx_RxEventCallback>
 8004608:	e002      	b.n	8004610 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f7ff fe51 	bl	80042b2 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004610:	2300      	movs	r3, #0
 8004612:	e002      	b.n	800461a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004614:	2300      	movs	r3, #0
 8004616:	e000      	b.n	800461a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004618:	2302      	movs	r3, #2
  }
}
 800461a:	4618      	mov	r0, r3
 800461c:	3730      	adds	r7, #48	@ 0x30
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}
	...

08004624 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b084      	sub	sp, #16
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	691b      	ldr	r3, [r3, #16]
 8004632:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	68da      	ldr	r2, [r3, #12]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	430a      	orrs	r2, r1
 8004640:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	689a      	ldr	r2, [r3, #8]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	691b      	ldr	r3, [r3, #16]
 800464a:	431a      	orrs	r2, r3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	695b      	ldr	r3, [r3, #20]
 8004650:	4313      	orrs	r3, r2
 8004652:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800465e:	f023 030c 	bic.w	r3, r3, #12
 8004662:	687a      	ldr	r2, [r7, #4]
 8004664:	6812      	ldr	r2, [r2, #0]
 8004666:	68b9      	ldr	r1, [r7, #8]
 8004668:	430b      	orrs	r3, r1
 800466a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	695b      	ldr	r3, [r3, #20]
 8004672:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	699a      	ldr	r2, [r3, #24]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	430a      	orrs	r2, r1
 8004680:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a2c      	ldr	r2, [pc, #176]	@ (8004738 <UART_SetConfig+0x114>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d103      	bne.n	8004694 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800468c:	f7ff faf4 	bl	8003c78 <HAL_RCC_GetPCLK2Freq>
 8004690:	60f8      	str	r0, [r7, #12]
 8004692:	e002      	b.n	800469a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004694:	f7ff fadc 	bl	8003c50 <HAL_RCC_GetPCLK1Freq>
 8004698:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800469a:	68fa      	ldr	r2, [r7, #12]
 800469c:	4613      	mov	r3, r2
 800469e:	009b      	lsls	r3, r3, #2
 80046a0:	4413      	add	r3, r2
 80046a2:	009a      	lsls	r2, r3, #2
 80046a4:	441a      	add	r2, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80046b0:	4a22      	ldr	r2, [pc, #136]	@ (800473c <UART_SetConfig+0x118>)
 80046b2:	fba2 2303 	umull	r2, r3, r2, r3
 80046b6:	095b      	lsrs	r3, r3, #5
 80046b8:	0119      	lsls	r1, r3, #4
 80046ba:	68fa      	ldr	r2, [r7, #12]
 80046bc:	4613      	mov	r3, r2
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	4413      	add	r3, r2
 80046c2:	009a      	lsls	r2, r3, #2
 80046c4:	441a      	add	r2, r3
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80046d0:	4b1a      	ldr	r3, [pc, #104]	@ (800473c <UART_SetConfig+0x118>)
 80046d2:	fba3 0302 	umull	r0, r3, r3, r2
 80046d6:	095b      	lsrs	r3, r3, #5
 80046d8:	2064      	movs	r0, #100	@ 0x64
 80046da:	fb00 f303 	mul.w	r3, r0, r3
 80046de:	1ad3      	subs	r3, r2, r3
 80046e0:	011b      	lsls	r3, r3, #4
 80046e2:	3332      	adds	r3, #50	@ 0x32
 80046e4:	4a15      	ldr	r2, [pc, #84]	@ (800473c <UART_SetConfig+0x118>)
 80046e6:	fba2 2303 	umull	r2, r3, r2, r3
 80046ea:	095b      	lsrs	r3, r3, #5
 80046ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80046f0:	4419      	add	r1, r3
 80046f2:	68fa      	ldr	r2, [r7, #12]
 80046f4:	4613      	mov	r3, r2
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	4413      	add	r3, r2
 80046fa:	009a      	lsls	r2, r3, #2
 80046fc:	441a      	add	r2, r3
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	009b      	lsls	r3, r3, #2
 8004704:	fbb2 f2f3 	udiv	r2, r2, r3
 8004708:	4b0c      	ldr	r3, [pc, #48]	@ (800473c <UART_SetConfig+0x118>)
 800470a:	fba3 0302 	umull	r0, r3, r3, r2
 800470e:	095b      	lsrs	r3, r3, #5
 8004710:	2064      	movs	r0, #100	@ 0x64
 8004712:	fb00 f303 	mul.w	r3, r0, r3
 8004716:	1ad3      	subs	r3, r2, r3
 8004718:	011b      	lsls	r3, r3, #4
 800471a:	3332      	adds	r3, #50	@ 0x32
 800471c:	4a07      	ldr	r2, [pc, #28]	@ (800473c <UART_SetConfig+0x118>)
 800471e:	fba2 2303 	umull	r2, r3, r2, r3
 8004722:	095b      	lsrs	r3, r3, #5
 8004724:	f003 020f 	and.w	r2, r3, #15
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	440a      	add	r2, r1
 800472e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004730:	bf00      	nop
 8004732:	3710      	adds	r7, #16
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}
 8004738:	40013800 	.word	0x40013800
 800473c:	51eb851f 	.word	0x51eb851f

08004740 <std>:
 8004740:	2300      	movs	r3, #0
 8004742:	b510      	push	{r4, lr}
 8004744:	4604      	mov	r4, r0
 8004746:	e9c0 3300 	strd	r3, r3, [r0]
 800474a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800474e:	6083      	str	r3, [r0, #8]
 8004750:	8181      	strh	r1, [r0, #12]
 8004752:	6643      	str	r3, [r0, #100]	@ 0x64
 8004754:	81c2      	strh	r2, [r0, #14]
 8004756:	6183      	str	r3, [r0, #24]
 8004758:	4619      	mov	r1, r3
 800475a:	2208      	movs	r2, #8
 800475c:	305c      	adds	r0, #92	@ 0x5c
 800475e:	f000 f906 	bl	800496e <memset>
 8004762:	4b0d      	ldr	r3, [pc, #52]	@ (8004798 <std+0x58>)
 8004764:	6224      	str	r4, [r4, #32]
 8004766:	6263      	str	r3, [r4, #36]	@ 0x24
 8004768:	4b0c      	ldr	r3, [pc, #48]	@ (800479c <std+0x5c>)
 800476a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800476c:	4b0c      	ldr	r3, [pc, #48]	@ (80047a0 <std+0x60>)
 800476e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004770:	4b0c      	ldr	r3, [pc, #48]	@ (80047a4 <std+0x64>)
 8004772:	6323      	str	r3, [r4, #48]	@ 0x30
 8004774:	4b0c      	ldr	r3, [pc, #48]	@ (80047a8 <std+0x68>)
 8004776:	429c      	cmp	r4, r3
 8004778:	d006      	beq.n	8004788 <std+0x48>
 800477a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800477e:	4294      	cmp	r4, r2
 8004780:	d002      	beq.n	8004788 <std+0x48>
 8004782:	33d0      	adds	r3, #208	@ 0xd0
 8004784:	429c      	cmp	r4, r3
 8004786:	d105      	bne.n	8004794 <std+0x54>
 8004788:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800478c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004790:	f000 b966 	b.w	8004a60 <__retarget_lock_init_recursive>
 8004794:	bd10      	pop	{r4, pc}
 8004796:	bf00      	nop
 8004798:	080048e9 	.word	0x080048e9
 800479c:	0800490b 	.word	0x0800490b
 80047a0:	08004943 	.word	0x08004943
 80047a4:	08004967 	.word	0x08004967
 80047a8:	20000134 	.word	0x20000134

080047ac <stdio_exit_handler>:
 80047ac:	4a02      	ldr	r2, [pc, #8]	@ (80047b8 <stdio_exit_handler+0xc>)
 80047ae:	4903      	ldr	r1, [pc, #12]	@ (80047bc <stdio_exit_handler+0x10>)
 80047b0:	4803      	ldr	r0, [pc, #12]	@ (80047c0 <stdio_exit_handler+0x14>)
 80047b2:	f000 b869 	b.w	8004888 <_fwalk_sglue>
 80047b6:	bf00      	nop
 80047b8:	20000010 	.word	0x20000010
 80047bc:	080052f5 	.word	0x080052f5
 80047c0:	20000020 	.word	0x20000020

080047c4 <cleanup_stdio>:
 80047c4:	6841      	ldr	r1, [r0, #4]
 80047c6:	4b0c      	ldr	r3, [pc, #48]	@ (80047f8 <cleanup_stdio+0x34>)
 80047c8:	b510      	push	{r4, lr}
 80047ca:	4299      	cmp	r1, r3
 80047cc:	4604      	mov	r4, r0
 80047ce:	d001      	beq.n	80047d4 <cleanup_stdio+0x10>
 80047d0:	f000 fd90 	bl	80052f4 <_fflush_r>
 80047d4:	68a1      	ldr	r1, [r4, #8]
 80047d6:	4b09      	ldr	r3, [pc, #36]	@ (80047fc <cleanup_stdio+0x38>)
 80047d8:	4299      	cmp	r1, r3
 80047da:	d002      	beq.n	80047e2 <cleanup_stdio+0x1e>
 80047dc:	4620      	mov	r0, r4
 80047de:	f000 fd89 	bl	80052f4 <_fflush_r>
 80047e2:	68e1      	ldr	r1, [r4, #12]
 80047e4:	4b06      	ldr	r3, [pc, #24]	@ (8004800 <cleanup_stdio+0x3c>)
 80047e6:	4299      	cmp	r1, r3
 80047e8:	d004      	beq.n	80047f4 <cleanup_stdio+0x30>
 80047ea:	4620      	mov	r0, r4
 80047ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047f0:	f000 bd80 	b.w	80052f4 <_fflush_r>
 80047f4:	bd10      	pop	{r4, pc}
 80047f6:	bf00      	nop
 80047f8:	20000134 	.word	0x20000134
 80047fc:	2000019c 	.word	0x2000019c
 8004800:	20000204 	.word	0x20000204

08004804 <global_stdio_init.part.0>:
 8004804:	b510      	push	{r4, lr}
 8004806:	4b0b      	ldr	r3, [pc, #44]	@ (8004834 <global_stdio_init.part.0+0x30>)
 8004808:	4c0b      	ldr	r4, [pc, #44]	@ (8004838 <global_stdio_init.part.0+0x34>)
 800480a:	4a0c      	ldr	r2, [pc, #48]	@ (800483c <global_stdio_init.part.0+0x38>)
 800480c:	4620      	mov	r0, r4
 800480e:	601a      	str	r2, [r3, #0]
 8004810:	2104      	movs	r1, #4
 8004812:	2200      	movs	r2, #0
 8004814:	f7ff ff94 	bl	8004740 <std>
 8004818:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800481c:	2201      	movs	r2, #1
 800481e:	2109      	movs	r1, #9
 8004820:	f7ff ff8e 	bl	8004740 <std>
 8004824:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004828:	2202      	movs	r2, #2
 800482a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800482e:	2112      	movs	r1, #18
 8004830:	f7ff bf86 	b.w	8004740 <std>
 8004834:	2000026c 	.word	0x2000026c
 8004838:	20000134 	.word	0x20000134
 800483c:	080047ad 	.word	0x080047ad

08004840 <__sfp_lock_acquire>:
 8004840:	4801      	ldr	r0, [pc, #4]	@ (8004848 <__sfp_lock_acquire+0x8>)
 8004842:	f000 b90e 	b.w	8004a62 <__retarget_lock_acquire_recursive>
 8004846:	bf00      	nop
 8004848:	20000275 	.word	0x20000275

0800484c <__sfp_lock_release>:
 800484c:	4801      	ldr	r0, [pc, #4]	@ (8004854 <__sfp_lock_release+0x8>)
 800484e:	f000 b909 	b.w	8004a64 <__retarget_lock_release_recursive>
 8004852:	bf00      	nop
 8004854:	20000275 	.word	0x20000275

08004858 <__sinit>:
 8004858:	b510      	push	{r4, lr}
 800485a:	4604      	mov	r4, r0
 800485c:	f7ff fff0 	bl	8004840 <__sfp_lock_acquire>
 8004860:	6a23      	ldr	r3, [r4, #32]
 8004862:	b11b      	cbz	r3, 800486c <__sinit+0x14>
 8004864:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004868:	f7ff bff0 	b.w	800484c <__sfp_lock_release>
 800486c:	4b04      	ldr	r3, [pc, #16]	@ (8004880 <__sinit+0x28>)
 800486e:	6223      	str	r3, [r4, #32]
 8004870:	4b04      	ldr	r3, [pc, #16]	@ (8004884 <__sinit+0x2c>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d1f5      	bne.n	8004864 <__sinit+0xc>
 8004878:	f7ff ffc4 	bl	8004804 <global_stdio_init.part.0>
 800487c:	e7f2      	b.n	8004864 <__sinit+0xc>
 800487e:	bf00      	nop
 8004880:	080047c5 	.word	0x080047c5
 8004884:	2000026c 	.word	0x2000026c

08004888 <_fwalk_sglue>:
 8004888:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800488c:	4607      	mov	r7, r0
 800488e:	4688      	mov	r8, r1
 8004890:	4614      	mov	r4, r2
 8004892:	2600      	movs	r6, #0
 8004894:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004898:	f1b9 0901 	subs.w	r9, r9, #1
 800489c:	d505      	bpl.n	80048aa <_fwalk_sglue+0x22>
 800489e:	6824      	ldr	r4, [r4, #0]
 80048a0:	2c00      	cmp	r4, #0
 80048a2:	d1f7      	bne.n	8004894 <_fwalk_sglue+0xc>
 80048a4:	4630      	mov	r0, r6
 80048a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80048aa:	89ab      	ldrh	r3, [r5, #12]
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d907      	bls.n	80048c0 <_fwalk_sglue+0x38>
 80048b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80048b4:	3301      	adds	r3, #1
 80048b6:	d003      	beq.n	80048c0 <_fwalk_sglue+0x38>
 80048b8:	4629      	mov	r1, r5
 80048ba:	4638      	mov	r0, r7
 80048bc:	47c0      	blx	r8
 80048be:	4306      	orrs	r6, r0
 80048c0:	3568      	adds	r5, #104	@ 0x68
 80048c2:	e7e9      	b.n	8004898 <_fwalk_sglue+0x10>

080048c4 <iprintf>:
 80048c4:	b40f      	push	{r0, r1, r2, r3}
 80048c6:	b507      	push	{r0, r1, r2, lr}
 80048c8:	4906      	ldr	r1, [pc, #24]	@ (80048e4 <iprintf+0x20>)
 80048ca:	ab04      	add	r3, sp, #16
 80048cc:	6808      	ldr	r0, [r1, #0]
 80048ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80048d2:	6881      	ldr	r1, [r0, #8]
 80048d4:	9301      	str	r3, [sp, #4]
 80048d6:	f000 f9e5 	bl	8004ca4 <_vfiprintf_r>
 80048da:	b003      	add	sp, #12
 80048dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80048e0:	b004      	add	sp, #16
 80048e2:	4770      	bx	lr
 80048e4:	2000001c 	.word	0x2000001c

080048e8 <__sread>:
 80048e8:	b510      	push	{r4, lr}
 80048ea:	460c      	mov	r4, r1
 80048ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048f0:	f000 f868 	bl	80049c4 <_read_r>
 80048f4:	2800      	cmp	r0, #0
 80048f6:	bfab      	itete	ge
 80048f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80048fa:	89a3      	ldrhlt	r3, [r4, #12]
 80048fc:	181b      	addge	r3, r3, r0
 80048fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004902:	bfac      	ite	ge
 8004904:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004906:	81a3      	strhlt	r3, [r4, #12]
 8004908:	bd10      	pop	{r4, pc}

0800490a <__swrite>:
 800490a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800490e:	461f      	mov	r7, r3
 8004910:	898b      	ldrh	r3, [r1, #12]
 8004912:	4605      	mov	r5, r0
 8004914:	05db      	lsls	r3, r3, #23
 8004916:	460c      	mov	r4, r1
 8004918:	4616      	mov	r6, r2
 800491a:	d505      	bpl.n	8004928 <__swrite+0x1e>
 800491c:	2302      	movs	r3, #2
 800491e:	2200      	movs	r2, #0
 8004920:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004924:	f000 f83c 	bl	80049a0 <_lseek_r>
 8004928:	89a3      	ldrh	r3, [r4, #12]
 800492a:	4632      	mov	r2, r6
 800492c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004930:	81a3      	strh	r3, [r4, #12]
 8004932:	4628      	mov	r0, r5
 8004934:	463b      	mov	r3, r7
 8004936:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800493a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800493e:	f000 b853 	b.w	80049e8 <_write_r>

08004942 <__sseek>:
 8004942:	b510      	push	{r4, lr}
 8004944:	460c      	mov	r4, r1
 8004946:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800494a:	f000 f829 	bl	80049a0 <_lseek_r>
 800494e:	1c43      	adds	r3, r0, #1
 8004950:	89a3      	ldrh	r3, [r4, #12]
 8004952:	bf15      	itete	ne
 8004954:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004956:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800495a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800495e:	81a3      	strheq	r3, [r4, #12]
 8004960:	bf18      	it	ne
 8004962:	81a3      	strhne	r3, [r4, #12]
 8004964:	bd10      	pop	{r4, pc}

08004966 <__sclose>:
 8004966:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800496a:	f000 b809 	b.w	8004980 <_close_r>

0800496e <memset>:
 800496e:	4603      	mov	r3, r0
 8004970:	4402      	add	r2, r0
 8004972:	4293      	cmp	r3, r2
 8004974:	d100      	bne.n	8004978 <memset+0xa>
 8004976:	4770      	bx	lr
 8004978:	f803 1b01 	strb.w	r1, [r3], #1
 800497c:	e7f9      	b.n	8004972 <memset+0x4>
	...

08004980 <_close_r>:
 8004980:	b538      	push	{r3, r4, r5, lr}
 8004982:	2300      	movs	r3, #0
 8004984:	4d05      	ldr	r5, [pc, #20]	@ (800499c <_close_r+0x1c>)
 8004986:	4604      	mov	r4, r0
 8004988:	4608      	mov	r0, r1
 800498a:	602b      	str	r3, [r5, #0]
 800498c:	f7fb fe27 	bl	80005de <_close>
 8004990:	1c43      	adds	r3, r0, #1
 8004992:	d102      	bne.n	800499a <_close_r+0x1a>
 8004994:	682b      	ldr	r3, [r5, #0]
 8004996:	b103      	cbz	r3, 800499a <_close_r+0x1a>
 8004998:	6023      	str	r3, [r4, #0]
 800499a:	bd38      	pop	{r3, r4, r5, pc}
 800499c:	20000270 	.word	0x20000270

080049a0 <_lseek_r>:
 80049a0:	b538      	push	{r3, r4, r5, lr}
 80049a2:	4604      	mov	r4, r0
 80049a4:	4608      	mov	r0, r1
 80049a6:	4611      	mov	r1, r2
 80049a8:	2200      	movs	r2, #0
 80049aa:	4d05      	ldr	r5, [pc, #20]	@ (80049c0 <_lseek_r+0x20>)
 80049ac:	602a      	str	r2, [r5, #0]
 80049ae:	461a      	mov	r2, r3
 80049b0:	f7fb fe39 	bl	8000626 <_lseek>
 80049b4:	1c43      	adds	r3, r0, #1
 80049b6:	d102      	bne.n	80049be <_lseek_r+0x1e>
 80049b8:	682b      	ldr	r3, [r5, #0]
 80049ba:	b103      	cbz	r3, 80049be <_lseek_r+0x1e>
 80049bc:	6023      	str	r3, [r4, #0]
 80049be:	bd38      	pop	{r3, r4, r5, pc}
 80049c0:	20000270 	.word	0x20000270

080049c4 <_read_r>:
 80049c4:	b538      	push	{r3, r4, r5, lr}
 80049c6:	4604      	mov	r4, r0
 80049c8:	4608      	mov	r0, r1
 80049ca:	4611      	mov	r1, r2
 80049cc:	2200      	movs	r2, #0
 80049ce:	4d05      	ldr	r5, [pc, #20]	@ (80049e4 <_read_r+0x20>)
 80049d0:	602a      	str	r2, [r5, #0]
 80049d2:	461a      	mov	r2, r3
 80049d4:	f7fb fdca 	bl	800056c <_read>
 80049d8:	1c43      	adds	r3, r0, #1
 80049da:	d102      	bne.n	80049e2 <_read_r+0x1e>
 80049dc:	682b      	ldr	r3, [r5, #0]
 80049de:	b103      	cbz	r3, 80049e2 <_read_r+0x1e>
 80049e0:	6023      	str	r3, [r4, #0]
 80049e2:	bd38      	pop	{r3, r4, r5, pc}
 80049e4:	20000270 	.word	0x20000270

080049e8 <_write_r>:
 80049e8:	b538      	push	{r3, r4, r5, lr}
 80049ea:	4604      	mov	r4, r0
 80049ec:	4608      	mov	r0, r1
 80049ee:	4611      	mov	r1, r2
 80049f0:	2200      	movs	r2, #0
 80049f2:	4d05      	ldr	r5, [pc, #20]	@ (8004a08 <_write_r+0x20>)
 80049f4:	602a      	str	r2, [r5, #0]
 80049f6:	461a      	mov	r2, r3
 80049f8:	f7fb fdd5 	bl	80005a6 <_write>
 80049fc:	1c43      	adds	r3, r0, #1
 80049fe:	d102      	bne.n	8004a06 <_write_r+0x1e>
 8004a00:	682b      	ldr	r3, [r5, #0]
 8004a02:	b103      	cbz	r3, 8004a06 <_write_r+0x1e>
 8004a04:	6023      	str	r3, [r4, #0]
 8004a06:	bd38      	pop	{r3, r4, r5, pc}
 8004a08:	20000270 	.word	0x20000270

08004a0c <__errno>:
 8004a0c:	4b01      	ldr	r3, [pc, #4]	@ (8004a14 <__errno+0x8>)
 8004a0e:	6818      	ldr	r0, [r3, #0]
 8004a10:	4770      	bx	lr
 8004a12:	bf00      	nop
 8004a14:	2000001c 	.word	0x2000001c

08004a18 <__libc_init_array>:
 8004a18:	b570      	push	{r4, r5, r6, lr}
 8004a1a:	2600      	movs	r6, #0
 8004a1c:	4d0c      	ldr	r5, [pc, #48]	@ (8004a50 <__libc_init_array+0x38>)
 8004a1e:	4c0d      	ldr	r4, [pc, #52]	@ (8004a54 <__libc_init_array+0x3c>)
 8004a20:	1b64      	subs	r4, r4, r5
 8004a22:	10a4      	asrs	r4, r4, #2
 8004a24:	42a6      	cmp	r6, r4
 8004a26:	d109      	bne.n	8004a3c <__libc_init_array+0x24>
 8004a28:	f000 fdc2 	bl	80055b0 <_init>
 8004a2c:	2600      	movs	r6, #0
 8004a2e:	4d0a      	ldr	r5, [pc, #40]	@ (8004a58 <__libc_init_array+0x40>)
 8004a30:	4c0a      	ldr	r4, [pc, #40]	@ (8004a5c <__libc_init_array+0x44>)
 8004a32:	1b64      	subs	r4, r4, r5
 8004a34:	10a4      	asrs	r4, r4, #2
 8004a36:	42a6      	cmp	r6, r4
 8004a38:	d105      	bne.n	8004a46 <__libc_init_array+0x2e>
 8004a3a:	bd70      	pop	{r4, r5, r6, pc}
 8004a3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a40:	4798      	blx	r3
 8004a42:	3601      	adds	r6, #1
 8004a44:	e7ee      	b.n	8004a24 <__libc_init_array+0xc>
 8004a46:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a4a:	4798      	blx	r3
 8004a4c:	3601      	adds	r6, #1
 8004a4e:	e7f2      	b.n	8004a36 <__libc_init_array+0x1e>
 8004a50:	08005640 	.word	0x08005640
 8004a54:	08005640 	.word	0x08005640
 8004a58:	08005640 	.word	0x08005640
 8004a5c:	08005644 	.word	0x08005644

08004a60 <__retarget_lock_init_recursive>:
 8004a60:	4770      	bx	lr

08004a62 <__retarget_lock_acquire_recursive>:
 8004a62:	4770      	bx	lr

08004a64 <__retarget_lock_release_recursive>:
 8004a64:	4770      	bx	lr
	...

08004a68 <_free_r>:
 8004a68:	b538      	push	{r3, r4, r5, lr}
 8004a6a:	4605      	mov	r5, r0
 8004a6c:	2900      	cmp	r1, #0
 8004a6e:	d040      	beq.n	8004af2 <_free_r+0x8a>
 8004a70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a74:	1f0c      	subs	r4, r1, #4
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	bfb8      	it	lt
 8004a7a:	18e4      	addlt	r4, r4, r3
 8004a7c:	f000 f8de 	bl	8004c3c <__malloc_lock>
 8004a80:	4a1c      	ldr	r2, [pc, #112]	@ (8004af4 <_free_r+0x8c>)
 8004a82:	6813      	ldr	r3, [r2, #0]
 8004a84:	b933      	cbnz	r3, 8004a94 <_free_r+0x2c>
 8004a86:	6063      	str	r3, [r4, #4]
 8004a88:	6014      	str	r4, [r2, #0]
 8004a8a:	4628      	mov	r0, r5
 8004a8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a90:	f000 b8da 	b.w	8004c48 <__malloc_unlock>
 8004a94:	42a3      	cmp	r3, r4
 8004a96:	d908      	bls.n	8004aaa <_free_r+0x42>
 8004a98:	6820      	ldr	r0, [r4, #0]
 8004a9a:	1821      	adds	r1, r4, r0
 8004a9c:	428b      	cmp	r3, r1
 8004a9e:	bf01      	itttt	eq
 8004aa0:	6819      	ldreq	r1, [r3, #0]
 8004aa2:	685b      	ldreq	r3, [r3, #4]
 8004aa4:	1809      	addeq	r1, r1, r0
 8004aa6:	6021      	streq	r1, [r4, #0]
 8004aa8:	e7ed      	b.n	8004a86 <_free_r+0x1e>
 8004aaa:	461a      	mov	r2, r3
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	b10b      	cbz	r3, 8004ab4 <_free_r+0x4c>
 8004ab0:	42a3      	cmp	r3, r4
 8004ab2:	d9fa      	bls.n	8004aaa <_free_r+0x42>
 8004ab4:	6811      	ldr	r1, [r2, #0]
 8004ab6:	1850      	adds	r0, r2, r1
 8004ab8:	42a0      	cmp	r0, r4
 8004aba:	d10b      	bne.n	8004ad4 <_free_r+0x6c>
 8004abc:	6820      	ldr	r0, [r4, #0]
 8004abe:	4401      	add	r1, r0
 8004ac0:	1850      	adds	r0, r2, r1
 8004ac2:	4283      	cmp	r3, r0
 8004ac4:	6011      	str	r1, [r2, #0]
 8004ac6:	d1e0      	bne.n	8004a8a <_free_r+0x22>
 8004ac8:	6818      	ldr	r0, [r3, #0]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	4408      	add	r0, r1
 8004ace:	6010      	str	r0, [r2, #0]
 8004ad0:	6053      	str	r3, [r2, #4]
 8004ad2:	e7da      	b.n	8004a8a <_free_r+0x22>
 8004ad4:	d902      	bls.n	8004adc <_free_r+0x74>
 8004ad6:	230c      	movs	r3, #12
 8004ad8:	602b      	str	r3, [r5, #0]
 8004ada:	e7d6      	b.n	8004a8a <_free_r+0x22>
 8004adc:	6820      	ldr	r0, [r4, #0]
 8004ade:	1821      	adds	r1, r4, r0
 8004ae0:	428b      	cmp	r3, r1
 8004ae2:	bf01      	itttt	eq
 8004ae4:	6819      	ldreq	r1, [r3, #0]
 8004ae6:	685b      	ldreq	r3, [r3, #4]
 8004ae8:	1809      	addeq	r1, r1, r0
 8004aea:	6021      	streq	r1, [r4, #0]
 8004aec:	6063      	str	r3, [r4, #4]
 8004aee:	6054      	str	r4, [r2, #4]
 8004af0:	e7cb      	b.n	8004a8a <_free_r+0x22>
 8004af2:	bd38      	pop	{r3, r4, r5, pc}
 8004af4:	2000027c 	.word	0x2000027c

08004af8 <sbrk_aligned>:
 8004af8:	b570      	push	{r4, r5, r6, lr}
 8004afa:	4e0f      	ldr	r6, [pc, #60]	@ (8004b38 <sbrk_aligned+0x40>)
 8004afc:	460c      	mov	r4, r1
 8004afe:	6831      	ldr	r1, [r6, #0]
 8004b00:	4605      	mov	r5, r0
 8004b02:	b911      	cbnz	r1, 8004b0a <sbrk_aligned+0x12>
 8004b04:	f000 fcb2 	bl	800546c <_sbrk_r>
 8004b08:	6030      	str	r0, [r6, #0]
 8004b0a:	4621      	mov	r1, r4
 8004b0c:	4628      	mov	r0, r5
 8004b0e:	f000 fcad 	bl	800546c <_sbrk_r>
 8004b12:	1c43      	adds	r3, r0, #1
 8004b14:	d103      	bne.n	8004b1e <sbrk_aligned+0x26>
 8004b16:	f04f 34ff 	mov.w	r4, #4294967295
 8004b1a:	4620      	mov	r0, r4
 8004b1c:	bd70      	pop	{r4, r5, r6, pc}
 8004b1e:	1cc4      	adds	r4, r0, #3
 8004b20:	f024 0403 	bic.w	r4, r4, #3
 8004b24:	42a0      	cmp	r0, r4
 8004b26:	d0f8      	beq.n	8004b1a <sbrk_aligned+0x22>
 8004b28:	1a21      	subs	r1, r4, r0
 8004b2a:	4628      	mov	r0, r5
 8004b2c:	f000 fc9e 	bl	800546c <_sbrk_r>
 8004b30:	3001      	adds	r0, #1
 8004b32:	d1f2      	bne.n	8004b1a <sbrk_aligned+0x22>
 8004b34:	e7ef      	b.n	8004b16 <sbrk_aligned+0x1e>
 8004b36:	bf00      	nop
 8004b38:	20000278 	.word	0x20000278

08004b3c <_malloc_r>:
 8004b3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b40:	1ccd      	adds	r5, r1, #3
 8004b42:	f025 0503 	bic.w	r5, r5, #3
 8004b46:	3508      	adds	r5, #8
 8004b48:	2d0c      	cmp	r5, #12
 8004b4a:	bf38      	it	cc
 8004b4c:	250c      	movcc	r5, #12
 8004b4e:	2d00      	cmp	r5, #0
 8004b50:	4606      	mov	r6, r0
 8004b52:	db01      	blt.n	8004b58 <_malloc_r+0x1c>
 8004b54:	42a9      	cmp	r1, r5
 8004b56:	d904      	bls.n	8004b62 <_malloc_r+0x26>
 8004b58:	230c      	movs	r3, #12
 8004b5a:	6033      	str	r3, [r6, #0]
 8004b5c:	2000      	movs	r0, #0
 8004b5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b62:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004c38 <_malloc_r+0xfc>
 8004b66:	f000 f869 	bl	8004c3c <__malloc_lock>
 8004b6a:	f8d8 3000 	ldr.w	r3, [r8]
 8004b6e:	461c      	mov	r4, r3
 8004b70:	bb44      	cbnz	r4, 8004bc4 <_malloc_r+0x88>
 8004b72:	4629      	mov	r1, r5
 8004b74:	4630      	mov	r0, r6
 8004b76:	f7ff ffbf 	bl	8004af8 <sbrk_aligned>
 8004b7a:	1c43      	adds	r3, r0, #1
 8004b7c:	4604      	mov	r4, r0
 8004b7e:	d158      	bne.n	8004c32 <_malloc_r+0xf6>
 8004b80:	f8d8 4000 	ldr.w	r4, [r8]
 8004b84:	4627      	mov	r7, r4
 8004b86:	2f00      	cmp	r7, #0
 8004b88:	d143      	bne.n	8004c12 <_malloc_r+0xd6>
 8004b8a:	2c00      	cmp	r4, #0
 8004b8c:	d04b      	beq.n	8004c26 <_malloc_r+0xea>
 8004b8e:	6823      	ldr	r3, [r4, #0]
 8004b90:	4639      	mov	r1, r7
 8004b92:	4630      	mov	r0, r6
 8004b94:	eb04 0903 	add.w	r9, r4, r3
 8004b98:	f000 fc68 	bl	800546c <_sbrk_r>
 8004b9c:	4581      	cmp	r9, r0
 8004b9e:	d142      	bne.n	8004c26 <_malloc_r+0xea>
 8004ba0:	6821      	ldr	r1, [r4, #0]
 8004ba2:	4630      	mov	r0, r6
 8004ba4:	1a6d      	subs	r5, r5, r1
 8004ba6:	4629      	mov	r1, r5
 8004ba8:	f7ff ffa6 	bl	8004af8 <sbrk_aligned>
 8004bac:	3001      	adds	r0, #1
 8004bae:	d03a      	beq.n	8004c26 <_malloc_r+0xea>
 8004bb0:	6823      	ldr	r3, [r4, #0]
 8004bb2:	442b      	add	r3, r5
 8004bb4:	6023      	str	r3, [r4, #0]
 8004bb6:	f8d8 3000 	ldr.w	r3, [r8]
 8004bba:	685a      	ldr	r2, [r3, #4]
 8004bbc:	bb62      	cbnz	r2, 8004c18 <_malloc_r+0xdc>
 8004bbe:	f8c8 7000 	str.w	r7, [r8]
 8004bc2:	e00f      	b.n	8004be4 <_malloc_r+0xa8>
 8004bc4:	6822      	ldr	r2, [r4, #0]
 8004bc6:	1b52      	subs	r2, r2, r5
 8004bc8:	d420      	bmi.n	8004c0c <_malloc_r+0xd0>
 8004bca:	2a0b      	cmp	r2, #11
 8004bcc:	d917      	bls.n	8004bfe <_malloc_r+0xc2>
 8004bce:	1961      	adds	r1, r4, r5
 8004bd0:	42a3      	cmp	r3, r4
 8004bd2:	6025      	str	r5, [r4, #0]
 8004bd4:	bf18      	it	ne
 8004bd6:	6059      	strne	r1, [r3, #4]
 8004bd8:	6863      	ldr	r3, [r4, #4]
 8004bda:	bf08      	it	eq
 8004bdc:	f8c8 1000 	streq.w	r1, [r8]
 8004be0:	5162      	str	r2, [r4, r5]
 8004be2:	604b      	str	r3, [r1, #4]
 8004be4:	4630      	mov	r0, r6
 8004be6:	f000 f82f 	bl	8004c48 <__malloc_unlock>
 8004bea:	f104 000b 	add.w	r0, r4, #11
 8004bee:	1d23      	adds	r3, r4, #4
 8004bf0:	f020 0007 	bic.w	r0, r0, #7
 8004bf4:	1ac2      	subs	r2, r0, r3
 8004bf6:	bf1c      	itt	ne
 8004bf8:	1a1b      	subne	r3, r3, r0
 8004bfa:	50a3      	strne	r3, [r4, r2]
 8004bfc:	e7af      	b.n	8004b5e <_malloc_r+0x22>
 8004bfe:	6862      	ldr	r2, [r4, #4]
 8004c00:	42a3      	cmp	r3, r4
 8004c02:	bf0c      	ite	eq
 8004c04:	f8c8 2000 	streq.w	r2, [r8]
 8004c08:	605a      	strne	r2, [r3, #4]
 8004c0a:	e7eb      	b.n	8004be4 <_malloc_r+0xa8>
 8004c0c:	4623      	mov	r3, r4
 8004c0e:	6864      	ldr	r4, [r4, #4]
 8004c10:	e7ae      	b.n	8004b70 <_malloc_r+0x34>
 8004c12:	463c      	mov	r4, r7
 8004c14:	687f      	ldr	r7, [r7, #4]
 8004c16:	e7b6      	b.n	8004b86 <_malloc_r+0x4a>
 8004c18:	461a      	mov	r2, r3
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	42a3      	cmp	r3, r4
 8004c1e:	d1fb      	bne.n	8004c18 <_malloc_r+0xdc>
 8004c20:	2300      	movs	r3, #0
 8004c22:	6053      	str	r3, [r2, #4]
 8004c24:	e7de      	b.n	8004be4 <_malloc_r+0xa8>
 8004c26:	230c      	movs	r3, #12
 8004c28:	4630      	mov	r0, r6
 8004c2a:	6033      	str	r3, [r6, #0]
 8004c2c:	f000 f80c 	bl	8004c48 <__malloc_unlock>
 8004c30:	e794      	b.n	8004b5c <_malloc_r+0x20>
 8004c32:	6005      	str	r5, [r0, #0]
 8004c34:	e7d6      	b.n	8004be4 <_malloc_r+0xa8>
 8004c36:	bf00      	nop
 8004c38:	2000027c 	.word	0x2000027c

08004c3c <__malloc_lock>:
 8004c3c:	4801      	ldr	r0, [pc, #4]	@ (8004c44 <__malloc_lock+0x8>)
 8004c3e:	f7ff bf10 	b.w	8004a62 <__retarget_lock_acquire_recursive>
 8004c42:	bf00      	nop
 8004c44:	20000274 	.word	0x20000274

08004c48 <__malloc_unlock>:
 8004c48:	4801      	ldr	r0, [pc, #4]	@ (8004c50 <__malloc_unlock+0x8>)
 8004c4a:	f7ff bf0b 	b.w	8004a64 <__retarget_lock_release_recursive>
 8004c4e:	bf00      	nop
 8004c50:	20000274 	.word	0x20000274

08004c54 <__sfputc_r>:
 8004c54:	6893      	ldr	r3, [r2, #8]
 8004c56:	b410      	push	{r4}
 8004c58:	3b01      	subs	r3, #1
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	6093      	str	r3, [r2, #8]
 8004c5e:	da07      	bge.n	8004c70 <__sfputc_r+0x1c>
 8004c60:	6994      	ldr	r4, [r2, #24]
 8004c62:	42a3      	cmp	r3, r4
 8004c64:	db01      	blt.n	8004c6a <__sfputc_r+0x16>
 8004c66:	290a      	cmp	r1, #10
 8004c68:	d102      	bne.n	8004c70 <__sfputc_r+0x1c>
 8004c6a:	bc10      	pop	{r4}
 8004c6c:	f000 bb6a 	b.w	8005344 <__swbuf_r>
 8004c70:	6813      	ldr	r3, [r2, #0]
 8004c72:	1c58      	adds	r0, r3, #1
 8004c74:	6010      	str	r0, [r2, #0]
 8004c76:	7019      	strb	r1, [r3, #0]
 8004c78:	4608      	mov	r0, r1
 8004c7a:	bc10      	pop	{r4}
 8004c7c:	4770      	bx	lr

08004c7e <__sfputs_r>:
 8004c7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c80:	4606      	mov	r6, r0
 8004c82:	460f      	mov	r7, r1
 8004c84:	4614      	mov	r4, r2
 8004c86:	18d5      	adds	r5, r2, r3
 8004c88:	42ac      	cmp	r4, r5
 8004c8a:	d101      	bne.n	8004c90 <__sfputs_r+0x12>
 8004c8c:	2000      	movs	r0, #0
 8004c8e:	e007      	b.n	8004ca0 <__sfputs_r+0x22>
 8004c90:	463a      	mov	r2, r7
 8004c92:	4630      	mov	r0, r6
 8004c94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c98:	f7ff ffdc 	bl	8004c54 <__sfputc_r>
 8004c9c:	1c43      	adds	r3, r0, #1
 8004c9e:	d1f3      	bne.n	8004c88 <__sfputs_r+0xa>
 8004ca0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004ca4 <_vfiprintf_r>:
 8004ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ca8:	460d      	mov	r5, r1
 8004caa:	4614      	mov	r4, r2
 8004cac:	4698      	mov	r8, r3
 8004cae:	4606      	mov	r6, r0
 8004cb0:	b09d      	sub	sp, #116	@ 0x74
 8004cb2:	b118      	cbz	r0, 8004cbc <_vfiprintf_r+0x18>
 8004cb4:	6a03      	ldr	r3, [r0, #32]
 8004cb6:	b90b      	cbnz	r3, 8004cbc <_vfiprintf_r+0x18>
 8004cb8:	f7ff fdce 	bl	8004858 <__sinit>
 8004cbc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004cbe:	07d9      	lsls	r1, r3, #31
 8004cc0:	d405      	bmi.n	8004cce <_vfiprintf_r+0x2a>
 8004cc2:	89ab      	ldrh	r3, [r5, #12]
 8004cc4:	059a      	lsls	r2, r3, #22
 8004cc6:	d402      	bmi.n	8004cce <_vfiprintf_r+0x2a>
 8004cc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004cca:	f7ff feca 	bl	8004a62 <__retarget_lock_acquire_recursive>
 8004cce:	89ab      	ldrh	r3, [r5, #12]
 8004cd0:	071b      	lsls	r3, r3, #28
 8004cd2:	d501      	bpl.n	8004cd8 <_vfiprintf_r+0x34>
 8004cd4:	692b      	ldr	r3, [r5, #16]
 8004cd6:	b99b      	cbnz	r3, 8004d00 <_vfiprintf_r+0x5c>
 8004cd8:	4629      	mov	r1, r5
 8004cda:	4630      	mov	r0, r6
 8004cdc:	f000 fb70 	bl	80053c0 <__swsetup_r>
 8004ce0:	b170      	cbz	r0, 8004d00 <_vfiprintf_r+0x5c>
 8004ce2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004ce4:	07dc      	lsls	r4, r3, #31
 8004ce6:	d504      	bpl.n	8004cf2 <_vfiprintf_r+0x4e>
 8004ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8004cec:	b01d      	add	sp, #116	@ 0x74
 8004cee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cf2:	89ab      	ldrh	r3, [r5, #12]
 8004cf4:	0598      	lsls	r0, r3, #22
 8004cf6:	d4f7      	bmi.n	8004ce8 <_vfiprintf_r+0x44>
 8004cf8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004cfa:	f7ff feb3 	bl	8004a64 <__retarget_lock_release_recursive>
 8004cfe:	e7f3      	b.n	8004ce8 <_vfiprintf_r+0x44>
 8004d00:	2300      	movs	r3, #0
 8004d02:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d04:	2320      	movs	r3, #32
 8004d06:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004d0a:	2330      	movs	r3, #48	@ 0x30
 8004d0c:	f04f 0901 	mov.w	r9, #1
 8004d10:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d14:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8004ec0 <_vfiprintf_r+0x21c>
 8004d18:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004d1c:	4623      	mov	r3, r4
 8004d1e:	469a      	mov	sl, r3
 8004d20:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d24:	b10a      	cbz	r2, 8004d2a <_vfiprintf_r+0x86>
 8004d26:	2a25      	cmp	r2, #37	@ 0x25
 8004d28:	d1f9      	bne.n	8004d1e <_vfiprintf_r+0x7a>
 8004d2a:	ebba 0b04 	subs.w	fp, sl, r4
 8004d2e:	d00b      	beq.n	8004d48 <_vfiprintf_r+0xa4>
 8004d30:	465b      	mov	r3, fp
 8004d32:	4622      	mov	r2, r4
 8004d34:	4629      	mov	r1, r5
 8004d36:	4630      	mov	r0, r6
 8004d38:	f7ff ffa1 	bl	8004c7e <__sfputs_r>
 8004d3c:	3001      	adds	r0, #1
 8004d3e:	f000 80a7 	beq.w	8004e90 <_vfiprintf_r+0x1ec>
 8004d42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004d44:	445a      	add	r2, fp
 8004d46:	9209      	str	r2, [sp, #36]	@ 0x24
 8004d48:	f89a 3000 	ldrb.w	r3, [sl]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	f000 809f 	beq.w	8004e90 <_vfiprintf_r+0x1ec>
 8004d52:	2300      	movs	r3, #0
 8004d54:	f04f 32ff 	mov.w	r2, #4294967295
 8004d58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d5c:	f10a 0a01 	add.w	sl, sl, #1
 8004d60:	9304      	str	r3, [sp, #16]
 8004d62:	9307      	str	r3, [sp, #28]
 8004d64:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004d68:	931a      	str	r3, [sp, #104]	@ 0x68
 8004d6a:	4654      	mov	r4, sl
 8004d6c:	2205      	movs	r2, #5
 8004d6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d72:	4853      	ldr	r0, [pc, #332]	@ (8004ec0 <_vfiprintf_r+0x21c>)
 8004d74:	f000 fb8a 	bl	800548c <memchr>
 8004d78:	9a04      	ldr	r2, [sp, #16]
 8004d7a:	b9d8      	cbnz	r0, 8004db4 <_vfiprintf_r+0x110>
 8004d7c:	06d1      	lsls	r1, r2, #27
 8004d7e:	bf44      	itt	mi
 8004d80:	2320      	movmi	r3, #32
 8004d82:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d86:	0713      	lsls	r3, r2, #28
 8004d88:	bf44      	itt	mi
 8004d8a:	232b      	movmi	r3, #43	@ 0x2b
 8004d8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d90:	f89a 3000 	ldrb.w	r3, [sl]
 8004d94:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d96:	d015      	beq.n	8004dc4 <_vfiprintf_r+0x120>
 8004d98:	4654      	mov	r4, sl
 8004d9a:	2000      	movs	r0, #0
 8004d9c:	f04f 0c0a 	mov.w	ip, #10
 8004da0:	9a07      	ldr	r2, [sp, #28]
 8004da2:	4621      	mov	r1, r4
 8004da4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004da8:	3b30      	subs	r3, #48	@ 0x30
 8004daa:	2b09      	cmp	r3, #9
 8004dac:	d94b      	bls.n	8004e46 <_vfiprintf_r+0x1a2>
 8004dae:	b1b0      	cbz	r0, 8004dde <_vfiprintf_r+0x13a>
 8004db0:	9207      	str	r2, [sp, #28]
 8004db2:	e014      	b.n	8004dde <_vfiprintf_r+0x13a>
 8004db4:	eba0 0308 	sub.w	r3, r0, r8
 8004db8:	fa09 f303 	lsl.w	r3, r9, r3
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	46a2      	mov	sl, r4
 8004dc0:	9304      	str	r3, [sp, #16]
 8004dc2:	e7d2      	b.n	8004d6a <_vfiprintf_r+0xc6>
 8004dc4:	9b03      	ldr	r3, [sp, #12]
 8004dc6:	1d19      	adds	r1, r3, #4
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	9103      	str	r1, [sp, #12]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	bfbb      	ittet	lt
 8004dd0:	425b      	neglt	r3, r3
 8004dd2:	f042 0202 	orrlt.w	r2, r2, #2
 8004dd6:	9307      	strge	r3, [sp, #28]
 8004dd8:	9307      	strlt	r3, [sp, #28]
 8004dda:	bfb8      	it	lt
 8004ddc:	9204      	strlt	r2, [sp, #16]
 8004dde:	7823      	ldrb	r3, [r4, #0]
 8004de0:	2b2e      	cmp	r3, #46	@ 0x2e
 8004de2:	d10a      	bne.n	8004dfa <_vfiprintf_r+0x156>
 8004de4:	7863      	ldrb	r3, [r4, #1]
 8004de6:	2b2a      	cmp	r3, #42	@ 0x2a
 8004de8:	d132      	bne.n	8004e50 <_vfiprintf_r+0x1ac>
 8004dea:	9b03      	ldr	r3, [sp, #12]
 8004dec:	3402      	adds	r4, #2
 8004dee:	1d1a      	adds	r2, r3, #4
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	9203      	str	r2, [sp, #12]
 8004df4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004df8:	9305      	str	r3, [sp, #20]
 8004dfa:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8004ec4 <_vfiprintf_r+0x220>
 8004dfe:	2203      	movs	r2, #3
 8004e00:	4650      	mov	r0, sl
 8004e02:	7821      	ldrb	r1, [r4, #0]
 8004e04:	f000 fb42 	bl	800548c <memchr>
 8004e08:	b138      	cbz	r0, 8004e1a <_vfiprintf_r+0x176>
 8004e0a:	2240      	movs	r2, #64	@ 0x40
 8004e0c:	9b04      	ldr	r3, [sp, #16]
 8004e0e:	eba0 000a 	sub.w	r0, r0, sl
 8004e12:	4082      	lsls	r2, r0
 8004e14:	4313      	orrs	r3, r2
 8004e16:	3401      	adds	r4, #1
 8004e18:	9304      	str	r3, [sp, #16]
 8004e1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e1e:	2206      	movs	r2, #6
 8004e20:	4829      	ldr	r0, [pc, #164]	@ (8004ec8 <_vfiprintf_r+0x224>)
 8004e22:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004e26:	f000 fb31 	bl	800548c <memchr>
 8004e2a:	2800      	cmp	r0, #0
 8004e2c:	d03f      	beq.n	8004eae <_vfiprintf_r+0x20a>
 8004e2e:	4b27      	ldr	r3, [pc, #156]	@ (8004ecc <_vfiprintf_r+0x228>)
 8004e30:	bb1b      	cbnz	r3, 8004e7a <_vfiprintf_r+0x1d6>
 8004e32:	9b03      	ldr	r3, [sp, #12]
 8004e34:	3307      	adds	r3, #7
 8004e36:	f023 0307 	bic.w	r3, r3, #7
 8004e3a:	3308      	adds	r3, #8
 8004e3c:	9303      	str	r3, [sp, #12]
 8004e3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e40:	443b      	add	r3, r7
 8004e42:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e44:	e76a      	b.n	8004d1c <_vfiprintf_r+0x78>
 8004e46:	460c      	mov	r4, r1
 8004e48:	2001      	movs	r0, #1
 8004e4a:	fb0c 3202 	mla	r2, ip, r2, r3
 8004e4e:	e7a8      	b.n	8004da2 <_vfiprintf_r+0xfe>
 8004e50:	2300      	movs	r3, #0
 8004e52:	f04f 0c0a 	mov.w	ip, #10
 8004e56:	4619      	mov	r1, r3
 8004e58:	3401      	adds	r4, #1
 8004e5a:	9305      	str	r3, [sp, #20]
 8004e5c:	4620      	mov	r0, r4
 8004e5e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e62:	3a30      	subs	r2, #48	@ 0x30
 8004e64:	2a09      	cmp	r2, #9
 8004e66:	d903      	bls.n	8004e70 <_vfiprintf_r+0x1cc>
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d0c6      	beq.n	8004dfa <_vfiprintf_r+0x156>
 8004e6c:	9105      	str	r1, [sp, #20]
 8004e6e:	e7c4      	b.n	8004dfa <_vfiprintf_r+0x156>
 8004e70:	4604      	mov	r4, r0
 8004e72:	2301      	movs	r3, #1
 8004e74:	fb0c 2101 	mla	r1, ip, r1, r2
 8004e78:	e7f0      	b.n	8004e5c <_vfiprintf_r+0x1b8>
 8004e7a:	ab03      	add	r3, sp, #12
 8004e7c:	9300      	str	r3, [sp, #0]
 8004e7e:	462a      	mov	r2, r5
 8004e80:	4630      	mov	r0, r6
 8004e82:	4b13      	ldr	r3, [pc, #76]	@ (8004ed0 <_vfiprintf_r+0x22c>)
 8004e84:	a904      	add	r1, sp, #16
 8004e86:	f3af 8000 	nop.w
 8004e8a:	4607      	mov	r7, r0
 8004e8c:	1c78      	adds	r0, r7, #1
 8004e8e:	d1d6      	bne.n	8004e3e <_vfiprintf_r+0x19a>
 8004e90:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004e92:	07d9      	lsls	r1, r3, #31
 8004e94:	d405      	bmi.n	8004ea2 <_vfiprintf_r+0x1fe>
 8004e96:	89ab      	ldrh	r3, [r5, #12]
 8004e98:	059a      	lsls	r2, r3, #22
 8004e9a:	d402      	bmi.n	8004ea2 <_vfiprintf_r+0x1fe>
 8004e9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004e9e:	f7ff fde1 	bl	8004a64 <__retarget_lock_release_recursive>
 8004ea2:	89ab      	ldrh	r3, [r5, #12]
 8004ea4:	065b      	lsls	r3, r3, #25
 8004ea6:	f53f af1f 	bmi.w	8004ce8 <_vfiprintf_r+0x44>
 8004eaa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004eac:	e71e      	b.n	8004cec <_vfiprintf_r+0x48>
 8004eae:	ab03      	add	r3, sp, #12
 8004eb0:	9300      	str	r3, [sp, #0]
 8004eb2:	462a      	mov	r2, r5
 8004eb4:	4630      	mov	r0, r6
 8004eb6:	4b06      	ldr	r3, [pc, #24]	@ (8004ed0 <_vfiprintf_r+0x22c>)
 8004eb8:	a904      	add	r1, sp, #16
 8004eba:	f000 f87d 	bl	8004fb8 <_printf_i>
 8004ebe:	e7e4      	b.n	8004e8a <_vfiprintf_r+0x1e6>
 8004ec0:	0800560a 	.word	0x0800560a
 8004ec4:	08005610 	.word	0x08005610
 8004ec8:	08005614 	.word	0x08005614
 8004ecc:	00000000 	.word	0x00000000
 8004ed0:	08004c7f 	.word	0x08004c7f

08004ed4 <_printf_common>:
 8004ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ed8:	4616      	mov	r6, r2
 8004eda:	4698      	mov	r8, r3
 8004edc:	688a      	ldr	r2, [r1, #8]
 8004ede:	690b      	ldr	r3, [r1, #16]
 8004ee0:	4607      	mov	r7, r0
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	bfb8      	it	lt
 8004ee6:	4613      	movlt	r3, r2
 8004ee8:	6033      	str	r3, [r6, #0]
 8004eea:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004eee:	460c      	mov	r4, r1
 8004ef0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004ef4:	b10a      	cbz	r2, 8004efa <_printf_common+0x26>
 8004ef6:	3301      	adds	r3, #1
 8004ef8:	6033      	str	r3, [r6, #0]
 8004efa:	6823      	ldr	r3, [r4, #0]
 8004efc:	0699      	lsls	r1, r3, #26
 8004efe:	bf42      	ittt	mi
 8004f00:	6833      	ldrmi	r3, [r6, #0]
 8004f02:	3302      	addmi	r3, #2
 8004f04:	6033      	strmi	r3, [r6, #0]
 8004f06:	6825      	ldr	r5, [r4, #0]
 8004f08:	f015 0506 	ands.w	r5, r5, #6
 8004f0c:	d106      	bne.n	8004f1c <_printf_common+0x48>
 8004f0e:	f104 0a19 	add.w	sl, r4, #25
 8004f12:	68e3      	ldr	r3, [r4, #12]
 8004f14:	6832      	ldr	r2, [r6, #0]
 8004f16:	1a9b      	subs	r3, r3, r2
 8004f18:	42ab      	cmp	r3, r5
 8004f1a:	dc2b      	bgt.n	8004f74 <_printf_common+0xa0>
 8004f1c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004f20:	6822      	ldr	r2, [r4, #0]
 8004f22:	3b00      	subs	r3, #0
 8004f24:	bf18      	it	ne
 8004f26:	2301      	movne	r3, #1
 8004f28:	0692      	lsls	r2, r2, #26
 8004f2a:	d430      	bmi.n	8004f8e <_printf_common+0xba>
 8004f2c:	4641      	mov	r1, r8
 8004f2e:	4638      	mov	r0, r7
 8004f30:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004f34:	47c8      	blx	r9
 8004f36:	3001      	adds	r0, #1
 8004f38:	d023      	beq.n	8004f82 <_printf_common+0xae>
 8004f3a:	6823      	ldr	r3, [r4, #0]
 8004f3c:	6922      	ldr	r2, [r4, #16]
 8004f3e:	f003 0306 	and.w	r3, r3, #6
 8004f42:	2b04      	cmp	r3, #4
 8004f44:	bf14      	ite	ne
 8004f46:	2500      	movne	r5, #0
 8004f48:	6833      	ldreq	r3, [r6, #0]
 8004f4a:	f04f 0600 	mov.w	r6, #0
 8004f4e:	bf08      	it	eq
 8004f50:	68e5      	ldreq	r5, [r4, #12]
 8004f52:	f104 041a 	add.w	r4, r4, #26
 8004f56:	bf08      	it	eq
 8004f58:	1aed      	subeq	r5, r5, r3
 8004f5a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004f5e:	bf08      	it	eq
 8004f60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f64:	4293      	cmp	r3, r2
 8004f66:	bfc4      	itt	gt
 8004f68:	1a9b      	subgt	r3, r3, r2
 8004f6a:	18ed      	addgt	r5, r5, r3
 8004f6c:	42b5      	cmp	r5, r6
 8004f6e:	d11a      	bne.n	8004fa6 <_printf_common+0xd2>
 8004f70:	2000      	movs	r0, #0
 8004f72:	e008      	b.n	8004f86 <_printf_common+0xb2>
 8004f74:	2301      	movs	r3, #1
 8004f76:	4652      	mov	r2, sl
 8004f78:	4641      	mov	r1, r8
 8004f7a:	4638      	mov	r0, r7
 8004f7c:	47c8      	blx	r9
 8004f7e:	3001      	adds	r0, #1
 8004f80:	d103      	bne.n	8004f8a <_printf_common+0xb6>
 8004f82:	f04f 30ff 	mov.w	r0, #4294967295
 8004f86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f8a:	3501      	adds	r5, #1
 8004f8c:	e7c1      	b.n	8004f12 <_printf_common+0x3e>
 8004f8e:	2030      	movs	r0, #48	@ 0x30
 8004f90:	18e1      	adds	r1, r4, r3
 8004f92:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004f96:	1c5a      	adds	r2, r3, #1
 8004f98:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004f9c:	4422      	add	r2, r4
 8004f9e:	3302      	adds	r3, #2
 8004fa0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004fa4:	e7c2      	b.n	8004f2c <_printf_common+0x58>
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	4622      	mov	r2, r4
 8004faa:	4641      	mov	r1, r8
 8004fac:	4638      	mov	r0, r7
 8004fae:	47c8      	blx	r9
 8004fb0:	3001      	adds	r0, #1
 8004fb2:	d0e6      	beq.n	8004f82 <_printf_common+0xae>
 8004fb4:	3601      	adds	r6, #1
 8004fb6:	e7d9      	b.n	8004f6c <_printf_common+0x98>

08004fb8 <_printf_i>:
 8004fb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004fbc:	7e0f      	ldrb	r7, [r1, #24]
 8004fbe:	4691      	mov	r9, r2
 8004fc0:	2f78      	cmp	r7, #120	@ 0x78
 8004fc2:	4680      	mov	r8, r0
 8004fc4:	460c      	mov	r4, r1
 8004fc6:	469a      	mov	sl, r3
 8004fc8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004fca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004fce:	d807      	bhi.n	8004fe0 <_printf_i+0x28>
 8004fd0:	2f62      	cmp	r7, #98	@ 0x62
 8004fd2:	d80a      	bhi.n	8004fea <_printf_i+0x32>
 8004fd4:	2f00      	cmp	r7, #0
 8004fd6:	f000 80d1 	beq.w	800517c <_printf_i+0x1c4>
 8004fda:	2f58      	cmp	r7, #88	@ 0x58
 8004fdc:	f000 80b8 	beq.w	8005150 <_printf_i+0x198>
 8004fe0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004fe4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004fe8:	e03a      	b.n	8005060 <_printf_i+0xa8>
 8004fea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004fee:	2b15      	cmp	r3, #21
 8004ff0:	d8f6      	bhi.n	8004fe0 <_printf_i+0x28>
 8004ff2:	a101      	add	r1, pc, #4	@ (adr r1, 8004ff8 <_printf_i+0x40>)
 8004ff4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004ff8:	08005051 	.word	0x08005051
 8004ffc:	08005065 	.word	0x08005065
 8005000:	08004fe1 	.word	0x08004fe1
 8005004:	08004fe1 	.word	0x08004fe1
 8005008:	08004fe1 	.word	0x08004fe1
 800500c:	08004fe1 	.word	0x08004fe1
 8005010:	08005065 	.word	0x08005065
 8005014:	08004fe1 	.word	0x08004fe1
 8005018:	08004fe1 	.word	0x08004fe1
 800501c:	08004fe1 	.word	0x08004fe1
 8005020:	08004fe1 	.word	0x08004fe1
 8005024:	08005163 	.word	0x08005163
 8005028:	0800508f 	.word	0x0800508f
 800502c:	0800511d 	.word	0x0800511d
 8005030:	08004fe1 	.word	0x08004fe1
 8005034:	08004fe1 	.word	0x08004fe1
 8005038:	08005185 	.word	0x08005185
 800503c:	08004fe1 	.word	0x08004fe1
 8005040:	0800508f 	.word	0x0800508f
 8005044:	08004fe1 	.word	0x08004fe1
 8005048:	08004fe1 	.word	0x08004fe1
 800504c:	08005125 	.word	0x08005125
 8005050:	6833      	ldr	r3, [r6, #0]
 8005052:	1d1a      	adds	r2, r3, #4
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	6032      	str	r2, [r6, #0]
 8005058:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800505c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005060:	2301      	movs	r3, #1
 8005062:	e09c      	b.n	800519e <_printf_i+0x1e6>
 8005064:	6833      	ldr	r3, [r6, #0]
 8005066:	6820      	ldr	r0, [r4, #0]
 8005068:	1d19      	adds	r1, r3, #4
 800506a:	6031      	str	r1, [r6, #0]
 800506c:	0606      	lsls	r6, r0, #24
 800506e:	d501      	bpl.n	8005074 <_printf_i+0xbc>
 8005070:	681d      	ldr	r5, [r3, #0]
 8005072:	e003      	b.n	800507c <_printf_i+0xc4>
 8005074:	0645      	lsls	r5, r0, #25
 8005076:	d5fb      	bpl.n	8005070 <_printf_i+0xb8>
 8005078:	f9b3 5000 	ldrsh.w	r5, [r3]
 800507c:	2d00      	cmp	r5, #0
 800507e:	da03      	bge.n	8005088 <_printf_i+0xd0>
 8005080:	232d      	movs	r3, #45	@ 0x2d
 8005082:	426d      	negs	r5, r5
 8005084:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005088:	230a      	movs	r3, #10
 800508a:	4858      	ldr	r0, [pc, #352]	@ (80051ec <_printf_i+0x234>)
 800508c:	e011      	b.n	80050b2 <_printf_i+0xfa>
 800508e:	6821      	ldr	r1, [r4, #0]
 8005090:	6833      	ldr	r3, [r6, #0]
 8005092:	0608      	lsls	r0, r1, #24
 8005094:	f853 5b04 	ldr.w	r5, [r3], #4
 8005098:	d402      	bmi.n	80050a0 <_printf_i+0xe8>
 800509a:	0649      	lsls	r1, r1, #25
 800509c:	bf48      	it	mi
 800509e:	b2ad      	uxthmi	r5, r5
 80050a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80050a2:	6033      	str	r3, [r6, #0]
 80050a4:	bf14      	ite	ne
 80050a6:	230a      	movne	r3, #10
 80050a8:	2308      	moveq	r3, #8
 80050aa:	4850      	ldr	r0, [pc, #320]	@ (80051ec <_printf_i+0x234>)
 80050ac:	2100      	movs	r1, #0
 80050ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80050b2:	6866      	ldr	r6, [r4, #4]
 80050b4:	2e00      	cmp	r6, #0
 80050b6:	60a6      	str	r6, [r4, #8]
 80050b8:	db05      	blt.n	80050c6 <_printf_i+0x10e>
 80050ba:	6821      	ldr	r1, [r4, #0]
 80050bc:	432e      	orrs	r6, r5
 80050be:	f021 0104 	bic.w	r1, r1, #4
 80050c2:	6021      	str	r1, [r4, #0]
 80050c4:	d04b      	beq.n	800515e <_printf_i+0x1a6>
 80050c6:	4616      	mov	r6, r2
 80050c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80050cc:	fb03 5711 	mls	r7, r3, r1, r5
 80050d0:	5dc7      	ldrb	r7, [r0, r7]
 80050d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80050d6:	462f      	mov	r7, r5
 80050d8:	42bb      	cmp	r3, r7
 80050da:	460d      	mov	r5, r1
 80050dc:	d9f4      	bls.n	80050c8 <_printf_i+0x110>
 80050de:	2b08      	cmp	r3, #8
 80050e0:	d10b      	bne.n	80050fa <_printf_i+0x142>
 80050e2:	6823      	ldr	r3, [r4, #0]
 80050e4:	07df      	lsls	r7, r3, #31
 80050e6:	d508      	bpl.n	80050fa <_printf_i+0x142>
 80050e8:	6923      	ldr	r3, [r4, #16]
 80050ea:	6861      	ldr	r1, [r4, #4]
 80050ec:	4299      	cmp	r1, r3
 80050ee:	bfde      	ittt	le
 80050f0:	2330      	movle	r3, #48	@ 0x30
 80050f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80050f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80050fa:	1b92      	subs	r2, r2, r6
 80050fc:	6122      	str	r2, [r4, #16]
 80050fe:	464b      	mov	r3, r9
 8005100:	4621      	mov	r1, r4
 8005102:	4640      	mov	r0, r8
 8005104:	f8cd a000 	str.w	sl, [sp]
 8005108:	aa03      	add	r2, sp, #12
 800510a:	f7ff fee3 	bl	8004ed4 <_printf_common>
 800510e:	3001      	adds	r0, #1
 8005110:	d14a      	bne.n	80051a8 <_printf_i+0x1f0>
 8005112:	f04f 30ff 	mov.w	r0, #4294967295
 8005116:	b004      	add	sp, #16
 8005118:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800511c:	6823      	ldr	r3, [r4, #0]
 800511e:	f043 0320 	orr.w	r3, r3, #32
 8005122:	6023      	str	r3, [r4, #0]
 8005124:	2778      	movs	r7, #120	@ 0x78
 8005126:	4832      	ldr	r0, [pc, #200]	@ (80051f0 <_printf_i+0x238>)
 8005128:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800512c:	6823      	ldr	r3, [r4, #0]
 800512e:	6831      	ldr	r1, [r6, #0]
 8005130:	061f      	lsls	r7, r3, #24
 8005132:	f851 5b04 	ldr.w	r5, [r1], #4
 8005136:	d402      	bmi.n	800513e <_printf_i+0x186>
 8005138:	065f      	lsls	r7, r3, #25
 800513a:	bf48      	it	mi
 800513c:	b2ad      	uxthmi	r5, r5
 800513e:	6031      	str	r1, [r6, #0]
 8005140:	07d9      	lsls	r1, r3, #31
 8005142:	bf44      	itt	mi
 8005144:	f043 0320 	orrmi.w	r3, r3, #32
 8005148:	6023      	strmi	r3, [r4, #0]
 800514a:	b11d      	cbz	r5, 8005154 <_printf_i+0x19c>
 800514c:	2310      	movs	r3, #16
 800514e:	e7ad      	b.n	80050ac <_printf_i+0xf4>
 8005150:	4826      	ldr	r0, [pc, #152]	@ (80051ec <_printf_i+0x234>)
 8005152:	e7e9      	b.n	8005128 <_printf_i+0x170>
 8005154:	6823      	ldr	r3, [r4, #0]
 8005156:	f023 0320 	bic.w	r3, r3, #32
 800515a:	6023      	str	r3, [r4, #0]
 800515c:	e7f6      	b.n	800514c <_printf_i+0x194>
 800515e:	4616      	mov	r6, r2
 8005160:	e7bd      	b.n	80050de <_printf_i+0x126>
 8005162:	6833      	ldr	r3, [r6, #0]
 8005164:	6825      	ldr	r5, [r4, #0]
 8005166:	1d18      	adds	r0, r3, #4
 8005168:	6961      	ldr	r1, [r4, #20]
 800516a:	6030      	str	r0, [r6, #0]
 800516c:	062e      	lsls	r6, r5, #24
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	d501      	bpl.n	8005176 <_printf_i+0x1be>
 8005172:	6019      	str	r1, [r3, #0]
 8005174:	e002      	b.n	800517c <_printf_i+0x1c4>
 8005176:	0668      	lsls	r0, r5, #25
 8005178:	d5fb      	bpl.n	8005172 <_printf_i+0x1ba>
 800517a:	8019      	strh	r1, [r3, #0]
 800517c:	2300      	movs	r3, #0
 800517e:	4616      	mov	r6, r2
 8005180:	6123      	str	r3, [r4, #16]
 8005182:	e7bc      	b.n	80050fe <_printf_i+0x146>
 8005184:	6833      	ldr	r3, [r6, #0]
 8005186:	2100      	movs	r1, #0
 8005188:	1d1a      	adds	r2, r3, #4
 800518a:	6032      	str	r2, [r6, #0]
 800518c:	681e      	ldr	r6, [r3, #0]
 800518e:	6862      	ldr	r2, [r4, #4]
 8005190:	4630      	mov	r0, r6
 8005192:	f000 f97b 	bl	800548c <memchr>
 8005196:	b108      	cbz	r0, 800519c <_printf_i+0x1e4>
 8005198:	1b80      	subs	r0, r0, r6
 800519a:	6060      	str	r0, [r4, #4]
 800519c:	6863      	ldr	r3, [r4, #4]
 800519e:	6123      	str	r3, [r4, #16]
 80051a0:	2300      	movs	r3, #0
 80051a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051a6:	e7aa      	b.n	80050fe <_printf_i+0x146>
 80051a8:	4632      	mov	r2, r6
 80051aa:	4649      	mov	r1, r9
 80051ac:	4640      	mov	r0, r8
 80051ae:	6923      	ldr	r3, [r4, #16]
 80051b0:	47d0      	blx	sl
 80051b2:	3001      	adds	r0, #1
 80051b4:	d0ad      	beq.n	8005112 <_printf_i+0x15a>
 80051b6:	6823      	ldr	r3, [r4, #0]
 80051b8:	079b      	lsls	r3, r3, #30
 80051ba:	d413      	bmi.n	80051e4 <_printf_i+0x22c>
 80051bc:	68e0      	ldr	r0, [r4, #12]
 80051be:	9b03      	ldr	r3, [sp, #12]
 80051c0:	4298      	cmp	r0, r3
 80051c2:	bfb8      	it	lt
 80051c4:	4618      	movlt	r0, r3
 80051c6:	e7a6      	b.n	8005116 <_printf_i+0x15e>
 80051c8:	2301      	movs	r3, #1
 80051ca:	4632      	mov	r2, r6
 80051cc:	4649      	mov	r1, r9
 80051ce:	4640      	mov	r0, r8
 80051d0:	47d0      	blx	sl
 80051d2:	3001      	adds	r0, #1
 80051d4:	d09d      	beq.n	8005112 <_printf_i+0x15a>
 80051d6:	3501      	adds	r5, #1
 80051d8:	68e3      	ldr	r3, [r4, #12]
 80051da:	9903      	ldr	r1, [sp, #12]
 80051dc:	1a5b      	subs	r3, r3, r1
 80051de:	42ab      	cmp	r3, r5
 80051e0:	dcf2      	bgt.n	80051c8 <_printf_i+0x210>
 80051e2:	e7eb      	b.n	80051bc <_printf_i+0x204>
 80051e4:	2500      	movs	r5, #0
 80051e6:	f104 0619 	add.w	r6, r4, #25
 80051ea:	e7f5      	b.n	80051d8 <_printf_i+0x220>
 80051ec:	0800561b 	.word	0x0800561b
 80051f0:	0800562c 	.word	0x0800562c

080051f4 <__sflush_r>:
 80051f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80051f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051fa:	0716      	lsls	r6, r2, #28
 80051fc:	4605      	mov	r5, r0
 80051fe:	460c      	mov	r4, r1
 8005200:	d454      	bmi.n	80052ac <__sflush_r+0xb8>
 8005202:	684b      	ldr	r3, [r1, #4]
 8005204:	2b00      	cmp	r3, #0
 8005206:	dc02      	bgt.n	800520e <__sflush_r+0x1a>
 8005208:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800520a:	2b00      	cmp	r3, #0
 800520c:	dd48      	ble.n	80052a0 <__sflush_r+0xac>
 800520e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005210:	2e00      	cmp	r6, #0
 8005212:	d045      	beq.n	80052a0 <__sflush_r+0xac>
 8005214:	2300      	movs	r3, #0
 8005216:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800521a:	682f      	ldr	r7, [r5, #0]
 800521c:	6a21      	ldr	r1, [r4, #32]
 800521e:	602b      	str	r3, [r5, #0]
 8005220:	d030      	beq.n	8005284 <__sflush_r+0x90>
 8005222:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005224:	89a3      	ldrh	r3, [r4, #12]
 8005226:	0759      	lsls	r1, r3, #29
 8005228:	d505      	bpl.n	8005236 <__sflush_r+0x42>
 800522a:	6863      	ldr	r3, [r4, #4]
 800522c:	1ad2      	subs	r2, r2, r3
 800522e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005230:	b10b      	cbz	r3, 8005236 <__sflush_r+0x42>
 8005232:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005234:	1ad2      	subs	r2, r2, r3
 8005236:	2300      	movs	r3, #0
 8005238:	4628      	mov	r0, r5
 800523a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800523c:	6a21      	ldr	r1, [r4, #32]
 800523e:	47b0      	blx	r6
 8005240:	1c43      	adds	r3, r0, #1
 8005242:	89a3      	ldrh	r3, [r4, #12]
 8005244:	d106      	bne.n	8005254 <__sflush_r+0x60>
 8005246:	6829      	ldr	r1, [r5, #0]
 8005248:	291d      	cmp	r1, #29
 800524a:	d82b      	bhi.n	80052a4 <__sflush_r+0xb0>
 800524c:	4a28      	ldr	r2, [pc, #160]	@ (80052f0 <__sflush_r+0xfc>)
 800524e:	40ca      	lsrs	r2, r1
 8005250:	07d6      	lsls	r6, r2, #31
 8005252:	d527      	bpl.n	80052a4 <__sflush_r+0xb0>
 8005254:	2200      	movs	r2, #0
 8005256:	6062      	str	r2, [r4, #4]
 8005258:	6922      	ldr	r2, [r4, #16]
 800525a:	04d9      	lsls	r1, r3, #19
 800525c:	6022      	str	r2, [r4, #0]
 800525e:	d504      	bpl.n	800526a <__sflush_r+0x76>
 8005260:	1c42      	adds	r2, r0, #1
 8005262:	d101      	bne.n	8005268 <__sflush_r+0x74>
 8005264:	682b      	ldr	r3, [r5, #0]
 8005266:	b903      	cbnz	r3, 800526a <__sflush_r+0x76>
 8005268:	6560      	str	r0, [r4, #84]	@ 0x54
 800526a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800526c:	602f      	str	r7, [r5, #0]
 800526e:	b1b9      	cbz	r1, 80052a0 <__sflush_r+0xac>
 8005270:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005274:	4299      	cmp	r1, r3
 8005276:	d002      	beq.n	800527e <__sflush_r+0x8a>
 8005278:	4628      	mov	r0, r5
 800527a:	f7ff fbf5 	bl	8004a68 <_free_r>
 800527e:	2300      	movs	r3, #0
 8005280:	6363      	str	r3, [r4, #52]	@ 0x34
 8005282:	e00d      	b.n	80052a0 <__sflush_r+0xac>
 8005284:	2301      	movs	r3, #1
 8005286:	4628      	mov	r0, r5
 8005288:	47b0      	blx	r6
 800528a:	4602      	mov	r2, r0
 800528c:	1c50      	adds	r0, r2, #1
 800528e:	d1c9      	bne.n	8005224 <__sflush_r+0x30>
 8005290:	682b      	ldr	r3, [r5, #0]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d0c6      	beq.n	8005224 <__sflush_r+0x30>
 8005296:	2b1d      	cmp	r3, #29
 8005298:	d001      	beq.n	800529e <__sflush_r+0xaa>
 800529a:	2b16      	cmp	r3, #22
 800529c:	d11d      	bne.n	80052da <__sflush_r+0xe6>
 800529e:	602f      	str	r7, [r5, #0]
 80052a0:	2000      	movs	r0, #0
 80052a2:	e021      	b.n	80052e8 <__sflush_r+0xf4>
 80052a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80052a8:	b21b      	sxth	r3, r3
 80052aa:	e01a      	b.n	80052e2 <__sflush_r+0xee>
 80052ac:	690f      	ldr	r7, [r1, #16]
 80052ae:	2f00      	cmp	r7, #0
 80052b0:	d0f6      	beq.n	80052a0 <__sflush_r+0xac>
 80052b2:	0793      	lsls	r3, r2, #30
 80052b4:	bf18      	it	ne
 80052b6:	2300      	movne	r3, #0
 80052b8:	680e      	ldr	r6, [r1, #0]
 80052ba:	bf08      	it	eq
 80052bc:	694b      	ldreq	r3, [r1, #20]
 80052be:	1bf6      	subs	r6, r6, r7
 80052c0:	600f      	str	r7, [r1, #0]
 80052c2:	608b      	str	r3, [r1, #8]
 80052c4:	2e00      	cmp	r6, #0
 80052c6:	ddeb      	ble.n	80052a0 <__sflush_r+0xac>
 80052c8:	4633      	mov	r3, r6
 80052ca:	463a      	mov	r2, r7
 80052cc:	4628      	mov	r0, r5
 80052ce:	6a21      	ldr	r1, [r4, #32]
 80052d0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80052d4:	47e0      	blx	ip
 80052d6:	2800      	cmp	r0, #0
 80052d8:	dc07      	bgt.n	80052ea <__sflush_r+0xf6>
 80052da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80052e2:	f04f 30ff 	mov.w	r0, #4294967295
 80052e6:	81a3      	strh	r3, [r4, #12]
 80052e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052ea:	4407      	add	r7, r0
 80052ec:	1a36      	subs	r6, r6, r0
 80052ee:	e7e9      	b.n	80052c4 <__sflush_r+0xd0>
 80052f0:	20400001 	.word	0x20400001

080052f4 <_fflush_r>:
 80052f4:	b538      	push	{r3, r4, r5, lr}
 80052f6:	690b      	ldr	r3, [r1, #16]
 80052f8:	4605      	mov	r5, r0
 80052fa:	460c      	mov	r4, r1
 80052fc:	b913      	cbnz	r3, 8005304 <_fflush_r+0x10>
 80052fe:	2500      	movs	r5, #0
 8005300:	4628      	mov	r0, r5
 8005302:	bd38      	pop	{r3, r4, r5, pc}
 8005304:	b118      	cbz	r0, 800530e <_fflush_r+0x1a>
 8005306:	6a03      	ldr	r3, [r0, #32]
 8005308:	b90b      	cbnz	r3, 800530e <_fflush_r+0x1a>
 800530a:	f7ff faa5 	bl	8004858 <__sinit>
 800530e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d0f3      	beq.n	80052fe <_fflush_r+0xa>
 8005316:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005318:	07d0      	lsls	r0, r2, #31
 800531a:	d404      	bmi.n	8005326 <_fflush_r+0x32>
 800531c:	0599      	lsls	r1, r3, #22
 800531e:	d402      	bmi.n	8005326 <_fflush_r+0x32>
 8005320:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005322:	f7ff fb9e 	bl	8004a62 <__retarget_lock_acquire_recursive>
 8005326:	4628      	mov	r0, r5
 8005328:	4621      	mov	r1, r4
 800532a:	f7ff ff63 	bl	80051f4 <__sflush_r>
 800532e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005330:	4605      	mov	r5, r0
 8005332:	07da      	lsls	r2, r3, #31
 8005334:	d4e4      	bmi.n	8005300 <_fflush_r+0xc>
 8005336:	89a3      	ldrh	r3, [r4, #12]
 8005338:	059b      	lsls	r3, r3, #22
 800533a:	d4e1      	bmi.n	8005300 <_fflush_r+0xc>
 800533c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800533e:	f7ff fb91 	bl	8004a64 <__retarget_lock_release_recursive>
 8005342:	e7dd      	b.n	8005300 <_fflush_r+0xc>

08005344 <__swbuf_r>:
 8005344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005346:	460e      	mov	r6, r1
 8005348:	4614      	mov	r4, r2
 800534a:	4605      	mov	r5, r0
 800534c:	b118      	cbz	r0, 8005356 <__swbuf_r+0x12>
 800534e:	6a03      	ldr	r3, [r0, #32]
 8005350:	b90b      	cbnz	r3, 8005356 <__swbuf_r+0x12>
 8005352:	f7ff fa81 	bl	8004858 <__sinit>
 8005356:	69a3      	ldr	r3, [r4, #24]
 8005358:	60a3      	str	r3, [r4, #8]
 800535a:	89a3      	ldrh	r3, [r4, #12]
 800535c:	071a      	lsls	r2, r3, #28
 800535e:	d501      	bpl.n	8005364 <__swbuf_r+0x20>
 8005360:	6923      	ldr	r3, [r4, #16]
 8005362:	b943      	cbnz	r3, 8005376 <__swbuf_r+0x32>
 8005364:	4621      	mov	r1, r4
 8005366:	4628      	mov	r0, r5
 8005368:	f000 f82a 	bl	80053c0 <__swsetup_r>
 800536c:	b118      	cbz	r0, 8005376 <__swbuf_r+0x32>
 800536e:	f04f 37ff 	mov.w	r7, #4294967295
 8005372:	4638      	mov	r0, r7
 8005374:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005376:	6823      	ldr	r3, [r4, #0]
 8005378:	6922      	ldr	r2, [r4, #16]
 800537a:	b2f6      	uxtb	r6, r6
 800537c:	1a98      	subs	r0, r3, r2
 800537e:	6963      	ldr	r3, [r4, #20]
 8005380:	4637      	mov	r7, r6
 8005382:	4283      	cmp	r3, r0
 8005384:	dc05      	bgt.n	8005392 <__swbuf_r+0x4e>
 8005386:	4621      	mov	r1, r4
 8005388:	4628      	mov	r0, r5
 800538a:	f7ff ffb3 	bl	80052f4 <_fflush_r>
 800538e:	2800      	cmp	r0, #0
 8005390:	d1ed      	bne.n	800536e <__swbuf_r+0x2a>
 8005392:	68a3      	ldr	r3, [r4, #8]
 8005394:	3b01      	subs	r3, #1
 8005396:	60a3      	str	r3, [r4, #8]
 8005398:	6823      	ldr	r3, [r4, #0]
 800539a:	1c5a      	adds	r2, r3, #1
 800539c:	6022      	str	r2, [r4, #0]
 800539e:	701e      	strb	r6, [r3, #0]
 80053a0:	6962      	ldr	r2, [r4, #20]
 80053a2:	1c43      	adds	r3, r0, #1
 80053a4:	429a      	cmp	r2, r3
 80053a6:	d004      	beq.n	80053b2 <__swbuf_r+0x6e>
 80053a8:	89a3      	ldrh	r3, [r4, #12]
 80053aa:	07db      	lsls	r3, r3, #31
 80053ac:	d5e1      	bpl.n	8005372 <__swbuf_r+0x2e>
 80053ae:	2e0a      	cmp	r6, #10
 80053b0:	d1df      	bne.n	8005372 <__swbuf_r+0x2e>
 80053b2:	4621      	mov	r1, r4
 80053b4:	4628      	mov	r0, r5
 80053b6:	f7ff ff9d 	bl	80052f4 <_fflush_r>
 80053ba:	2800      	cmp	r0, #0
 80053bc:	d0d9      	beq.n	8005372 <__swbuf_r+0x2e>
 80053be:	e7d6      	b.n	800536e <__swbuf_r+0x2a>

080053c0 <__swsetup_r>:
 80053c0:	b538      	push	{r3, r4, r5, lr}
 80053c2:	4b29      	ldr	r3, [pc, #164]	@ (8005468 <__swsetup_r+0xa8>)
 80053c4:	4605      	mov	r5, r0
 80053c6:	6818      	ldr	r0, [r3, #0]
 80053c8:	460c      	mov	r4, r1
 80053ca:	b118      	cbz	r0, 80053d4 <__swsetup_r+0x14>
 80053cc:	6a03      	ldr	r3, [r0, #32]
 80053ce:	b90b      	cbnz	r3, 80053d4 <__swsetup_r+0x14>
 80053d0:	f7ff fa42 	bl	8004858 <__sinit>
 80053d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053d8:	0719      	lsls	r1, r3, #28
 80053da:	d422      	bmi.n	8005422 <__swsetup_r+0x62>
 80053dc:	06da      	lsls	r2, r3, #27
 80053de:	d407      	bmi.n	80053f0 <__swsetup_r+0x30>
 80053e0:	2209      	movs	r2, #9
 80053e2:	602a      	str	r2, [r5, #0]
 80053e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80053e8:	f04f 30ff 	mov.w	r0, #4294967295
 80053ec:	81a3      	strh	r3, [r4, #12]
 80053ee:	e033      	b.n	8005458 <__swsetup_r+0x98>
 80053f0:	0758      	lsls	r0, r3, #29
 80053f2:	d512      	bpl.n	800541a <__swsetup_r+0x5a>
 80053f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80053f6:	b141      	cbz	r1, 800540a <__swsetup_r+0x4a>
 80053f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80053fc:	4299      	cmp	r1, r3
 80053fe:	d002      	beq.n	8005406 <__swsetup_r+0x46>
 8005400:	4628      	mov	r0, r5
 8005402:	f7ff fb31 	bl	8004a68 <_free_r>
 8005406:	2300      	movs	r3, #0
 8005408:	6363      	str	r3, [r4, #52]	@ 0x34
 800540a:	89a3      	ldrh	r3, [r4, #12]
 800540c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005410:	81a3      	strh	r3, [r4, #12]
 8005412:	2300      	movs	r3, #0
 8005414:	6063      	str	r3, [r4, #4]
 8005416:	6923      	ldr	r3, [r4, #16]
 8005418:	6023      	str	r3, [r4, #0]
 800541a:	89a3      	ldrh	r3, [r4, #12]
 800541c:	f043 0308 	orr.w	r3, r3, #8
 8005420:	81a3      	strh	r3, [r4, #12]
 8005422:	6923      	ldr	r3, [r4, #16]
 8005424:	b94b      	cbnz	r3, 800543a <__swsetup_r+0x7a>
 8005426:	89a3      	ldrh	r3, [r4, #12]
 8005428:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800542c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005430:	d003      	beq.n	800543a <__swsetup_r+0x7a>
 8005432:	4621      	mov	r1, r4
 8005434:	4628      	mov	r0, r5
 8005436:	f000 f85c 	bl	80054f2 <__smakebuf_r>
 800543a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800543e:	f013 0201 	ands.w	r2, r3, #1
 8005442:	d00a      	beq.n	800545a <__swsetup_r+0x9a>
 8005444:	2200      	movs	r2, #0
 8005446:	60a2      	str	r2, [r4, #8]
 8005448:	6962      	ldr	r2, [r4, #20]
 800544a:	4252      	negs	r2, r2
 800544c:	61a2      	str	r2, [r4, #24]
 800544e:	6922      	ldr	r2, [r4, #16]
 8005450:	b942      	cbnz	r2, 8005464 <__swsetup_r+0xa4>
 8005452:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005456:	d1c5      	bne.n	80053e4 <__swsetup_r+0x24>
 8005458:	bd38      	pop	{r3, r4, r5, pc}
 800545a:	0799      	lsls	r1, r3, #30
 800545c:	bf58      	it	pl
 800545e:	6962      	ldrpl	r2, [r4, #20]
 8005460:	60a2      	str	r2, [r4, #8]
 8005462:	e7f4      	b.n	800544e <__swsetup_r+0x8e>
 8005464:	2000      	movs	r0, #0
 8005466:	e7f7      	b.n	8005458 <__swsetup_r+0x98>
 8005468:	2000001c 	.word	0x2000001c

0800546c <_sbrk_r>:
 800546c:	b538      	push	{r3, r4, r5, lr}
 800546e:	2300      	movs	r3, #0
 8005470:	4d05      	ldr	r5, [pc, #20]	@ (8005488 <_sbrk_r+0x1c>)
 8005472:	4604      	mov	r4, r0
 8005474:	4608      	mov	r0, r1
 8005476:	602b      	str	r3, [r5, #0]
 8005478:	f7fb f8e2 	bl	8000640 <_sbrk>
 800547c:	1c43      	adds	r3, r0, #1
 800547e:	d102      	bne.n	8005486 <_sbrk_r+0x1a>
 8005480:	682b      	ldr	r3, [r5, #0]
 8005482:	b103      	cbz	r3, 8005486 <_sbrk_r+0x1a>
 8005484:	6023      	str	r3, [r4, #0]
 8005486:	bd38      	pop	{r3, r4, r5, pc}
 8005488:	20000270 	.word	0x20000270

0800548c <memchr>:
 800548c:	4603      	mov	r3, r0
 800548e:	b510      	push	{r4, lr}
 8005490:	b2c9      	uxtb	r1, r1
 8005492:	4402      	add	r2, r0
 8005494:	4293      	cmp	r3, r2
 8005496:	4618      	mov	r0, r3
 8005498:	d101      	bne.n	800549e <memchr+0x12>
 800549a:	2000      	movs	r0, #0
 800549c:	e003      	b.n	80054a6 <memchr+0x1a>
 800549e:	7804      	ldrb	r4, [r0, #0]
 80054a0:	3301      	adds	r3, #1
 80054a2:	428c      	cmp	r4, r1
 80054a4:	d1f6      	bne.n	8005494 <memchr+0x8>
 80054a6:	bd10      	pop	{r4, pc}

080054a8 <__swhatbuf_r>:
 80054a8:	b570      	push	{r4, r5, r6, lr}
 80054aa:	460c      	mov	r4, r1
 80054ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054b0:	4615      	mov	r5, r2
 80054b2:	2900      	cmp	r1, #0
 80054b4:	461e      	mov	r6, r3
 80054b6:	b096      	sub	sp, #88	@ 0x58
 80054b8:	da0c      	bge.n	80054d4 <__swhatbuf_r+0x2c>
 80054ba:	89a3      	ldrh	r3, [r4, #12]
 80054bc:	2100      	movs	r1, #0
 80054be:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80054c2:	bf14      	ite	ne
 80054c4:	2340      	movne	r3, #64	@ 0x40
 80054c6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80054ca:	2000      	movs	r0, #0
 80054cc:	6031      	str	r1, [r6, #0]
 80054ce:	602b      	str	r3, [r5, #0]
 80054d0:	b016      	add	sp, #88	@ 0x58
 80054d2:	bd70      	pop	{r4, r5, r6, pc}
 80054d4:	466a      	mov	r2, sp
 80054d6:	f000 f849 	bl	800556c <_fstat_r>
 80054da:	2800      	cmp	r0, #0
 80054dc:	dbed      	blt.n	80054ba <__swhatbuf_r+0x12>
 80054de:	9901      	ldr	r1, [sp, #4]
 80054e0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80054e4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80054e8:	4259      	negs	r1, r3
 80054ea:	4159      	adcs	r1, r3
 80054ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80054f0:	e7eb      	b.n	80054ca <__swhatbuf_r+0x22>

080054f2 <__smakebuf_r>:
 80054f2:	898b      	ldrh	r3, [r1, #12]
 80054f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80054f6:	079d      	lsls	r5, r3, #30
 80054f8:	4606      	mov	r6, r0
 80054fa:	460c      	mov	r4, r1
 80054fc:	d507      	bpl.n	800550e <__smakebuf_r+0x1c>
 80054fe:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005502:	6023      	str	r3, [r4, #0]
 8005504:	6123      	str	r3, [r4, #16]
 8005506:	2301      	movs	r3, #1
 8005508:	6163      	str	r3, [r4, #20]
 800550a:	b003      	add	sp, #12
 800550c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800550e:	466a      	mov	r2, sp
 8005510:	ab01      	add	r3, sp, #4
 8005512:	f7ff ffc9 	bl	80054a8 <__swhatbuf_r>
 8005516:	9f00      	ldr	r7, [sp, #0]
 8005518:	4605      	mov	r5, r0
 800551a:	4639      	mov	r1, r7
 800551c:	4630      	mov	r0, r6
 800551e:	f7ff fb0d 	bl	8004b3c <_malloc_r>
 8005522:	b948      	cbnz	r0, 8005538 <__smakebuf_r+0x46>
 8005524:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005528:	059a      	lsls	r2, r3, #22
 800552a:	d4ee      	bmi.n	800550a <__smakebuf_r+0x18>
 800552c:	f023 0303 	bic.w	r3, r3, #3
 8005530:	f043 0302 	orr.w	r3, r3, #2
 8005534:	81a3      	strh	r3, [r4, #12]
 8005536:	e7e2      	b.n	80054fe <__smakebuf_r+0xc>
 8005538:	89a3      	ldrh	r3, [r4, #12]
 800553a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800553e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005542:	81a3      	strh	r3, [r4, #12]
 8005544:	9b01      	ldr	r3, [sp, #4]
 8005546:	6020      	str	r0, [r4, #0]
 8005548:	b15b      	cbz	r3, 8005562 <__smakebuf_r+0x70>
 800554a:	4630      	mov	r0, r6
 800554c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005550:	f000 f81e 	bl	8005590 <_isatty_r>
 8005554:	b128      	cbz	r0, 8005562 <__smakebuf_r+0x70>
 8005556:	89a3      	ldrh	r3, [r4, #12]
 8005558:	f023 0303 	bic.w	r3, r3, #3
 800555c:	f043 0301 	orr.w	r3, r3, #1
 8005560:	81a3      	strh	r3, [r4, #12]
 8005562:	89a3      	ldrh	r3, [r4, #12]
 8005564:	431d      	orrs	r5, r3
 8005566:	81a5      	strh	r5, [r4, #12]
 8005568:	e7cf      	b.n	800550a <__smakebuf_r+0x18>
	...

0800556c <_fstat_r>:
 800556c:	b538      	push	{r3, r4, r5, lr}
 800556e:	2300      	movs	r3, #0
 8005570:	4d06      	ldr	r5, [pc, #24]	@ (800558c <_fstat_r+0x20>)
 8005572:	4604      	mov	r4, r0
 8005574:	4608      	mov	r0, r1
 8005576:	4611      	mov	r1, r2
 8005578:	602b      	str	r3, [r5, #0]
 800557a:	f7fb f83b 	bl	80005f4 <_fstat>
 800557e:	1c43      	adds	r3, r0, #1
 8005580:	d102      	bne.n	8005588 <_fstat_r+0x1c>
 8005582:	682b      	ldr	r3, [r5, #0]
 8005584:	b103      	cbz	r3, 8005588 <_fstat_r+0x1c>
 8005586:	6023      	str	r3, [r4, #0]
 8005588:	bd38      	pop	{r3, r4, r5, pc}
 800558a:	bf00      	nop
 800558c:	20000270 	.word	0x20000270

08005590 <_isatty_r>:
 8005590:	b538      	push	{r3, r4, r5, lr}
 8005592:	2300      	movs	r3, #0
 8005594:	4d05      	ldr	r5, [pc, #20]	@ (80055ac <_isatty_r+0x1c>)
 8005596:	4604      	mov	r4, r0
 8005598:	4608      	mov	r0, r1
 800559a:	602b      	str	r3, [r5, #0]
 800559c:	f7fb f839 	bl	8000612 <_isatty>
 80055a0:	1c43      	adds	r3, r0, #1
 80055a2:	d102      	bne.n	80055aa <_isatty_r+0x1a>
 80055a4:	682b      	ldr	r3, [r5, #0]
 80055a6:	b103      	cbz	r3, 80055aa <_isatty_r+0x1a>
 80055a8:	6023      	str	r3, [r4, #0]
 80055aa:	bd38      	pop	{r3, r4, r5, pc}
 80055ac:	20000270 	.word	0x20000270

080055b0 <_init>:
 80055b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055b2:	bf00      	nop
 80055b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055b6:	bc08      	pop	{r3}
 80055b8:	469e      	mov	lr, r3
 80055ba:	4770      	bx	lr

080055bc <_fini>:
 80055bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055be:	bf00      	nop
 80055c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055c2:	bc08      	pop	{r3}
 80055c4:	469e      	mov	lr, r3
 80055c6:	4770      	bx	lr
