#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 10 23:58:12 2018
# Process ID: 9290
# Current directory: /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/danman/sauce/vivado/OpenSesame/ip_repo/qmaxi_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_qmaxi_0_0/design_1_qmaxi_0_0.dcp' for cell 'design_1_i/qmaxi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1618 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'design_1_wrapper' is not ideal for floorplanning, since the cellview 'design_1_qmaxi_0_0_qmaxi_v1_0_S00_AXI' defined in file 'design_1_qmaxi_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1635.031 ; gain = 474.066 ; free physical = 8972 ; free virtual = 12976
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1635.031 ; gain = 0.000 ; free physical = 8966 ; free virtual = 12971

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 100ff1785

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2075.578 ; gain = 439.547 ; free physical = 8593 ; free virtual = 12590

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17da4c0a6

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2075.578 ; gain = 0.000 ; free physical = 8601 ; free virtual = 12598
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fbf2bce8

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2075.578 ; gain = 0.000 ; free physical = 8601 ; free virtual = 12598
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12a233638

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2075.578 ; gain = 0.000 ; free physical = 8598 ; free virtual = 12595
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 244 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12a233638

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2075.578 ; gain = 0.000 ; free physical = 8598 ; free virtual = 12595
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1524f12fb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2075.578 ; gain = 0.000 ; free physical = 8597 ; free virtual = 12594
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1524f12fb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2075.578 ; gain = 0.000 ; free physical = 8597 ; free virtual = 12594
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2075.578 ; gain = 0.000 ; free physical = 8597 ; free virtual = 12594
Ending Logic Optimization Task | Checksum: 1524f12fb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2075.578 ; gain = 0.000 ; free physical = 8597 ; free virtual = 12594

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1524f12fb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2075.578 ; gain = 0.000 ; free physical = 8597 ; free virtual = 12594

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1524f12fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2075.578 ; gain = 0.000 ; free physical = 8597 ; free virtual = 12594
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2075.578 ; gain = 440.547 ; free physical = 8597 ; free virtual = 12594
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2107.594 ; gain = 0.000 ; free physical = 8588 ; free virtual = 12588
INFO: [Common 17-1381] The checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2195.637 ; gain = 0.000 ; free physical = 8580 ; free virtual = 12579
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10f28358b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2195.637 ; gain = 0.000 ; free physical = 8580 ; free virtual = 12579
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2195.637 ; gain = 0.000 ; free physical = 8580 ; free virtual = 12579

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: eb8f8132

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2195.637 ; gain = 0.000 ; free physical = 8575 ; free virtual = 12574

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15ff6f05e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2195.637 ; gain = 0.000 ; free physical = 8547 ; free virtual = 12546

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15ff6f05e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2195.637 ; gain = 0.000 ; free physical = 8547 ; free virtual = 12546
Phase 1 Placer Initialization | Checksum: 15ff6f05e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2195.637 ; gain = 0.000 ; free physical = 8547 ; free virtual = 12546

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: fe3c5588

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2218.672 ; gain = 23.035 ; free physical = 8535 ; free virtual = 12534

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2226.676 ; gain = 0.000 ; free physical = 8522 ; free virtual = 12520

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 11cc745a3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2226.676 ; gain = 31.039 ; free physical = 8521 ; free virtual = 12520
Phase 2 Global Placement | Checksum: 19fe0fc2e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2226.676 ; gain = 31.039 ; free physical = 8523 ; free virtual = 12522

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19fe0fc2e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2226.676 ; gain = 31.039 ; free physical = 8523 ; free virtual = 12522

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2702c139d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2226.676 ; gain = 31.039 ; free physical = 8522 ; free virtual = 12520

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1af01c4c0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2226.676 ; gain = 31.039 ; free physical = 8522 ; free virtual = 12520

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1af01c4c0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2226.676 ; gain = 31.039 ; free physical = 8522 ; free virtual = 12520

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1441076b8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2226.676 ; gain = 31.039 ; free physical = 8512 ; free virtual = 12510

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: d9224e70

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2226.676 ; gain = 31.039 ; free physical = 8512 ; free virtual = 12510

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d9224e70

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2226.676 ; gain = 31.039 ; free physical = 8512 ; free virtual = 12510
Phase 3 Detail Placement | Checksum: d9224e70

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2226.676 ; gain = 31.039 ; free physical = 8512 ; free virtual = 12510

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10a785ffa

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg128[31]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 10a785ffa

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2226.676 ; gain = 31.039 ; free physical = 8519 ; free virtual = 12518
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.632. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: eb4f36c2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2226.676 ; gain = 31.039 ; free physical = 8519 ; free virtual = 12518
Phase 4.1 Post Commit Optimization | Checksum: eb4f36c2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2226.676 ; gain = 31.039 ; free physical = 8519 ; free virtual = 12518

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: eb4f36c2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2226.676 ; gain = 31.039 ; free physical = 8520 ; free virtual = 12518

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: eb4f36c2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2226.676 ; gain = 31.039 ; free physical = 8520 ; free virtual = 12518

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1768ae054

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2226.676 ; gain = 31.039 ; free physical = 8519 ; free virtual = 12518
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1768ae054

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2226.676 ; gain = 31.039 ; free physical = 8519 ; free virtual = 12518
Ending Placer Task | Checksum: c4c5c0ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2226.676 ; gain = 31.039 ; free physical = 8537 ; free virtual = 12536
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2226.676 ; gain = 31.039 ; free physical = 8537 ; free virtual = 12536
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2226.676 ; gain = 0.000 ; free physical = 8522 ; free virtual = 12534
INFO: [Common 17-1381] The checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2226.676 ; gain = 0.000 ; free physical = 8520 ; free virtual = 12522
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2226.676 ; gain = 0.000 ; free physical = 8532 ; free virtual = 12534
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2226.676 ; gain = 0.000 ; free physical = 8531 ; free virtual = 12533
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f29383a ConstDB: 0 ShapeSum: b59c8880 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 855da5d4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2270.309 ; gain = 43.633 ; free physical = 8377 ; free virtual = 12379
Post Restoration Checksum: NetGraph: 43604c93 NumContArr: 41fd5941 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 855da5d4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2270.309 ; gain = 43.633 ; free physical = 8377 ; free virtual = 12379

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 855da5d4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2279.297 ; gain = 52.621 ; free physical = 8346 ; free virtual = 12348

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 855da5d4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2279.297 ; gain = 52.621 ; free physical = 8346 ; free virtual = 12348
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d01c7a10

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2311.414 ; gain = 84.738 ; free physical = 8332 ; free virtual = 12334
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.826  | TNS=0.000  | WHS=-0.143 | THS=-12.892|

Phase 2 Router Initialization | Checksum: 1c831f4fc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2311.414 ; gain = 84.738 ; free physical = 8330 ; free virtual = 12332

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1808d545a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2311.414 ; gain = 84.738 ; free physical = 8329 ; free virtual = 12331

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1240
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.514  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 161202b97

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 2311.414 ; gain = 84.738 ; free physical = 8326 ; free virtual = 12328

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.514  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 176ba4618

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 2311.414 ; gain = 84.738 ; free physical = 8327 ; free virtual = 12328

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.514  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: eff12466

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 2311.414 ; gain = 84.738 ; free physical = 8327 ; free virtual = 12328
Phase 4 Rip-up And Reroute | Checksum: eff12466

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 2311.414 ; gain = 84.738 ; free physical = 8327 ; free virtual = 12328

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: eff12466

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 2311.414 ; gain = 84.738 ; free physical = 8327 ; free virtual = 12328

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: eff12466

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 2311.414 ; gain = 84.738 ; free physical = 8327 ; free virtual = 12328
Phase 5 Delay and Skew Optimization | Checksum: eff12466

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 2311.414 ; gain = 84.738 ; free physical = 8327 ; free virtual = 12328

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: efd7bf81

Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 2311.414 ; gain = 84.738 ; free physical = 8327 ; free virtual = 12328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.528  | TNS=0.000  | WHS=0.089  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b72a271b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 2311.414 ; gain = 84.738 ; free physical = 8327 ; free virtual = 12328
Phase 6 Post Hold Fix | Checksum: 1b72a271b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 2311.414 ; gain = 84.738 ; free physical = 8327 ; free virtual = 12328

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.71094 %
  Global Horizontal Routing Utilization  = 2.12399 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13a8c4021

Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 2311.414 ; gain = 84.738 ; free physical = 8327 ; free virtual = 12329

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13a8c4021

Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 2311.414 ; gain = 84.738 ; free physical = 8325 ; free virtual = 12327

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a94213e0

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 2311.414 ; gain = 84.738 ; free physical = 8325 ; free virtual = 12327

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.528  | TNS=0.000  | WHS=0.089  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: a94213e0

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 2311.414 ; gain = 84.738 ; free physical = 8325 ; free virtual = 12327
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 2311.414 ; gain = 84.738 ; free physical = 8362 ; free virtual = 12364

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:24 . Memory (MB): peak = 2311.414 ; gain = 84.738 ; free physical = 8362 ; free virtual = 12364
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2325.844 ; gain = 0.000 ; free physical = 8342 ; free virtual = 12360
INFO: [Common 17-1381] The checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
83 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Dec 11 00:00:15 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2717.188 ; gain = 248.215 ; free physical = 8260 ; free virtual = 12274
INFO: [Common 17-206] Exiting Vivado at Tue Dec 11 00:00:15 2018...
