//
// Generated by Bluespec Compiler, version 2019.05.beta2 (build a88bf40db, 2019-05-24)
//
//
//
//
// Ports:
// Name                         I/O  size props
// m_plic_addr_base               O    32 const
// m_plic_addr_size               O    32 const
// m_plic_addr_lim                O    32 const
// m_near_mem_io_addr_base        O    32 const
// m_near_mem_io_addr_size        O    32 const
// m_near_mem_io_addr_lim         O    32 const
// m_quad_spi_0_mem_addr_base     O    32 const
// m_quad_spi_0_mem_addr_size     O    32 const
// m_quad_spi_0_mem_addr_lim      O    32 const
// m_quad_spi_0_reg_addr_base     O    32 const
// m_quad_spi_0_reg_addr_size     O    32 const
// m_quad_spi_0_reg_addr_lim      O    32 const
// m_ethernet_0_addr_base         O    32 const
// m_ethernet_0_addr_size         O    32 const
// m_ethernet_0_addr_lim          O    32 const
// m_dma_0_addr_base              O    32 const
// m_dma_0_addr_size              O    32 const
// m_dma_0_addr_lim               O    32 const
// m_uart16550_0_addr_base        O    32 const
// m_uart16550_0_addr_size        O    32 const
// m_uart16550_0_addr_lim         O    32 const
// m_gpio0_addr_base              O    32 const
// m_gpio0_addr_size              O    32 const
// m_gpio0_addr_lim               O    32 const
// m_boot_rom_addr_base           O    32 const
// m_boot_rom_addr_size           O    32 const
// m_boot_rom_addr_lim            O    32 const
// m_ddr4_0_uncached_addr_base    O    32 const
// m_ddr4_0_uncached_addr_size    O    32 const
// m_ddr4_0_uncached_addr_lim     O    32 const
// m_ddr4_0_cached_addr_base      O    32 const
// m_ddr4_0_cached_addr_size      O    32 const
// m_ddr4_0_cached_addr_lim       O    32 const
// m_mem0_controller_addr_base    O    32 const
// m_mem0_controller_addr_size    O    32 const
// m_mem0_controller_addr_lim     O    32 const
// m_is_mem_addr                  O     1
// m_is_IO_addr                   O     1
// m_is_near_mem_IO_addr          O     1
// m_pc_reset_value               O    32 const
// m_mtvec_reset_value            O    32 const
// m_nmivec_reset_value           O    32 const
// CLK                            I     1 unused
// RST_N                          I     1 unused
// m_is_mem_addr_addr             I    32
// m_is_IO_addr_addr              I    32
// m_is_near_mem_IO_addr_addr     I    32
//
// Combinational paths from inputs to outputs:
//   m_is_mem_addr_addr -> m_is_mem_addr
//   m_is_IO_addr_addr -> m_is_IO_addr
//   m_is_near_mem_IO_addr_addr -> m_is_near_mem_IO_addr
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkSoC_Map(CLK,
		 RST_N,

		 m_plic_addr_base,

		 m_plic_addr_size,

		 m_plic_addr_lim,

		 m_near_mem_io_addr_base,

		 m_near_mem_io_addr_size,

		 m_near_mem_io_addr_lim,

		 m_quad_spi_0_mem_addr_base,

		 m_quad_spi_0_mem_addr_size,

		 m_quad_spi_0_mem_addr_lim,

		 m_quad_spi_0_reg_addr_base,

		 m_quad_spi_0_reg_addr_size,

		 m_quad_spi_0_reg_addr_lim,

		 m_ethernet_0_addr_base,

		 m_ethernet_0_addr_size,

		 m_ethernet_0_addr_lim,

		 m_dma_0_addr_base,

		 m_dma_0_addr_size,

		 m_dma_0_addr_lim,

		 m_uart16550_0_addr_base,

		 m_uart16550_0_addr_size,

		 m_uart16550_0_addr_lim,

		 m_gpio0_addr_base,

		 m_gpio0_addr_size,

		 m_gpio0_addr_lim,

		 m_boot_rom_addr_base,

		 m_boot_rom_addr_size,

		 m_boot_rom_addr_lim,

		 m_ddr4_0_uncached_addr_base,

		 m_ddr4_0_uncached_addr_size,

		 m_ddr4_0_uncached_addr_lim,

		 m_ddr4_0_cached_addr_base,

		 m_ddr4_0_cached_addr_size,

		 m_ddr4_0_cached_addr_lim,

		 m_mem0_controller_addr_base,

		 m_mem0_controller_addr_size,

		 m_mem0_controller_addr_lim,

		 m_is_mem_addr_addr,
		 m_is_mem_addr,

		 m_is_IO_addr_addr,
		 m_is_IO_addr,

		 m_is_near_mem_IO_addr_addr,
		 m_is_near_mem_IO_addr,

		 m_pc_reset_value,

		 m_mtvec_reset_value,

		 m_nmivec_reset_value);
  input  CLK;
  input  RST_N;

  // value method m_plic_addr_base
  output [31 : 0] m_plic_addr_base;

  // value method m_plic_addr_size
  output [31 : 0] m_plic_addr_size;

  // value method m_plic_addr_lim
  output [31 : 0] m_plic_addr_lim;

  // value method m_near_mem_io_addr_base
  output [31 : 0] m_near_mem_io_addr_base;

  // value method m_near_mem_io_addr_size
  output [31 : 0] m_near_mem_io_addr_size;

  // value method m_near_mem_io_addr_lim
  output [31 : 0] m_near_mem_io_addr_lim;

  // value method m_quad_spi_0_mem_addr_base
  output [31 : 0] m_quad_spi_0_mem_addr_base;

  // value method m_quad_spi_0_mem_addr_size
  output [31 : 0] m_quad_spi_0_mem_addr_size;

  // value method m_quad_spi_0_mem_addr_lim
  output [31 : 0] m_quad_spi_0_mem_addr_lim;

  // value method m_quad_spi_0_reg_addr_base
  output [31 : 0] m_quad_spi_0_reg_addr_base;

  // value method m_quad_spi_0_reg_addr_size
  output [31 : 0] m_quad_spi_0_reg_addr_size;

  // value method m_quad_spi_0_reg_addr_lim
  output [31 : 0] m_quad_spi_0_reg_addr_lim;

  // value method m_ethernet_0_addr_base
  output [31 : 0] m_ethernet_0_addr_base;

  // value method m_ethernet_0_addr_size
  output [31 : 0] m_ethernet_0_addr_size;

  // value method m_ethernet_0_addr_lim
  output [31 : 0] m_ethernet_0_addr_lim;

  // value method m_dma_0_addr_base
  output [31 : 0] m_dma_0_addr_base;

  // value method m_dma_0_addr_size
  output [31 : 0] m_dma_0_addr_size;

  // value method m_dma_0_addr_lim
  output [31 : 0] m_dma_0_addr_lim;

  // value method m_uart16550_0_addr_base
  output [31 : 0] m_uart16550_0_addr_base;

  // value method m_uart16550_0_addr_size
  output [31 : 0] m_uart16550_0_addr_size;

  // value method m_uart16550_0_addr_lim
  output [31 : 0] m_uart16550_0_addr_lim;

  // value method m_gpio0_addr_base
  output [31 : 0] m_gpio0_addr_base;

  // value method m_gpio0_addr_size
  output [31 : 0] m_gpio0_addr_size;

  // value method m_gpio0_addr_lim
  output [31 : 0] m_gpio0_addr_lim;

  // value method m_boot_rom_addr_base
  output [31 : 0] m_boot_rom_addr_base;

  // value method m_boot_rom_addr_size
  output [31 : 0] m_boot_rom_addr_size;

  // value method m_boot_rom_addr_lim
  output [31 : 0] m_boot_rom_addr_lim;

  // value method m_ddr4_0_uncached_addr_base
  output [31 : 0] m_ddr4_0_uncached_addr_base;

  // value method m_ddr4_0_uncached_addr_size
  output [31 : 0] m_ddr4_0_uncached_addr_size;

  // value method m_ddr4_0_uncached_addr_lim
  output [31 : 0] m_ddr4_0_uncached_addr_lim;

  // value method m_ddr4_0_cached_addr_base
  output [31 : 0] m_ddr4_0_cached_addr_base;

  // value method m_ddr4_0_cached_addr_size
  output [31 : 0] m_ddr4_0_cached_addr_size;

  // value method m_ddr4_0_cached_addr_lim
  output [31 : 0] m_ddr4_0_cached_addr_lim;

  // value method m_mem0_controller_addr_base
  output [31 : 0] m_mem0_controller_addr_base;

  // value method m_mem0_controller_addr_size
  output [31 : 0] m_mem0_controller_addr_size;

  // value method m_mem0_controller_addr_lim
  output [31 : 0] m_mem0_controller_addr_lim;

  // value method m_is_mem_addr
  input  [31 : 0] m_is_mem_addr_addr;
  output m_is_mem_addr;

  // value method m_is_IO_addr
  input  [31 : 0] m_is_IO_addr_addr;
  output m_is_IO_addr;

  // value method m_is_near_mem_IO_addr
  input  [31 : 0] m_is_near_mem_IO_addr_addr;
  output m_is_near_mem_IO_addr;

  // value method m_pc_reset_value
  output [31 : 0] m_pc_reset_value;

  // value method m_mtvec_reset_value
  output [31 : 0] m_mtvec_reset_value;

  // value method m_nmivec_reset_value
  output [31 : 0] m_nmivec_reset_value;

  // signals for module outputs
  wire [31 : 0] m_boot_rom_addr_base,
		m_boot_rom_addr_lim,
		m_boot_rom_addr_size,
		m_ddr4_0_cached_addr_base,
		m_ddr4_0_cached_addr_lim,
		m_ddr4_0_cached_addr_size,
		m_ddr4_0_uncached_addr_base,
		m_ddr4_0_uncached_addr_lim,
		m_ddr4_0_uncached_addr_size,
		m_dma_0_addr_base,
		m_dma_0_addr_lim,
		m_dma_0_addr_size,
		m_ethernet_0_addr_base,
		m_ethernet_0_addr_lim,
		m_ethernet_0_addr_size,
		m_gpio0_addr_base,
		m_gpio0_addr_lim,
		m_gpio0_addr_size,
		m_mem0_controller_addr_base,
		m_mem0_controller_addr_lim,
		m_mem0_controller_addr_size,
		m_mtvec_reset_value,
		m_near_mem_io_addr_base,
		m_near_mem_io_addr_lim,
		m_near_mem_io_addr_size,
		m_nmivec_reset_value,
		m_pc_reset_value,
		m_plic_addr_base,
		m_plic_addr_lim,
		m_plic_addr_size,
		m_quad_spi_0_mem_addr_base,
		m_quad_spi_0_mem_addr_lim,
		m_quad_spi_0_mem_addr_size,
		m_quad_spi_0_reg_addr_base,
		m_quad_spi_0_reg_addr_lim,
		m_quad_spi_0_reg_addr_size,
		m_uart16550_0_addr_base,
		m_uart16550_0_addr_lim,
		m_uart16550_0_addr_size;
  wire m_is_IO_addr, m_is_mem_addr, m_is_near_mem_IO_addr;

  // remaining internal signals
  wire m_is_IO_addr_addr_ULT_0x70000000___d35;

  // value method m_plic_addr_base
  assign m_plic_addr_base = 32'h0C000000 ;

  // value method m_plic_addr_size
  assign m_plic_addr_size = 32'h00400000 ;

  // value method m_plic_addr_lim
  assign m_plic_addr_lim = 32'd205520896 ;

  // value method m_near_mem_io_addr_base
  assign m_near_mem_io_addr_base = 32'h10000000 ;

  // value method m_near_mem_io_addr_size
  assign m_near_mem_io_addr_size = 32'h00010000 ;

  // value method m_near_mem_io_addr_lim
  assign m_near_mem_io_addr_lim = 32'd268500992 ;

  // value method m_quad_spi_0_mem_addr_base
  assign m_quad_spi_0_mem_addr_base = 32'h40000000 ;

  // value method m_quad_spi_0_mem_addr_size
  assign m_quad_spi_0_mem_addr_size = 32'h01000000 ;

  // value method m_quad_spi_0_mem_addr_lim
  assign m_quad_spi_0_mem_addr_lim = 32'd1090519040 ;

  // value method m_quad_spi_0_reg_addr_base
  assign m_quad_spi_0_reg_addr_base = 32'h62400000 ;

  // value method m_quad_spi_0_reg_addr_size
  assign m_quad_spi_0_reg_addr_size = 32'h09001000 ;

  // value method m_quad_spi_0_reg_addr_lim
  assign m_quad_spi_0_reg_addr_lim = 32'd1799360512 ;

  // value method m_ethernet_0_addr_base
  assign m_ethernet_0_addr_base = 32'h62100000 ;

  // value method m_ethernet_0_addr_size
  assign m_ethernet_0_addr_size = 32'h00040000 ;

  // value method m_ethernet_0_addr_lim
  assign m_ethernet_0_addr_lim = 32'd1645477888 ;

  // value method m_dma_0_addr_base
  assign m_dma_0_addr_base = 32'h62200000 ;

  // value method m_dma_0_addr_size
  assign m_dma_0_addr_size = 32'h00010000 ;

  // value method m_dma_0_addr_lim
  assign m_dma_0_addr_lim = 32'd1646329856 ;

  // value method m_uart16550_0_addr_base
  assign m_uart16550_0_addr_base = 32'h62300000 ;

  // value method m_uart16550_0_addr_size
  assign m_uart16550_0_addr_size = 32'h00001000 ;

  // value method m_uart16550_0_addr_lim
  assign m_uart16550_0_addr_lim = 32'd1647316992 ;

  // value method m_gpio0_addr_base
  assign m_gpio0_addr_base = 32'h6FFF0000 ;

  // value method m_gpio0_addr_size
  assign m_gpio0_addr_size = 32'h00010000 ;

  // value method m_gpio0_addr_lim
  assign m_gpio0_addr_lim = 32'd1879048192 ;

  // value method m_boot_rom_addr_base
  assign m_boot_rom_addr_base = 32'h70000000 ;

  // value method m_boot_rom_addr_size
  assign m_boot_rom_addr_size = 32'h00001000 ;

  // value method m_boot_rom_addr_lim
  assign m_boot_rom_addr_lim = 32'd1879052288 ;

  // value method m_ddr4_0_uncached_addr_base
  assign m_ddr4_0_uncached_addr_base = 32'h0D000000 ;

  // value method m_ddr4_0_uncached_addr_size
  assign m_ddr4_0_uncached_addr_size = 32'h0 ;

  // value method m_ddr4_0_uncached_addr_lim
  assign m_ddr4_0_uncached_addr_lim = 32'd218103808 ;

  // value method m_ddr4_0_cached_addr_base
  assign m_ddr4_0_cached_addr_base = 32'hC0000000 ;

  // value method m_ddr4_0_cached_addr_size
  assign m_ddr4_0_cached_addr_size = 32'h10000000 ;

  // value method m_ddr4_0_cached_addr_lim
  assign m_ddr4_0_cached_addr_lim = 32'hD0000000 ;

  // value method m_mem0_controller_addr_base
  assign m_mem0_controller_addr_base = 32'hC0000000 ;

  // value method m_mem0_controller_addr_size
  assign m_mem0_controller_addr_size = 32'h10000000 ;

  // value method m_mem0_controller_addr_lim
  assign m_mem0_controller_addr_lim = 32'hD0000000 ;

  // value method m_is_mem_addr
  assign m_is_mem_addr =
	     m_is_mem_addr_addr >= 32'hC0000000 &&
	     m_is_mem_addr_addr < 32'hD0000000 ;

  // value method m_is_IO_addr
  assign m_is_IO_addr =
	     m_is_IO_addr_addr >= 32'h0C000000 &&
	     m_is_IO_addr_addr < 32'd205520896 ||
	     m_is_IO_addr_addr >= 32'h10000000 &&
	     m_is_IO_addr_addr < 32'd268500992 ||
	     m_is_IO_addr_addr >= 32'h40000000 &&
	     m_is_IO_addr_addr < 32'd1090519040 ||
	     m_is_IO_addr_addr >= 32'h62100000 &&
	     m_is_IO_addr_addr < 32'd1645477888 ||
	     m_is_IO_addr_addr >= 32'h62200000 &&
	     m_is_IO_addr_addr < 32'd1646329856 ||
	     m_is_IO_addr_addr >= 32'h62300000 &&
	     m_is_IO_addr_addr < 32'd1647316992 ||
	     m_is_IO_addr_addr >= 32'h6FFF0000 &&
	     m_is_IO_addr_addr_ULT_0x70000000___d35 ||
	     !m_is_IO_addr_addr_ULT_0x70000000___d35 &&
	     m_is_IO_addr_addr < 32'd1879052288 ;

  // value method m_is_near_mem_IO_addr
  assign m_is_near_mem_IO_addr =
	     m_is_near_mem_IO_addr_addr >= 32'h10000000 &&
	     m_is_near_mem_IO_addr_addr < 32'd268500992 ;

  // value method m_pc_reset_value
  assign m_pc_reset_value = 32'h70000000 ;

  // value method m_mtvec_reset_value
  assign m_mtvec_reset_value = 32'h00001000 ;

  // value method m_nmivec_reset_value
  assign m_nmivec_reset_value = 32'hAAAAAAAA ;

  // remaining internal signals
  assign m_is_IO_addr_addr_ULT_0x70000000___d35 =
	     m_is_IO_addr_addr < 32'h70000000 ;
endmodule  // mkSoC_Map

