#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f7a55eac90 .scope module, "advanced_branch_predictor" "advanced_branch_predictor" 2 9;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "pc_plus4";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 5 "rs1";
    .port_info 6 /INPUT 5 "rd";
    .port_info 7 /INPUT 7 "opcode";
    .port_info 8 /INPUT 3 "funct3";
    .port_info 9 /OUTPUT 1 "predict_taken";
    .port_info 10 /OUTPUT 32 "predict_target";
    .port_info 11 /OUTPUT 1 "predict_valid";
    .port_info 12 /INPUT 1 "branch_valid";
    .port_info 13 /INPUT 32 "branch_pc";
    .port_info 14 /INPUT 1 "branch_taken";
    .port_info 15 /INPUT 32 "branch_target";
    .port_info 16 /INPUT 1 "branch_is_cond";
    .port_info 17 /INPUT 1 "branch_is_call";
    .port_info 18 /INPUT 1 "branch_is_return";
    .port_info 19 /INPUT 1 "branch_mispredict";
P_000001f7a5b57c60 .param/l "ADDR_WIDTH" 0 2 17, +C4<00000000000000000000000000100000>;
P_000001f7a5b57c98 .param/l "BTB_ENTRIES" 0 2 10, +C4<00000000000000000000000000100000>;
P_000001f7a5b57cd0 .param/l "CHOOSER_SIZE" 0 2 16, +C4<00000000000000000001000000000000>;
P_000001f7a5b57d08 .param/l "GHR_WIDTH" 0 2 12, +C4<00000000000000000000000000001010>;
P_000001f7a5b57d40 .param/l "GLOBAL_PHT_SIZE" 0 2 15, +C4<00000000000000000001000000000000>;
P_000001f7a5b57d78 .param/l "LOCAL_BHT_SIZE" 0 2 13, +C4<00000000000000000000000100000000>;
P_000001f7a5b57db0 .param/l "LOCAL_PHT_SIZE" 0 2 14, +C4<00000000000000000000010000000000>;
P_000001f7a5b57de8 .param/l "OPCODE_BRANCH" 1 2 62, C4<1100011>;
P_000001f7a5b57e20 .param/l "OPCODE_JAL" 1 2 63, C4<1101111>;
P_000001f7a5b57e58 .param/l "OPCODE_JALR" 1 2 64, C4<1100111>;
P_000001f7a5b57e90 .param/l "RAS_DEPTH" 0 2 11, +C4<00000000000000000000000000010000>;
P_000001f7a5b57ec8 .param/l "STRONGLY_GLOBAL" 1 2 61, C4<11>;
P_000001f7a5b57f00 .param/l "STRONGLY_LOCAL" 1 2 58, C4<00>;
P_000001f7a5b57f38 .param/l "STRONGLY_NOT_TAKEN" 1 2 54, C4<00>;
P_000001f7a5b57f70 .param/l "STRONGLY_TAKEN" 1 2 57, C4<11>;
P_000001f7a5b57fa8 .param/l "WEAKLY_GLOBAL" 1 2 60, C4<10>;
P_000001f7a5b57fe0 .param/l "WEAKLY_LOCAL" 1 2 59, C4<01>;
P_000001f7a5b58018 .param/l "WEAKLY_NOT_TAKEN" 1 2 55, C4<01>;
P_000001f7a5b58050 .param/l "WEAKLY_TAKEN" 1 2 56, C4<10>;
L_000001f7a5a46610 .functor BUFZ 1, L_000001f7a5beda40, C4<0>, C4<0>, C4<0>;
L_000001f7a5a46220 .functor OR 1, L_000001f7a5bec960, L_000001f7a5bed040, C4<0>, C4<0>;
L_000001f7a5a46920 .functor OR 1, L_000001f7a5bec6e0, L_000001f7a5becc80, C4<0>, C4<0>;
L_000001f7a5a465a0 .functor AND 1, L_000001f7a5a46920, L_000001f7a5a46220, C4<1>, C4<1>;
L_000001f7a5a46680 .functor AND 1, L_000001f7a5becc80, L_000001f7a5bedae0, C4<1>, C4<1>;
L_000001f7a5a468b0 .functor AND 1, L_000001f7a5a46680, L_000001f7a5bed7c0, C4<1>, C4<1>;
L_000001f7a5a43120 .functor AND 1, L_000001f7a5bed5e0, L_000001f7a5bec0a0, C4<1>, C4<1>;
L_000001f7a5a457a0 .functor BUFZ 32, L_000001f7a5bed680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f7a5a455e0 .functor BUFZ 1, L_000001f7a5bedfe0, C4<0>, C4<0>, C4<0>;
L_000001f7a5a44b60 .functor BUFZ 1, L_000001f7a5bee120, C4<0>, C4<0>, C4<0>;
L_000001f7a5a45dc0 .functor BUFZ 10, L_000001f7a5befca0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001f7a5a459d0 .functor XOR 12, L_000001f7a5befd40, L_000001f7a5bee6c0, C4<000000000000>, C4<000000000000>;
L_000001f7a5a46370 .functor BUFZ 2, L_000001f7a5bee300, C4<00>, C4<00>, C4<00>;
L_000001f7a5bf3ed0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001f7a5a46140 .functor XNOR 1, L_000001f7a5bf07e0, L_000001f7a5bf3ed0, C4<0>, C4<0>;
L_000001f7a55a5890 .functor BUFZ 10, L_000001f7a5beeda0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001f7a5a0c4b0 .functor XOR 12, L_000001f7a5bee440, L_000001f7a5bef520, C4<000000000000>, C4<000000000000>;
L_000001f7a5bf3978 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001f7a5b34650_0 .net/2u *"_ivl_0", 6 0, L_000001f7a5bf3978;  1 drivers
v000001f7a5b346f0_0 .net *"_ivl_100", 6 0, L_000001f7a5bebf60;  1 drivers
L_000001f7a5bf3d20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f7a5b34b50_0 .net *"_ivl_103", 1 0, L_000001f7a5bf3d20;  1 drivers
v000001f7a5b35410_0 .net *"_ivl_108", 9 0, L_000001f7a5befca0;  1 drivers
v000001f7a5b34e70_0 .net *"_ivl_110", 9 0, L_000001f7a5bef660;  1 drivers
L_000001f7a5bf3d68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f7a5b35190_0 .net *"_ivl_113", 1 0, L_000001f7a5bf3d68;  1 drivers
v000001f7a5b34dd0_0 .net *"_ivl_116", 1 0, L_000001f7a5beffc0;  1 drivers
v000001f7a5b34bf0_0 .net *"_ivl_118", 11 0, L_000001f7a5bef8e0;  1 drivers
L_000001f7a5bf3db0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f7a5b34fb0_0 .net *"_ivl_121", 1 0, L_000001f7a5bf3db0;  1 drivers
L_000001f7a5bf3df8 .functor BUFT 1, C4<xx>, C4<0>, C4<0>, C4<0>;
v000001f7a5b355f0_0 .net *"_ivl_127", 1 0, L_000001f7a5bf3df8;  1 drivers
v000001f7a5b352d0_0 .net *"_ivl_129", 9 0, L_000001f7a5bf02e0;  1 drivers
v000001f7a5b35370_0 .net *"_ivl_131", 11 0, L_000001f7a5bee6c0;  1 drivers
v000001f7a5b1ddd0_0 .net *"_ivl_134", 1 0, L_000001f7a5beea80;  1 drivers
v000001f7a5b1e370_0 .net *"_ivl_136", 13 0, L_000001f7a5befde0;  1 drivers
L_000001f7a5bf3e40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f7a5b1f4f0_0 .net *"_ivl_139", 1 0, L_000001f7a5bf3e40;  1 drivers
L_000001f7a5bf3a50 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001f7a5b1e9b0_0 .net/2u *"_ivl_14", 4 0, L_000001f7a5bf3a50;  1 drivers
v000001f7a5b1f1d0_0 .net *"_ivl_144", 1 0, L_000001f7a5bee300;  1 drivers
v000001f7a5b1ea50_0 .net *"_ivl_146", 13 0, L_000001f7a5bee1c0;  1 drivers
L_000001f7a5bf3e88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f7a5b1ecd0_0 .net *"_ivl_149", 1 0, L_000001f7a5bf3e88;  1 drivers
v000001f7a5b1d970_0 .net *"_ivl_153", 0 0, L_000001f7a5bf07e0;  1 drivers
v000001f7a5ae5580_0 .net/2u *"_ivl_154", 0 0, L_000001f7a5bf3ed0;  1 drivers
v000001f7a5ae4ea0_0 .net *"_ivl_156", 0 0, L_000001f7a5a46140;  1 drivers
v000001f7a5ae4540_0 .net *"_ivl_160", 31 0, L_000001f7a5bef840;  1 drivers
L_000001f7a5bf3f18 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f7a5ae58a0_0 .net *"_ivl_163", 27 0, L_000001f7a5bf3f18;  1 drivers
L_000001f7a5bf3f60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f7a561ba80_0 .net/2u *"_ivl_164", 31 0, L_000001f7a5bf3f60;  1 drivers
v000001f7a561c5c0_0 .net *"_ivl_166", 0 0, L_000001f7a5bef020;  1 drivers
v000001f7a5bb06c0_0 .net *"_ivl_168", 31 0, L_000001f7a5bee8a0;  1 drivers
v000001f7a5bb26a0_0 .net *"_ivl_170", 32 0, L_000001f7a5bef200;  1 drivers
L_000001f7a5bf3fa8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f7a5bb0e40_0 .net *"_ivl_173", 28 0, L_000001f7a5bf3fa8;  1 drivers
L_000001f7a5bf3ff0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f7a5bb2560_0 .net/2u *"_ivl_174", 32 0, L_000001f7a5bf3ff0;  1 drivers
v000001f7a5bb2240_0 .net *"_ivl_176", 32 0, L_000001f7a5bf01a0;  1 drivers
L_000001f7a5bf3a98 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001f7a5bb1520_0 .net/2u *"_ivl_18", 4 0, L_000001f7a5bf3a98;  1 drivers
v000001f7a5bb1d40_0 .net *"_ivl_180", 31 0, L_000001f7a5bf0600;  1 drivers
L_000001f7a5bf4038 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f7a5bb17a0_0 .net *"_ivl_183", 27 0, L_000001f7a5bf4038;  1 drivers
L_000001f7a5bf4080 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f7a5bb2600_0 .net/2u *"_ivl_184", 31 0, L_000001f7a5bf4080;  1 drivers
v000001f7a5bb1ac0_0 .net *"_ivl_197", 24 0, L_000001f7a5bee620;  1 drivers
v000001f7a5bb10c0_0 .net *"_ivl_20", 0 0, L_000001f7a5bec960;  1 drivers
L_000001f7a5bf40c8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001f7a5bb24c0_0 .net *"_ivl_201", 6 0, L_000001f7a5bf40c8;  1 drivers
v000001f7a5bb1ca0_0 .net *"_ivl_202", 9 0, L_000001f7a5beeda0;  1 drivers
v000001f7a5bb0da0_0 .net *"_ivl_204", 9 0, L_000001f7a5bee580;  1 drivers
L_000001f7a5bf4110 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f7a5bb0ee0_0 .net *"_ivl_207", 1 0, L_000001f7a5bf4110;  1 drivers
v000001f7a5bb0d00_0 .net *"_ivl_211", 8 0, L_000001f7a5bee760;  1 drivers
L_000001f7a5bf4158 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f7a5bb2740_0 .net/2u *"_ivl_212", 0 0, L_000001f7a5bf4158;  1 drivers
L_000001f7a5bf41a0 .functor BUFT 1, C4<xx>, C4<0>, C4<0>, C4<0>;
v000001f7a5bb0a80_0 .net *"_ivl_217", 1 0, L_000001f7a5bf41a0;  1 drivers
v000001f7a5bb0440_0 .net *"_ivl_219", 9 0, L_000001f7a5bee940;  1 drivers
L_000001f7a5bf3ae0 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v000001f7a5bb1700_0 .net/2u *"_ivl_22", 4 0, L_000001f7a5bf3ae0;  1 drivers
v000001f7a5bb1480_0 .net *"_ivl_221", 11 0, L_000001f7a5bef520;  1 drivers
v000001f7a5bb0f80_0 .net *"_ivl_24", 0 0, L_000001f7a5bed040;  1 drivers
v000001f7a5bb0580_0 .net *"_ivl_29", 0 0, L_000001f7a5a46920;  1 drivers
v000001f7a5bb0760_0 .net *"_ivl_33", 0 0, L_000001f7a5a46680;  1 drivers
L_000001f7a5bf3b28 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f7a5bb27e0_0 .net/2u *"_ivl_34", 4 0, L_000001f7a5bf3b28;  1 drivers
v000001f7a5bb2880_0 .net *"_ivl_36", 0 0, L_000001f7a5bed7c0;  1 drivers
L_000001f7a5bf39c0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000001f7a5bb0120_0 .net/2u *"_ivl_4", 6 0, L_000001f7a5bf39c0;  1 drivers
v000001f7a5bb1c00_0 .net *"_ivl_41", 0 0, L_000001f7a5bedb80;  1 drivers
v000001f7a5bb12a0_0 .net *"_ivl_42", 10 0, L_000001f7a5becdc0;  1 drivers
v000001f7a5bb1020_0 .net *"_ivl_45", 0 0, L_000001f7a5bebd80;  1 drivers
v000001f7a5bb1a20_0 .net *"_ivl_47", 7 0, L_000001f7a5bed0e0;  1 drivers
v000001f7a5bb0620_0 .net *"_ivl_49", 0 0, L_000001f7a5bed180;  1 drivers
v000001f7a5bb04e0_0 .net *"_ivl_51", 9 0, L_000001f7a5bed2c0;  1 drivers
L_000001f7a5bf3b70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f7a5bb22e0_0 .net/2u *"_ivl_52", 0 0, L_000001f7a5bf3b70;  1 drivers
v000001f7a5bb1160_0 .net *"_ivl_61", 24 0, L_000001f7a5bedcc0;  1 drivers
L_000001f7a5bf3bb8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001f7a5bb0800_0 .net *"_ivl_65", 6 0, L_000001f7a5bf3bb8;  1 drivers
v000001f7a5bb2060_0 .net *"_ivl_66", 0 0, L_000001f7a5bed5e0;  1 drivers
v000001f7a5bb1840_0 .net *"_ivl_68", 6 0, L_000001f7a5bedd60;  1 drivers
L_000001f7a5bf3c00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f7a5bb1200_0 .net *"_ivl_71", 1 0, L_000001f7a5bf3c00;  1 drivers
v000001f7a5bb08a0_0 .net *"_ivl_72", 31 0, L_000001f7a5bed540;  1 drivers
v000001f7a5bb1de0_0 .net *"_ivl_74", 6 0, L_000001f7a5bedea0;  1 drivers
L_000001f7a5bf3c48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f7a5bb1f20_0 .net *"_ivl_77", 1 0, L_000001f7a5bf3c48;  1 drivers
v000001f7a5bb1b60_0 .net *"_ivl_78", 0 0, L_000001f7a5bec0a0;  1 drivers
L_000001f7a5bf3a08 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000001f7a5bb09e0_0 .net/2u *"_ivl_8", 6 0, L_000001f7a5bf3a08;  1 drivers
v000001f7a5bb1340_0 .net *"_ivl_82", 31 0, L_000001f7a5bed680;  1 drivers
v000001f7a5bb1660_0 .net *"_ivl_84", 6 0, L_000001f7a5bebe20;  1 drivers
L_000001f7a5bf3c90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f7a5bb18e0_0 .net *"_ivl_87", 1 0, L_000001f7a5bf3c90;  1 drivers
v000001f7a5bb0940_0 .net *"_ivl_90", 0 0, L_000001f7a5bedfe0;  1 drivers
v000001f7a5bb1fc0_0 .net *"_ivl_92", 6 0, L_000001f7a5bee080;  1 drivers
L_000001f7a5bf3cd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f7a5bb0b20_0 .net *"_ivl_95", 1 0, L_000001f7a5bf3cd8;  1 drivers
v000001f7a5bb01c0_0 .net *"_ivl_98", 0 0, L_000001f7a5bee120;  1 drivers
o000001f7a5b59338 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bb1e80_0 .net "branch_is_call", 0 0, o000001f7a5b59338;  0 drivers
o000001f7a5b59368 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bb0bc0_0 .net "branch_is_cond", 0 0, o000001f7a5b59368;  0 drivers
o000001f7a5b59398 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bb13e0_0 .net "branch_is_return", 0 0, o000001f7a5b59398;  0 drivers
o000001f7a5b593c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bb2100_0 .net "branch_mispredict", 0 0, o000001f7a5b593c8;  0 drivers
o000001f7a5b593f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f7a5bb15c0_0 .net "branch_pc", 31 0, o000001f7a5b593f8;  0 drivers
o000001f7a5b59428 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bb1980_0 .net "branch_taken", 0 0, o000001f7a5b59428;  0 drivers
o000001f7a5b59458 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f7a5bb21a0_0 .net "branch_target", 31 0, o000001f7a5b59458;  0 drivers
o000001f7a5b59488 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bb0260_0 .net "branch_valid", 0 0, o000001f7a5b59488;  0 drivers
v000001f7a5bb0c60_0 .net "btb_hit", 0 0, L_000001f7a5a43120;  1 drivers
v000001f7a5bb2380_0 .net "btb_index", 4 0, L_000001f7a5bed4a0;  1 drivers
v000001f7a5bb2420 .array "btb_is_call", 31 0, 0 0;
v000001f7a5bb0300 .array "btb_is_ret", 31 0, 0 0;
v000001f7a5bb03a0_0 .net "btb_pc_tag", 31 0, L_000001f7a5bebec0;  1 drivers
v000001f7a5bb31e0_0 .net "btb_predicted_call", 0 0, L_000001f7a5a455e0;  1 drivers
v000001f7a5bb3be0_0 .net "btb_predicted_ret", 0 0, L_000001f7a5a44b60;  1 drivers
v000001f7a5bb30a0_0 .net "btb_predicted_target", 31 0, L_000001f7a5a457a0;  1 drivers
v000001f7a5bb29c0 .array "btb_tag", 31 0, 31 0;
v000001f7a5bb36e0 .array "btb_target", 31 0, 31 0;
v000001f7a5bb3000 .array "btb_valid", 31 0, 0 0;
v000001f7a5bb3320 .array "chooser", 4095 0, 1 0;
v000001f7a5bb3280_0 .net "chooser_idx", 11 0, L_000001f7a5bf0100;  1 drivers
v000001f7a5bb2b00_0 .net "chooser_state", 1 0, L_000001f7a5a46370;  1 drivers
o000001f7a5b59638 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bb33c0_0 .net "clk", 0 0, o000001f7a5b59638;  0 drivers
o000001f7a5b59668 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001f7a5bb3140_0 .net "funct3", 2 0, o000001f7a5b59668;  0 drivers
v000001f7a5bb2a60_0 .var "ghr", 9 0;
v000001f7a5bb3aa0_0 .net "ghr_shifted", 9 0, L_000001f7a5bf0420;  1 drivers
v000001f7a5bb3780_0 .net "global_idx", 11 0, L_000001f7a5a459d0;  1 drivers
v000001f7a5bb38c0_0 .net "global_pc_idx", 11 0, L_000001f7a5befd40;  1 drivers
v000001f7a5bb3dc0 .array "global_pht", 4095 0, 1 0;
v000001f7a5bb2c40_0 .net "global_pred", 0 0, L_000001f7a5bee3a0;  1 drivers
v000001f7a5bb3d20_0 .var/i "i", 31 0;
v000001f7a5bb2ba0_0 .net "if_is_call", 0 0, L_000001f7a5a465a0;  1 drivers
v000001f7a5bb2ce0_0 .net "if_is_return", 0 0, L_000001f7a5a468b0;  1 drivers
o000001f7a5b59818 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f7a5bb3e60_0 .net "instr", 31 0, o000001f7a5b59818;  0 drivers
v000001f7a5bb3c80_0 .net "is_branch", 0 0, L_000001f7a5beda40;  1 drivers
v000001f7a5bb3a00_0 .net "is_conditional", 0 0, L_000001f7a5a46610;  1 drivers
v000001f7a5bb2920_0 .net "is_jal", 0 0, L_000001f7a5bec6e0;  1 drivers
v000001f7a5bb3f00_0 .net "is_jalr", 0 0, L_000001f7a5becc80;  1 drivers
v000001f7a5bb3820_0 .net "jal_imm", 31 0, L_000001f7a5bed360;  1 drivers
v000001f7a5bb2e20_0 .net "jal_target", 31 0, L_000001f7a5bed400;  1 drivers
v000001f7a5bb2d80_0 .net "link_reg", 0 0, L_000001f7a5a46220;  1 drivers
v000001f7a5bb3fa0 .array "local_bht", 255 0, 9 0;
v000001f7a5bb3960_0 .net "local_bht_idx", 7 0, L_000001f7a5bee260;  1 drivers
v000001f7a5bb3460 .array "local_pht", 1023 0, 1 0;
v000001f7a5bb2ec0_0 .net "local_pht_idx", 9 0, L_000001f7a5a45dc0;  1 drivers
v000001f7a5bb3640_0 .net "local_pred", 0 0, L_000001f7a5befe80;  1 drivers
o000001f7a5b59a28 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000001f7a5bb2f60_0 .net "opcode", 6 0, o000001f7a5b59a28;  0 drivers
o000001f7a5b59a58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f7a5bb3500_0 .net "pc", 31 0, o000001f7a5b59a58;  0 drivers
o000001f7a5b59a88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f7a5bb3b40_0 .net "pc_plus4", 31 0, o000001f7a5b59a88;  0 drivers
v000001f7a5bb35a0_0 .var "predict_taken", 0 0;
v000001f7a5b8abf0_0 .var "predict_target", 31 0;
v000001f7a5b88df0_0 .var "predict_valid", 0 0;
v000001f7a5b8a1f0_0 .net "ra_reg", 0 0, L_000001f7a5bedae0;  1 drivers
v000001f7a5b8a0b0_0 .var "ras_ptr", 3 0;
v000001f7a5b8a6f0 .array "ras_stack", 15 0, 31 0;
v000001f7a5b88b70_0 .net "ras_top", 31 0, L_000001f7a5bf0240;  1 drivers
v000001f7a5b89b10_0 .net "ras_valid", 0 0, L_000001f7a5bf0380;  1 drivers
o000001f7a5b59c08 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001f7a5b88710_0 .net "rd", 4 0, o000001f7a5b59c08;  0 drivers
o000001f7a5b59c38 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001f7a5b891b0_0 .net "rs1", 4 0, o000001f7a5b59c38;  0 drivers
o000001f7a5b59c68 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5b896b0_0 .net "rst_n", 0 0, o000001f7a5b59c68;  0 drivers
v000001f7a5b89250_0 .net "tournament_pred", 0 0, L_000001f7a5bef5c0;  1 drivers
v000001f7a5b887b0_0 .net "upd_btb_idx", 4 0, L_000001f7a5bef160;  1 drivers
v000001f7a5b8a830_0 .net "upd_btb_tag", 31 0, L_000001f7a5bee4e0;  1 drivers
v000001f7a5b89110_0 .net "upd_chooser_idx", 11 0, L_000001f7a5beff20;  1 drivers
v000001f7a5b8a5b0_0 .net "upd_global_idx", 11 0, L_000001f7a5a0c4b0;  1 drivers
v000001f7a5b8a650_0 .net "upd_global_pc_idx", 11 0, L_000001f7a5bee440;  1 drivers
v000001f7a5b8a790_0 .net "upd_local_bht_idx", 7 0, L_000001f7a5bf06a0;  1 drivers
v000001f7a5b8a150_0 .net "upd_local_pht_idx", 9 0, L_000001f7a55a5890;  1 drivers
E_000001f7a5b39680/0 .event negedge, v000001f7a5b896b0_0;
E_000001f7a5b39680/1 .event posedge, v000001f7a5bb33c0_0;
E_000001f7a5b39680 .event/or E_000001f7a5b39680/0, E_000001f7a5b39680/1;
E_000001f7a5b3a940/0 .event anyedge, v000001f7a5bb3b40_0, v000001f7a5bb2ce0_0, v000001f7a5b89b10_0, v000001f7a5b88b70_0;
E_000001f7a5b3a940/1 .event anyedge, v000001f7a5bb2ba0_0, v000001f7a5bb2920_0, v000001f7a5bb2e20_0, v000001f7a5bb0c60_0;
E_000001f7a5b3a940/2 .event anyedge, v000001f7a5bb30a0_0, v000001f7a5bb3c80_0, v000001f7a5b89250_0, v000001f7a5bb3f00_0;
E_000001f7a5b3a940 .event/or E_000001f7a5b3a940/0, E_000001f7a5b3a940/1, E_000001f7a5b3a940/2;
L_000001f7a5beda40 .cmp/eq 7, o000001f7a5b59a28, L_000001f7a5bf3978;
L_000001f7a5bec6e0 .cmp/eq 7, o000001f7a5b59a28, L_000001f7a5bf39c0;
L_000001f7a5becc80 .cmp/eq 7, o000001f7a5b59a28, L_000001f7a5bf3a08;
L_000001f7a5bedae0 .cmp/eq 5, o000001f7a5b59c38, L_000001f7a5bf3a50;
L_000001f7a5bec960 .cmp/eq 5, o000001f7a5b59c08, L_000001f7a5bf3a98;
L_000001f7a5bed040 .cmp/eq 5, o000001f7a5b59c08, L_000001f7a5bf3ae0;
L_000001f7a5bed7c0 .cmp/eq 5, o000001f7a5b59c08, L_000001f7a5bf3b28;
L_000001f7a5bedb80 .part o000001f7a5b59818, 31, 1;
LS_000001f7a5becdc0_0_0 .concat [ 1 1 1 1], L_000001f7a5bedb80, L_000001f7a5bedb80, L_000001f7a5bedb80, L_000001f7a5bedb80;
LS_000001f7a5becdc0_0_4 .concat [ 1 1 1 1], L_000001f7a5bedb80, L_000001f7a5bedb80, L_000001f7a5bedb80, L_000001f7a5bedb80;
LS_000001f7a5becdc0_0_8 .concat [ 1 1 1 0], L_000001f7a5bedb80, L_000001f7a5bedb80, L_000001f7a5bedb80;
L_000001f7a5becdc0 .concat [ 4 4 3 0], LS_000001f7a5becdc0_0_0, LS_000001f7a5becdc0_0_4, LS_000001f7a5becdc0_0_8;
L_000001f7a5bebd80 .part o000001f7a5b59818, 31, 1;
L_000001f7a5bed0e0 .part o000001f7a5b59818, 12, 8;
L_000001f7a5bed180 .part o000001f7a5b59818, 20, 1;
L_000001f7a5bed2c0 .part o000001f7a5b59818, 21, 10;
LS_000001f7a5bed360_0_0 .concat [ 1 10 1 8], L_000001f7a5bf3b70, L_000001f7a5bed2c0, L_000001f7a5bed180, L_000001f7a5bed0e0;
LS_000001f7a5bed360_0_4 .concat [ 1 11 0 0], L_000001f7a5bebd80, L_000001f7a5becdc0;
L_000001f7a5bed360 .concat [ 20 12 0 0], LS_000001f7a5bed360_0_0, LS_000001f7a5bed360_0_4;
L_000001f7a5bed400 .arith/sum 32, o000001f7a5b59a58, L_000001f7a5bed360;
L_000001f7a5bed4a0 .part o000001f7a5b59a58, 2, 5;
L_000001f7a5bedcc0 .part o000001f7a5b59a58, 7, 25;
L_000001f7a5bebec0 .concat [ 25 7 0 0], L_000001f7a5bedcc0, L_000001f7a5bf3bb8;
L_000001f7a5bed5e0 .array/port v000001f7a5bb3000, L_000001f7a5bedd60;
L_000001f7a5bedd60 .concat [ 5 2 0 0], L_000001f7a5bed4a0, L_000001f7a5bf3c00;
L_000001f7a5bed540 .array/port v000001f7a5bb29c0, L_000001f7a5bedea0;
L_000001f7a5bedea0 .concat [ 5 2 0 0], L_000001f7a5bed4a0, L_000001f7a5bf3c48;
L_000001f7a5bec0a0 .cmp/eq 32, L_000001f7a5bed540, L_000001f7a5bebec0;
L_000001f7a5bed680 .array/port v000001f7a5bb36e0, L_000001f7a5bebe20;
L_000001f7a5bebe20 .concat [ 5 2 0 0], L_000001f7a5bed4a0, L_000001f7a5bf3c90;
L_000001f7a5bedfe0 .array/port v000001f7a5bb2420, L_000001f7a5bee080;
L_000001f7a5bee080 .concat [ 5 2 0 0], L_000001f7a5bed4a0, L_000001f7a5bf3cd8;
L_000001f7a5bee120 .array/port v000001f7a5bb0300, L_000001f7a5bebf60;
L_000001f7a5bebf60 .concat [ 5 2 0 0], L_000001f7a5bed4a0, L_000001f7a5bf3d20;
L_000001f7a5bee260 .part o000001f7a5b59a58, 2, 8;
L_000001f7a5befca0 .array/port v000001f7a5bb3fa0, L_000001f7a5bef660;
L_000001f7a5bef660 .concat [ 8 2 0 0], L_000001f7a5bee260, L_000001f7a5bf3d68;
L_000001f7a5beffc0 .array/port v000001f7a5bb3460, L_000001f7a5bef8e0;
L_000001f7a5bef8e0 .concat [ 10 2 0 0], L_000001f7a5a45dc0, L_000001f7a5bf3db0;
L_000001f7a5befe80 .part L_000001f7a5beffc0, 1, 1;
L_000001f7a5befd40 .part o000001f7a5b59a58, 2, 12;
L_000001f7a5bf02e0 .part v000001f7a5bb2a60_0, 0, 10;
L_000001f7a5bee6c0 .concat [ 2 10 0 0], L_000001f7a5bf3df8, L_000001f7a5bf02e0;
L_000001f7a5beea80 .array/port v000001f7a5bb3dc0, L_000001f7a5befde0;
L_000001f7a5befde0 .concat [ 12 2 0 0], L_000001f7a5a459d0, L_000001f7a5bf3e40;
L_000001f7a5bee3a0 .part L_000001f7a5beea80, 1, 1;
L_000001f7a5bf0100 .part o000001f7a5b59a58, 2, 12;
L_000001f7a5bee300 .array/port v000001f7a5bb3320, L_000001f7a5bee1c0;
L_000001f7a5bee1c0 .concat [ 12 2 0 0], L_000001f7a5bf0100, L_000001f7a5bf3e88;
L_000001f7a5bf07e0 .part L_000001f7a5a46370, 1, 1;
L_000001f7a5bef5c0 .functor MUXZ 1, L_000001f7a5bee3a0, L_000001f7a5befe80, L_000001f7a5a46140, C4<>;
L_000001f7a5bef840 .concat [ 4 28 0 0], v000001f7a5b8a0b0_0, L_000001f7a5bf3f18;
L_000001f7a5bef020 .cmp/gt 32, L_000001f7a5bef840, L_000001f7a5bf3f60;
L_000001f7a5bee8a0 .array/port v000001f7a5b8a6f0, L_000001f7a5bf01a0;
L_000001f7a5bef200 .concat [ 4 29 0 0], v000001f7a5b8a0b0_0, L_000001f7a5bf3fa8;
L_000001f7a5bf01a0 .arith/sub 33, L_000001f7a5bef200, L_000001f7a5bf3ff0;
L_000001f7a5bf0240 .functor MUXZ 32, o000001f7a5b59a88, L_000001f7a5bee8a0, L_000001f7a5bef020, C4<>;
L_000001f7a5bf0600 .concat [ 4 28 0 0], v000001f7a5b8a0b0_0, L_000001f7a5bf4038;
L_000001f7a5bf0380 .cmp/gt 32, L_000001f7a5bf0600, L_000001f7a5bf4080;
L_000001f7a5bf06a0 .part o000001f7a5b593f8, 2, 8;
L_000001f7a5bee440 .part o000001f7a5b593f8, 2, 12;
L_000001f7a5beff20 .part o000001f7a5b593f8, 2, 12;
L_000001f7a5bef160 .part o000001f7a5b593f8, 2, 5;
L_000001f7a5bee620 .part o000001f7a5b593f8, 7, 25;
L_000001f7a5bee4e0 .concat [ 25 7 0 0], L_000001f7a5bee620, L_000001f7a5bf40c8;
L_000001f7a5beeda0 .array/port v000001f7a5bb3fa0, L_000001f7a5bee580;
L_000001f7a5bee580 .concat [ 8 2 0 0], L_000001f7a5bf06a0, L_000001f7a5bf4110;
L_000001f7a5bee760 .part v000001f7a5bb2a60_0, 0, 9;
L_000001f7a5bf0420 .concat [ 1 9 0 0], L_000001f7a5bf4158, L_000001f7a5bee760;
L_000001f7a5bee940 .part L_000001f7a5bf0420, 0, 10;
L_000001f7a5bef520 .concat [ 2 10 0 0], L_000001f7a5bf41a0, L_000001f7a5bee940;
S_000001f7a5b56b00 .scope module, "csr_reg" "csr_reg" 3 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "csr_addr";
    .port_info 3 /INPUT 32 "csr_wdata";
    .port_info 4 /OUTPUT 32 "csr_rdata";
    .port_info 5 /INPUT 1 "csr_we";
    .port_info 6 /INPUT 2 "csr_op";
    .port_info 7 /INPUT 1 "exception_valid";
    .port_info 8 /INPUT 32 "exception_pc";
    .port_info 9 /INPUT 32 "exception_cause";
    .port_info 10 /INPUT 32 "exception_val";
    .port_info 11 /INPUT 1 "mret_exec";
    .port_info 12 /INPUT 1 "timer_interrupt";
    .port_info 13 /INPUT 1 "external_interrupt";
    .port_info 14 /INPUT 1 "software_interrupt";
    .port_info 15 /OUTPUT 32 "mtvec_out";
    .port_info 16 /OUTPUT 32 "mepc_out";
    .port_info 17 /OUTPUT 1 "global_ie";
    .port_info 18 /OUTPUT 1 "trap_taken";
P_000001f7a560a9c0 .param/l "CSR_MARCHID" 1 3 59, C4<111100010010>;
P_000001f7a560a9f8 .param/l "CSR_MCAUSE" 1 3 51, C4<001101000010>;
P_000001f7a560aa30 .param/l "CSR_MCYCLE" 1 3 54, C4<101100000000>;
P_000001f7a560aa68 .param/l "CSR_MCYCLEH" 1 3 56, C4<101110000000>;
P_000001f7a560aaa0 .param/l "CSR_MEDELEG" 1 3 45, C4<001100000010>;
P_000001f7a560aad8 .param/l "CSR_MEPC" 1 3 50, C4<001101000001>;
P_000001f7a560ab10 .param/l "CSR_MHARTID" 1 3 61, C4<111100010100>;
P_000001f7a560ab48 .param/l "CSR_MIDELEG" 1 3 46, C4<001100000011>;
P_000001f7a560ab80 .param/l "CSR_MIE" 1 3 47, C4<001100000100>;
P_000001f7a560abb8 .param/l "CSR_MIMPID" 1 3 60, C4<111100010011>;
P_000001f7a560abf0 .param/l "CSR_MINSTRET" 1 3 55, C4<101100000010>;
P_000001f7a560ac28 .param/l "CSR_MINSTRETH" 1 3 57, C4<101110000010>;
P_000001f7a560ac60 .param/l "CSR_MIP" 1 3 53, C4<001101000100>;
P_000001f7a560ac98 .param/l "CSR_MISA" 1 3 44, C4<001100000001>;
P_000001f7a560acd0 .param/l "CSR_MSCRATCH" 1 3 49, C4<001101000000>;
P_000001f7a560ad08 .param/l "CSR_MSTATUS" 1 3 43, C4<001100000000>;
P_000001f7a560ad40 .param/l "CSR_MTVAL" 1 3 52, C4<001101000011>;
P_000001f7a560ad78 .param/l "CSR_MTVEC" 1 3 48, C4<001100000101>;
P_000001f7a560adb0 .param/l "CSR_MVENDORID" 1 3 58, C4<111100010001>;
L_000001f7a5c4eee0 .functor AND 1, L_000001f7a5bef7a0, L_000001f7a5bf0060, C4<1>, C4<1>;
L_000001f7a5c4e380 .functor AND 1, L_000001f7a5beed00, L_000001f7a5beeb20, C4<1>, C4<1>;
L_000001f7a5c4deb0 .functor OR 1, L_000001f7a5c4eee0, L_000001f7a5c4e380, C4<0>, C4<0>;
L_000001f7a5c4e1c0 .functor AND 1, L_000001f7a5bef0c0, L_000001f7a5bf04c0, C4<1>, C4<1>;
L_000001f7a5c4e7e0 .functor OR 1, L_000001f7a5c4deb0, L_000001f7a5c4e1c0, C4<0>, C4<0>;
L_000001f7a5c4d5f0 .functor AND 1, L_000001f7a5bef700, L_000001f7a5c4e7e0, C4<1>, C4<1>;
o000001f7a5b5a6b8 .functor BUFZ 1, C4<z>; HiZ drive
L_000001f7a5c4f030 .functor OR 1, o000001f7a5b5a6b8, L_000001f7a5c4d5f0, C4<0>, C4<0>;
L_000001f7a5c4eb60 .functor BUFZ 1, L_000001f7a5bef700, C4<0>, C4<0>, C4<0>;
L_000001f7a5c4e2a0 .functor BUFZ 32, v000001f7a5b8b7d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f7a5c4dc80 .functor BUFZ 32, v000001f7a5b8a290_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000001f7a5b5a598 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000001f7a5c4e850 .functor OR 32, v000001f7a5b8a510_0, o000001f7a5b5a598, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f7a5c4e4d0 .functor NOT 32, o000001f7a5b5a598, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f7a5c4d660 .functor AND 32, v000001f7a5b8a510_0, L_000001f7a5c4e4d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001f7a5b89ed0_0 .net *"_ivl_19", 0 0, L_000001f7a5c4eee0;  1 drivers
v000001f7a5b894d0_0 .net *"_ivl_21", 0 0, L_000001f7a5c4e380;  1 drivers
v000001f7a5b88c10_0 .net *"_ivl_23", 0 0, L_000001f7a5c4deb0;  1 drivers
v000001f7a5b89f70_0 .net *"_ivl_25", 0 0, L_000001f7a5c4e1c0;  1 drivers
v000001f7a5b892f0_0 .net *"_ivl_27", 0 0, L_000001f7a5c4e7e0;  1 drivers
L_000001f7a5bf41e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f7a5b89390_0 .net/2u *"_ivl_38", 1 0, L_000001f7a5bf41e8;  1 drivers
v000001f7a5b89430_0 .net *"_ivl_40", 0 0, L_000001f7a5bee800;  1 drivers
L_000001f7a5bf4230 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f7a5b88670_0 .net/2u *"_ivl_42", 1 0, L_000001f7a5bf4230;  1 drivers
v000001f7a5b88850_0 .net *"_ivl_44", 0 0, L_000001f7a5beebc0;  1 drivers
v000001f7a5b8ac90_0 .net *"_ivl_46", 31 0, L_000001f7a5c4e850;  1 drivers
L_000001f7a5bf4278 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001f7a5b88e90_0 .net/2u *"_ivl_48", 1 0, L_000001f7a5bf4278;  1 drivers
v000001f7a5b8aab0_0 .net *"_ivl_50", 0 0, L_000001f7a5bee9e0;  1 drivers
v000001f7a5b88990_0 .net *"_ivl_52", 31 0, L_000001f7a5c4e4d0;  1 drivers
v000001f7a5b89570_0 .net *"_ivl_54", 31 0, L_000001f7a5c4d660;  1 drivers
v000001f7a5b8a970_0 .net *"_ivl_56", 31 0, L_000001f7a5bf0560;  1 drivers
v000001f7a5b888f0_0 .net *"_ivl_58", 31 0, L_000001f7a5beec60;  1 drivers
o000001f7a5b5a4d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5b89610_0 .net "clk", 0 0, o000001f7a5b5a4d8;  0 drivers
o000001f7a5b5a508 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v000001f7a5b89750_0 .net "csr_addr", 11 0, o000001f7a5b5a508;  0 drivers
o000001f7a5b5a538 .functor BUFZ 2, C4<zz>; HiZ drive
v000001f7a5b88530_0 .net "csr_op", 1 0, o000001f7a5b5a538;  0 drivers
v000001f7a5b8a510_0 .var "csr_rdata", 31 0;
v000001f7a5b89bb0_0 .net "csr_wdata", 31 0, o000001f7a5b5a598;  0 drivers
o000001f7a5b5a5c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5b88fd0_0 .net "csr_we", 0 0, o000001f7a5b5a5c8;  0 drivers
v000001f7a5b897f0_0 .net "csr_write_data", 31 0, L_000001f7a5bf0880;  1 drivers
o000001f7a5b5a628 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f7a5b88f30_0 .net "exception_cause", 31 0, o000001f7a5b5a628;  0 drivers
o000001f7a5b5a658 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f7a5b88a30_0 .net "exception_pc", 31 0, o000001f7a5b5a658;  0 drivers
o000001f7a5b5a688 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f7a5b89c50_0 .net "exception_val", 31 0, o000001f7a5b5a688;  0 drivers
v000001f7a5b89890_0 .net "exception_valid", 0 0, o000001f7a5b5a6b8;  0 drivers
o000001f7a5b5a6e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5b8a8d0_0 .net "external_interrupt", 0 0, o000001f7a5b5a6e8;  0 drivers
v000001f7a5b88ad0_0 .net "global_ie", 0 0, L_000001f7a5c4eb60;  1 drivers
v000001f7a5b89930_0 .net "interrupt_taken", 0 0, L_000001f7a5c4d5f0;  1 drivers
v000001f7a5b88cb0_0 .var "mcause", 31 0;
v000001f7a5b8a010_0 .var "mcycle", 63 0;
v000001f7a5b8aa10_0 .var "medeleg", 31 0;
v000001f7a5b8a290_0 .var "mepc", 31 0;
v000001f7a5b899d0_0 .net "mepc_out", 31 0, L_000001f7a5c4dc80;  1 drivers
v000001f7a5b89a70_0 .var "mideleg", 31 0;
v000001f7a5b89e30_0 .var "mie", 31 0;
v000001f7a5b88d50_0 .net "mie_meie", 0 0, L_000001f7a5bef7a0;  1 drivers
v000001f7a5b89cf0_0 .net "mie_msie", 0 0, L_000001f7a5bef0c0;  1 drivers
v000001f7a5b89d90_0 .net "mie_mtie", 0 0, L_000001f7a5beed00;  1 drivers
v000001f7a5b8ab50_0 .var "minstret", 63 0;
v000001f7a5b8a330_0 .var "mip", 31 0;
v000001f7a5b89070_0 .net "mip_meip", 0 0, L_000001f7a5bf0060;  1 drivers
v000001f7a5b8a3d0_0 .net "mip_msip", 0 0, L_000001f7a5bf04c0;  1 drivers
v000001f7a5b8a470_0 .net "mip_mtip", 0 0, L_000001f7a5beeb20;  1 drivers
v000001f7a5b885d0_0 .var "misa", 31 0;
o000001f7a5b5aa78 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5b8b730_0 .net "mret_exec", 0 0, o000001f7a5b5aa78;  0 drivers
v000001f7a5b8bd70_0 .var "mscratch", 31 0;
v000001f7a5b8c270_0 .var "mstatus", 31 0;
v000001f7a5b8b910_0 .net "mstatus_mie", 0 0, L_000001f7a5bef700;  1 drivers
v000001f7a5b8bff0_0 .net "mstatus_mpie", 0 0, L_000001f7a5befac0;  1 drivers
v000001f7a5b8bb90_0 .net "mstatus_mpp", 1 0, L_000001f7a5bf0740;  1 drivers
v000001f7a5b8b870_0 .var "mtval", 31 0;
v000001f7a5b8b7d0_0 .var "mtvec", 31 0;
v000001f7a5b8b550_0 .net "mtvec_out", 31 0, L_000001f7a5c4e2a0;  1 drivers
o000001f7a5b5ac28 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5b8bcd0_0 .net "rst_n", 0 0, o000001f7a5b5ac28;  0 drivers
o000001f7a5b5ac58 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5b8b190_0 .net "software_interrupt", 0 0, o000001f7a5b5ac58;  0 drivers
o000001f7a5b5ac88 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5b8ad30_0 .net "timer_interrupt", 0 0, o000001f7a5b5ac88;  0 drivers
v000001f7a5b8b0f0_0 .net "trap_taken", 0 0, L_000001f7a5c4f030;  1 drivers
E_000001f7a5b3aa00/0 .event negedge, v000001f7a5b8bcd0_0;
E_000001f7a5b3aa00/1 .event posedge, v000001f7a5b89610_0;
E_000001f7a5b3aa00 .event/or E_000001f7a5b3aa00/0, E_000001f7a5b3aa00/1;
E_000001f7a5b3aa40/0 .event anyedge, v000001f7a5b89750_0, v000001f7a5b8c270_0, v000001f7a5b885d0_0, v000001f7a5b8aa10_0;
E_000001f7a5b3aa40/1 .event anyedge, v000001f7a5b89a70_0, v000001f7a5b89e30_0, v000001f7a5b8b7d0_0, v000001f7a5b8bd70_0;
E_000001f7a5b3aa40/2 .event anyedge, v000001f7a5b8a290_0, v000001f7a5b88cb0_0, v000001f7a5b8b870_0, v000001f7a5b8a330_0;
E_000001f7a5b3aa40/3 .event anyedge, v000001f7a5b8a010_0, v000001f7a5b8ab50_0;
E_000001f7a5b3aa40 .event/or E_000001f7a5b3aa40/0, E_000001f7a5b3aa40/1, E_000001f7a5b3aa40/2, E_000001f7a5b3aa40/3;
L_000001f7a5bef700 .part v000001f7a5b8c270_0, 3, 1;
L_000001f7a5befac0 .part v000001f7a5b8c270_0, 7, 1;
L_000001f7a5bf0740 .part v000001f7a5b8c270_0, 11, 2;
L_000001f7a5bef0c0 .part v000001f7a5b89e30_0, 3, 1;
L_000001f7a5beed00 .part v000001f7a5b89e30_0, 7, 1;
L_000001f7a5bef7a0 .part v000001f7a5b89e30_0, 11, 1;
L_000001f7a5bf04c0 .part v000001f7a5b8a330_0, 3, 1;
L_000001f7a5beeb20 .part v000001f7a5b8a330_0, 7, 1;
L_000001f7a5bf0060 .part v000001f7a5b8a330_0, 11, 1;
L_000001f7a5bee800 .cmp/eq 2, o000001f7a5b5a538, L_000001f7a5bf41e8;
L_000001f7a5beebc0 .cmp/eq 2, o000001f7a5b5a538, L_000001f7a5bf4230;
L_000001f7a5bee9e0 .cmp/eq 2, o000001f7a5b5a538, L_000001f7a5bf4278;
L_000001f7a5bf0560 .functor MUXZ 32, o000001f7a5b5a598, L_000001f7a5c4d660, L_000001f7a5bee9e0, C4<>;
L_000001f7a5beec60 .functor MUXZ 32, L_000001f7a5bf0560, L_000001f7a5c4e850, L_000001f7a5beebc0, C4<>;
L_000001f7a5bf0880 .functor MUXZ 32, L_000001f7a5beec60, o000001f7a5b5a598, L_000001f7a5bee800, C4<>;
S_000001f7a5b56c90 .scope module, "data_bram" "data_bram" 4 15;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 14 "addr";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 1 "re";
    .port_info 7 /INPUT 3 "size";
    .port_info 8 /INPUT 1 "unsigned_flag";
P_000001f7a5b17440 .param/l "ADDR_WIDTH" 0 4 16, +C4<00000000000000000000000000001110>;
P_000001f7a5b17478 .param/l "AW" 1 4 37, +C4<000000000000000000000000000001100>;
P_000001f7a5b174b0 .param/l "DATA_WIDTH" 0 4 17, +C4<00000000000000000000000000100000>;
P_000001f7a5b174e8 .param/str "INIT_FILE" 0 4 18, "\000";
P_000001f7a5b17520 .param/l "MEM_DEPTH" 1 4 36, +C4<00000000000000000000000000000001000000000000>;
o000001f7a5b5b078 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v000001f7a5b8be10_0 .net "addr", 13 0, o000001f7a5b5b078;  0 drivers
v000001f7a5b8c090_0 .var "byte0", 7 0;
v000001f7a5b8beb0_0 .var "byte1", 7 0;
v000001f7a5b8af10_0 .var "byte2", 7 0;
v000001f7a5b8bc30_0 .var "byte3", 7 0;
v000001f7a5b8b050_0 .net "byte_addr", 1 0, L_000001f7a5befb60;  1 drivers
v000001f7a5b8b9b0_0 .var "byte_en", 3 0;
o000001f7a5b5b1c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5b8b690_0 .net "clk", 0 0, o000001f7a5b5b1c8;  0 drivers
o000001f7a5b5b1f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f7a5b8b230_0 .net "din", 31 0, o000001f7a5b5b1f8;  0 drivers
v000001f7a5b8b2d0_0 .var "dout", 31 0;
v000001f7a5b8b370_0 .var/i "i", 31 0;
v000001f7a5b8b410 .array "mem", 4095 0, 31 0;
v000001f7a5b8c130_0 .var "raw_data", 31 0;
o000001f7a5b5b2b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5b8c310_0 .net "re", 0 0, o000001f7a5b5b2b8;  0 drivers
o000001f7a5b5b2e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5b8bf50_0 .net "rst_n", 0 0, o000001f7a5b5b2e8;  0 drivers
o000001f7a5b5b318 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001f7a5b8c3b0_0 .net "size", 2 0, o000001f7a5b5b318;  0 drivers
o000001f7a5b5b348 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5b8ba50_0 .net "unsigned_flag", 0 0, o000001f7a5b5b348;  0 drivers
o000001f7a5b5b378 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5b8b4b0_0 .net "we", 0 0, o000001f7a5b5b378;  0 drivers
v000001f7a5b8ae70_0 .net "word_addr", 11 0, L_000001f7a5bf0920;  1 drivers
v000001f7a5b8b5f0_0 .var "write_data", 31 0;
E_000001f7a5b3aac0/0 .event anyedge, v000001f7a5b8c130_0, v000001f7a5b8c3b0_0, v000001f7a5b8b050_0, v000001f7a5b8ba50_0;
E_000001f7a5b3aac0/1 .event anyedge, v000001f7a5b8c090_0, v000001f7a5b8beb0_0, v000001f7a5b8af10_0, v000001f7a5b8bc30_0;
E_000001f7a5b3aac0 .event/or E_000001f7a5b3aac0/0, E_000001f7a5b3aac0/1;
E_000001f7a5b3bbc0/0 .event negedge, v000001f7a5b8bf50_0;
E_000001f7a5b3bbc0/1 .event posedge, v000001f7a5b8b690_0;
E_000001f7a5b3bbc0 .event/or E_000001f7a5b3bbc0/0, E_000001f7a5b3bbc0/1;
E_000001f7a5b3bd00 .event anyedge, v000001f7a5b8c3b0_0, v000001f7a5b8b050_0, v000001f7a5b8b230_0;
E_000001f7a5b3bec0 .event anyedge, v000001f7a5b8c3b0_0, v000001f7a5b8b050_0;
L_000001f7a5bf0920 .part o000001f7a5b5b078, 2, 12;
L_000001f7a5befb60 .part o000001f7a5b5b078, 0, 2;
S_000001f7a55c5090 .scope module, "data_bram_sync_read" "data_bram_sync_read" 4 187;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 14 "addr";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 1 "re";
    .port_info 7 /INPUT 3 "size";
    .port_info 8 /INPUT 1 "unsigned_flag";
P_000001f7a5b14500 .param/l "ADDR_WIDTH" 0 4 188, +C4<00000000000000000000000000001110>;
P_000001f7a5b14538 .param/l "AW" 1 4 205, +C4<000000000000000000000000000001100>;
P_000001f7a5b14570 .param/l "DATA_WIDTH" 0 4 189, +C4<00000000000000000000000000100000>;
P_000001f7a5b145a8 .param/str "INIT_FILE" 0 4 190, "\000";
P_000001f7a5b145e0 .param/l "MEM_DEPTH" 1 4 204, +C4<00000000000000000000000000000001000000000000>;
o000001f7a5b5b5b8 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v000001f7a5b8c1d0_0 .net "addr", 13 0, o000001f7a5b5b5b8;  0 drivers
v000001f7a5b8add0_0 .net "byte_addr", 1 0, L_000001f7a5bef2a0;  1 drivers
v000001f7a5b8baf0_0 .var "byte_addr_reg", 1 0;
v000001f7a5b34970_0 .var "byte_en", 3 0;
o000001f7a5b5b678 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bc4950_0 .net "clk", 0 0, o000001f7a5b5b678;  0 drivers
o000001f7a5b5b6a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f7a5bc4bd0_0 .net "din", 31 0, o000001f7a5b5b6a8;  0 drivers
v000001f7a5bc6b10_0 .var "dout", 31 0;
v000001f7a5bc6890_0 .var/i "i", 31 0;
v000001f7a5bc49f0 .array "mem", 4095 0, 31 0;
o000001f7a5b5b738 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bc5fd0_0 .net "re", 0 0, o000001f7a5b5b738;  0 drivers
v000001f7a5bc4a90_0 .var "read_data_reg", 31 0;
v000001f7a5bc6e30_0 .var "read_valid", 0 0;
o000001f7a5b5b7c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bc6070_0 .net "rst_n", 0 0, o000001f7a5b5b7c8;  0 drivers
o000001f7a5b5b7f8 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001f7a5bc58f0_0 .net "size", 2 0, o000001f7a5b5b7f8;  0 drivers
v000001f7a5bc4f90_0 .var "size_reg", 2 0;
o000001f7a5b5b858 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bc6390_0 .net "unsigned_flag", 0 0, o000001f7a5b5b858;  0 drivers
v000001f7a5bc55d0_0 .var "unsigned_reg", 0 0;
o000001f7a5b5b8b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bc5670_0 .net "we", 0 0, o000001f7a5b5b8b8;  0 drivers
v000001f7a5bc5530_0 .net "word_addr", 11 0, L_000001f7a5beee40;  1 drivers
v000001f7a5bc4b30_0 .var "write_data", 31 0;
E_000001f7a5b3b9c0/0 .event anyedge, v000001f7a5bc6e30_0, v000001f7a5bc4f90_0, v000001f7a5b8baf0_0, v000001f7a5bc55d0_0;
E_000001f7a5b3b9c0/1 .event anyedge, v000001f7a5bc4a90_0;
E_000001f7a5b3b9c0 .event/or E_000001f7a5b3b9c0/0, E_000001f7a5b3b9c0/1;
E_000001f7a5b3b7c0/0 .event negedge, v000001f7a5bc6070_0;
E_000001f7a5b3b7c0/1 .event posedge, v000001f7a5bc4950_0;
E_000001f7a5b3b7c0 .event/or E_000001f7a5b3b7c0/0, E_000001f7a5b3b7c0/1;
E_000001f7a5b3b680 .event posedge, v000001f7a5bc4950_0;
E_000001f7a5b3b580 .event anyedge, v000001f7a5bc58f0_0, v000001f7a5b8add0_0, v000001f7a5bc4bd0_0;
E_000001f7a5b3bf00 .event anyedge, v000001f7a5bc58f0_0, v000001f7a5b8add0_0;
L_000001f7a5beee40 .part o000001f7a5b5b5b8, 2, 12;
L_000001f7a5bef2a0 .part o000001f7a5b5b5b8, 0, 2;
S_000001f7a55c5220 .scope module, "if_stage" "if_stage" 5 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pc_stall";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 32 "pc_target";
    .port_info 5 /OUTPUT 32 "imem_addr";
    .port_info 6 /INPUT 32 "imem_data";
    .port_info 7 /OUTPUT 32 "pc_out";
    .port_info 8 /OUTPUT 32 "pc_plus4_out";
    .port_info 9 /OUTPUT 32 "instr_out";
L_000001f7a5c4dcf0 .functor BUFZ 32, v000001f7a5bc6930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f7a5bf42c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001f7a5bc6bb0_0 .net/2u *"_ivl_0", 31 0, L_000001f7a5bf42c0;  1 drivers
o000001f7a5b5bb28 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bc6d90_0 .net "clk", 0 0, o000001f7a5b5bb28;  0 drivers
v000001f7a5bc4c70_0 .net "imem_addr", 31 0, L_000001f7a5c4dcf0;  1 drivers
o000001f7a5b5bb88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f7a5bc6250_0 .net "imem_data", 31 0, o000001f7a5b5bb88;  0 drivers
v000001f7a5bc6c50_0 .var "instr_out", 31 0;
v000001f7a5bc6930_0 .var "pc", 31 0;
v000001f7a5bc62f0_0 .net "pc_next", 31 0, L_000001f7a5beef80;  1 drivers
v000001f7a5bc5350_0 .var "pc_out", 31 0;
v000001f7a5bc5990_0 .net "pc_plus4", 31 0, L_000001f7a5beeee0;  1 drivers
v000001f7a5bc6110_0 .var "pc_plus4_out", 31 0;
o000001f7a5b5bcd8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bc67f0_0 .net "pc_src", 0 0, o000001f7a5b5bcd8;  0 drivers
o000001f7a5b5bd08 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bc5f30_0 .net "pc_stall", 0 0, o000001f7a5b5bd08;  0 drivers
o000001f7a5b5bd38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f7a5bc6cf0_0 .net "pc_target", 31 0, o000001f7a5b5bd38;  0 drivers
o000001f7a5b5bd68 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bc6ed0_0 .net "rst_n", 0 0, o000001f7a5b5bd68;  0 drivers
E_000001f7a5b3bd80/0 .event negedge, v000001f7a5bc6ed0_0;
E_000001f7a5b3bd80/1 .event posedge, v000001f7a5bc6d90_0;
E_000001f7a5b3bd80 .event/or E_000001f7a5b3bd80/0, E_000001f7a5b3bd80/1;
L_000001f7a5beeee0 .arith/sum 32, v000001f7a5bc6930_0, L_000001f7a5bf42c0;
L_000001f7a5beef80 .functor MUXZ 32, L_000001f7a5beeee0, o000001f7a5b5bd38, o000001f7a5b5bcd8, C4<>;
S_000001f7a55c53b0 .scope module, "inst_bram" "inst_bram" 6 14;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "addr_a";
    .port_info 3 /OUTPUT 32 "dout_a";
    .port_info 4 /INPUT 1 "we_b";
    .port_info 5 /INPUT 12 "addr_b";
    .port_info 6 /INPUT 32 "din_b";
    .port_info 7 /INPUT 4 "be_b";
P_000001f7a5b15820 .param/l "ADDR_WIDTH" 0 6 15, +C4<00000000000000000000000000001100>;
P_000001f7a5b15858 .param/l "AW" 1 6 37, +C4<000000000000000000000000000001010>;
P_000001f7a5b15890 .param/l "DATA_WIDTH" 0 6 16, +C4<00000000000000000000000000100000>;
P_000001f7a5b158c8 .param/str "INIT_FILE" 0 6 17, "\000";
P_000001f7a5b15900 .param/l "MEM_DEPTH" 1 6 36, +C4<000000000000000000000000000000010000000000>;
L_000001f7a5c4ee00 .functor BUFZ 32, L_000001f7a5bef480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f7a5bc6430_0 .net *"_ivl_4", 31 0, L_000001f7a5bef480;  1 drivers
v000001f7a5bc5e90_0 .net *"_ivl_6", 11 0, L_000001f7a5bef980;  1 drivers
L_000001f7a5bf4308 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f7a5bc64d0_0 .net *"_ivl_9", 1 0, L_000001f7a5bf4308;  1 drivers
o000001f7a5b5c008 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v000001f7a5bc6f70_0 .net "addr_a", 11 0, o000001f7a5b5c008;  0 drivers
o000001f7a5b5c038 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v000001f7a5bc57b0_0 .net "addr_b", 11 0, o000001f7a5b5c038;  0 drivers
o000001f7a5b5c068 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001f7a5bc4d10_0 .net "be_b", 3 0, o000001f7a5b5c068;  0 drivers
o000001f7a5b5c098 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bc5030_0 .net "clk", 0 0, o000001f7a5b5c098;  0 drivers
o000001f7a5b5c0c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f7a5bc6570_0 .net "din_b", 31 0, o000001f7a5b5c0c8;  0 drivers
v000001f7a5bc52b0_0 .net "dout_a", 31 0, L_000001f7a5c4ee00;  1 drivers
v000001f7a5bc6750_0 .var/i "i", 31 0;
v000001f7a5bc6610 .array "mem", 1023 0, 31 0;
o000001f7a5b5c158 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bc66b0_0 .net "rst_n", 0 0, o000001f7a5b5c158;  0 drivers
o000001f7a5b5c188 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bc5df0_0 .net "we_b", 0 0, o000001f7a5b5c188;  0 drivers
v000001f7a5bc6a70_0 .net "word_addr_a", 9 0, L_000001f7a5bef340;  1 drivers
v000001f7a5bc5a30_0 .net "word_addr_b", 9 0, L_000001f7a5bef3e0;  1 drivers
E_000001f7a5b3bc80/0 .event negedge, v000001f7a5bc66b0_0;
E_000001f7a5b3bc80/1 .event posedge, v000001f7a5bc5030_0;
E_000001f7a5b3bc80 .event/or E_000001f7a5b3bc80/0, E_000001f7a5b3bc80/1;
L_000001f7a5bef340 .part o000001f7a5b5c008, 2, 10;
L_000001f7a5bef3e0 .part o000001f7a5b5c038, 2, 10;
L_000001f7a5bef480 .array/port v000001f7a5bc6610, L_000001f7a5bef980;
L_000001f7a5bef980 .concat [ 10 2 0 0], L_000001f7a5bef340, L_000001f7a5bf4308;
S_000001f7a59ca160 .scope module, "mmu" "mmu" 7 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "va";
    .port_info 3 /OUTPUT 32 "pa";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 1 "re";
    .port_info 6 /OUTPUT 1 "page_fault";
    .port_info 7 /OUTPUT 1 "access_fault";
    .port_info 8 /INPUT 32 "satp";
    .port_info 9 /INPUT 1 "mprv";
    .port_info 10 /INPUT 2 "priv_mode";
    .port_info 11 /OUTPUT 32 "mem_addr";
    .port_info 12 /INPUT 32 "mem_rdata";
    .port_info 13 /OUTPUT 1 "mem_re";
    .port_info 14 /OUTPUT 1 "mem_we";
    .port_info 15 /OUTPUT 1 "mem_busy";
    .port_info 16 /OUTPUT 32 "pt_addr";
    .port_info 17 /INPUT 32 "pt_data";
    .port_info 18 /OUTPUT 1 "pt_re";
P_000001f7a59ca2f0 .param/l "CHECK" 1 7 81, C4<001>;
P_000001f7a59ca328 .param/l "DONE" 1 7 84, C4<100>;
P_000001f7a59ca360 .param/l "FAULT" 1 7 85, C4<101>;
P_000001f7a59ca398 .param/l "IDLE" 1 7 80, C4<000>;
P_000001f7a59ca3d0 .param/l "WALK_L0" 1 7 83, C4<011>;
P_000001f7a59ca408 .param/l "WALK_L1" 1 7 82, C4<010>;
L_000001f7a5c4eaf0 .functor AND 1, L_000001f7a5c52160, L_000001f7a5c4fe60, C4<1>, C4<1>;
L_000001f7a5bf4350 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001f7a5bc69d0_0 .net/2u *"_ivl_28", 1 0, L_000001f7a5bf4350;  1 drivers
v000001f7a5bc7010_0 .net *"_ivl_30", 0 0, L_000001f7a5c4fe60;  1 drivers
v000001f7a5bc70b0_0 .var "access_fault", 0 0;
o000001f7a5b5c428 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bc4db0_0 .net "clk", 0 0, o000001f7a5b5c428;  0 drivers
v000001f7a5bc61b0_0 .var "mem_addr", 31 0;
v000001f7a5bc4e50_0 .var "mem_busy", 0 0;
o000001f7a5b5c4b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f7a5bc4ef0_0 .net "mem_rdata", 31 0, o000001f7a5b5c4b8;  0 drivers
v000001f7a5bc5ad0_0 .var "mem_re", 0 0;
v000001f7a5bc5cb0_0 .var "mem_we", 0 0;
v000001f7a5bc5c10_0 .net "mmu_enabled", 0 0, L_000001f7a5c4eaf0;  1 drivers
o000001f7a5b5c578 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bc50d0_0 .net "mprv", 0 0, o000001f7a5b5c578;  0 drivers
v000001f7a5bc5b70_0 .var "next_state", 2 0;
v000001f7a5bc5170_0 .var "pa", 31 0;
v000001f7a5bc5210_0 .var "page_fault", 0 0;
v000001f7a5bc53f0_0 .net "page_offset", 11 0, L_000001f7a5c51e40;  1 drivers
v000001f7a5bc5490_0 .var "perm_ok", 0 0;
o000001f7a5b5c698 .functor BUFZ 2, C4<zz>; HiZ drive
v000001f7a5bc5710_0 .net "priv_mode", 1 0, o000001f7a5b5c698;  0 drivers
v000001f7a5bc5d50_0 .var "pt_addr", 31 0;
o000001f7a5b5c6f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f7a5bc5850_0 .net "pt_data", 31 0, o000001f7a5b5c6f8;  0 drivers
v000001f7a5bc7e70_0 .var "pt_re", 0 0;
v000001f7a5bc8410_0 .net "pte_a", 0 0, L_000001f7a5c50fe0;  1 drivers
v000001f7a5bc7a10_0 .net "pte_d", 0 0, L_000001f7a5befc00;  1 drivers
v000001f7a5bc8370_0 .net "pte_g", 0 0, L_000001f7a5c4ffa0;  1 drivers
v000001f7a5bc7330_0 .var "pte_l1", 31 0;
v000001f7a5bc7650_0 .net "pte_ppn", 21 0, L_000001f7a5befa20;  1 drivers
v000001f7a5bc71f0_0 .net "pte_r", 0 0, L_000001f7a5c50040;  1 drivers
v000001f7a5bc82d0_0 .net "pte_u", 0 0, L_000001f7a5c51580;  1 drivers
v000001f7a5bc8050_0 .net "pte_v", 0 0, L_000001f7a5c50a40;  1 drivers
v000001f7a5bc76f0_0 .net "pte_w", 0 0, L_000001f7a5c50860;  1 drivers
v000001f7a5bc7790_0 .net "pte_x", 0 0, L_000001f7a5c50360;  1 drivers
o000001f7a5b5c938 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bc7830_0 .net "re", 0 0, o000001f7a5b5c938;  0 drivers
o000001f7a5b5c968 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bc7470_0 .net "rst_n", 0 0, o000001f7a5b5c968;  0 drivers
o000001f7a5b5c998 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f7a5bc7290_0 .net "satp", 31 0, o000001f7a5b5c998;  0 drivers
v000001f7a5bc73d0_0 .net "satp_mode", 0 0, L_000001f7a5c52160;  1 drivers
v000001f7a5bc7b50_0 .net "satp_ppn", 21 0, L_000001f7a5c505e0;  1 drivers
v000001f7a5bc78d0_0 .var "state", 2 0;
o000001f7a5b5ca58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f7a5bc7970_0 .net "va", 31 0, o000001f7a5b5ca58;  0 drivers
v000001f7a5bc7510_0 .net "vpn0", 9 0, L_000001f7a5c520c0;  1 drivers
v000001f7a5bc84b0_0 .net "vpn1", 9 0, L_000001f7a5c502c0;  1 drivers
o000001f7a5b5cae8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bc8550_0 .net "we", 0 0, o000001f7a5b5cae8;  0 drivers
E_000001f7a5b3bf40/0 .event anyedge, v000001f7a5bc7970_0, v000001f7a5bc7830_0, v000001f7a5bc5c10_0, v000001f7a5bc8550_0;
E_000001f7a5b3bf40/1 .event anyedge, v000001f7a5bc78d0_0, v000001f7a5bc7b50_0, v000001f7a5bc84b0_0, v000001f7a5bc71f0_0;
E_000001f7a5b3bf40/2 .event anyedge, v000001f7a5bc7790_0, v000001f7a5bc7650_0, v000001f7a5bc7510_0, v000001f7a5bc53f0_0;
E_000001f7a5b3bf40/3 .event anyedge, v000001f7a5bc5170_0;
E_000001f7a5b3bf40 .event/or E_000001f7a5b3bf40/0, E_000001f7a5b3bf40/1, E_000001f7a5b3bf40/2, E_000001f7a5b3bf40/3;
E_000001f7a5b3b2c0/0 .event negedge, v000001f7a5bc7470_0;
E_000001f7a5b3b2c0/1 .event posedge, v000001f7a5bc4db0_0;
E_000001f7a5b3b2c0 .event/or E_000001f7a5b3b2c0/0, E_000001f7a5b3b2c0/1;
E_000001f7a5b3bf80/0 .event anyedge, v000001f7a5bc78d0_0, v000001f7a5bc8550_0, v000001f7a5bc7830_0, v000001f7a5bc5c10_0;
E_000001f7a5b3bf80/1 .event anyedge, v000001f7a5bc8050_0, v000001f7a5bc71f0_0, v000001f7a5bc7790_0, v000001f7a5bc5490_0;
E_000001f7a5b3bf80 .event/or E_000001f7a5b3bf80/0, E_000001f7a5b3bf80/1;
E_000001f7a5b3c040/0 .event anyedge, v000001f7a5bc8050_0, v000001f7a5bc8550_0, v000001f7a5bc76f0_0, v000001f7a5bc7830_0;
E_000001f7a5b3c040/1 .event anyedge, v000001f7a5bc71f0_0;
E_000001f7a5b3c040 .event/or E_000001f7a5b3c040/0, E_000001f7a5b3c040/1;
L_000001f7a5befa20 .part o000001f7a5b5c6f8, 10, 22;
L_000001f7a5befc00 .part o000001f7a5b5c6f8, 7, 1;
L_000001f7a5c50fe0 .part o000001f7a5b5c6f8, 6, 1;
L_000001f7a5c4ffa0 .part o000001f7a5b5c6f8, 5, 1;
L_000001f7a5c51580 .part o000001f7a5b5c6f8, 4, 1;
L_000001f7a5c50360 .part o000001f7a5b5c6f8, 3, 1;
L_000001f7a5c50860 .part o000001f7a5b5c6f8, 2, 1;
L_000001f7a5c50040 .part o000001f7a5b5c6f8, 1, 1;
L_000001f7a5c50a40 .part o000001f7a5b5c6f8, 0, 1;
L_000001f7a5c52160 .part o000001f7a5b5c998, 31, 1;
L_000001f7a5c505e0 .part o000001f7a5b5c998, 0, 22;
L_000001f7a5c502c0 .part o000001f7a5b5ca58, 22, 10;
L_000001f7a5c520c0 .part o000001f7a5b5ca58, 12, 10;
L_000001f7a5c51e40 .part o000001f7a5b5ca58, 0, 12;
L_000001f7a5c4fe60 .cmp/ne 2, o000001f7a5b5c698, L_000001f7a5bf4350;
S_000001f7a5605300 .scope module, "pmp" "pmp" 8 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /INPUT 1 "xe";
    .port_info 6 /INPUT 2 "priv_mode";
    .port_info 7 /INPUT 32 "pmpcfg0";
    .port_info 8 /INPUT 32 "pmpcfg1";
    .port_info 9 /INPUT 32 "pmpaddr0";
    .port_info 10 /INPUT 32 "pmpaddr1";
    .port_info 11 /INPUT 32 "pmpaddr2";
    .port_info 12 /INPUT 32 "pmpaddr3";
    .port_info 13 /OUTPUT 1 "access_ok";
    .port_info 14 /OUTPUT 1 "access_fault";
P_000001f7a5b14aa0 .param/l "PMP_ENTRIES" 0 8 9, +C4<00000000000000000000000000000100>;
P_000001f7a5b14ad8 .param/l "PMP_NA4" 1 8 48, C4<10>;
P_000001f7a5b14b10 .param/l "PMP_NAPOT" 1 8 49, C4<11>;
P_000001f7a5b14b48 .param/l "PMP_OFF" 1 8 46, C4<00>;
P_000001f7a5b14b80 .param/l "PMP_TOR" 1 8 47, C4<01>;
o000001f7a5b5d8f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000001f7a5c4e150 .functor BUFZ 32, o000001f7a5b5d8f8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000001f7a5b5d928 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000001f7a5c4d6d0 .functor BUFZ 32, o000001f7a5b5d928, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000001f7a5b5d958 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000001f7a5c4e690 .functor BUFZ 32, o000001f7a5b5d958, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000001f7a5b5d988 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000001f7a5c4e310 .functor BUFZ 32, o000001f7a5b5d988, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f7a5bc85f0_0 .var "access_allowed", 0 0;
v000001f7a5bc8730_0 .var "access_fault", 0 0;
v000001f7a5bc87d0_0 .var "access_ok", 0 0;
o000001f7a5b5d148 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f7a5bc7150_0 .net "addr", 31 0, o000001f7a5b5d148;  0 drivers
v000001f7a5b34ab0 .array "addr_match", 3 0, 0 0;
v000001f7a5bcae10_0 .var "any_match", 0 0;
v000001f7a5bc9ab0 .array "cfg", 3 0;
v000001f7a5bc9ab0_0 .net v000001f7a5bc9ab0 0, 7 0, L_000001f7a5c50720; 1 drivers
v000001f7a5bc9ab0_1 .net v000001f7a5bc9ab0 1, 7 0, L_000001f7a5c50680; 1 drivers
v000001f7a5bc9ab0_2 .net v000001f7a5bc9ab0 2, 7 0, L_000001f7a5c50180; 1 drivers
v000001f7a5bc9ab0_3 .net v000001f7a5bc9ab0 3, 7 0, L_000001f7a5c50ae0; 1 drivers
o000001f7a5b5d328 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bca690_0 .net "clk", 0 0, o000001f7a5b5d328;  0 drivers
v000001f7a5bca370_0 .var/i "j", 31 0;
v000001f7a5bc9e70_0 .var/i "m", 31 0;
v000001f7a5bc9c90 .array "perm_ok", 3 0, 0 0;
v000001f7a5bca730 .array "pmp_a", 3 0;
v000001f7a5bca730_0 .net v000001f7a5bca730 0, 1 0, L_000001f7a5c50400; 1 drivers
v000001f7a5bca730_1 .net v000001f7a5bca730 1, 1 0, L_000001f7a5c4faa0; 1 drivers
v000001f7a5bca730_2 .net v000001f7a5bca730 2, 1 0, L_000001f7a5c509a0; 1 drivers
v000001f7a5bca730_3 .net v000001f7a5bca730 3, 1 0, L_000001f7a5c50540; 1 drivers
v000001f7a5bcb8b0 .array "pmp_addr", 3 0;
v000001f7a5bcb8b0_0 .net v000001f7a5bcb8b0 0, 31 0, L_000001f7a5c4e150; 1 drivers
v000001f7a5bcb8b0_1 .net v000001f7a5bcb8b0 1, 31 0, L_000001f7a5c4d6d0; 1 drivers
v000001f7a5bcb8b0_2 .net v000001f7a5bcb8b0 2, 31 0, L_000001f7a5c4e690; 1 drivers
v000001f7a5bcb8b0_3 .net v000001f7a5bcb8b0 3, 31 0, L_000001f7a5c4e310; 1 drivers
v000001f7a5bcaa50 .array "pmp_l", 3 0;
v000001f7a5bcaa50_0 .net v000001f7a5bcaa50 0, 0 0, L_000001f7a5c51800; 1 drivers
v000001f7a5bcaa50_1 .net v000001f7a5bcaa50 1, 0 0, L_000001f7a5c513a0; 1 drivers
v000001f7a5bcaa50_2 .net v000001f7a5bcaa50 2, 0 0, L_000001f7a5c51120; 1 drivers
v000001f7a5bcaa50_3 .net v000001f7a5bcaa50 3, 0 0, L_000001f7a5c50220; 1 drivers
v000001f7a5bcbe50 .array "pmp_r", 3 0;
v000001f7a5bcbe50_0 .net v000001f7a5bcbe50 0, 0 0, L_000001f7a5c504a0; 1 drivers
v000001f7a5bcbe50_1 .net v000001f7a5bcbe50 1, 0 0, L_000001f7a5c50900; 1 drivers
v000001f7a5bcbe50_2 .net v000001f7a5bcbe50 2, 0 0, L_000001f7a5c50c20; 1 drivers
v000001f7a5bcbe50_3 .net v000001f7a5bcbe50 3, 0 0, L_000001f7a5c50cc0; 1 drivers
v000001f7a5bcbd10 .array "pmp_w", 3 0;
v000001f7a5bcbd10_0 .net v000001f7a5bcbd10 0, 0 0, L_000001f7a5c51d00; 1 drivers
v000001f7a5bcbd10_1 .net v000001f7a5bcbd10 1, 0 0, L_000001f7a5c514e0; 1 drivers
v000001f7a5bcbd10_2 .net v000001f7a5bcbd10 2, 0 0, L_000001f7a5c500e0; 1 drivers
v000001f7a5bcbd10_3 .net v000001f7a5bcbd10 3, 0 0, L_000001f7a5c51620; 1 drivers
v000001f7a5bca5f0 .array "pmp_x", 3 0;
v000001f7a5bca5f0_0 .net v000001f7a5bca5f0 0, 0 0, L_000001f7a5c4fc80; 1 drivers
v000001f7a5bca5f0_1 .net v000001f7a5bca5f0 1, 0 0, L_000001f7a5c4fb40; 1 drivers
v000001f7a5bca5f0_2 .net v000001f7a5bca5f0 2, 0 0, L_000001f7a5c4fd20; 1 drivers
v000001f7a5bca5f0_3 .net v000001f7a5bca5f0 3, 0 0, L_000001f7a5c4ff00; 1 drivers
v000001f7a5bcb950_0 .net "pmpaddr0", 31 0, o000001f7a5b5d8f8;  0 drivers
v000001f7a5bca230_0 .net "pmpaddr1", 31 0, o000001f7a5b5d928;  0 drivers
v000001f7a5bcaaf0_0 .net "pmpaddr2", 31 0, o000001f7a5b5d958;  0 drivers
v000001f7a5bcab90_0 .net "pmpaddr3", 31 0, o000001f7a5b5d988;  0 drivers
o000001f7a5b5d9b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f7a5bcb630_0 .net "pmpcfg0", 31 0, o000001f7a5b5d9b8;  0 drivers
o000001f7a5b5d9e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f7a5bc9dd0_0 .net "pmpcfg1", 31 0, o000001f7a5b5d9e8;  0 drivers
o000001f7a5b5da18 .functor BUFZ 2, C4<zz>; HiZ drive
v000001f7a5bca9b0_0 .net "priv_mode", 1 0, o000001f7a5b5da18;  0 drivers
o000001f7a5b5da48 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bcbdb0_0 .net "re", 0 0, o000001f7a5b5da48;  0 drivers
v000001f7a5bc9970 .array "region_active", 3 0, 0 0;
v000001f7a5bca910 .array "region_end", 3 0, 31 0;
v000001f7a5bcb9f0 .array "region_start", 3 0, 31 0;
o000001f7a5b5dcb8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bcba90_0 .net "rst_n", 0 0, o000001f7a5b5dcb8;  0 drivers
o000001f7a5b5dce8 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bcbc70_0 .net "we", 0 0, o000001f7a5b5dce8;  0 drivers
o000001f7a5b5dd18 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bca2d0_0 .net "xe", 0 0, o000001f7a5b5dd18;  0 drivers
E_000001f7a5b3c000/0 .event anyedge, v000001f7a5bca9b0_0, v000001f7a5bcae10_0, v000001f7a5bc85f0_0, v000001f7a5bcbc70_0;
E_000001f7a5b3c000/1 .event anyedge, v000001f7a5bcbdb0_0, v000001f7a5bca2d0_0;
E_000001f7a5b3c000 .event/or E_000001f7a5b3c000/0, E_000001f7a5b3c000/1;
v000001f7a5bc9970_0 .array/port v000001f7a5bc9970, 0;
v000001f7a5bc9970_1 .array/port v000001f7a5bc9970, 1;
v000001f7a5bc9970_2 .array/port v000001f7a5bc9970, 2;
v000001f7a5bc9970_3 .array/port v000001f7a5bc9970, 3;
E_000001f7a5b3c080/0 .event anyedge, v000001f7a5bc9970_0, v000001f7a5bc9970_1, v000001f7a5bc9970_2, v000001f7a5bc9970_3;
v000001f7a5bcb9f0_0 .array/port v000001f7a5bcb9f0, 0;
v000001f7a5bcb9f0_1 .array/port v000001f7a5bcb9f0, 1;
v000001f7a5bcb9f0_2 .array/port v000001f7a5bcb9f0, 2;
E_000001f7a5b3c080/1 .event anyedge, v000001f7a5bc7150_0, v000001f7a5bcb9f0_0, v000001f7a5bcb9f0_1, v000001f7a5bcb9f0_2;
v000001f7a5bcb9f0_3 .array/port v000001f7a5bcb9f0, 3;
v000001f7a5bca910_0 .array/port v000001f7a5bca910, 0;
v000001f7a5bca910_1 .array/port v000001f7a5bca910, 1;
v000001f7a5bca910_2 .array/port v000001f7a5bca910, 2;
E_000001f7a5b3c080/2 .event anyedge, v000001f7a5bcb9f0_3, v000001f7a5bca910_0, v000001f7a5bca910_1, v000001f7a5bca910_2;
v000001f7a5bca910_3 .array/port v000001f7a5bca910, 3;
E_000001f7a5b3c080/3 .event anyedge, v000001f7a5bca910_3, v000001f7a5bcbdb0_0, v000001f7a5bcbe50_0, v000001f7a5bcbe50_1;
E_000001f7a5b3c080/4 .event anyedge, v000001f7a5bcbe50_2, v000001f7a5bcbe50_3, v000001f7a5bcbc70_0, v000001f7a5bcbd10_0;
E_000001f7a5b3c080/5 .event anyedge, v000001f7a5bcbd10_1, v000001f7a5bcbd10_2, v000001f7a5bcbd10_3, v000001f7a5bca2d0_0;
E_000001f7a5b3c080/6 .event anyedge, v000001f7a5bca5f0_0, v000001f7a5bca5f0_1, v000001f7a5bca5f0_2, v000001f7a5bca5f0_3;
v000001f7a5b34ab0_0 .array/port v000001f7a5b34ab0, 0;
v000001f7a5b34ab0_1 .array/port v000001f7a5b34ab0, 1;
v000001f7a5b34ab0_2 .array/port v000001f7a5b34ab0, 2;
v000001f7a5b34ab0_3 .array/port v000001f7a5b34ab0, 3;
E_000001f7a5b3c080/7 .event anyedge, v000001f7a5b34ab0_0, v000001f7a5b34ab0_1, v000001f7a5b34ab0_2, v000001f7a5b34ab0_3;
v000001f7a5bc9c90_0 .array/port v000001f7a5bc9c90, 0;
v000001f7a5bc9c90_1 .array/port v000001f7a5bc9c90, 1;
v000001f7a5bc9c90_2 .array/port v000001f7a5bc9c90, 2;
v000001f7a5bc9c90_3 .array/port v000001f7a5bc9c90, 3;
E_000001f7a5b3c080/8 .event anyedge, v000001f7a5bc9c90_0, v000001f7a5bc9c90_1, v000001f7a5bc9c90_2, v000001f7a5bc9c90_3;
E_000001f7a5b3c080 .event/or E_000001f7a5b3c080/0, E_000001f7a5b3c080/1, E_000001f7a5b3c080/2, E_000001f7a5b3c080/3, E_000001f7a5b3c080/4, E_000001f7a5b3c080/5, E_000001f7a5b3c080/6, E_000001f7a5b3c080/7, E_000001f7a5b3c080/8;
E_000001f7a5b3ba80/0 .event anyedge, v000001f7a5bca730_0, v000001f7a5bca730_1, v000001f7a5bca730_2, v000001f7a5bca730_3;
E_000001f7a5b3ba80/1 .event anyedge, v000001f7a5bca910_0, v000001f7a5bca910_1, v000001f7a5bca910_2, v000001f7a5bca910_3;
E_000001f7a5b3ba80/2 .event anyedge, v000001f7a5bcb8b0_0, v000001f7a5bcb8b0_1, v000001f7a5bcb8b0_2, v000001f7a5bcb8b0_3;
E_000001f7a5b3ba80/3 .event anyedge, v000001f7a5bcb9f0_0, v000001f7a5bcb9f0_1, v000001f7a5bcb9f0_2, v000001f7a5bcb9f0_3;
E_000001f7a5b3ba80 .event/or E_000001f7a5b3ba80/0, E_000001f7a5b3ba80/1, E_000001f7a5b3ba80/2, E_000001f7a5b3ba80/3;
L_000001f7a5c50720 .part o000001f7a5b5d9b8, 0, 8;
L_000001f7a5c50680 .part o000001f7a5b5d9b8, 8, 8;
L_000001f7a5c50180 .part o000001f7a5b5d9b8, 16, 8;
L_000001f7a5c50ae0 .part o000001f7a5b5d9b8, 24, 8;
S_000001f7a5610fe0 .scope function.vec4.s5, "count_trailing_ones" "count_trailing_ones" 8 150, 8 150 0, S_000001f7a5605300;
 .timescale -9 -12;
v000001f7a5bc7ab0_0 .var "addr", 31 0;
; Variable count_trailing_ones is vec4 return value of scope S_000001f7a5610fe0
v000001f7a5bc7f10_0 .var/i "k", 31 0;
TD_pmp.count_trailing_ones ;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to count_trailing_ones (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5bc7f10_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001f7a5bc7f10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001f7a5bc7ab0_0;
    %load/vec4 v000001f7a5bc7f10_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %retload/vec4 0; Load count_trailing_ones (draw_signal_vec4)
    %addi 1, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to count_trailing_ones (store_vec4_to_lval)
    %jmp T_0.3;
T_0.2 ;
    %retload/vec4 0; Load count_trailing_ones (draw_signal_vec4)
    %ret/vec4 0, 0, 5;  Assign to count_trailing_ones (store_vec4_to_lval)
T_0.3 ;
    %load/vec4 v000001f7a5bc7f10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f7a5bc7f10_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001f7a5611170 .scope function.vec4.s32, "napot_end" "napot_end" 8 139, 8 139 0, S_000001f7a5605300;
 .timescale -9 -12;
v000001f7a5bc75b0_0 .var "addr", 31 0;
; Variable napot_end is vec4 return value of scope S_000001f7a5611170
v000001f7a5bc8230_0 .var "size", 31 0;
v000001f7a5bc7d30_0 .var "trail_ones", 4 0;
TD_pmp.napot_end ;
    %load/vec4 v000001f7a5bc75b0_0;
    %store/vec4 v000001f7a5bc7ab0_0, 0, 32;
    %callf/vec4 TD_pmp.count_trailing_ones, S_000001f7a5610fe0;
    %store/vec4 v000001f7a5bc7d30_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %ix/getv 4, v000001f7a5bc7d30_0;
    %shiftl 4;
    %store/vec4 v000001f7a5bc8230_0, 0, 32;
    %load/vec4 v000001f7a5bc75b0_0;
    %store/vec4 v000001f7a5bc7dd0_0, 0, 32;
    %callf/vec4 TD_pmp.napot_start, S_000001f7a55c83e0;
    %load/vec4 v000001f7a5bc8230_0;
    %add;
    %ret/vec4 0, 0, 32;  Assign to napot_end (store_vec4_to_lval)
    %end;
S_000001f7a55c83e0 .scope function.vec4.s32, "napot_start" "napot_start" 8 128, 8 128 0, S_000001f7a5605300;
 .timescale -9 -12;
v000001f7a5bc7dd0_0 .var "addr", 31 0;
; Variable napot_start is vec4 return value of scope S_000001f7a55c83e0
v000001f7a5bc80f0_0 .var "size", 31 0;
v000001f7a5bc8190_0 .var "trail_ones", 4 0;
TD_pmp.napot_start ;
    %load/vec4 v000001f7a5bc7dd0_0;
    %store/vec4 v000001f7a5bc7ab0_0, 0, 32;
    %callf/vec4 TD_pmp.count_trailing_ones, S_000001f7a5610fe0;
    %store/vec4 v000001f7a5bc8190_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %ix/getv 4, v000001f7a5bc8190_0;
    %shiftl 4;
    %store/vec4 v000001f7a5bc80f0_0, 0, 32;
    %load/vec4 v000001f7a5bc7dd0_0;
    %concati/vec4 0, 0, 2;
    %load/vec4 v000001f7a5bc80f0_0;
    %pad/u 34;
    %subi 1, 0, 34;
    %or;
    %load/vec4 v000001f7a5bc80f0_0;
    %pad/u 34;
    %subi 1, 0, 34;
    %inv;
    %and;
    %pad/u 32;
    %ret/vec4 0, 0, 32;  Assign to napot_start (store_vec4_to_lval)
    %end;
S_000001f7a55c8570 .scope generate, "pmp_cfg_gen[0]" "pmp_cfg_gen[0]" 8 74, 8 74 0, S_000001f7a5605300;
 .timescale -9 -12;
P_000001f7a5b3b280 .param/l "i" 0 8 74, +C4<00>;
L_000001f7a5c51800 .part L_000001f7a5c50720, 7, 1;
L_000001f7a5c50400 .part L_000001f7a5c50720, 3, 2;
L_000001f7a5c4fc80 .part L_000001f7a5c50720, 2, 1;
L_000001f7a5c51d00 .part L_000001f7a5c50720, 1, 1;
L_000001f7a5c504a0 .part L_000001f7a5c50720, 0, 1;
S_000001f7a5bc92b0 .scope generate, "pmp_cfg_gen[1]" "pmp_cfg_gen[1]" 8 74, 8 74 0, S_000001f7a5605300;
 .timescale -9 -12;
P_000001f7a5b3b440 .param/l "i" 0 8 74, +C4<01>;
L_000001f7a5c513a0 .part L_000001f7a5c50680, 7, 1;
L_000001f7a5c4faa0 .part L_000001f7a5c50680, 3, 2;
L_000001f7a5c4fb40 .part L_000001f7a5c50680, 2, 1;
L_000001f7a5c514e0 .part L_000001f7a5c50680, 1, 1;
L_000001f7a5c50900 .part L_000001f7a5c50680, 0, 1;
S_000001f7a5bc95d0 .scope generate, "pmp_cfg_gen[2]" "pmp_cfg_gen[2]" 8 74, 8 74 0, S_000001f7a5605300;
 .timescale -9 -12;
P_000001f7a5b3bb40 .param/l "i" 0 8 74, +C4<010>;
L_000001f7a5c51120 .part L_000001f7a5c50180, 7, 1;
L_000001f7a5c509a0 .part L_000001f7a5c50180, 3, 2;
L_000001f7a5c4fd20 .part L_000001f7a5c50180, 2, 1;
L_000001f7a5c500e0 .part L_000001f7a5c50180, 1, 1;
L_000001f7a5c50c20 .part L_000001f7a5c50180, 0, 1;
S_000001f7a5bc9760 .scope generate, "pmp_cfg_gen[3]" "pmp_cfg_gen[3]" 8 74, 8 74 0, S_000001f7a5605300;
 .timescale -9 -12;
P_000001f7a5b3b380 .param/l "i" 0 8 74, +C4<011>;
L_000001f7a5c50220 .part L_000001f7a5c50ae0, 7, 1;
L_000001f7a5c50540 .part L_000001f7a5c50ae0, 3, 2;
L_000001f7a5c4ff00 .part L_000001f7a5c50ae0, 2, 1;
L_000001f7a5c51620 .part L_000001f7a5c50ae0, 1, 1;
L_000001f7a5c50cc0 .part L_000001f7a5c50ae0, 0, 1;
S_000001f7a5605490 .scope module, "return_address_stack" "return_address_stack" 9 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 1 "is_call";
    .port_info 4 /INPUT 1 "is_return";
    .port_info 5 /OUTPUT 32 "ras_predict";
    .port_info 6 /OUTPUT 1 "ras_valid";
    .port_info 7 /INPUT 1 "ex_is_call";
    .port_info 8 /INPUT 1 "ex_is_return";
    .port_info 9 /INPUT 32 "ex_return_addr";
    .port_info 10 /INPUT 1 "ex_mispredict";
    .port_info 11 /INPUT 4 "ex_ras_ptr";
P_000001f7a5aac6b0 .param/l "ADDR_WIDTH" 0 9 10, +C4<00000000000000000000000000100000>;
P_000001f7a5aac6e8 .param/l "STACK_DEPTH" 0 9 9, +C4<00000000000000000000000000010000>;
L_000001f7a5c4ef50 .functor BUFZ 32, L_000001f7a5c507c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000001f7a5b5e228 .functor BUFZ 1, C4<z>; HiZ drive
L_000001f7a5c4de40 .functor BUFZ 1, o000001f7a5b5e228, C4<0>, C4<0>, C4<0>;
o000001f7a5b5e258 .functor BUFZ 1, C4<z>; HiZ drive
L_000001f7a5c4dc10 .functor BUFZ 1, o000001f7a5b5e258, C4<0>, C4<0>, C4<0>;
v000001f7a5bcac30_0 .net *"_ivl_0", 31 0, L_000001f7a5c507c0;  1 drivers
v000001f7a5bc9b50_0 .net *"_ivl_10", 5 0, L_000001f7a5c50e00;  1 drivers
L_000001f7a5bf4428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f7a5bcacd0_0 .net *"_ivl_13", 0 0, L_000001f7a5bf4428;  1 drivers
L_000001f7a5bf4470 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001f7a5bc9a10_0 .net/2u *"_ivl_16", 3 0, L_000001f7a5bf4470;  1 drivers
v000001f7a5bcbbd0_0 .net *"_ivl_2", 4 0, L_000001f7a5c50b80;  1 drivers
L_000001f7a5bf4398 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f7a5bcad70_0 .net *"_ivl_5", 0 0, L_000001f7a5bf4398;  1 drivers
L_000001f7a5bf43e0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001f7a5bcb3b0_0 .net/2u *"_ivl_6", 4 0, L_000001f7a5bf43e0;  1 drivers
v000001f7a5bc9bf0_0 .net *"_ivl_8", 4 0, L_000001f7a5c50d60;  1 drivers
o000001f7a5b5e198 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bca050_0 .net "clk", 0 0, o000001f7a5b5e198;  0 drivers
v000001f7a5bca410_0 .net "do_pop", 0 0, L_000001f7a5c4dc10;  1 drivers
v000001f7a5bca4b0_0 .net "do_push", 0 0, L_000001f7a5c4de40;  1 drivers
v000001f7a5bcaf50_0 .net "ex_is_call", 0 0, o000001f7a5b5e228;  0 drivers
v000001f7a5bcb770_0 .net "ex_is_return", 0 0, o000001f7a5b5e258;  0 drivers
o000001f7a5b5e288 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bcaeb0_0 .net "ex_mispredict", 0 0, o000001f7a5b5e288;  0 drivers
o000001f7a5b5e2b8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001f7a5bc9fb0_0 .net "ex_ras_ptr", 3 0, o000001f7a5b5e2b8;  0 drivers
o000001f7a5b5e2e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f7a5bcb450_0 .net "ex_return_addr", 31 0, o000001f7a5b5e2e8;  0 drivers
v000001f7a5bcb810_0 .var/i "i", 31 0;
o000001f7a5b5e348 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bcaff0_0 .net "is_call", 0 0, o000001f7a5b5e348;  0 drivers
o000001f7a5b5e378 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bcb090_0 .net "is_return", 0 0, o000001f7a5b5e378;  0 drivers
o000001f7a5b5e3a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f7a5bca7d0_0 .net "pc", 31 0, o000001f7a5b5e3a8;  0 drivers
v000001f7a5bcb130_0 .net "ras_predict", 31 0, L_000001f7a5c4ef50;  1 drivers
v000001f7a5bcb1d0_0 .var "ras_ptr", 3 0;
v000001f7a5bca0f0 .array "ras_stack", 15 0, 31 0;
v000001f7a5bc9d30_0 .net "ras_valid", 0 0, L_000001f7a5c50ea0;  1 drivers
o000001f7a5b5e468 .functor BUFZ 1, C4<z>; HiZ drive
v000001f7a5bc9f10_0 .net "rst_n", 0 0, o000001f7a5b5e468;  0 drivers
v000001f7a5bca190 .array "spec_ptr_stack", 15 0, 3 0;
E_000001f7a5b3c200/0 .event negedge, v000001f7a5bc9f10_0;
E_000001f7a5b3c200/1 .event posedge, v000001f7a5bca050_0;
E_000001f7a5b3c200 .event/or E_000001f7a5b3c200/0, E_000001f7a5b3c200/1;
L_000001f7a5c507c0 .array/port v000001f7a5bca0f0, L_000001f7a5c50e00;
L_000001f7a5c50b80 .concat [ 4 1 0 0], v000001f7a5bcb1d0_0, L_000001f7a5bf4398;
L_000001f7a5c50d60 .arith/sub 5, L_000001f7a5c50b80, L_000001f7a5bf43e0;
L_000001f7a5c50e00 .concat [ 5 1 0 0], L_000001f7a5c50d60, L_000001f7a5bf4428;
L_000001f7a5c50ea0 .cmp/ne 4, v000001f7a5bcb1d0_0, L_000001f7a5bf4470;
S_000001f7a5605620 .scope module, "tb_full2" "tb_full2" 10 7;
 .timescale -9 -12;
L_000001f7a5c4d900 .functor BUFZ 32, L_000001f7a5c511c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f7a5c4ebd0 .functor BUFZ 32, L_000001f7a5c50f40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f7a5beba60_0 .net *"_ivl_0", 31 0, L_000001f7a5c511c0;  1 drivers
v000001f7a5becbe0_0 .net *"_ivl_3", 9 0, L_000001f7a5c516c0;  1 drivers
v000001f7a5becfa0_0 .net *"_ivl_6", 31 0, L_000001f7a5c50f40;  1 drivers
v000001f7a5bec500_0 .net *"_ivl_9", 9 0, L_000001f7a5c4fa00;  1 drivers
v000001f7a5bebc40_0 .var "clk", 0 0;
v000001f7a5bec640 .array "dmem", 15 0, 31 0;
v000001f7a5bec1e0_0 .net "dmem_addr", 31 0, L_000001f7a5c4e770;  1 drivers
v000001f7a5becd20_0 .net "dmem_rdata", 31 0, L_000001f7a5c4ebd0;  1 drivers
v000001f7a5bece60_0 .net "dmem_re", 0 0, L_000001f7a5c4e070;  1 drivers
v000001f7a5becaa0_0 .net "dmem_wdata", 31 0, L_000001f7a5c4d890;  1 drivers
v000001f7a5becb40_0 .net "dmem_we", 0 0, L_000001f7a5c4e230;  1 drivers
v000001f7a5becf00_0 .var/i "i", 31 0;
v000001f7a5bec5a0 .array "imem", 15 0, 31 0;
v000001f7a5bedc20_0 .net "imem_addr", 31 0, L_000001f7a5c4d970;  1 drivers
v000001f7a5bedf40_0 .net "imem_data", 31 0, L_000001f7a5c4d900;  1 drivers
v000001f7a5bec820_0 .var "rst_n", 0 0;
E_000001f7a5b3c0c0 .event posedge, v000001f7a5be18e0_0;
L_000001f7a5c511c0 .array/port v000001f7a5bec5a0, L_000001f7a5c516c0;
L_000001f7a5c516c0 .part L_000001f7a5c4d970, 2, 10;
L_000001f7a5c50f40 .array/port v000001f7a5bec640, L_000001f7a5c4fa00;
L_000001f7a5c4fa00 .part L_000001f7a5c4e770, 2, 10;
S_000001f7a5bc8950 .scope module, "u_cpu" "riscv_cpu_top" 10 23, 11 6 0, S_000001f7a5605620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "imem_addr";
    .port_info 3 /INPUT 32 "imem_data";
    .port_info 4 /OUTPUT 32 "dmem_addr";
    .port_info 5 /OUTPUT 32 "dmem_wdata";
    .port_info 6 /INPUT 32 "dmem_rdata";
    .port_info 7 /OUTPUT 1 "dmem_we";
    .port_info 8 /OUTPUT 1 "dmem_re";
L_000001f7a5c4ec40 .functor BUFZ 1, L_000001f7a5c4e700, C4<0>, C4<0>, C4<0>;
L_000001f7a5c4e0e0 .functor BUFZ 32, v000001f7a5bdfa40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f7a5bf4590 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001f7a5bf1f00_0 .net/2u *"_ivl_0", 31 0, L_000001f7a5bf4590;  1 drivers
v000001f7a5bf22c0_0 .net "clk", 0 0, v000001f7a5bebc40_0;  1 drivers
v000001f7a5bf0f60_0 .net "dmem_addr", 31 0, L_000001f7a5c4e770;  alias, 1 drivers
v000001f7a5bf18c0_0 .net "dmem_rdata", 31 0, L_000001f7a5c4ebd0;  alias, 1 drivers
v000001f7a5bf2860_0 .net "dmem_re", 0 0, L_000001f7a5c4e070;  alias, 1 drivers
v000001f7a5bf10a0_0 .net "dmem_wdata", 31 0, L_000001f7a5c4d890;  alias, 1 drivers
v000001f7a5bf2720_0 .net "dmem_we", 0 0, L_000001f7a5c4e230;  alias, 1 drivers
v000001f7a5bf2900_0 .net "ex_mem_alu_result", 31 0, v000001f7a5bdffe0_0;  1 drivers
v000001f7a5bf2040_0 .net "ex_mem_branch_taken", 0 0, L_000001f7a5c4e700;  1 drivers
v000001f7a5bf2c20_0 .net "ex_mem_branch_target", 31 0, v000001f7a5bdfa40_0;  1 drivers
v000001f7a5bf1960_0 .net "ex_mem_mem_read", 0 0, v000001f7a5be17a0_0;  1 drivers
v000001f7a5bf11e0_0 .net "ex_mem_mem_to_reg", 0 0, v000001f7a5be0440_0;  1 drivers
v000001f7a5bf3120_0 .net "ex_mem_mem_write", 0 0, v000001f7a5bdfc20_0;  1 drivers
v000001f7a5bf2cc0_0 .net "ex_mem_pc_plus4", 31 0, v000001f7a5be04e0_0;  1 drivers
v000001f7a5bf2ea0_0 .net "ex_mem_rd_addr", 4 0, v000001f7a5be10c0_0;  1 drivers
v000001f7a5bf0b00_0 .net "ex_mem_reg_write", 0 0, v000001f7a5be1e80_0;  1 drivers
v000001f7a5bf1c80_0 .net "ex_mem_rs2_data", 31 0, v000001f7a5be0760_0;  1 drivers
v000001f7a5bf1dc0_0 .net "forward_a", 1 0, v000001f7a5be0940_0;  1 drivers
v000001f7a5bf1320_0 .net "forward_b", 1 0, v000001f7a5be0120_0;  1 drivers
v000001f7a5bf1e60_0 .net "id_ex_alu_op", 5 0, v000001f7a5be2ec0_0;  1 drivers
v000001f7a5bf20e0_0 .net "id_ex_alu_src_a", 0 0, v000001f7a5be3320_0;  1 drivers
v000001f7a5bf0ba0_0 .net "id_ex_alu_src_b", 0 0, v000001f7a5be4180_0;  1 drivers
v000001f7a5bf2180_0 .net "id_ex_branch", 0 0, v000001f7a5be35a0_0;  1 drivers
v000001f7a5bf0c40_0 .net "id_ex_flush", 0 0, v000001f7a5be0a80_0;  1 drivers
v000001f7a5bf0ce0_0 .net "id_ex_imm", 31 0, v000001f7a5be3000_0;  1 drivers
v000001f7a5bf0d80_0 .net "id_ex_jump", 0 0, v000001f7a5be4360_0;  1 drivers
v000001f7a5bf13c0_0 .net "id_ex_mem_read", 0 0, v000001f7a5be30a0_0;  1 drivers
v000001f7a5bf1500_0 .net "id_ex_mem_to_reg", 0 0, v000001f7a5be2880_0;  1 drivers
v000001f7a5bf2220_0 .net "id_ex_mem_write", 0 0, v000001f7a5be2f60_0;  1 drivers
v000001f7a5bf3580_0 .net "id_ex_pc", 31 0, v000001f7a5be2d80_0;  1 drivers
v000001f7a5bf36c0_0 .net "id_ex_pc_plus4", 31 0, v000001f7a5be26a0_0;  1 drivers
v000001f7a5bf3760_0 .net "id_ex_rd_addr", 4 0, v000001f7a5be3780_0;  1 drivers
v000001f7a5bf3440_0 .net "id_ex_reg_write", 0 0, v000001f7a5be2920_0;  1 drivers
v000001f7a5bf38a0_0 .net "id_ex_rs1_addr", 4 0, v000001f7a5be3820_0;  1 drivers
v000001f7a5bf3800_0 .net "id_ex_rs1_data", 31 0, v000001f7a5be3a00_0;  1 drivers
v000001f7a5bf3620_0 .net "id_ex_rs2_addr", 4 0, v000001f7a5be6980_0;  1 drivers
v000001f7a5bf33a0_0 .net "id_ex_rs2_data", 31 0, v000001f7a5be6340_0;  1 drivers
v000001f7a5bf34e0_0 .net "if_id_instr", 31 0, v000001f7a5be67a0_0;  1 drivers
v000001f7a5bf31c0_0 .net "if_id_pc", 31 0, v000001f7a5be5e40_0;  1 drivers
v000001f7a5bf3260_0 .net "if_id_pc_plus4", 31 0, v000001f7a5be5620_0;  1 drivers
v000001f7a5bf3300_0 .net "if_id_stall", 0 0, v000001f7a5be1fc0_0;  1 drivers
v000001f7a5bec780_0 .net "imem_addr", 31 0, L_000001f7a5c4d970;  alias, 1 drivers
v000001f7a5bebb00_0 .net "imem_data", 31 0, L_000001f7a5c4d900;  alias, 1 drivers
v000001f7a5bebce0_0 .net "mem_wb_alu_result", 31 0, v000001f7a5be5940_0;  1 drivers
v000001f7a5bed220_0 .net "mem_wb_mem_data", 31 0, v000001f7a5be6d40_0;  1 drivers
v000001f7a5bec280_0 .net "mem_wb_mem_to_reg", 0 0, v000001f7a5be7100_0;  1 drivers
v000001f7a5bec3c0_0 .net "mem_wb_pc_plus4", 31 0, v000001f7a5be72e0_0;  1 drivers
v000001f7a5bec140_0 .net "mem_wb_rd_addr", 4 0, v000001f7a5be7380_0;  1 drivers
v000001f7a5bec8c0_0 .net "mem_wb_reg_write", 0 0, v000001f7a5be7740_0;  1 drivers
v000001f7a5bed860_0 .net "pc_src", 0 0, L_000001f7a5c4ec40;  1 drivers
v000001f7a5beca00_0 .net "pc_stall", 0 0, v000001f7a5bdfd60_0;  1 drivers
v000001f7a5bed900_0 .net "pc_target", 31 0, L_000001f7a5c4e0e0;  1 drivers
v000001f7a5beb9c0_0 .net "rf_rd_addr", 4 0, L_000001f7a5c4e3f0;  1 drivers
v000001f7a5bec460_0 .net "rf_rd_data", 31 0, L_000001f7a5c527a0;  1 drivers
v000001f7a5bec000_0 .net "rf_reg_write", 0 0, L_000001f7a5c4f0a0;  1 drivers
v000001f7a5bede00_0 .net "rf_rs1_addr", 4 0, L_000001f7a5c51f80;  1 drivers
v000001f7a5bebba0_0 .net "rf_rs1_data", 31 0, L_000001f7a5c53ce0;  1 drivers
v000001f7a5bed720_0 .net "rf_rs2_addr", 4 0, L_000001f7a5c51260;  1 drivers
v000001f7a5bec320_0 .net "rf_rs2_data", 31 0, L_000001f7a5c54780;  1 drivers
v000001f7a5bed9a0_0 .net "rst_n", 0 0, v000001f7a5bec820_0;  1 drivers
L_000001f7a5c51080 .arith/sub 32, v000001f7a5be04e0_0, L_000001f7a5bf4590;
L_000001f7a5c54500 .part v000001f7a5be67a0_0, 15, 5;
L_000001f7a5c52200 .part v000001f7a5be67a0_0, 20, 5;
S_000001f7a5bc9440 .scope module, "u_ex_stage" "ex_stage" 11 157, 12 6 0, S_000001f7a5bc8950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "pc_plus4";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 6 "alu_op";
    .port_info 8 /INPUT 1 "alu_src_a";
    .port_info 9 /INPUT 1 "alu_src_b";
    .port_info 10 /INPUT 1 "mem_read";
    .port_info 11 /INPUT 1 "mem_write";
    .port_info 12 /INPUT 1 "mem_to_reg";
    .port_info 13 /INPUT 1 "reg_write";
    .port_info 14 /INPUT 1 "branch";
    .port_info 15 /INPUT 1 "jump";
    .port_info 16 /INPUT 5 "rs1_addr";
    .port_info 17 /INPUT 5 "rs2_addr";
    .port_info 18 /INPUT 5 "rd_addr";
    .port_info 19 /INPUT 32 "forward_mem_data";
    .port_info 20 /INPUT 32 "forward_wb_data";
    .port_info 21 /INPUT 2 "forward_a_sel";
    .port_info 22 /INPUT 2 "forward_b_sel";
    .port_info 23 /OUTPUT 32 "pc_plus4_out";
    .port_info 24 /OUTPUT 32 "alu_result_out";
    .port_info 25 /OUTPUT 32 "rs2_data_out";
    .port_info 26 /OUTPUT 5 "rd_addr_out";
    .port_info 27 /OUTPUT 1 "mem_read_out";
    .port_info 28 /OUTPUT 1 "mem_write_out";
    .port_info 29 /OUTPUT 1 "mem_to_reg_out";
    .port_info 30 /OUTPUT 1 "reg_write_out";
    .port_info 31 /OUTPUT 1 "branch_taken_out";
    .port_info 32 /OUTPUT 32 "branch_target_out";
L_000001f7a5c4e000 .functor AND 1, v000001f7a5be35a0_0, v000001f7a5be0580_0, C4<1>, C4<1>;
L_000001f7a5c4e700 .functor OR 1, L_000001f7a5c4e000, v000001f7a5be4360_0, C4<0>, C4<0>;
L_000001f7a5bf46f8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001f7a5bcc7b0_0 .net/2u *"_ivl_0", 1 0, L_000001f7a5bf46f8;  1 drivers
L_000001f7a5bf4788 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001f7a5bcc850_0 .net/2u *"_ivl_12", 1 0, L_000001f7a5bf4788;  1 drivers
v000001f7a5bccd50_0 .net *"_ivl_14", 0 0, L_000001f7a5c523e0;  1 drivers
L_000001f7a5bf47d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f7a5bcd7f0_0 .net/2u *"_ivl_16", 1 0, L_000001f7a5bf47d0;  1 drivers
v000001f7a5bcd750_0 .net *"_ivl_18", 0 0, L_000001f7a5c531a0;  1 drivers
v000001f7a5bcd430_0 .net *"_ivl_2", 0 0, L_000001f7a5c52ac0;  1 drivers
v000001f7a5bcc210_0 .net *"_ivl_20", 31 0, L_000001f7a5c541e0;  1 drivers
v000001f7a5bcc8f0_0 .net *"_ivl_34", 0 0, L_000001f7a5c4e000;  1 drivers
L_000001f7a5bf4740 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f7a5bccb70_0 .net/2u *"_ivl_4", 1 0, L_000001f7a5bf4740;  1 drivers
v000001f7a5bcd4d0_0 .net *"_ivl_6", 0 0, L_000001f7a5c539c0;  1 drivers
v000001f7a5bcd570_0 .net *"_ivl_8", 31 0, L_000001f7a5c53ec0;  1 drivers
v000001f7a5bcd610_0 .net "alu_a_final", 31 0, L_000001f7a5c52480;  1 drivers
v000001f7a5bcd6b0_0 .net "alu_a_src", 31 0, L_000001f7a5c543c0;  1 drivers
v000001f7a5be1520_0 .net "alu_b_final", 31 0, L_000001f7a5c540a0;  1 drivers
v000001f7a5be0300_0 .net "alu_op", 5 0, v000001f7a5be2ec0_0;  alias, 1 drivers
v000001f7a5be0800_0 .net "alu_result", 31 0, v000001f7a5bcd070_0;  1 drivers
v000001f7a5bdffe0_0 .var "alu_result_out", 31 0;
v000001f7a5be09e0_0 .net "alu_src_a", 0 0, v000001f7a5be3320_0;  alias, 1 drivers
v000001f7a5bdfe00_0 .net "alu_src_b", 0 0, v000001f7a5be4180_0;  alias, 1 drivers
v000001f7a5be06c0_0 .net "branch", 0 0, v000001f7a5be35a0_0;  alias, 1 drivers
v000001f7a5be0580_0 .var "branch_cond", 0 0;
v000001f7a5be1980_0 .net "branch_taken_out", 0 0, L_000001f7a5c4e700;  alias, 1 drivers
v000001f7a5bdfa40_0 .var "branch_target_out", 31 0;
v000001f7a5be18e0_0 .net "clk", 0 0, v000001f7a5bebc40_0;  alias, 1 drivers
v000001f7a5be2060_0 .net "forward_a_sel", 1 0, v000001f7a5be0940_0;  alias, 1 drivers
v000001f7a5be0260_0 .net "forward_b_sel", 1 0, v000001f7a5be0120_0;  alias, 1 drivers
v000001f7a5be1f20_0 .net "forward_mem_data", 31 0, v000001f7a5bdffe0_0;  alias, 1 drivers
v000001f7a5be03a0_0 .net "forward_wb_data", 31 0, L_000001f7a5c527a0;  alias, 1 drivers
v000001f7a5be0080_0 .net "imm", 31 0, v000001f7a5be3000_0;  alias, 1 drivers
v000001f7a5be0f80_0 .net "jump", 0 0, v000001f7a5be4360_0;  alias, 1 drivers
v000001f7a5bdfb80_0 .net "mem_read", 0 0, v000001f7a5be30a0_0;  alias, 1 drivers
v000001f7a5be17a0_0 .var "mem_read_out", 0 0;
v000001f7a5be1340_0 .net "mem_to_reg", 0 0, v000001f7a5be2880_0;  alias, 1 drivers
v000001f7a5be0440_0 .var "mem_to_reg_out", 0 0;
v000001f7a5bdfea0_0 .net "mem_write", 0 0, v000001f7a5be2f60_0;  alias, 1 drivers
v000001f7a5bdfc20_0 .var "mem_write_out", 0 0;
v000001f7a5be1a20_0 .net "pc", 31 0, v000001f7a5be2d80_0;  alias, 1 drivers
v000001f7a5be1020_0 .net "pc_plus4", 31 0, v000001f7a5be26a0_0;  alias, 1 drivers
v000001f7a5be04e0_0 .var "pc_plus4_out", 31 0;
v000001f7a5be1ca0_0 .net "rd_addr", 4 0, v000001f7a5be3780_0;  alias, 1 drivers
v000001f7a5be10c0_0 .var "rd_addr_out", 4 0;
v000001f7a5be15c0_0 .net "reg_write", 0 0, v000001f7a5be2920_0;  alias, 1 drivers
v000001f7a5be1e80_0 .var "reg_write_out", 0 0;
v000001f7a5be1840_0 .net "rs1_addr", 4 0, v000001f7a5be3820_0;  alias, 1 drivers
v000001f7a5be1160_0 .net "rs1_data", 31 0, v000001f7a5be3a00_0;  alias, 1 drivers
v000001f7a5be13e0_0 .net "rs1_eq_rs2", 0 0, L_000001f7a5c53a60;  1 drivers
v000001f7a5be0bc0_0 .net "rs1_lt_rs2_signed", 0 0, L_000001f7a5c54320;  1 drivers
v000001f7a5be1ac0_0 .net "rs1_lt_rs2_unsigned", 0 0, L_000001f7a5c52b60;  1 drivers
v000001f7a5be1480_0 .net "rs2_addr", 4 0, v000001f7a5be6980_0;  alias, 1 drivers
v000001f7a5be0620_0 .net "rs2_data", 31 0, v000001f7a5be6340_0;  alias, 1 drivers
v000001f7a5be0760_0 .var "rs2_data_out", 31 0;
v000001f7a5bdfae0_0 .net "rs2_fwd", 31 0, L_000001f7a5c537e0;  1 drivers
v000001f7a5bdfcc0_0 .net "rst_n", 0 0, v000001f7a5bec820_0;  alias, 1 drivers
E_000001f7a5b3ba00/0 .event negedge, v000001f7a5bdfcc0_0;
E_000001f7a5b3ba00/1 .event posedge, v000001f7a5be18e0_0;
E_000001f7a5b3ba00 .event/or E_000001f7a5b3ba00/0, E_000001f7a5b3ba00/1;
E_000001f7a5b3b5c0 .event anyedge, v000001f7a5be0f80_0, v000001f7a5bcd390_0, v000001f7a5bcd070_0;
E_000001f7a5b3b880 .event anyedge, v000001f7a5bcd390_0, v000001f7a5be13e0_0, v000001f7a5be0bc0_0, v000001f7a5be1ac0_0;
L_000001f7a5c52ac0 .cmp/eq 2, v000001f7a5be0940_0, L_000001f7a5bf46f8;
L_000001f7a5c539c0 .cmp/eq 2, v000001f7a5be0940_0, L_000001f7a5bf4740;
L_000001f7a5c53ec0 .functor MUXZ 32, v000001f7a5be3a00_0, L_000001f7a5c527a0, L_000001f7a5c539c0, C4<>;
L_000001f7a5c543c0 .functor MUXZ 32, L_000001f7a5c53ec0, v000001f7a5bdffe0_0, L_000001f7a5c52ac0, C4<>;
L_000001f7a5c523e0 .cmp/eq 2, v000001f7a5be0120_0, L_000001f7a5bf4788;
L_000001f7a5c531a0 .cmp/eq 2, v000001f7a5be0120_0, L_000001f7a5bf47d0;
L_000001f7a5c541e0 .functor MUXZ 32, v000001f7a5be6340_0, L_000001f7a5c527a0, L_000001f7a5c531a0, C4<>;
L_000001f7a5c537e0 .functor MUXZ 32, L_000001f7a5c541e0, v000001f7a5bdffe0_0, L_000001f7a5c523e0, C4<>;
L_000001f7a5c52480 .functor MUXZ 32, L_000001f7a5c543c0, v000001f7a5be2d80_0, v000001f7a5be3320_0, C4<>;
L_000001f7a5c540a0 .functor MUXZ 32, L_000001f7a5c537e0, v000001f7a5be3000_0, v000001f7a5be4180_0, C4<>;
L_000001f7a5c53a60 .cmp/eq 32, L_000001f7a5c543c0, L_000001f7a5c537e0;
L_000001f7a5c54320 .cmp/gt.s 32, L_000001f7a5c537e0, L_000001f7a5c543c0;
L_000001f7a5c52b60 .cmp/gt 32, L_000001f7a5c537e0, L_000001f7a5c543c0;
S_000001f7a5bc8e00 .scope module, "alu" "ALU" 12 70, 13 7 0, S_000001f7a5bc9440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 6 "alu_op";
    .port_info 3 /OUTPUT 32 "result";
P_000001f7a564ea40 .param/l "ALU_ADD" 1 13 15, C4<000000>;
P_000001f7a564ea78 .param/l "ALU_AND" 1 13 17, C4<000010>;
P_000001f7a564eab0 .param/l "ALU_AUIPC" 1 13 26, C4<010001>;
P_000001f7a564eae8 .param/l "ALU_DIV" 1 13 36, C4<100100>;
P_000001f7a564eb20 .param/l "ALU_DIVU" 1 13 37, C4<100101>;
P_000001f7a564eb58 .param/l "ALU_JAL" 1 13 27, C4<010010>;
P_000001f7a564eb90 .param/l "ALU_JALR" 1 13 28, C4<010011>;
P_000001f7a564ebc8 .param/l "ALU_LUI" 1 13 25, C4<010000>;
P_000001f7a564ec00 .param/l "ALU_MUL" 1 13 32, C4<100000>;
P_000001f7a564ec38 .param/l "ALU_MULH" 1 13 33, C4<100001>;
P_000001f7a564ec70 .param/l "ALU_MULHSU" 1 13 34, C4<100010>;
P_000001f7a564eca8 .param/l "ALU_MULHU" 1 13 35, C4<100011>;
P_000001f7a564ece0 .param/l "ALU_OR" 1 13 18, C4<000011>;
P_000001f7a564ed18 .param/l "ALU_PASS_B" 1 13 29, C4<011000>;
P_000001f7a564ed50 .param/l "ALU_REM" 1 13 38, C4<100110>;
P_000001f7a564ed88 .param/l "ALU_REMU" 1 13 39, C4<100111>;
P_000001f7a564edc0 .param/l "ALU_SLL" 1 13 20, C4<000101>;
P_000001f7a564edf8 .param/l "ALU_SLT" 1 13 23, C4<001000>;
P_000001f7a564ee30 .param/l "ALU_SLTU" 1 13 24, C4<001001>;
P_000001f7a564ee68 .param/l "ALU_SRA" 1 13 22, C4<000111>;
P_000001f7a564eea0 .param/l "ALU_SRL" 1 13 21, C4<000110>;
P_000001f7a564eed8 .param/l "ALU_SUB" 1 13 16, C4<000001>;
P_000001f7a564ef10 .param/l "ALU_XOR" 1 13 19, C4<000100>;
v000001f7a5bca550_0 .net/s *"_ivl_0", 63 0, L_000001f7a5c53560;  1 drivers
v000001f7a5bcb4f0_0 .net *"_ivl_10", 32 0, L_000001f7a5c52340;  1 drivers
v000001f7a5bca870_0 .net/s *"_ivl_12", 63 0, L_000001f7a5c53740;  1 drivers
v000001f7a5bcb270_0 .net *"_ivl_16", 63 0, L_000001f7a5c536a0;  1 drivers
L_000001f7a5bf4860 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f7a5bcbf90_0 .net *"_ivl_19", 31 0, L_000001f7a5bf4860;  1 drivers
v000001f7a5bcbb30_0 .net/s *"_ivl_2", 63 0, L_000001f7a5c52e80;  1 drivers
v000001f7a5bcb310_0 .net *"_ivl_20", 63 0, L_000001f7a5c52d40;  1 drivers
L_000001f7a5bf48a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f7a5bcb590_0 .net *"_ivl_23", 31 0, L_000001f7a5bf48a8;  1 drivers
L_000001f7a5bf48f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f7a5bcb6d0_0 .net/2u *"_ivl_26", 31 0, L_000001f7a5bf48f0;  1 drivers
v000001f7a5bcc030_0 .net *"_ivl_28", 0 0, L_000001f7a5c54000;  1 drivers
L_000001f7a5bf4938 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v000001f7a5bcc0d0_0 .net/2u *"_ivl_30", 31 0, L_000001f7a5bf4938;  1 drivers
v000001f7a5bccfd0_0 .net *"_ivl_32", 31 0, L_000001f7a5c52700;  1 drivers
L_000001f7a5bf4980 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f7a5bcccb0_0 .net/2u *"_ivl_36", 31 0, L_000001f7a5bf4980;  1 drivers
v000001f7a5bccc10_0 .net *"_ivl_38", 0 0, L_000001f7a5c53880;  1 drivers
L_000001f7a5bf49c8 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v000001f7a5bccdf0_0 .net/2u *"_ivl_40", 31 0, L_000001f7a5bf49c8;  1 drivers
v000001f7a5bcce90_0 .net *"_ivl_42", 31 0, L_000001f7a5c53060;  1 drivers
L_000001f7a5bf4a10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f7a5bcc5d0_0 .net/2u *"_ivl_46", 31 0, L_000001f7a5bf4a10;  1 drivers
v000001f7a5bcc490_0 .net *"_ivl_48", 0 0, L_000001f7a5c52660;  1 drivers
v000001f7a5bcc350_0 .net *"_ivl_50", 31 0, L_000001f7a5c52520;  1 drivers
L_000001f7a5bf4a58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f7a5bcc170_0 .net/2u *"_ivl_54", 31 0, L_000001f7a5bf4a58;  1 drivers
v000001f7a5bcd1b0_0 .net *"_ivl_56", 0 0, L_000001f7a5c54280;  1 drivers
v000001f7a5bcc670_0 .net *"_ivl_58", 31 0, L_000001f7a5c54140;  1 drivers
v000001f7a5bcc3f0_0 .net/s *"_ivl_6", 63 0, L_000001f7a5c53600;  1 drivers
L_000001f7a5bf4818 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f7a5bcca30_0 .net/2u *"_ivl_8", 0 0, L_000001f7a5bf4818;  1 drivers
v000001f7a5bccad0_0 .net "a", 31 0, L_000001f7a5c52480;  alias, 1 drivers
v000001f7a5bcd390_0 .net "alu_op", 5 0, v000001f7a5be2ec0_0;  alias, 1 drivers
v000001f7a5bccf30_0 .net "b", 31 0, L_000001f7a5c540a0;  alias, 1 drivers
v000001f7a5bcd110_0 .net/s "div_signed", 31 0, L_000001f7a5c52ca0;  1 drivers
v000001f7a5bcd250_0 .net "div_unsigned", 31 0, L_000001f7a5c53d80;  1 drivers
v000001f7a5bcd2f0_0 .net/s "mul_mixed", 63 0, L_000001f7a5c53b00;  1 drivers
v000001f7a5bcc710_0 .net/s "mul_signed", 63 0, L_000001f7a5c52f20;  1 drivers
v000001f7a5bcc990_0 .net "mul_unsigned", 63 0, L_000001f7a5c52c00;  1 drivers
v000001f7a5bcc2b0_0 .net/s "rem_signed", 31 0, L_000001f7a5c528e0;  1 drivers
v000001f7a5bcc530_0 .net "rem_unsigned", 31 0, L_000001f7a5c546e0;  1 drivers
v000001f7a5bcd070_0 .var "result", 31 0;
E_000001f7a5b3bc40/0 .event anyedge, v000001f7a5bcd390_0, v000001f7a5bccad0_0, v000001f7a5bccf30_0, v000001f7a5bcc710_0;
E_000001f7a5b3bc40/1 .event anyedge, v000001f7a5bcd2f0_0, v000001f7a5bcc990_0, v000001f7a5bcd110_0, v000001f7a5bcd250_0;
E_000001f7a5b3bc40/2 .event anyedge, v000001f7a5bcc2b0_0, v000001f7a5bcc530_0;
E_000001f7a5b3bc40 .event/or E_000001f7a5b3bc40/0, E_000001f7a5b3bc40/1, E_000001f7a5b3bc40/2;
L_000001f7a5c53560 .extend/s 64, L_000001f7a5c52480;
L_000001f7a5c52e80 .extend/s 64, L_000001f7a5c540a0;
L_000001f7a5c52f20 .arith/mult 64, L_000001f7a5c53560, L_000001f7a5c52e80;
L_000001f7a5c53600 .extend/s 64, L_000001f7a5c52480;
L_000001f7a5c52340 .concat [ 32 1 0 0], L_000001f7a5c540a0, L_000001f7a5bf4818;
L_000001f7a5c53740 .extend/s 64, L_000001f7a5c52340;
L_000001f7a5c53b00 .arith/mult 64, L_000001f7a5c53600, L_000001f7a5c53740;
L_000001f7a5c536a0 .concat [ 32 32 0 0], L_000001f7a5c52480, L_000001f7a5bf4860;
L_000001f7a5c52d40 .concat [ 32 32 0 0], L_000001f7a5c540a0, L_000001f7a5bf48a8;
L_000001f7a5c52c00 .arith/mult 64, L_000001f7a5c536a0, L_000001f7a5c52d40;
L_000001f7a5c54000 .cmp/eq 32, L_000001f7a5c540a0, L_000001f7a5bf48f0;
L_000001f7a5c52700 .arith/div 32, L_000001f7a5c52480, L_000001f7a5c540a0;
L_000001f7a5c52ca0 .functor MUXZ 32, L_000001f7a5c52700, L_000001f7a5bf4938, L_000001f7a5c54000, C4<>;
L_000001f7a5c53880 .cmp/eq 32, L_000001f7a5c540a0, L_000001f7a5bf4980;
L_000001f7a5c53060 .arith/div 32, L_000001f7a5c52480, L_000001f7a5c540a0;
L_000001f7a5c53d80 .functor MUXZ 32, L_000001f7a5c53060, L_000001f7a5bf49c8, L_000001f7a5c53880, C4<>;
L_000001f7a5c52660 .cmp/eq 32, L_000001f7a5c540a0, L_000001f7a5bf4a10;
L_000001f7a5c52520 .arith/mod 32, L_000001f7a5c52480, L_000001f7a5c540a0;
L_000001f7a5c528e0 .functor MUXZ 32, L_000001f7a5c52520, L_000001f7a5c52480, L_000001f7a5c52660, C4<>;
L_000001f7a5c54280 .cmp/eq 32, L_000001f7a5c540a0, L_000001f7a5bf4a58;
L_000001f7a5c54140 .arith/mod 32, L_000001f7a5c52480, L_000001f7a5c540a0;
L_000001f7a5c546e0 .functor MUXZ 32, L_000001f7a5c54140, L_000001f7a5c52480, L_000001f7a5c54280, C4<>;
S_000001f7a5bc8ae0 .scope module, "u_hazard_unit" "hazard_unit" 11 251, 14 6 0, S_000001f7a5bc8950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "if_id_rs1";
    .port_info 3 /INPUT 5 "if_id_rs2";
    .port_info 4 /INPUT 5 "id_ex_rs1";
    .port_info 5 /INPUT 5 "id_ex_rs2";
    .port_info 6 /INPUT 5 "id_ex_rd";
    .port_info 7 /INPUT 1 "id_ex_mem_read";
    .port_info 8 /INPUT 1 "id_ex_reg_write";
    .port_info 9 /INPUT 5 "ex_mem_rd";
    .port_info 10 /INPUT 1 "ex_mem_reg_write";
    .port_info 11 /INPUT 5 "mem_wb_rd";
    .port_info 12 /INPUT 1 "mem_wb_reg_write";
    .port_info 13 /OUTPUT 2 "forward_a";
    .port_info 14 /OUTPUT 2 "forward_b";
    .port_info 15 /OUTPUT 1 "pc_stall";
    .port_info 16 /OUTPUT 1 "if_id_stall";
    .port_info 17 /OUTPUT 1 "id_ex_stall";
    .port_info 18 /OUTPUT 1 "id_ex_flush";
v000001f7a5be1200_0 .net "clk", 0 0, v000001f7a5bebc40_0;  alias, 1 drivers
v000001f7a5be1660_0 .net "ex_mem_rd", 4 0, v000001f7a5be10c0_0;  alias, 1 drivers
v000001f7a5be1b60_0 .net "ex_mem_reg_write", 0 0, v000001f7a5be1e80_0;  alias, 1 drivers
v000001f7a5be0940_0 .var "forward_a", 1 0;
v000001f7a5be0120_0 .var "forward_b", 1 0;
v000001f7a5be0a80_0 .var "id_ex_flush", 0 0;
v000001f7a5be2100_0 .net "id_ex_mem_read", 0 0, v000001f7a5be30a0_0;  alias, 1 drivers
v000001f7a5be1c00_0 .net "id_ex_rd", 4 0, v000001f7a5be3780_0;  alias, 1 drivers
v000001f7a5be1d40_0 .net "id_ex_reg_write", 0 0, v000001f7a5be2920_0;  alias, 1 drivers
v000001f7a5be0b20_0 .net "id_ex_rs1", 4 0, v000001f7a5be3820_0;  alias, 1 drivers
v000001f7a5be0c60_0 .net "id_ex_rs2", 4 0, v000001f7a5be6980_0;  alias, 1 drivers
v000001f7a5be0d00_0 .var "id_ex_stall", 0 0;
v000001f7a5be1de0_0 .net "if_id_rs1", 4 0, L_000001f7a5c54500;  1 drivers
v000001f7a5be1700_0 .net "if_id_rs2", 4 0, L_000001f7a5c52200;  1 drivers
v000001f7a5be1fc0_0 .var "if_id_stall", 0 0;
v000001f7a5be01c0_0 .net "mem_wb_rd", 4 0, v000001f7a5be7380_0;  alias, 1 drivers
v000001f7a5be12a0_0 .net "mem_wb_reg_write", 0 0, v000001f7a5be7740_0;  alias, 1 drivers
v000001f7a5bdfd60_0 .var "pc_stall", 0 0;
v000001f7a5bdf9a0_0 .net "rst_n", 0 0, v000001f7a5bec820_0;  alias, 1 drivers
E_000001f7a5b3b740 .event anyedge, v000001f7a5bdfb80_0, v000001f7a5be1ca0_0, v000001f7a5be1de0_0, v000001f7a5be1700_0;
E_000001f7a5b3bac0/0 .event anyedge, v000001f7a5be1e80_0, v000001f7a5be10c0_0, v000001f7a5be1480_0, v000001f7a5be12a0_0;
E_000001f7a5b3bac0/1 .event anyedge, v000001f7a5be01c0_0;
E_000001f7a5b3bac0 .event/or E_000001f7a5b3bac0/0, E_000001f7a5b3bac0/1;
E_000001f7a5b3bdc0/0 .event anyedge, v000001f7a5be1e80_0, v000001f7a5be10c0_0, v000001f7a5be1840_0, v000001f7a5be12a0_0;
E_000001f7a5b3bdc0/1 .event anyedge, v000001f7a5be01c0_0;
E_000001f7a5b3bdc0 .event/or E_000001f7a5b3bdc0/0, E_000001f7a5b3bdc0/1;
S_000001f7a5bc8c70 .scope module, "u_id_stage" "id_stage" 11 119, 15 6 0, S_000001f7a5bc8950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "pc_plus4";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 32 "rs1_data";
    .port_info 6 /INPUT 32 "rs2_data";
    .port_info 7 /OUTPUT 5 "rs1_addr";
    .port_info 8 /OUTPUT 5 "rs2_addr";
    .port_info 9 /INPUT 32 "forward_mem_data";
    .port_info 10 /INPUT 32 "forward_wb_data";
    .port_info 11 /INPUT 2 "forward_a_sel";
    .port_info 12 /INPUT 2 "forward_b_sel";
    .port_info 13 /INPUT 1 "stall";
    .port_info 14 /INPUT 1 "flush";
    .port_info 15 /OUTPUT 32 "pc_out";
    .port_info 16 /OUTPUT 32 "pc_plus4_out";
    .port_info 17 /OUTPUT 32 "rs1_data_out";
    .port_info 18 /OUTPUT 32 "rs2_data_out";
    .port_info 19 /OUTPUT 32 "imm_out";
    .port_info 20 /OUTPUT 5 "rs1_addr_out";
    .port_info 21 /OUTPUT 5 "rs2_addr_out";
    .port_info 22 /OUTPUT 5 "rd_addr_out";
    .port_info 23 /OUTPUT 6 "alu_op_out";
    .port_info 24 /OUTPUT 1 "alu_src_a_out";
    .port_info 25 /OUTPUT 1 "alu_src_b_out";
    .port_info 26 /OUTPUT 1 "mem_read_out";
    .port_info 27 /OUTPUT 1 "mem_write_out";
    .port_info 28 /OUTPUT 1 "mem_to_reg_out";
    .port_info 29 /OUTPUT 1 "reg_write_out";
    .port_info 30 /OUTPUT 1 "branch_out";
    .port_info 31 /OUTPUT 1 "jump_out";
    .port_info 32 /OUTPUT 1 "is_ecall";
    .port_info 33 /OUTPUT 1 "is_ebreak";
L_000001f7a5bf4620 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f7a5be42c0_0 .net/2u *"_ivl_10", 1 0, L_000001f7a5bf4620;  1 drivers
v000001f7a5be40e0_0 .net *"_ivl_12", 0 0, L_000001f7a5c51a80;  1 drivers
v000001f7a5be4680_0 .net *"_ivl_14", 31 0, L_000001f7a5c51b20;  1 drivers
L_000001f7a5bf4668 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001f7a5be3b40_0 .net/2u *"_ivl_18", 1 0, L_000001f7a5bf4668;  1 drivers
v000001f7a5be3e60_0 .net *"_ivl_20", 0 0, L_000001f7a5c51c60;  1 drivers
L_000001f7a5bf46b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f7a5be3c80_0 .net/2u *"_ivl_22", 1 0, L_000001f7a5bf46b0;  1 drivers
v000001f7a5be2b00_0 .net *"_ivl_24", 0 0, L_000001f7a5c51da0;  1 drivers
v000001f7a5be2ce0_0 .net *"_ivl_26", 31 0, L_000001f7a5c51ee0;  1 drivers
L_000001f7a5bf45d8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001f7a5be3f00_0 .net/2u *"_ivl_6", 1 0, L_000001f7a5bf45d8;  1 drivers
v000001f7a5be24c0_0 .net *"_ivl_8", 0 0, L_000001f7a5c51940;  1 drivers
v000001f7a5be33c0_0 .net "alu_op_ctrl", 5 0, v000001f7a5be08a0_0;  1 drivers
v000001f7a5be2ec0_0 .var "alu_op_out", 5 0;
v000001f7a5be2ba0_0 .net "alu_src_a_ctrl", 0 0, v000001f7a5bdff40_0;  1 drivers
v000001f7a5be3320_0 .var "alu_src_a_out", 0 0;
v000001f7a5be2e20_0 .net "alu_src_b_ctrl", 0 0, v000001f7a5be0e40_0;  1 drivers
v000001f7a5be4180_0 .var "alu_src_b_out", 0 0;
v000001f7a5be3460_0 .net "branch_ctrl", 0 0, v000001f7a5be0ee0_0;  1 drivers
v000001f7a5be35a0_0 .var "branch_out", 0 0;
v000001f7a5be21a0_0 .net "clk", 0 0, v000001f7a5bebc40_0;  alias, 1 drivers
v000001f7a5be2380_0 .net "flush", 0 0, v000001f7a5be0a80_0;  alias, 1 drivers
v000001f7a5be4400_0 .net "forward_a_sel", 1 0, v000001f7a5be0940_0;  alias, 1 drivers
v000001f7a5be2560_0 .net "forward_b_sel", 1 0, v000001f7a5be0120_0;  alias, 1 drivers
v000001f7a5be4900_0 .net "forward_mem_data", 31 0, v000001f7a5bdffe0_0;  alias, 1 drivers
v000001f7a5be4720_0 .net "forward_wb_data", 31 0, L_000001f7a5c527a0;  alias, 1 drivers
v000001f7a5be3fa0_0 .var "imm", 31 0;
v000001f7a5be3000_0 .var "imm_out", 31 0;
v000001f7a5be3be0_0 .net "imm_sel", 2 0, v000001f7a5be31e0_0;  1 drivers
v000001f7a5be3140_0 .net "instr", 31 0, v000001f7a5be67a0_0;  alias, 1 drivers
v000001f7a5be36e0_0 .net "is_ebreak", 0 0, v000001f7a5be2240_0;  1 drivers
v000001f7a5be47c0_0 .net "is_ecall", 0 0, v000001f7a5be4220_0;  1 drivers
v000001f7a5be3d20_0 .net "jump_ctrl", 0 0, v000001f7a5be2c40_0;  1 drivers
v000001f7a5be4360_0 .var "jump_out", 0 0;
v000001f7a5be44a0_0 .net "mem_read_ctrl", 0 0, v000001f7a5be22e0_0;  1 drivers
v000001f7a5be30a0_0 .var "mem_read_out", 0 0;
v000001f7a5be4540_0 .net "mem_to_reg_ctrl", 0 0, v000001f7a5be2a60_0;  1 drivers
v000001f7a5be2880_0 .var "mem_to_reg_out", 0 0;
v000001f7a5be45e0_0 .net "mem_write_ctrl", 0 0, v000001f7a5be3280_0;  1 drivers
v000001f7a5be2f60_0 .var "mem_write_out", 0 0;
v000001f7a5be2420_0 .net "pc", 31 0, v000001f7a5be5e40_0;  alias, 1 drivers
v000001f7a5be2d80_0 .var "pc_out", 31 0;
v000001f7a5be2600_0 .net "pc_plus4", 31 0, v000001f7a5be5620_0;  alias, 1 drivers
v000001f7a5be26a0_0 .var "pc_plus4_out", 31 0;
v000001f7a5be4860_0 .net "rd_addr", 4 0, L_000001f7a5c51300;  1 drivers
v000001f7a5be3780_0 .var "rd_addr_out", 4 0;
v000001f7a5be27e0_0 .net "reg_write_ctrl", 0 0, v000001f7a5be3dc0_0;  1 drivers
v000001f7a5be2920_0 .var "reg_write_out", 0 0;
v000001f7a5be29c0_0 .net "rs1_addr", 4 0, L_000001f7a5c51f80;  alias, 1 drivers
v000001f7a5be3820_0 .var "rs1_addr_out", 4 0;
v000001f7a5be38c0_0 .net "rs1_data", 31 0, L_000001f7a5c53ce0;  alias, 1 drivers
v000001f7a5be3960_0 .net "rs1_data_fwd", 31 0, L_000001f7a5c51bc0;  1 drivers
v000001f7a5be3a00_0 .var "rs1_data_out", 31 0;
v000001f7a5be3aa0_0 .net "rs2_addr", 4 0, L_000001f7a5c51260;  alias, 1 drivers
v000001f7a5be6980_0 .var "rs2_addr_out", 4 0;
v000001f7a5be62a0_0 .net "rs2_data", 31 0, L_000001f7a5c54780;  alias, 1 drivers
v000001f7a5be53a0_0 .net "rs2_data_fwd", 31 0, L_000001f7a5c52020;  1 drivers
v000001f7a5be6340_0 .var "rs2_data_out", 31 0;
v000001f7a5be5580_0 .net "rst_n", 0 0, v000001f7a5bec820_0;  alias, 1 drivers
v000001f7a5be5bc0_0 .net "stall", 0 0, v000001f7a5be1fc0_0;  alias, 1 drivers
E_000001f7a5b3bb80 .event anyedge, v000001f7a5be31e0_0, v000001f7a5be4040_0;
L_000001f7a5c51f80 .part v000001f7a5be67a0_0, 15, 5;
L_000001f7a5c51260 .part v000001f7a5be67a0_0, 20, 5;
L_000001f7a5c51300 .part v000001f7a5be67a0_0, 7, 5;
L_000001f7a5c51940 .cmp/eq 2, v000001f7a5be0940_0, L_000001f7a5bf45d8;
L_000001f7a5c51a80 .cmp/eq 2, v000001f7a5be0940_0, L_000001f7a5bf4620;
L_000001f7a5c51b20 .functor MUXZ 32, L_000001f7a5c53ce0, L_000001f7a5c527a0, L_000001f7a5c51a80, C4<>;
L_000001f7a5c51bc0 .functor MUXZ 32, L_000001f7a5c51b20, v000001f7a5bdffe0_0, L_000001f7a5c51940, C4<>;
L_000001f7a5c51c60 .cmp/eq 2, v000001f7a5be0120_0, L_000001f7a5bf4668;
L_000001f7a5c51da0 .cmp/eq 2, v000001f7a5be0120_0, L_000001f7a5bf46b0;
L_000001f7a5c51ee0 .functor MUXZ 32, L_000001f7a5c54780, L_000001f7a5c527a0, L_000001f7a5c51da0, C4<>;
L_000001f7a5c52020 .functor MUXZ 32, L_000001f7a5c51ee0, v000001f7a5bdffe0_0, L_000001f7a5c51c60, C4<>;
S_000001f7a5bc8f90 .scope module, "ctrl" "control_unit" 15 101, 16 6 0, S_000001f7a5bc8c70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 6 "alu_op";
    .port_info 2 /OUTPUT 1 "alu_src_a";
    .port_info 3 /OUTPUT 1 "alu_src_b";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "mem_to_reg";
    .port_info 7 /OUTPUT 1 "reg_write";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "imm_sel";
    .port_info 11 /OUTPUT 1 "is_ecall";
    .port_info 12 /OUTPUT 1 "is_ebreak";
P_000001f7a5634940 .param/l "IMM_B" 1 16 44, C4<010>;
P_000001f7a5634978 .param/l "IMM_I" 1 16 42, C4<000>;
P_000001f7a56349b0 .param/l "IMM_J" 1 16 46, C4<100>;
P_000001f7a56349e8 .param/l "IMM_S" 1 16 43, C4<001>;
P_000001f7a5634a20 .param/l "IMM_U" 1 16 45, C4<011>;
P_000001f7a5634a58 .param/l "OPCODE_AUIPC" 1 16 35, C4<0010111>;
P_000001f7a5634a90 .param/l "OPCODE_BRANCH" 1 16 38, C4<1100011>;
P_000001f7a5634ac8 .param/l "OPCODE_JAL" 1 16 36, C4<1101111>;
P_000001f7a5634b00 .param/l "OPCODE_JALR" 1 16 37, C4<1100111>;
P_000001f7a5634b38 .param/l "OPCODE_LOAD" 1 16 30, C4<0000011>;
P_000001f7a5634b70 .param/l "OPCODE_LUI" 1 16 34, C4<0110111>;
P_000001f7a5634ba8 .param/l "OPCODE_OP" 1 16 33, C4<0110011>;
P_000001f7a5634be0 .param/l "OPCODE_OP_IMM" 1 16 32, C4<0010011>;
P_000001f7a5634c18 .param/l "OPCODE_STORE" 1 16 31, C4<0100011>;
P_000001f7a5634c50 .param/l "OPCODE_SYSTEM" 1 16 39, C4<1110011>;
v000001f7a5be08a0_0 .var "alu_op", 5 0;
v000001f7a5bdff40_0 .var "alu_src_a", 0 0;
v000001f7a5be0e40_0 .var "alu_src_b", 0 0;
v000001f7a5be0ee0_0 .var "branch", 0 0;
v000001f7a5be3500_0 .net "funct3", 2 0, L_000001f7a5c522a0;  1 drivers
v000001f7a5be2740_0 .net "funct7", 6 0, L_000001f7a5c52de0;  1 drivers
v000001f7a5be31e0_0 .var "imm_sel", 2 0;
v000001f7a5be4040_0 .net "instr", 31 0, v000001f7a5be67a0_0;  alias, 1 drivers
v000001f7a5be2240_0 .var "is_ebreak", 0 0;
v000001f7a5be4220_0 .var "is_ecall", 0 0;
v000001f7a5be2c40_0 .var "jump", 0 0;
v000001f7a5be22e0_0 .var "mem_read", 0 0;
v000001f7a5be2a60_0 .var "mem_to_reg", 0 0;
v000001f7a5be3280_0 .var "mem_write", 0 0;
v000001f7a5be3640_0 .net "opcode", 6 0, L_000001f7a5c525c0;  1 drivers
v000001f7a5be3dc0_0 .var "reg_write", 0 0;
E_000001f7a5b3b940 .event anyedge, v000001f7a5be3640_0, v000001f7a5be3500_0, v000001f7a5be2740_0, v000001f7a5be4040_0;
L_000001f7a5c525c0 .part v000001f7a5be67a0_0, 0, 7;
L_000001f7a5c522a0 .part v000001f7a5be67a0_0, 12, 3;
L_000001f7a5c52de0 .part v000001f7a5be67a0_0, 25, 7;
S_000001f7a5bc9120 .scope module, "u_if_stage" "if_stage_bp" 11 99, 17 6 0, S_000001f7a5bc8950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pc_stall";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 32 "pc_target";
    .port_info 5 /INPUT 1 "branch_valid";
    .port_info 6 /INPUT 32 "branch_pc";
    .port_info 7 /INPUT 1 "branch_taken";
    .port_info 8 /INPUT 32 "branch_target";
    .port_info 9 /OUTPUT 32 "imem_addr";
    .port_info 10 /INPUT 32 "imem_data";
    .port_info 11 /OUTPUT 32 "pc_out";
    .port_info 12 /OUTPUT 32 "pc_plus4_out";
    .port_info 13 /OUTPUT 32 "instr_out";
    .port_info 14 /OUTPUT 1 "predict_taken_out";
    .port_info 15 /OUTPUT 32 "predict_target_out";
L_000001f7a5c4ddd0 .functor AND 1, v000001f7a5be4fe0_0, v000001f7a5be5300_0, C4<1>, C4<1>;
L_000001f7a5c4d970 .functor BUFZ 32, v000001f7a5be5f80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f7a5be5ee0_0 .net *"_ivl_1", 0 0, L_000001f7a5c4ddd0;  1 drivers
L_000001f7a5bf44b8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001f7a5be5440_0 .net/2u *"_ivl_4", 31 0, L_000001f7a5bf44b8;  1 drivers
v000001f7a5be4ea0_0 .net "branch_pc", 31 0, L_000001f7a5c51080;  1 drivers
v000001f7a5be5800_0 .net "branch_taken", 0 0, L_000001f7a5c4e700;  alias, 1 drivers
v000001f7a5be6200_0 .net "branch_target", 31 0, v000001f7a5bdfa40_0;  alias, 1 drivers
v000001f7a5be5d00_0 .net "branch_valid", 0 0, L_000001f7a5c4e700;  alias, 1 drivers
v000001f7a5be5da0_0 .net "clk", 0 0, v000001f7a5bebc40_0;  alias, 1 drivers
v000001f7a5be6480_0 .net "imem_addr", 31 0, L_000001f7a5c4d970;  alias, 1 drivers
v000001f7a5be54e0_0 .net "imem_data", 31 0, L_000001f7a5c4d900;  alias, 1 drivers
v000001f7a5be67a0_0 .var "instr_out", 31 0;
v000001f7a5be6660_0 .net "pc", 31 0, v000001f7a5be5f80_0;  1 drivers
v000001f7a5be6f20_0 .net "pc_next", 31 0, L_000001f7a5c4fdc0;  1 drivers
v000001f7a5be5e40_0 .var "pc_out", 31 0;
v000001f7a5be6b60_0 .net "pc_plus4", 31 0, L_000001f7a5c51440;  1 drivers
v000001f7a5be5620_0 .var "pc_plus4_out", 31 0;
v000001f7a5be56c0_0 .net "pc_predicted", 31 0, L_000001f7a5c519e0;  1 drivers
v000001f7a5be5f80_0 .var "pc_reg", 31 0;
v000001f7a5be6520_0 .net "pc_src", 0 0, L_000001f7a5c4ec40;  alias, 1 drivers
v000001f7a5be5120_0 .net "pc_stall", 0 0, v000001f7a5bdfd60_0;  alias, 1 drivers
v000001f7a5be4e00_0 .net "pc_target", 31 0, L_000001f7a5c4e0e0;  alias, 1 drivers
v000001f7a5be6c00_0 .net "predict_taken", 0 0, v000001f7a5be5300_0;  1 drivers
v000001f7a5be5760_0 .var "predict_taken_out", 0 0;
v000001f7a5be5080_0 .net "predict_target", 31 0, v000001f7a5be4d60_0;  1 drivers
v000001f7a5be65c0_0 .var "predict_target_out", 31 0;
v000001f7a5be6020_0 .net "predict_valid", 0 0, v000001f7a5be4fe0_0;  1 drivers
v000001f7a5be51c0_0 .net "rst_n", 0 0, v000001f7a5bec820_0;  alias, 1 drivers
L_000001f7a5c519e0 .functor MUXZ 32, L_000001f7a5c51440, v000001f7a5be4d60_0, L_000001f7a5c4ddd0, C4<>;
L_000001f7a5c51440 .arith/sum 32, v000001f7a5be5f80_0, L_000001f7a5bf44b8;
L_000001f7a5c4fdc0 .functor MUXZ 32, L_000001f7a5c519e0, L_000001f7a5c4e0e0, L_000001f7a5c4ec40, C4<>;
S_000001f7a5b8ce90 .scope module, "u_bp" "branch_predictor" 17 66, 18 6 0, S_000001f7a5bc9120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 1 "predict_taken";
    .port_info 4 /OUTPUT 32 "predict_target";
    .port_info 5 /OUTPUT 1 "predict_valid";
    .port_info 6 /INPUT 1 "branch_valid";
    .port_info 7 /INPUT 32 "branch_pc";
    .port_info 8 /INPUT 1 "branch_taken";
    .port_info 9 /INPUT 32 "branch_target";
    .port_info 10 /INPUT 1 "branch_is_cond";
P_000001f7a5634c90 .param/l "ADDR_WIDTH" 0 18 8, +C4<00000000000000000000000000100000>;
P_000001f7a5634cc8 .param/l "BTB_ENTRIES" 0 18 7, +C4<00000000000000000000000000001000>;
P_000001f7a5634d00 .param/l "STRONGLY_NOT_TAKEN" 1 18 28, C4<00>;
P_000001f7a5634d38 .param/l "STRONGLY_TAKEN" 1 18 31, C4<11>;
P_000001f7a5634d70 .param/l "WEAKLY_NOT_TAKEN" 1 18 29, C4<01>;
P_000001f7a5634da8 .param/l "WEAKLY_TAKEN" 1 18 30, C4<10>;
v000001f7a5be6ac0_0 .net *"_ivl_3", 26 0, L_000001f7a5c51760;  1 drivers
L_000001f7a5bf4500 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f7a5be5260_0 .net *"_ivl_7", 4 0, L_000001f7a5bf4500;  1 drivers
v000001f7a5be5c60 .array "bht", 7 0, 1 0;
L_000001f7a5bf4548 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f7a5be4f40_0 .net "branch_is_cond", 0 0, L_000001f7a5bf4548;  1 drivers
v000001f7a5be6a20_0 .net "branch_pc", 31 0, L_000001f7a5c51080;  alias, 1 drivers
v000001f7a5be4b80_0 .net "branch_taken", 0 0, L_000001f7a5c4e700;  alias, 1 drivers
v000001f7a5be5a80_0 .net "branch_target", 31 0, v000001f7a5bdfa40_0;  alias, 1 drivers
v000001f7a5be5b20_0 .net "branch_valid", 0 0, L_000001f7a5c4e700;  alias, 1 drivers
v000001f7a5be6de0 .array "btb_tag", 7 0, 31 0;
v000001f7a5be49a0 .array "btb_target", 7 0, 31 0;
v000001f7a5be4c20 .array "btb_valid", 7 0, 0 0;
v000001f7a5be63e0_0 .net "clk", 0 0, v000001f7a5bebc40_0;  alias, 1 drivers
v000001f7a5be4a40_0 .var/i "i", 31 0;
v000001f7a5be4ae0_0 .net "pc", 31 0, v000001f7a5be5f80_0;  alias, 1 drivers
v000001f7a5be6840_0 .net "pc_index", 2 0, L_000001f7a5c518a0;  1 drivers
v000001f7a5be4cc0_0 .net "pc_tag", 31 0, L_000001f7a5c4fbe0;  1 drivers
v000001f7a5be5300_0 .var "predict_taken", 0 0;
v000001f7a5be4d60_0 .var "predict_target", 31 0;
v000001f7a5be4fe0_0 .var "predict_valid", 0 0;
v000001f7a5be7060_0 .net "rst_n", 0 0, v000001f7a5bec820_0;  alias, 1 drivers
v000001f7a5be4c20_0 .array/port v000001f7a5be4c20, 0;
v000001f7a5be4c20_1 .array/port v000001f7a5be4c20, 1;
v000001f7a5be4c20_2 .array/port v000001f7a5be4c20, 2;
E_000001f7a5b3bd40/0 .event anyedge, v000001f7a5be6840_0, v000001f7a5be4c20_0, v000001f7a5be4c20_1, v000001f7a5be4c20_2;
v000001f7a5be4c20_3 .array/port v000001f7a5be4c20, 3;
v000001f7a5be4c20_4 .array/port v000001f7a5be4c20, 4;
v000001f7a5be4c20_5 .array/port v000001f7a5be4c20, 5;
v000001f7a5be4c20_6 .array/port v000001f7a5be4c20, 6;
E_000001f7a5b3bd40/1 .event anyedge, v000001f7a5be4c20_3, v000001f7a5be4c20_4, v000001f7a5be4c20_5, v000001f7a5be4c20_6;
v000001f7a5be4c20_7 .array/port v000001f7a5be4c20, 7;
v000001f7a5be6de0_0 .array/port v000001f7a5be6de0, 0;
v000001f7a5be6de0_1 .array/port v000001f7a5be6de0, 1;
v000001f7a5be6de0_2 .array/port v000001f7a5be6de0, 2;
E_000001f7a5b3bd40/2 .event anyedge, v000001f7a5be4c20_7, v000001f7a5be6de0_0, v000001f7a5be6de0_1, v000001f7a5be6de0_2;
v000001f7a5be6de0_3 .array/port v000001f7a5be6de0, 3;
v000001f7a5be6de0_4 .array/port v000001f7a5be6de0, 4;
v000001f7a5be6de0_5 .array/port v000001f7a5be6de0, 5;
v000001f7a5be6de0_6 .array/port v000001f7a5be6de0, 6;
E_000001f7a5b3bd40/3 .event anyedge, v000001f7a5be6de0_3, v000001f7a5be6de0_4, v000001f7a5be6de0_5, v000001f7a5be6de0_6;
v000001f7a5be6de0_7 .array/port v000001f7a5be6de0, 7;
v000001f7a5be49a0_0 .array/port v000001f7a5be49a0, 0;
v000001f7a5be49a0_1 .array/port v000001f7a5be49a0, 1;
E_000001f7a5b3bd40/4 .event anyedge, v000001f7a5be6de0_7, v000001f7a5be4cc0_0, v000001f7a5be49a0_0, v000001f7a5be49a0_1;
v000001f7a5be49a0_2 .array/port v000001f7a5be49a0, 2;
v000001f7a5be49a0_3 .array/port v000001f7a5be49a0, 3;
v000001f7a5be49a0_4 .array/port v000001f7a5be49a0, 4;
v000001f7a5be49a0_5 .array/port v000001f7a5be49a0, 5;
E_000001f7a5b3bd40/5 .event anyedge, v000001f7a5be49a0_2, v000001f7a5be49a0_3, v000001f7a5be49a0_4, v000001f7a5be49a0_5;
v000001f7a5be49a0_6 .array/port v000001f7a5be49a0, 6;
v000001f7a5be49a0_7 .array/port v000001f7a5be49a0, 7;
v000001f7a5be5c60_0 .array/port v000001f7a5be5c60, 0;
v000001f7a5be5c60_1 .array/port v000001f7a5be5c60, 1;
E_000001f7a5b3bd40/6 .event anyedge, v000001f7a5be49a0_6, v000001f7a5be49a0_7, v000001f7a5be5c60_0, v000001f7a5be5c60_1;
v000001f7a5be5c60_2 .array/port v000001f7a5be5c60, 2;
v000001f7a5be5c60_3 .array/port v000001f7a5be5c60, 3;
v000001f7a5be5c60_4 .array/port v000001f7a5be5c60, 4;
v000001f7a5be5c60_5 .array/port v000001f7a5be5c60, 5;
E_000001f7a5b3bd40/7 .event anyedge, v000001f7a5be5c60_2, v000001f7a5be5c60_3, v000001f7a5be5c60_4, v000001f7a5be5c60_5;
v000001f7a5be5c60_6 .array/port v000001f7a5be5c60, 6;
v000001f7a5be5c60_7 .array/port v000001f7a5be5c60, 7;
E_000001f7a5b3bd40/8 .event anyedge, v000001f7a5be5c60_6, v000001f7a5be5c60_7;
E_000001f7a5b3bd40 .event/or E_000001f7a5b3bd40/0, E_000001f7a5b3bd40/1, E_000001f7a5b3bd40/2, E_000001f7a5b3bd40/3, E_000001f7a5b3bd40/4, E_000001f7a5b3bd40/5, E_000001f7a5b3bd40/6, E_000001f7a5b3bd40/7, E_000001f7a5b3bd40/8;
L_000001f7a5c518a0 .part v000001f7a5be5f80_0, 2, 3;
L_000001f7a5c51760 .part v000001f7a5be5f80_0, 5, 27;
L_000001f7a5c4fbe0 .concat [ 27 5 0 0], L_000001f7a5c51760, L_000001f7a5bf4500;
S_000001f7a5b8dca0 .scope module, "u_mem_stage" "mem_stage" 11 194, 19 6 0, S_000001f7a5bc8950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 32 "rs2_data";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 1 "mem_read";
    .port_info 7 /INPUT 1 "mem_write";
    .port_info 8 /INPUT 1 "mem_to_reg";
    .port_info 9 /INPUT 1 "reg_write";
    .port_info 10 /OUTPUT 32 "dmem_addr";
    .port_info 11 /OUTPUT 32 "dmem_wdata";
    .port_info 12 /INPUT 32 "dmem_rdata";
    .port_info 13 /OUTPUT 1 "dmem_we";
    .port_info 14 /OUTPUT 1 "dmem_re";
    .port_info 15 /OUTPUT 32 "pc_plus4_out";
    .port_info 16 /OUTPUT 32 "alu_result_out";
    .port_info 17 /OUTPUT 32 "mem_data_out";
    .port_info 18 /OUTPUT 5 "rd_addr_out";
    .port_info 19 /OUTPUT 1 "mem_to_reg_out";
    .port_info 20 /OUTPUT 1 "reg_write_out";
L_000001f7a5c4e770 .functor BUFZ 32, v000001f7a5bdffe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f7a5c4d890 .functor BUFZ 32, v000001f7a5be0760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f7a5c4e230 .functor BUFZ 1, v000001f7a5bdfc20_0, C4<0>, C4<0>, C4<0>;
L_000001f7a5c4e070 .functor BUFZ 1, v000001f7a5be17a0_0, C4<0>, C4<0>, C4<0>;
v000001f7a5be58a0_0 .net "alu_result", 31 0, v000001f7a5bdffe0_0;  alias, 1 drivers
v000001f7a5be5940_0 .var "alu_result_out", 31 0;
v000001f7a5be59e0_0 .net "clk", 0 0, v000001f7a5bebc40_0;  alias, 1 drivers
v000001f7a5be6160_0 .net "dmem_addr", 31 0, L_000001f7a5c4e770;  alias, 1 drivers
v000001f7a5be60c0_0 .net "dmem_rdata", 31 0, L_000001f7a5c4ebd0;  alias, 1 drivers
v000001f7a5be6700_0 .net "dmem_re", 0 0, L_000001f7a5c4e070;  alias, 1 drivers
v000001f7a5be68e0_0 .net "dmem_wdata", 31 0, L_000001f7a5c4d890;  alias, 1 drivers
v000001f7a5be6ca0_0 .net "dmem_we", 0 0, L_000001f7a5c4e230;  alias, 1 drivers
v000001f7a5be6d40_0 .var "mem_data_out", 31 0;
v000001f7a5be6e80_0 .net "mem_read", 0 0, v000001f7a5be17a0_0;  alias, 1 drivers
v000001f7a5be6fc0_0 .net "mem_to_reg", 0 0, v000001f7a5be0440_0;  alias, 1 drivers
v000001f7a5be7100_0 .var "mem_to_reg_out", 0 0;
v000001f7a5be71a0_0 .net "mem_write", 0 0, v000001f7a5bdfc20_0;  alias, 1 drivers
v000001f7a5be7880_0 .net "pc_plus4", 31 0, v000001f7a5be04e0_0;  alias, 1 drivers
v000001f7a5be72e0_0 .var "pc_plus4_out", 31 0;
v000001f7a5be7240_0 .net "rd_addr", 4 0, v000001f7a5be10c0_0;  alias, 1 drivers
v000001f7a5be7380_0 .var "rd_addr_out", 4 0;
v000001f7a5be7420_0 .net "reg_write", 0 0, v000001f7a5be1e80_0;  alias, 1 drivers
v000001f7a5be7740_0 .var "reg_write_out", 0 0;
v000001f7a5be74c0_0 .net "rs2_data", 31 0, v000001f7a5be0760_0;  alias, 1 drivers
v000001f7a5be7560_0 .net "rst_n", 0 0, v000001f7a5bec820_0;  alias, 1 drivers
S_000001f7a5b8c850 .scope module, "u_regfile" "regfile" 11 238, 20 6 0, S_000001f7a5bc8950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /OUTPUT 32 "rs1_data";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /OUTPUT 32 "rs2_data";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /INPUT 5 "rd_addr";
    .port_info 8 /INPUT 32 "rd_data";
L_000001f7a5bf4ae8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f7a5be76a0_0 .net/2u *"_ivl_0", 4 0, L_000001f7a5bf4ae8;  1 drivers
L_000001f7a5bf4b78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f7a5be77e0_0 .net *"_ivl_11", 1 0, L_000001f7a5bf4b78;  1 drivers
L_000001f7a5bf4bc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f7a5bf1a00_0 .net/2u *"_ivl_14", 4 0, L_000001f7a5bf4bc0;  1 drivers
v000001f7a5bf2fe0_0 .net *"_ivl_16", 0 0, L_000001f7a5c52a20;  1 drivers
L_000001f7a5bf4c08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f7a5bf1460_0 .net/2u *"_ivl_18", 31 0, L_000001f7a5bf4c08;  1 drivers
v000001f7a5bf1820_0 .net *"_ivl_2", 0 0, L_000001f7a5c53420;  1 drivers
v000001f7a5bf2e00_0 .net *"_ivl_20", 31 0, L_000001f7a5c54960;  1 drivers
v000001f7a5bf09c0_0 .net *"_ivl_22", 6 0, L_000001f7a5c548c0;  1 drivers
L_000001f7a5bf4c50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f7a5bf3080_0 .net *"_ivl_25", 1 0, L_000001f7a5bf4c50;  1 drivers
L_000001f7a5bf4b30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f7a5bf16e0_0 .net/2u *"_ivl_4", 31 0, L_000001f7a5bf4b30;  1 drivers
v000001f7a5bf24a0_0 .net *"_ivl_6", 31 0, L_000001f7a5c52840;  1 drivers
v000001f7a5bf2ae0_0 .net *"_ivl_8", 6 0, L_000001f7a5c52980;  1 drivers
v000001f7a5bf2d60_0 .net "clk", 0 0, v000001f7a5bebc40_0;  alias, 1 drivers
v000001f7a5bf1000_0 .var/i "i", 31 0;
v000001f7a5bf2400_0 .net "rd_addr", 4 0, L_000001f7a5c4e3f0;  alias, 1 drivers
v000001f7a5bf0e20_0 .net "rd_data", 31 0, L_000001f7a5c527a0;  alias, 1 drivers
v000001f7a5bf27c0 .array "registers", 31 0, 31 0;
v000001f7a5bf29a0_0 .net "rs1_addr", 4 0, L_000001f7a5c51f80;  alias, 1 drivers
v000001f7a5bf1280_0 .net "rs1_data", 31 0, L_000001f7a5c53ce0;  alias, 1 drivers
v000001f7a5bf1aa0_0 .net "rs2_addr", 4 0, L_000001f7a5c51260;  alias, 1 drivers
v000001f7a5bf1b40_0 .net "rs2_data", 31 0, L_000001f7a5c54780;  alias, 1 drivers
v000001f7a5bf2680_0 .net "rst_n", 0 0, v000001f7a5bec820_0;  alias, 1 drivers
v000001f7a5bf2f40_0 .net "we", 0 0, L_000001f7a5c4f0a0;  alias, 1 drivers
L_000001f7a5c53420 .cmp/eq 5, L_000001f7a5c51f80, L_000001f7a5bf4ae8;
L_000001f7a5c52840 .array/port v000001f7a5bf27c0, L_000001f7a5c52980;
L_000001f7a5c52980 .concat [ 5 2 0 0], L_000001f7a5c51f80, L_000001f7a5bf4b78;
L_000001f7a5c53ce0 .functor MUXZ 32, L_000001f7a5c52840, L_000001f7a5bf4b30, L_000001f7a5c53420, C4<>;
L_000001f7a5c52a20 .cmp/eq 5, L_000001f7a5c51260, L_000001f7a5bf4bc0;
L_000001f7a5c54960 .array/port v000001f7a5bf27c0, L_000001f7a5c548c0;
L_000001f7a5c548c0 .concat [ 5 2 0 0], L_000001f7a5c51260, L_000001f7a5bf4c50;
L_000001f7a5c54780 .functor MUXZ 32, L_000001f7a5c54960, L_000001f7a5bf4c08, L_000001f7a5c52a20, C4<>;
S_000001f7a5b8c9e0 .scope module, "u_wb_stage" "wb_stage" 11 219, 21 6 0, S_000001f7a5bc8950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 32 "mem_data";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 1 "mem_to_reg";
    .port_info 7 /INPUT 1 "reg_write";
    .port_info 8 /OUTPUT 5 "wb_rd_addr";
    .port_info 9 /OUTPUT 32 "wb_rd_data";
    .port_info 10 /OUTPUT 1 "wb_reg_write";
L_000001f7a5c4e3f0 .functor BUFZ 5, v000001f7a5be7380_0, C4<00000>, C4<00000>, C4<00000>;
L_000001f7a5c4f0a0 .functor BUFZ 1, v000001f7a5be7740_0, C4<0>, C4<0>, C4<0>;
L_000001f7a5bf4aa0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f7a5bf2360_0 .net/2u *"_ivl_0", 4 0, L_000001f7a5bf4aa0;  1 drivers
v000001f7a5bf0ec0_0 .net *"_ivl_2", 0 0, L_000001f7a5c54460;  1 drivers
v000001f7a5bf2a40_0 .net *"_ivl_4", 31 0, L_000001f7a5c53ba0;  1 drivers
v000001f7a5bf1fa0_0 .net "alu_result", 31 0, v000001f7a5be5940_0;  alias, 1 drivers
v000001f7a5bf25e0_0 .net "clk", 0 0, v000001f7a5bebc40_0;  alias, 1 drivers
v000001f7a5bf2540_0 .net "mem_data", 31 0, v000001f7a5be6d40_0;  alias, 1 drivers
v000001f7a5bf15a0_0 .net "mem_to_reg", 0 0, v000001f7a5be7100_0;  alias, 1 drivers
v000001f7a5bf1be0_0 .net "pc_plus4", 31 0, v000001f7a5be72e0_0;  alias, 1 drivers
v000001f7a5bf0a60_0 .net "rd_addr", 4 0, v000001f7a5be7380_0;  alias, 1 drivers
v000001f7a5bf1d20_0 .net "reg_write", 0 0, v000001f7a5be7740_0;  alias, 1 drivers
v000001f7a5bf2b80_0 .net "rst_n", 0 0, v000001f7a5bec820_0;  alias, 1 drivers
v000001f7a5bf1640_0 .net "wb_rd_addr", 4 0, L_000001f7a5c4e3f0;  alias, 1 drivers
v000001f7a5bf1780_0 .net "wb_rd_data", 31 0, L_000001f7a5c527a0;  alias, 1 drivers
v000001f7a5bf1140_0 .net "wb_reg_write", 0 0, L_000001f7a5c4f0a0;  alias, 1 drivers
L_000001f7a5c54460 .cmp/eq 5, v000001f7a5be7380_0, L_000001f7a5bf4aa0;
L_000001f7a5c53ba0 .functor MUXZ 32, v000001f7a5be5940_0, v000001f7a5be72e0_0, L_000001f7a5c54460, C4<>;
L_000001f7a5c527a0 .functor MUXZ 32, L_000001f7a5c53ba0, v000001f7a5be6d40_0, v000001f7a5be7100_0, C4<>;
    .scope S_000001f7a55eac90;
T_3 ;
    %wait E_000001f7a5b3a940;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5b88df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5bb35a0_0, 0, 1;
    %load/vec4 v000001f7a5bb3b40_0;
    %store/vec4 v000001f7a5b8abf0_0, 0, 32;
    %load/vec4 v000001f7a5bb2ce0_0;
    %load/vec4 v000001f7a5b89b10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5b88df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5bb35a0_0, 0, 1;
    %load/vec4 v000001f7a5b88b70_0;
    %store/vec4 v000001f7a5b8abf0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001f7a5bb2ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5b88df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5bb35a0_0, 0, 1;
    %load/vec4 v000001f7a5bb2920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001f7a5bb2e20_0;
    %store/vec4 v000001f7a5b8abf0_0, 0, 32;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001f7a5bb0c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v000001f7a5bb30a0_0;
    %store/vec4 v000001f7a5b8abf0_0, 0, 32;
T_3.6 ;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001f7a5bb3c80_0;
    %load/vec4 v000001f7a5bb0c60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5b88df0_0, 0, 1;
    %load/vec4 v000001f7a5b89250_0;
    %store/vec4 v000001f7a5bb35a0_0, 0, 1;
    %load/vec4 v000001f7a5bb30a0_0;
    %store/vec4 v000001f7a5b8abf0_0, 0, 32;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v000001f7a5bb2920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5b88df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5bb35a0_0, 0, 1;
    %load/vec4 v000001f7a5bb2e20_0;
    %store/vec4 v000001f7a5b8abf0_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v000001f7a5bb3f00_0;
    %load/vec4 v000001f7a5bb0c60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5b88df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5bb35a0_0, 0, 1;
    %load/vec4 v000001f7a5bb30a0_0;
    %store/vec4 v000001f7a5b8abf0_0, 0, 32;
T_3.12 ;
T_3.11 ;
T_3.9 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f7a55eac90;
T_4 ;
    %wait E_000001f7a5b39680;
    %load/vec4 v000001f7a5b896b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5bb3d20_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001f7a5bb3d20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000001f7a5bb3d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bb3000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f7a5bb3d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bb29c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f7a5bb3d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bb36e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000001f7a5bb3d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bb2420, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000001f7a5bb3d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bb0300, 0, 4;
    %load/vec4 v000001f7a5bb3d20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f7a5bb3d20_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5bb3d20_0, 0, 32;
T_4.4 ;
    %load/vec4 v000001f7a5bb3d20_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.5, 5;
    %pushi/vec4 0, 0, 10;
    %ix/getv/s 3, v000001f7a5bb3d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bb3fa0, 0, 4;
    %load/vec4 v000001f7a5bb3d20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f7a5bb3d20_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5bb3d20_0, 0, 32;
T_4.6 ;
    %load/vec4 v000001f7a5bb3d20_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_4.7, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v000001f7a5bb3d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bb3460, 0, 4;
    %load/vec4 v000001f7a5bb3d20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f7a5bb3d20_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001f7a5bb2a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5bb3d20_0, 0, 32;
T_4.8 ;
    %load/vec4 v000001f7a5bb3d20_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_4.9, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v000001f7a5bb3d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bb3dc0, 0, 4;
    %load/vec4 v000001f7a5bb3d20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f7a5bb3d20_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5bb3d20_0, 0, 32;
T_4.10 ;
    %load/vec4 v000001f7a5bb3d20_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_4.11, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v000001f7a5bb3d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bb3320, 0, 4;
    %load/vec4 v000001f7a5bb3d20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f7a5bb3d20_0, 0, 32;
    %jmp T_4.10;
T_4.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f7a5b8a0b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5bb3d20_0, 0, 32;
T_4.12 ;
    %load/vec4 v000001f7a5bb3d20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.13, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f7a5bb3d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5b8a6f0, 0, 4;
    %load/vec4 v000001f7a5bb3d20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f7a5bb3d20_0, 0, 32;
    %jmp T_4.12;
T_4.13 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f7a5bb2ba0_0;
    %load/vec4 v000001f7a5bb2100_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v000001f7a5b8a0b0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_4.16, 5;
    %load/vec4 v000001f7a5bb3b40_0;
    %load/vec4 v000001f7a5b8a0b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5b8a6f0, 0, 4;
    %load/vec4 v000001f7a5b8a0b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f7a5b8a0b0_0, 0;
T_4.16 ;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v000001f7a5bb2ce0_0;
    %load/vec4 v000001f7a5bb2100_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %load/vec4 v000001f7a5b8a0b0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.20, 5;
    %load/vec4 v000001f7a5b8a0b0_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001f7a5b8a0b0_0, 0;
T_4.20 ;
T_4.18 ;
T_4.15 ;
    %load/vec4 v000001f7a5bb0260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001f7a5b887b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bb3000, 0, 4;
    %load/vec4 v000001f7a5b8a830_0;
    %load/vec4 v000001f7a5b887b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bb29c0, 0, 4;
    %load/vec4 v000001f7a5bb21a0_0;
    %load/vec4 v000001f7a5b887b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bb36e0, 0, 4;
    %load/vec4 v000001f7a5bb1e80_0;
    %load/vec4 v000001f7a5b887b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bb2420, 0, 4;
    %load/vec4 v000001f7a5bb13e0_0;
    %load/vec4 v000001f7a5b887b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bb0300, 0, 4;
    %load/vec4 v000001f7a5bb1e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %load/vec4 v000001f7a5b8a0b0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_4.26, 5;
    %load/vec4 v000001f7a5bb15c0_0;
    %addi 4, 0, 32;
    %load/vec4 v000001f7a5b8a0b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5b8a6f0, 0, 4;
    %load/vec4 v000001f7a5b8a0b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f7a5b8a0b0_0, 0;
T_4.26 ;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v000001f7a5bb13e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.28, 8;
    %load/vec4 v000001f7a5b8a0b0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.30, 5;
    %load/vec4 v000001f7a5b8a0b0_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001f7a5b8a0b0_0, 0;
T_4.30 ;
T_4.28 ;
T_4.25 ;
    %load/vec4 v000001f7a5bb0bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.32, 8;
    %load/vec4 v000001f7a5bb2a60_0;
    %parti/s 9, 0, 2;
    %load/vec4 v000001f7a5bb1980_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f7a5bb2a60_0, 0;
    %load/vec4 v000001f7a5b8a790_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001f7a5bb3fa0, 4;
    %parti/s 9, 0, 2;
    %load/vec4 v000001f7a5bb1980_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f7a5b8a790_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bb3fa0, 0, 4;
    %load/vec4 v000001f7a5bb1980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.34, 8;
    %load/vec4 v000001f7a5b8a150_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f7a5bb3460, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_4.36, 4;
    %load/vec4 v000001f7a5b8a150_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f7a5bb3460, 4;
    %addi 1, 0, 2;
    %load/vec4 v000001f7a5b8a150_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bb3460, 0, 4;
T_4.36 ;
    %jmp T_4.35;
T_4.34 ;
    %load/vec4 v000001f7a5b8a150_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f7a5bb3460, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_4.38, 4;
    %load/vec4 v000001f7a5b8a150_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f7a5bb3460, 4;
    %subi 1, 0, 2;
    %load/vec4 v000001f7a5b8a150_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bb3460, 0, 4;
T_4.38 ;
T_4.35 ;
    %load/vec4 v000001f7a5bb1980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %load/vec4 v000001f7a5b8a5b0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001f7a5bb3dc0, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_4.42, 4;
    %load/vec4 v000001f7a5b8a5b0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001f7a5bb3dc0, 4;
    %addi 1, 0, 2;
    %load/vec4 v000001f7a5b8a5b0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bb3dc0, 0, 4;
T_4.42 ;
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v000001f7a5b8a5b0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001f7a5bb3dc0, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_4.44, 4;
    %load/vec4 v000001f7a5b8a5b0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001f7a5bb3dc0, 4;
    %subi 1, 0, 2;
    %load/vec4 v000001f7a5b8a5b0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bb3dc0, 0, 4;
T_4.44 ;
T_4.41 ;
    %load/vec4 v000001f7a5bb3640_0;
    %load/vec4 v000001f7a5bb2c40_0;
    %cmp/ne;
    %jmp/0xz  T_4.46, 4;
    %load/vec4 v000001f7a5bb2c40_0;
    %load/vec4 v000001f7a5bb1980_0;
    %cmp/e;
    %jmp/0xz  T_4.48, 4;
    %load/vec4 v000001f7a5b89110_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001f7a5bb3320, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_4.50, 4;
    %load/vec4 v000001f7a5b89110_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001f7a5bb3320, 4;
    %addi 1, 0, 2;
    %load/vec4 v000001f7a5b89110_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bb3320, 0, 4;
T_4.50 ;
    %jmp T_4.49;
T_4.48 ;
    %load/vec4 v000001f7a5b89110_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001f7a5bb3320, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_4.52, 4;
    %load/vec4 v000001f7a5b89110_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001f7a5bb3320, 4;
    %subi 1, 0, 2;
    %load/vec4 v000001f7a5b89110_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bb3320, 0, 4;
T_4.52 ;
T_4.49 ;
T_4.46 ;
T_4.32 ;
    %load/vec4 v000001f7a5bb2100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.54, 8;
    %load/vec4 v000001f7a5bb2a60_0;
    %parti/s 9, 0, 2;
    %load/vec4 v000001f7a5bb1980_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f7a5bb2a60_0, 0;
T_4.54 ;
T_4.22 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f7a5b56b00;
T_5 ;
    %wait E_000001f7a5b3aa40;
    %load/vec4 v000001f7a5b89750_0;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 769, 0, 12;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 770, 0, 12;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 771, 0, 12;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 835, 0, 12;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 836, 0, 12;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 2816, 0, 12;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 2818, 0, 12;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 2944, 0, 12;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 2946, 0, 12;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 3857, 0, 12;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 3858, 0, 12;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 3859, 0, 12;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 3860, 0, 12;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5b8a510_0, 0, 32;
    %jmp T_5.20;
T_5.0 ;
    %load/vec4 v000001f7a5b8c270_0;
    %store/vec4 v000001f7a5b8a510_0, 0, 32;
    %jmp T_5.20;
T_5.1 ;
    %load/vec4 v000001f7a5b885d0_0;
    %store/vec4 v000001f7a5b8a510_0, 0, 32;
    %jmp T_5.20;
T_5.2 ;
    %load/vec4 v000001f7a5b8aa10_0;
    %store/vec4 v000001f7a5b8a510_0, 0, 32;
    %jmp T_5.20;
T_5.3 ;
    %load/vec4 v000001f7a5b89a70_0;
    %store/vec4 v000001f7a5b8a510_0, 0, 32;
    %jmp T_5.20;
T_5.4 ;
    %load/vec4 v000001f7a5b89e30_0;
    %store/vec4 v000001f7a5b8a510_0, 0, 32;
    %jmp T_5.20;
T_5.5 ;
    %load/vec4 v000001f7a5b8b7d0_0;
    %store/vec4 v000001f7a5b8a510_0, 0, 32;
    %jmp T_5.20;
T_5.6 ;
    %load/vec4 v000001f7a5b8bd70_0;
    %store/vec4 v000001f7a5b8a510_0, 0, 32;
    %jmp T_5.20;
T_5.7 ;
    %load/vec4 v000001f7a5b8a290_0;
    %store/vec4 v000001f7a5b8a510_0, 0, 32;
    %jmp T_5.20;
T_5.8 ;
    %load/vec4 v000001f7a5b88cb0_0;
    %store/vec4 v000001f7a5b8a510_0, 0, 32;
    %jmp T_5.20;
T_5.9 ;
    %load/vec4 v000001f7a5b8b870_0;
    %store/vec4 v000001f7a5b8a510_0, 0, 32;
    %jmp T_5.20;
T_5.10 ;
    %load/vec4 v000001f7a5b8a330_0;
    %store/vec4 v000001f7a5b8a510_0, 0, 32;
    %jmp T_5.20;
T_5.11 ;
    %load/vec4 v000001f7a5b8a010_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001f7a5b8a510_0, 0, 32;
    %jmp T_5.20;
T_5.12 ;
    %load/vec4 v000001f7a5b8ab50_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001f7a5b8a510_0, 0, 32;
    %jmp T_5.20;
T_5.13 ;
    %load/vec4 v000001f7a5b8a010_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000001f7a5b8a510_0, 0, 32;
    %jmp T_5.20;
T_5.14 ;
    %load/vec4 v000001f7a5b8ab50_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000001f7a5b8a510_0, 0, 32;
    %jmp T_5.20;
T_5.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5b8a510_0, 0, 32;
    %jmp T_5.20;
T_5.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5b8a510_0, 0, 32;
    %jmp T_5.20;
T_5.17 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f7a5b8a510_0, 0, 32;
    %jmp T_5.20;
T_5.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5b8a510_0, 0, 32;
    %jmp T_5.20;
T_5.20 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001f7a5b56b00;
T_6 ;
    %wait E_000001f7a5b3aa00;
    %load/vec4 v000001f7a5b8bcd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5b8c270_0, 0;
    %pushi/vec4 1073746176, 0, 32;
    %assign/vec4 v000001f7a5b885d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5b8aa10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5b89a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5b89e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5b8b7d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5b8bd70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5b8a290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5b88cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5b8b870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5b8a330_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001f7a5b8a010_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001f7a5b8ab50_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f7a5b8a010_0;
    %addi 1, 0, 64;
    %assign/vec4 v000001f7a5b8a010_0, 0;
    %load/vec4 v000001f7a5b8b730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001f7a5b8c270_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f7a5b8c270_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f7a5b8c270_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f7a5b8c270_0, 4, 5;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001f7a5b8b0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000001f7a5b89890_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.6, 8;
    %load/vec4 v000001f7a5b88a30_0;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %load/vec4 v000001f7a5b8a290_0;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %assign/vec4 v000001f7a5b8a290_0, 0;
    %load/vec4 v000001f7a5b89890_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.8, 8;
    %load/vec4 v000001f7a5b88f30_0;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %load/vec4 v000001f7a5b88cb0_0;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v000001f7a5b88cb0_0, 0;
    %load/vec4 v000001f7a5b89c50_0;
    %assign/vec4 v000001f7a5b8b870_0, 0;
    %load/vec4 v000001f7a5b8c270_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f7a5b8c270_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f7a5b8c270_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f7a5b8c270_0, 4, 5;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000001f7a5b88fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v000001f7a5b89750_0;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 770, 0, 12;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 771, 0, 12;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 835, 0, 12;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 2818, 0, 12;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 2946, 0, 12;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %jmp T_6.24;
T_6.12 ;
    %load/vec4 v000001f7a5b897f0_0;
    %assign/vec4 v000001f7a5b8c270_0, 0;
    %jmp T_6.24;
T_6.13 ;
    %load/vec4 v000001f7a5b897f0_0;
    %assign/vec4 v000001f7a5b8aa10_0, 0;
    %jmp T_6.24;
T_6.14 ;
    %load/vec4 v000001f7a5b897f0_0;
    %assign/vec4 v000001f7a5b89a70_0, 0;
    %jmp T_6.24;
T_6.15 ;
    %load/vec4 v000001f7a5b897f0_0;
    %assign/vec4 v000001f7a5b89e30_0, 0;
    %jmp T_6.24;
T_6.16 ;
    %load/vec4 v000001f7a5b897f0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v000001f7a5b8b7d0_0, 0;
    %jmp T_6.24;
T_6.17 ;
    %load/vec4 v000001f7a5b897f0_0;
    %assign/vec4 v000001f7a5b8bd70_0, 0;
    %jmp T_6.24;
T_6.18 ;
    %load/vec4 v000001f7a5b897f0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v000001f7a5b8a290_0, 0;
    %jmp T_6.24;
T_6.19 ;
    %load/vec4 v000001f7a5b897f0_0;
    %assign/vec4 v000001f7a5b88cb0_0, 0;
    %jmp T_6.24;
T_6.20 ;
    %load/vec4 v000001f7a5b897f0_0;
    %assign/vec4 v000001f7a5b8b870_0, 0;
    %jmp T_6.24;
T_6.21 ;
    %load/vec4 v000001f7a5b897f0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f7a5b8ab50_0, 4, 5;
    %jmp T_6.24;
T_6.22 ;
    %load/vec4 v000001f7a5b897f0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f7a5b8ab50_0, 4, 5;
    %jmp T_6.24;
T_6.24 ;
    %pop/vec4 1;
T_6.10 ;
T_6.5 ;
T_6.3 ;
    %load/vec4 v000001f7a5b8a8d0_0;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f7a5b8a330_0, 4, 5;
    %load/vec4 v000001f7a5b8ad30_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f7a5b8a330_0, 4, 5;
    %load/vec4 v000001f7a5b8b190_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f7a5b8a330_0, 4, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f7a5b56c90;
T_7 ;
    %wait E_000001f7a5b3bec0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f7a5b8b9b0_0, 0, 4;
    %load/vec4 v000001f7a5b8c3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f7a5b8b9b0_0, 0, 4;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v000001f7a5b8b050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f7a5b8b9b0_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f7a5b8b9b0_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001f7a5b8b9b0_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001f7a5b8b9b0_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v000001f7a5b8b050_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001f7a5b8b9b0_0, 0, 4;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001f7a5b8b9b0_0, 0, 4;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001f7a5b8b9b0_0, 0, 4;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001f7a5b56c90;
T_8 ;
    %wait E_000001f7a5b3bd00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5b8b5f0_0, 0, 32;
    %load/vec4 v000001f7a5b8c3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5b8b5f0_0, 0, 32;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v000001f7a5b8b050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001f7a5b8b230_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f7a5b8b5f0_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001f7a5b8b230_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v000001f7a5b8b5f0_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000001f7a5b8b230_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v000001f7a5b8b5f0_0, 0, 32;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v000001f7a5b8b230_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v000001f7a5b8b5f0_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v000001f7a5b8b050_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %jmp T_8.12;
T_8.10 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001f7a5b8b230_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f7a5b8b5f0_0, 0, 32;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v000001f7a5b8b230_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v000001f7a5b8b5f0_0, 0, 32;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v000001f7a5b8b230_0;
    %store/vec4 v000001f7a5b8b5f0_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001f7a5b56c90;
T_9 ;
    %wait E_000001f7a5b3bbc0;
    %load/vec4 v000001f7a5b8bf50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001f7a5b8b4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5b8b370_0, 0, 32;
T_9.4 ;
    %load/vec4 v000001f7a5b8b370_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.5, 5;
    %load/vec4 v000001f7a5b8b9b0_0;
    %load/vec4 v000001f7a5b8b370_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v000001f7a5b8b5f0_0;
    %load/vec4 v000001f7a5b8b370_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v000001f7a5b8ae70_0;
    %pad/u 14;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v000001f7a5b8b370_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v000001f7a5b8b410, 5, 6;
T_9.6 ;
    %load/vec4 v000001f7a5b8b370_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f7a5b8b370_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001f7a5b56c90;
T_10 ;
    %wait E_000001f7a5b3bbc0;
    %load/vec4 v000001f7a5b8bf50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5b8b2d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f7a5b8c310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001f7a5b8ae70_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001f7a5b8b410, 4;
    %assign/vec4 v000001f7a5b8c130_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f7a5b56c90;
T_11 ;
    %wait E_000001f7a5b3aac0;
    %load/vec4 v000001f7a5b8c130_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001f7a5b8c090_0, 0, 8;
    %load/vec4 v000001f7a5b8c130_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001f7a5b8beb0_0, 0, 8;
    %load/vec4 v000001f7a5b8c130_0;
    %parti/s 8, 16, 6;
    %store/vec4 v000001f7a5b8af10_0, 0, 8;
    %load/vec4 v000001f7a5b8c130_0;
    %parti/s 8, 24, 6;
    %store/vec4 v000001f7a5b8bc30_0, 0, 8;
    %load/vec4 v000001f7a5b8c3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5b8b2d0_0, 0, 32;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v000001f7a5b8b050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v000001f7a5b8ba50_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001f7a5b8c090_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %load/vec4 v000001f7a5b8c090_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000001f7a5b8c090_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %store/vec4 v000001f7a5b8b2d0_0, 0, 32;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v000001f7a5b8ba50_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.12, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001f7a5b8beb0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.13, 8;
T_11.12 ; End of true expr.
    %load/vec4 v000001f7a5b8beb0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000001f7a5b8beb0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.13, 8;
 ; End of false expr.
    %blend;
T_11.13;
    %store/vec4 v000001f7a5b8b2d0_0, 0, 32;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v000001f7a5b8ba50_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.14, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001f7a5b8af10_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %load/vec4 v000001f7a5b8af10_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000001f7a5b8af10_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %store/vec4 v000001f7a5b8b2d0_0, 0, 32;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v000001f7a5b8ba50_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.16, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001f7a5b8bc30_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %load/vec4 v000001f7a5b8bc30_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000001f7a5b8bc30_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %store/vec4 v000001f7a5b8b2d0_0, 0, 32;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v000001f7a5b8b050_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %jmp T_11.20;
T_11.18 ;
    %load/vec4 v000001f7a5b8ba50_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.21, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001f7a5b8beb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f7a5b8c090_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.22, 8;
T_11.21 ; End of true expr.
    %load/vec4 v000001f7a5b8beb0_0;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v000001f7a5b8beb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f7a5b8c090_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.22, 8;
 ; End of false expr.
    %blend;
T_11.22;
    %store/vec4 v000001f7a5b8b2d0_0, 0, 32;
    %jmp T_11.20;
T_11.19 ;
    %load/vec4 v000001f7a5b8ba50_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.23, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001f7a5b8bc30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f7a5b8af10_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.24, 8;
T_11.23 ; End of true expr.
    %load/vec4 v000001f7a5b8bc30_0;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v000001f7a5b8bc30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f7a5b8af10_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.24, 8;
 ; End of false expr.
    %blend;
T_11.24;
    %store/vec4 v000001f7a5b8b2d0_0, 0, 32;
    %jmp T_11.20;
T_11.20 ;
    %pop/vec4 1;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v000001f7a5b8c130_0;
    %store/vec4 v000001f7a5b8b2d0_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001f7a5b56c90;
T_12 ;
    %end;
    .thread T_12;
    .scope S_000001f7a55c5090;
T_13 ;
    %wait E_000001f7a5b3bf00;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f7a5b34970_0, 0, 4;
    %load/vec4 v000001f7a5bc58f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f7a5b34970_0, 0, 4;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v000001f7a5b8add0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %jmp T_13.9;
T_13.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f7a5b34970_0, 0, 4;
    %jmp T_13.9;
T_13.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f7a5b34970_0, 0, 4;
    %jmp T_13.9;
T_13.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001f7a5b34970_0, 0, 4;
    %jmp T_13.9;
T_13.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001f7a5b34970_0, 0, 4;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v000001f7a5b8add0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %jmp T_13.12;
T_13.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001f7a5b34970_0, 0, 4;
    %jmp T_13.12;
T_13.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001f7a5b34970_0, 0, 4;
    %jmp T_13.12;
T_13.12 ;
    %pop/vec4 1;
    %jmp T_13.4;
T_13.2 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001f7a5b34970_0, 0, 4;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001f7a55c5090;
T_14 ;
    %wait E_000001f7a5b3b580;
    %load/vec4 v000001f7a5bc58f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5bc4b30_0, 0, 32;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v000001f7a5b8add0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %jmp T_14.9;
T_14.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001f7a5bc4bd0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f7a5bc4b30_0, 0, 32;
    %jmp T_14.9;
T_14.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001f7a5bc4bd0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v000001f7a5bc4b30_0, 0, 32;
    %jmp T_14.9;
T_14.7 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000001f7a5bc4bd0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v000001f7a5bc4b30_0, 0, 32;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v000001f7a5bc4bd0_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v000001f7a5bc4b30_0, 0, 32;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v000001f7a5b8add0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %jmp T_14.12;
T_14.10 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001f7a5bc4bd0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f7a5bc4b30_0, 0, 32;
    %jmp T_14.12;
T_14.11 ;
    %load/vec4 v000001f7a5bc4bd0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v000001f7a5bc4b30_0, 0, 32;
    %jmp T_14.12;
T_14.12 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v000001f7a5bc4bd0_0;
    %store/vec4 v000001f7a5bc4b30_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001f7a55c5090;
T_15 ;
    %wait E_000001f7a5b3b680;
    %load/vec4 v000001f7a5bc5670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5bc6890_0, 0, 32;
T_15.2 ;
    %load/vec4 v000001f7a5bc6890_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_15.3, 5;
    %load/vec4 v000001f7a5b34970_0;
    %load/vec4 v000001f7a5bc6890_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v000001f7a5bc4b30_0;
    %load/vec4 v000001f7a5bc6890_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v000001f7a5bc5530_0;
    %pad/u 14;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v000001f7a5bc6890_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v000001f7a5bc49f0, 5, 6;
T_15.4 ;
    %load/vec4 v000001f7a5bc6890_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f7a5bc6890_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001f7a55c5090;
T_16 ;
    %wait E_000001f7a5b3b7c0;
    %load/vec4 v000001f7a5bc6070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5bc4a90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f7a5b8baf0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f7a5bc4f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5bc55d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5bc6e30_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001f7a5bc5fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000001f7a5bc5530_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001f7a5bc49f0, 4;
    %assign/vec4 v000001f7a5bc4a90_0, 0;
    %load/vec4 v000001f7a5b8add0_0;
    %assign/vec4 v000001f7a5b8baf0_0, 0;
    %load/vec4 v000001f7a5bc58f0_0;
    %assign/vec4 v000001f7a5bc4f90_0, 0;
    %load/vec4 v000001f7a5bc6390_0;
    %assign/vec4 v000001f7a5bc55d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f7a5bc6e30_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5bc6e30_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001f7a55c5090;
T_17 ;
    %wait E_000001f7a5b3b9c0;
    %load/vec4 v000001f7a5bc6e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000001f7a5bc4f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5bc6b10_0, 0, 32;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v000001f7a5b8baf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %jmp T_17.11;
T_17.7 ;
    %load/vec4 v000001f7a5bc55d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.12, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001f7a5bc4a90_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.13, 8;
T_17.12 ; End of true expr.
    %load/vec4 v000001f7a5bc4a90_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000001f7a5bc4a90_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.13, 8;
 ; End of false expr.
    %blend;
T_17.13;
    %store/vec4 v000001f7a5bc6b10_0, 0, 32;
    %jmp T_17.11;
T_17.8 ;
    %load/vec4 v000001f7a5bc55d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.14, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001f7a5bc4a90_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.15, 8;
T_17.14 ; End of true expr.
    %load/vec4 v000001f7a5bc4a90_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v000001f7a5bc4a90_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.15, 8;
 ; End of false expr.
    %blend;
T_17.15;
    %store/vec4 v000001f7a5bc6b10_0, 0, 32;
    %jmp T_17.11;
T_17.9 ;
    %load/vec4 v000001f7a5bc55d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.16, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001f7a5bc4a90_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.17, 8;
T_17.16 ; End of true expr.
    %load/vec4 v000001f7a5bc4a90_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v000001f7a5bc4a90_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.17, 8;
 ; End of false expr.
    %blend;
T_17.17;
    %store/vec4 v000001f7a5bc6b10_0, 0, 32;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v000001f7a5bc55d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.18, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001f7a5bc4a90_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.19, 8;
T_17.18 ; End of true expr.
    %load/vec4 v000001f7a5bc4a90_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v000001f7a5bc4a90_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.19, 8;
 ; End of false expr.
    %blend;
T_17.19;
    %store/vec4 v000001f7a5bc6b10_0, 0, 32;
    %jmp T_17.11;
T_17.11 ;
    %pop/vec4 1;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v000001f7a5b8baf0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %jmp T_17.22;
T_17.20 ;
    %load/vec4 v000001f7a5bc55d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.23, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001f7a5bc4a90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.24, 8;
T_17.23 ; End of true expr.
    %load/vec4 v000001f7a5bc4a90_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001f7a5bc4a90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.24, 8;
 ; End of false expr.
    %blend;
T_17.24;
    %store/vec4 v000001f7a5bc6b10_0, 0, 32;
    %jmp T_17.22;
T_17.21 ;
    %load/vec4 v000001f7a5bc55d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.25, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001f7a5bc4a90_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.26, 8;
T_17.25 ; End of true expr.
    %load/vec4 v000001f7a5bc4a90_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v000001f7a5bc4a90_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.26, 8;
 ; End of false expr.
    %blend;
T_17.26;
    %store/vec4 v000001f7a5bc6b10_0, 0, 32;
    %jmp T_17.22;
T_17.22 ;
    %pop/vec4 1;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v000001f7a5bc4a90_0;
    %store/vec4 v000001f7a5bc6b10_0, 0, 32;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5bc6b10_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001f7a55c5090;
T_18 ;
    %end;
    .thread T_18;
    .scope S_000001f7a55c5220;
T_19 ;
    %wait E_000001f7a5b3bd80;
    %load/vec4 v000001f7a5bc6ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5bc6930_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001f7a5bc5f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v000001f7a5bc62f0_0;
    %assign/vec4 v000001f7a5bc6930_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001f7a55c5220;
T_20 ;
    %wait E_000001f7a5b3bd80;
    %load/vec4 v000001f7a5bc6ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5bc5350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5bc6110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5bc6c50_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001f7a5bc5f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v000001f7a5bc6930_0;
    %assign/vec4 v000001f7a5bc5350_0, 0;
    %load/vec4 v000001f7a5bc5990_0;
    %assign/vec4 v000001f7a5bc6110_0, 0;
    %load/vec4 v000001f7a5bc6250_0;
    %assign/vec4 v000001f7a5bc6c50_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001f7a55c53b0;
T_21 ;
    %wait E_000001f7a5b3bc80;
    %load/vec4 v000001f7a5bc66b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001f7a5bc5df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5bc6750_0, 0, 32;
T_21.4 ;
    %load/vec4 v000001f7a5bc6750_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.5, 5;
    %load/vec4 v000001f7a5bc4d10_0;
    %load/vec4 v000001f7a5bc6750_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v000001f7a5bc6570_0;
    %load/vec4 v000001f7a5bc6750_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v000001f7a5bc5a30_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v000001f7a5bc6750_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v000001f7a5bc6610, 5, 6;
T_21.6 ;
    %load/vec4 v000001f7a5bc6750_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f7a5bc6750_0, 0, 32;
    %jmp T_21.4;
T_21.5 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001f7a55c53b0;
T_22 ;
    %end;
    .thread T_22;
    .scope S_000001f7a59ca160;
T_23 ;
    %wait E_000001f7a5b3c040;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5bc5490_0, 0, 1;
    %load/vec4 v000001f7a5bc8050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v000001f7a5bc8550_0;
    %load/vec4 v000001f7a5bc76f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5bc5490_0, 0, 1;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v000001f7a5bc7830_0;
    %load/vec4 v000001f7a5bc71f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5bc5490_0, 0, 1;
T_23.4 ;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001f7a59ca160;
T_24 ;
    %wait E_000001f7a5b3bf80;
    %load/vec4 v000001f7a5bc78d0_0;
    %store/vec4 v000001f7a5bc5b70_0, 0, 3;
    %load/vec4 v000001f7a5bc78d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %jmp T_24.6;
T_24.0 ;
    %load/vec4 v000001f7a5bc8550_0;
    %load/vec4 v000001f7a5bc7830_0;
    %or;
    %load/vec4 v000001f7a5bc5c10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f7a5bc5b70_0, 0, 3;
    %jmp T_24.8;
T_24.7 ;
    %load/vec4 v000001f7a5bc8550_0;
    %flag_set/vec4 8;
    %load/vec4 v000001f7a5bc7830_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.9, 9;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f7a5bc5b70_0, 0, 3;
T_24.9 ;
T_24.8 ;
    %jmp T_24.6;
T_24.1 ;
    %load/vec4 v000001f7a5bc8050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.11, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001f7a5bc5b70_0, 0, 3;
    %jmp T_24.12;
T_24.11 ;
    %load/vec4 v000001f7a5bc71f0_0;
    %flag_set/vec4 8;
    %load/vec4 v000001f7a5bc7790_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.13, 9;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f7a5bc5b70_0, 0, 3;
    %jmp T_24.14;
T_24.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f7a5bc5b70_0, 0, 3;
T_24.14 ;
T_24.12 ;
    %jmp T_24.6;
T_24.2 ;
    %load/vec4 v000001f7a5bc8050_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v000001f7a5bc71f0_0;
    %load/vec4 v000001f7a5bc7790_0;
    %or;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.15, 9;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001f7a5bc5b70_0, 0, 3;
    %jmp T_24.16;
T_24.15 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f7a5bc5b70_0, 0, 3;
T_24.16 ;
    %jmp T_24.6;
T_24.3 ;
    %load/vec4 v000001f7a5bc5490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.17, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f7a5bc5b70_0, 0, 3;
    %jmp T_24.18;
T_24.17 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001f7a5bc5b70_0, 0, 3;
T_24.18 ;
    %jmp T_24.6;
T_24.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f7a5bc5b70_0, 0, 3;
    %jmp T_24.6;
T_24.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f7a5bc5b70_0, 0, 3;
    %jmp T_24.6;
T_24.6 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001f7a59ca160;
T_25 ;
    %wait E_000001f7a5b3b2c0;
    %load/vec4 v000001f7a5bc7470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f7a5bc78d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5bc7330_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001f7a5bc5b70_0;
    %assign/vec4 v000001f7a5bc78d0_0, 0;
    %load/vec4 v000001f7a5bc78d0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_25.2, 4;
    %load/vec4 v000001f7a5bc5850_0;
    %assign/vec4 v000001f7a5bc7330_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001f7a59ca160;
T_26 ;
    %wait E_000001f7a5b3bf40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5bc5d50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5bc7e70_0, 0, 1;
    %load/vec4 v000001f7a5bc7970_0;
    %store/vec4 v000001f7a5bc61b0_0, 0, 32;
    %load/vec4 v000001f7a5bc7830_0;
    %load/vec4 v000001f7a5bc5c10_0;
    %nor/r;
    %and;
    %store/vec4 v000001f7a5bc5ad0_0, 0, 1;
    %load/vec4 v000001f7a5bc8550_0;
    %load/vec4 v000001f7a5bc5c10_0;
    %nor/r;
    %and;
    %store/vec4 v000001f7a5bc5cb0_0, 0, 1;
    %load/vec4 v000001f7a5bc78d0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v000001f7a5bc78d0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001f7a5bc78d0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001f7a5bc4e50_0, 0, 1;
    %load/vec4 v000001f7a5bc7970_0;
    %store/vec4 v000001f7a5bc5170_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5bc5210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5bc70b0_0, 0, 1;
    %load/vec4 v000001f7a5bc78d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %jmp T_26.6;
T_26.0 ;
    %load/vec4 v000001f7a5bc5c10_0;
    %load/vec4 v000001f7a5bc8550_0;
    %load/vec4 v000001f7a5bc7830_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.7, 8;
    %load/vec4 v000001f7a5bc7b50_0;
    %concati/vec4 0, 0, 12;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v000001f7a5bc84b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %store/vec4 v000001f7a5bc5d50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5bc7e70_0, 0, 1;
T_26.7 ;
    %jmp T_26.6;
T_26.1 ;
    %load/vec4 v000001f7a5bc71f0_0;
    %flag_set/vec4 8;
    %load/vec4 v000001f7a5bc7790_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_26.9, 9;
    %load/vec4 v000001f7a5bc7650_0;
    %parti/s 20, 0, 2;
    %load/vec4 v000001f7a5bc7510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f7a5bc53f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000001f7a5bc5170_0, 0, 32;
    %jmp T_26.10;
T_26.9 ;
    %load/vec4 v000001f7a5bc7650_0;
    %concati/vec4 0, 0, 12;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v000001f7a5bc7510_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %store/vec4 v000001f7a5bc5d50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5bc7e70_0, 0, 1;
T_26.10 ;
    %jmp T_26.6;
T_26.2 ;
    %load/vec4 v000001f7a5bc7650_0;
    %load/vec4 v000001f7a5bc53f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000001f7a5bc5170_0, 0, 32;
    %jmp T_26.6;
T_26.3 ;
    %load/vec4 v000001f7a5bc78d0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001f7a5bc71f0_0;
    %load/vec4 v000001f7a5bc7790_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.11, 8;
    %load/vec4 v000001f7a5bc7650_0;
    %parti/s 20, 0, 2;
    %load/vec4 v000001f7a5bc7510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f7a5bc53f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000001f7a5bc5170_0, 0, 32;
    %jmp T_26.12;
T_26.11 ;
    %load/vec4 v000001f7a5bc7650_0;
    %load/vec4 v000001f7a5bc53f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000001f7a5bc5170_0, 0, 32;
T_26.12 ;
    %jmp T_26.6;
T_26.4 ;
    %load/vec4 v000001f7a5bc5c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.13, 8;
    %load/vec4 v000001f7a5bc7970_0;
    %store/vec4 v000001f7a5bc5170_0, 0, 32;
    %load/vec4 v000001f7a5bc7970_0;
    %store/vec4 v000001f7a5bc61b0_0, 0, 32;
    %load/vec4 v000001f7a5bc7830_0;
    %store/vec4 v000001f7a5bc5ad0_0, 0, 1;
    %load/vec4 v000001f7a5bc8550_0;
    %store/vec4 v000001f7a5bc5cb0_0, 0, 1;
    %jmp T_26.14;
T_26.13 ;
    %load/vec4 v000001f7a5bc5170_0;
    %store/vec4 v000001f7a5bc61b0_0, 0, 32;
    %load/vec4 v000001f7a5bc7830_0;
    %store/vec4 v000001f7a5bc5ad0_0, 0, 1;
    %load/vec4 v000001f7a5bc8550_0;
    %store/vec4 v000001f7a5bc5cb0_0, 0, 1;
T_26.14 ;
    %jmp T_26.6;
T_26.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5bc5210_0, 0, 1;
    %jmp T_26.6;
T_26.6 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000001f7a5605300;
T_27 ;
    %wait E_000001f7a5b3ba80;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f7a5bcb9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5bca370_0, 0, 32;
T_27.0 ;
    %load/vec4 v000001f7a5bca370_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_27.1, 5;
    %ix/getv/s 4, v000001f7a5bca370_0;
    %load/vec4a v000001f7a5bca730, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v000001f7a5bca370_0;
    %store/vec4a v000001f7a5bc9970, 4, 0;
    %ix/getv/s 4, v000001f7a5bca370_0;
    %load/vec4a v000001f7a5bca730, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %jmp T_27.6;
T_27.2 ;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001f7a5bca370_0;
    %store/vec4a v000001f7a5bca910, 4, 0;
    %jmp T_27.6;
T_27.3 ;
    %load/vec4 v000001f7a5bca370_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.7, 5;
    %load/vec4 v000001f7a5bca370_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000001f7a5bca910, 4;
    %ix/getv/s 4, v000001f7a5bca370_0;
    %store/vec4a v000001f7a5bcb9f0, 4, 0;
T_27.7 ;
    %ix/getv/s 4, v000001f7a5bca370_0;
    %load/vec4a v000001f7a5bcb8b0, 4;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %ix/getv/s 4, v000001f7a5bca370_0;
    %store/vec4a v000001f7a5bca910, 4, 0;
    %jmp T_27.6;
T_27.4 ;
    %ix/getv/s 4, v000001f7a5bca370_0;
    %load/vec4a v000001f7a5bcb8b0, 4;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %ix/getv/s 4, v000001f7a5bca370_0;
    %store/vec4a v000001f7a5bcb9f0, 4, 0;
    %ix/getv/s 4, v000001f7a5bca370_0;
    %load/vec4a v000001f7a5bcb9f0, 4;
    %addi 4, 0, 32;
    %ix/getv/s 4, v000001f7a5bca370_0;
    %store/vec4a v000001f7a5bca910, 4, 0;
    %jmp T_27.6;
T_27.5 ;
    %ix/getv/s 4, v000001f7a5bca370_0;
    %load/vec4a v000001f7a5bcb8b0, 4;
    %store/vec4 v000001f7a5bc7dd0_0, 0, 32;
    %callf/vec4 TD_pmp.napot_start, S_000001f7a55c83e0;
    %ix/getv/s 4, v000001f7a5bca370_0;
    %store/vec4a v000001f7a5bcb9f0, 4, 0;
    %ix/getv/s 4, v000001f7a5bca370_0;
    %load/vec4a v000001f7a5bcb8b0, 4;
    %store/vec4 v000001f7a5bc75b0_0, 0, 32;
    %callf/vec4 TD_pmp.napot_end, S_000001f7a5611170;
    %ix/getv/s 4, v000001f7a5bca370_0;
    %store/vec4a v000001f7a5bca910, 4, 0;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
    %load/vec4 v000001f7a5bca370_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f7a5bca370_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001f7a5605300;
T_28 ;
    %wait E_000001f7a5b3c080;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5bcae10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5bc85f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5bc9e70_0, 0, 32;
T_28.0 ;
    %load/vec4 v000001f7a5bc9e70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.1, 5;
    %ix/getv/s 4, v000001f7a5bc9e70_0;
    %load/vec4a v000001f7a5bc9970, 4;
    %ix/getv/s 4, v000001f7a5bc9e70_0;
    %load/vec4a v000001f7a5bcb9f0, 4;
    %load/vec4 v000001f7a5bc7150_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v000001f7a5bc7150_0;
    %ix/getv/s 4, v000001f7a5bc9e70_0;
    %load/vec4a v000001f7a5bca910, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %ix/getv/s 4, v000001f7a5bc9e70_0;
    %store/vec4a v000001f7a5b34ab0, 4, 0;
    %load/vec4 v000001f7a5bcbdb0_0;
    %ix/getv/s 4, v000001f7a5bc9e70_0;
    %load/vec4a v000001f7a5bcbe50, 4;
    %and;
    %load/vec4 v000001f7a5bcbc70_0;
    %ix/getv/s 4, v000001f7a5bc9e70_0;
    %load/vec4a v000001f7a5bcbd10, 4;
    %and;
    %or;
    %load/vec4 v000001f7a5bca2d0_0;
    %ix/getv/s 4, v000001f7a5bc9e70_0;
    %load/vec4a v000001f7a5bca5f0, 4;
    %and;
    %or;
    %ix/getv/s 4, v000001f7a5bc9e70_0;
    %store/vec4a v000001f7a5bc9c90, 4, 0;
    %ix/getv/s 4, v000001f7a5bc9e70_0;
    %load/vec4a v000001f7a5b34ab0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5bcae10_0, 0, 1;
    %ix/getv/s 4, v000001f7a5bc9e70_0;
    %load/vec4a v000001f7a5bc9c90, 4;
    %store/vec4 v000001f7a5bc85f0_0, 0, 1;
T_28.2 ;
    %load/vec4 v000001f7a5bc9e70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f7a5bc9e70_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000001f7a5605300;
T_29 ;
    %wait E_000001f7a5b3c000;
    %load/vec4 v000001f7a5bca9b0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v000001f7a5bcae10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v000001f7a5bc85f0_0;
    %store/vec4 v000001f7a5bc87d0_0, 0, 1;
    %load/vec4 v000001f7a5bc85f0_0;
    %nor/r;
    %store/vec4 v000001f7a5bc8730_0, 0, 1;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5bc87d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5bc8730_0, 0, 1;
T_29.3 ;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001f7a5bcae10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v000001f7a5bc85f0_0;
    %store/vec4 v000001f7a5bc87d0_0, 0, 1;
    %load/vec4 v000001f7a5bc85f0_0;
    %nor/r;
    %store/vec4 v000001f7a5bc8730_0, 0, 1;
    %jmp T_29.5;
T_29.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5bc87d0_0, 0, 1;
    %load/vec4 v000001f7a5bcbc70_0;
    %load/vec4 v000001f7a5bcbdb0_0;
    %or;
    %load/vec4 v000001f7a5bca2d0_0;
    %or;
    %store/vec4 v000001f7a5bc8730_0, 0, 1;
T_29.5 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000001f7a5605490;
T_30 ;
    %wait E_000001f7a5b3c200;
    %load/vec4 v000001f7a5bc9f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f7a5bcb1d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5bcb810_0, 0, 32;
T_30.2 ;
    %load/vec4 v000001f7a5bcb810_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f7a5bcb810_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bca0f0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v000001f7a5bcb810_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bca190, 0, 4;
    %load/vec4 v000001f7a5bcb810_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f7a5bcb810_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000001f7a5bcaeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v000001f7a5bc9fb0_0;
    %assign/vec4 v000001f7a5bcb1d0_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v000001f7a5bcaff0_0;
    %load/vec4 v000001f7a5bcb090_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v000001f7a5bcb1d0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_30.8, 5;
    %load/vec4 v000001f7a5bca7d0_0;
    %addi 4, 0, 32;
    %load/vec4 v000001f7a5bcb1d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bca0f0, 0, 4;
    %load/vec4 v000001f7a5bcb1d0_0;
    %addi 1, 0, 4;
    %load/vec4 v000001f7a5bcb1d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bca190, 0, 4;
    %load/vec4 v000001f7a5bcb1d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f7a5bcb1d0_0, 0;
    %jmp T_30.9;
T_30.8 ;
    %load/vec4 v000001f7a5bca7d0_0;
    %addi 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bca0f0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f7a5bcb1d0_0, 0;
T_30.9 ;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v000001f7a5bcb090_0;
    %load/vec4 v000001f7a5bcaff0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %load/vec4 v000001f7a5bcb1d0_0;
    %cmpi/u 0, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_30.12, 5;
    %load/vec4 v000001f7a5bcb1d0_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001f7a5bcb1d0_0, 0;
T_30.12 ;
T_30.10 ;
T_30.7 ;
    %load/vec4 v000001f7a5bcaf50_0;
    %load/vec4 v000001f7a5bcaff0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.14, 8;
    %load/vec4 v000001f7a5bcb1d0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_30.16, 5;
    %load/vec4 v000001f7a5bcb450_0;
    %load/vec4 v000001f7a5bcb1d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bca0f0, 0, 4;
    %load/vec4 v000001f7a5bcb1d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f7a5bcb1d0_0, 0;
T_30.16 ;
T_30.14 ;
T_30.5 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001f7a5b8ce90;
T_31 ;
    %wait E_000001f7a5b3bd40;
    %load/vec4 v000001f7a5be6840_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f7a5be4c20, 4;
    %load/vec4 v000001f7a5be6840_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f7a5be6de0, 4;
    %load/vec4 v000001f7a5be4cc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5be4fe0_0, 0, 1;
    %load/vec4 v000001f7a5be6840_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f7a5be49a0, 4;
    %store/vec4 v000001f7a5be4d60_0, 0, 32;
    %load/vec4 v000001f7a5be6840_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f7a5be5c60, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v000001f7a5be5300_0, 0, 1;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5be4fe0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5be4d60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5be5300_0, 0, 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000001f7a5b8ce90;
T_32 ;
    %wait E_000001f7a5b3ba00;
    %load/vec4 v000001f7a5be7060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5be4a40_0, 0, 32;
T_32.2 ;
    %load/vec4 v000001f7a5be4a40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_32.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v000001f7a5be4a40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5be5c60, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000001f7a5be4a40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5be4c20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f7a5be4a40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5be49a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f7a5be4a40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5be6de0, 0, 4;
    %load/vec4 v000001f7a5be4a40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f7a5be4a40_0, 0, 32;
    %jmp T_32.2;
T_32.3 ;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000001f7a5be5b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001f7a5be6840_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5be4c20, 0, 4;
    %load/vec4 v000001f7a5be5a80_0;
    %load/vec4 v000001f7a5be6840_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5be49a0, 0, 4;
    %load/vec4 v000001f7a5be4cc0_0;
    %load/vec4 v000001f7a5be6840_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5be6de0, 0, 4;
    %load/vec4 v000001f7a5be4b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v000001f7a5be6840_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f7a5be5c60, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_32.8, 4;
    %load/vec4 v000001f7a5be6840_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f7a5be5c60, 4;
    %addi 1, 0, 2;
    %load/vec4 v000001f7a5be6840_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5be5c60, 0, 4;
T_32.8 ;
    %jmp T_32.7;
T_32.6 ;
    %load/vec4 v000001f7a5be6840_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f7a5be5c60, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_32.10, 4;
    %load/vec4 v000001f7a5be6840_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f7a5be5c60, 4;
    %subi 1, 0, 2;
    %load/vec4 v000001f7a5be6840_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5be5c60, 0, 4;
T_32.10 ;
T_32.7 ;
T_32.4 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001f7a5bc9120;
T_33 ;
    %wait E_000001f7a5b3ba00;
    %load/vec4 v000001f7a5be51c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5be5f80_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000001f7a5be5120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v000001f7a5be6f20_0;
    %assign/vec4 v000001f7a5be5f80_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000001f7a5bc9120;
T_34 ;
    %wait E_000001f7a5b3ba00;
    %load/vec4 v000001f7a5be51c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5be5e40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5be5620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5be67a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5be5760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5be65c0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000001f7a5be5120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v000001f7a5be6660_0;
    %assign/vec4 v000001f7a5be5e40_0, 0;
    %load/vec4 v000001f7a5be6b60_0;
    %assign/vec4 v000001f7a5be5620_0, 0;
    %load/vec4 v000001f7a5be54e0_0;
    %assign/vec4 v000001f7a5be67a0_0, 0;
    %load/vec4 v000001f7a5be6c00_0;
    %assign/vec4 v000001f7a5be5760_0, 0;
    %load/vec4 v000001f7a5be5080_0;
    %assign/vec4 v000001f7a5be65c0_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001f7a5bc8f90;
T_35 ;
    %wait E_000001f7a5b3b940;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5bdff40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5be0e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5be22e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5be3280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5be2a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5be3dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5be0ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5be2c40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f7a5be31e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5be4220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5be2240_0, 0, 1;
    %load/vec4 v000001f7a5be3640_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_35.9, 6;
    %jmp T_35.11;
T_35.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5be3dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5be0e40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f7a5be31e0_0, 0, 3;
    %load/vec4 v000001f7a5be3500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.19, 6;
    %jmp T_35.20;
T_35.12 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.20;
T_35.13 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.20;
T_35.14 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.20;
T_35.15 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.20;
T_35.16 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.20;
T_35.17 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.20;
T_35.18 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.20;
T_35.19 ;
    %load/vec4 v000001f7a5be2740_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_35.21, 8;
    %pushi/vec4 7, 0, 6;
    %jmp/1 T_35.22, 8;
T_35.21 ; End of true expr.
    %pushi/vec4 6, 0, 6;
    %jmp/0 T_35.22, 8;
 ; End of false expr.
    %blend;
T_35.22;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.20;
T_35.20 ;
    %pop/vec4 1;
    %jmp T_35.11;
T_35.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5be3dc0_0, 0, 1;
    %load/vec4 v000001f7a5be2740_0;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_35.23, 4;
    %load/vec4 v000001f7a5be3500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.30, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.32, 6;
    %jmp T_35.33;
T_35.25 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.33;
T_35.26 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.33;
T_35.27 ;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.33;
T_35.28 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.33;
T_35.29 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.33;
T_35.30 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.33;
T_35.31 ;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.33;
T_35.32 ;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.33;
T_35.33 ;
    %pop/vec4 1;
    %jmp T_35.24;
T_35.23 ;
    %load/vec4 v000001f7a5be3500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.41, 6;
    %jmp T_35.42;
T_35.34 ;
    %load/vec4 v000001f7a5be2740_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_35.43, 8;
    %pushi/vec4 1, 0, 6;
    %jmp/1 T_35.44, 8;
T_35.43 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_35.44, 8;
 ; End of false expr.
    %blend;
T_35.44;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.42;
T_35.35 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.42;
T_35.36 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.42;
T_35.37 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.42;
T_35.38 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.42;
T_35.39 ;
    %load/vec4 v000001f7a5be2740_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_35.45, 8;
    %pushi/vec4 7, 0, 6;
    %jmp/1 T_35.46, 8;
T_35.45 ; End of true expr.
    %pushi/vec4 6, 0, 6;
    %jmp/0 T_35.46, 8;
 ; End of false expr.
    %blend;
T_35.46;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.42;
T_35.40 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.42;
T_35.41 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.42;
T_35.42 ;
    %pop/vec4 1;
T_35.24 ;
    %jmp T_35.11;
T_35.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5be3dc0_0, 0, 1;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5be0e40_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f7a5be31e0_0, 0, 3;
    %jmp T_35.11;
T_35.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5be3dc0_0, 0, 1;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5bdff40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5be0e40_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f7a5be31e0_0, 0, 3;
    %jmp T_35.11;
T_35.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5be3dc0_0, 0, 1;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5be2c40_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f7a5be31e0_0, 0, 3;
    %jmp T_35.11;
T_35.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5be3dc0_0, 0, 1;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5be0e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5be2c40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f7a5be31e0_0, 0, 3;
    %jmp T_35.11;
T_35.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5be0ee0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f7a5be31e0_0, 0, 3;
    %load/vec4 v000001f7a5be3500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.47, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.49, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.50, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.52, 6;
    %jmp T_35.53;
T_35.47 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.53;
T_35.48 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.53;
T_35.49 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.53;
T_35.50 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.53;
T_35.51 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.53;
T_35.52 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %jmp T_35.53;
T_35.53 ;
    %pop/vec4 1;
    %jmp T_35.11;
T_35.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5be3dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5be22e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5be2a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5be0e40_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f7a5be31e0_0, 0, 3;
    %jmp T_35.11;
T_35.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5be3280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5be0e40_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001f7a5be08a0_0, 0, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f7a5be31e0_0, 0, 3;
    %jmp T_35.11;
T_35.9 ;
    %load/vec4 v000001f7a5be3500_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_35.54, 4;
    %load/vec4 v000001f7a5be4040_0;
    %parti/s 12, 20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_35.56, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 12;
    %cmp/u;
    %jmp/1 T_35.57, 6;
    %jmp T_35.58;
T_35.56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5be4220_0, 0, 1;
    %jmp T_35.58;
T_35.57 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5be2240_0, 0, 1;
    %jmp T_35.58;
T_35.58 ;
    %pop/vec4 1;
T_35.54 ;
    %jmp T_35.11;
T_35.11 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000001f7a5bc8c70;
T_36 ;
    %wait E_000001f7a5b3bb80;
    %load/vec4 v000001f7a5be3be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5be3fa0_0, 0, 32;
    %jmp T_36.6;
T_36.0 ;
    %load/vec4 v000001f7a5be3140_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001f7a5be3140_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f7a5be3fa0_0, 0, 32;
    %jmp T_36.6;
T_36.1 ;
    %load/vec4 v000001f7a5be3140_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001f7a5be3140_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f7a5be3140_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f7a5be3fa0_0, 0, 32;
    %jmp T_36.6;
T_36.2 ;
    %load/vec4 v000001f7a5be3140_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001f7a5be3140_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f7a5be3140_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f7a5be3140_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001f7a5be3fa0_0, 0, 32;
    %jmp T_36.6;
T_36.3 ;
    %load/vec4 v000001f7a5be3140_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001f7a5be3fa0_0, 0, 32;
    %jmp T_36.6;
T_36.4 ;
    %load/vec4 v000001f7a5be3140_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v000001f7a5be3140_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f7a5be3140_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f7a5be3140_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001f7a5be3fa0_0, 0, 32;
    %jmp T_36.6;
T_36.6 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_000001f7a5bc8c70;
T_37 ;
    %wait E_000001f7a5b3ba00;
    %load/vec4 v000001f7a5be5580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5be2d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5be26a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5be3a00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5be6340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5be3000_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f7a5be3820_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f7a5be6980_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f7a5be3780_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001f7a5be2ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5be3320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5be4180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5be30a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5be2f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5be2880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5be2920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5be35a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5be4360_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v000001f7a5be2380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5be2d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5be26a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5be3a00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5be6340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5be3000_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f7a5be3820_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f7a5be6980_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f7a5be3780_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001f7a5be2ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5be3320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5be4180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5be30a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5be2f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5be2880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5be2920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5be35a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5be4360_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v000001f7a5be5bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v000001f7a5be2420_0;
    %assign/vec4 v000001f7a5be2d80_0, 0;
    %load/vec4 v000001f7a5be2600_0;
    %assign/vec4 v000001f7a5be26a0_0, 0;
    %load/vec4 v000001f7a5be3960_0;
    %assign/vec4 v000001f7a5be3a00_0, 0;
    %load/vec4 v000001f7a5be53a0_0;
    %assign/vec4 v000001f7a5be6340_0, 0;
    %load/vec4 v000001f7a5be3fa0_0;
    %assign/vec4 v000001f7a5be3000_0, 0;
    %load/vec4 v000001f7a5be29c0_0;
    %assign/vec4 v000001f7a5be3820_0, 0;
    %load/vec4 v000001f7a5be3aa0_0;
    %assign/vec4 v000001f7a5be6980_0, 0;
    %load/vec4 v000001f7a5be4860_0;
    %assign/vec4 v000001f7a5be3780_0, 0;
    %load/vec4 v000001f7a5be33c0_0;
    %assign/vec4 v000001f7a5be2ec0_0, 0;
    %load/vec4 v000001f7a5be2ba0_0;
    %assign/vec4 v000001f7a5be3320_0, 0;
    %load/vec4 v000001f7a5be2e20_0;
    %assign/vec4 v000001f7a5be4180_0, 0;
    %load/vec4 v000001f7a5be44a0_0;
    %assign/vec4 v000001f7a5be30a0_0, 0;
    %load/vec4 v000001f7a5be45e0_0;
    %assign/vec4 v000001f7a5be2f60_0, 0;
    %load/vec4 v000001f7a5be4540_0;
    %assign/vec4 v000001f7a5be2880_0, 0;
    %load/vec4 v000001f7a5be27e0_0;
    %assign/vec4 v000001f7a5be2920_0, 0;
    %load/vec4 v000001f7a5be3460_0;
    %assign/vec4 v000001f7a5be35a0_0, 0;
    %load/vec4 v000001f7a5be3d20_0;
    %assign/vec4 v000001f7a5be4360_0, 0;
T_37.4 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000001f7a5bc8e00;
T_38 ;
    %wait E_000001f7a5b3bc40;
    %load/vec4 v000001f7a5bcd390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_38.13, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_38.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_38.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_38.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_38.17, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_38.18, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_38.19, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_38.20, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_38.21, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_38.22, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5bcd070_0, 0, 32;
    %jmp T_38.24;
T_38.0 ;
    %load/vec4 v000001f7a5bccad0_0;
    %load/vec4 v000001f7a5bccf30_0;
    %add;
    %store/vec4 v000001f7a5bcd070_0, 0, 32;
    %jmp T_38.24;
T_38.1 ;
    %load/vec4 v000001f7a5bccad0_0;
    %load/vec4 v000001f7a5bccf30_0;
    %sub;
    %store/vec4 v000001f7a5bcd070_0, 0, 32;
    %jmp T_38.24;
T_38.2 ;
    %load/vec4 v000001f7a5bccad0_0;
    %load/vec4 v000001f7a5bccf30_0;
    %and;
    %store/vec4 v000001f7a5bcd070_0, 0, 32;
    %jmp T_38.24;
T_38.3 ;
    %load/vec4 v000001f7a5bccad0_0;
    %load/vec4 v000001f7a5bccf30_0;
    %or;
    %store/vec4 v000001f7a5bcd070_0, 0, 32;
    %jmp T_38.24;
T_38.4 ;
    %load/vec4 v000001f7a5bccad0_0;
    %load/vec4 v000001f7a5bccf30_0;
    %xor;
    %store/vec4 v000001f7a5bcd070_0, 0, 32;
    %jmp T_38.24;
T_38.5 ;
    %load/vec4 v000001f7a5bccad0_0;
    %load/vec4 v000001f7a5bccf30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001f7a5bcd070_0, 0, 32;
    %jmp T_38.24;
T_38.6 ;
    %load/vec4 v000001f7a5bccad0_0;
    %load/vec4 v000001f7a5bccf30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001f7a5bcd070_0, 0, 32;
    %jmp T_38.24;
T_38.7 ;
    %load/vec4 v000001f7a5bccad0_0;
    %load/vec4 v000001f7a5bccf30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001f7a5bcd070_0, 0, 32;
    %jmp T_38.24;
T_38.8 ;
    %load/vec4 v000001f7a5bccad0_0;
    %load/vec4 v000001f7a5bccf30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_38.25, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_38.26, 8;
T_38.25 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_38.26, 8;
 ; End of false expr.
    %blend;
T_38.26;
    %store/vec4 v000001f7a5bcd070_0, 0, 32;
    %jmp T_38.24;
T_38.9 ;
    %load/vec4 v000001f7a5bccad0_0;
    %load/vec4 v000001f7a5bccf30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_38.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_38.28, 8;
T_38.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_38.28, 8;
 ; End of false expr.
    %blend;
T_38.28;
    %store/vec4 v000001f7a5bcd070_0, 0, 32;
    %jmp T_38.24;
T_38.10 ;
    %load/vec4 v000001f7a5bccf30_0;
    %store/vec4 v000001f7a5bcd070_0, 0, 32;
    %jmp T_38.24;
T_38.11 ;
    %load/vec4 v000001f7a5bccad0_0;
    %load/vec4 v000001f7a5bccf30_0;
    %add;
    %store/vec4 v000001f7a5bcd070_0, 0, 32;
    %jmp T_38.24;
T_38.12 ;
    %load/vec4 v000001f7a5bccad0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001f7a5bcd070_0, 0, 32;
    %jmp T_38.24;
T_38.13 ;
    %load/vec4 v000001f7a5bccad0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001f7a5bcd070_0, 0, 32;
    %jmp T_38.24;
T_38.14 ;
    %load/vec4 v000001f7a5bccf30_0;
    %store/vec4 v000001f7a5bcd070_0, 0, 32;
    %jmp T_38.24;
T_38.15 ;
    %load/vec4 v000001f7a5bcc710_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001f7a5bcd070_0, 0, 32;
    %jmp T_38.24;
T_38.16 ;
    %load/vec4 v000001f7a5bcc710_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000001f7a5bcd070_0, 0, 32;
    %jmp T_38.24;
T_38.17 ;
    %load/vec4 v000001f7a5bcd2f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000001f7a5bcd070_0, 0, 32;
    %jmp T_38.24;
T_38.18 ;
    %load/vec4 v000001f7a5bcc990_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000001f7a5bcd070_0, 0, 32;
    %jmp T_38.24;
T_38.19 ;
    %load/vec4 v000001f7a5bcd110_0;
    %store/vec4 v000001f7a5bcd070_0, 0, 32;
    %jmp T_38.24;
T_38.20 ;
    %load/vec4 v000001f7a5bcd250_0;
    %store/vec4 v000001f7a5bcd070_0, 0, 32;
    %jmp T_38.24;
T_38.21 ;
    %load/vec4 v000001f7a5bcc2b0_0;
    %store/vec4 v000001f7a5bcd070_0, 0, 32;
    %jmp T_38.24;
T_38.22 ;
    %load/vec4 v000001f7a5bcc530_0;
    %store/vec4 v000001f7a5bcd070_0, 0, 32;
    %jmp T_38.24;
T_38.24 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_000001f7a5bc9440;
T_39 ;
    %wait E_000001f7a5b3b880;
    %load/vec4 v000001f7a5be0300_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5be0580_0, 0, 1;
    %jmp T_39.7;
T_39.0 ;
    %load/vec4 v000001f7a5be13e0_0;
    %store/vec4 v000001f7a5be0580_0, 0, 1;
    %jmp T_39.7;
T_39.1 ;
    %load/vec4 v000001f7a5be13e0_0;
    %nor/r;
    %store/vec4 v000001f7a5be0580_0, 0, 1;
    %jmp T_39.7;
T_39.2 ;
    %load/vec4 v000001f7a5be0bc0_0;
    %store/vec4 v000001f7a5be0580_0, 0, 1;
    %jmp T_39.7;
T_39.3 ;
    %load/vec4 v000001f7a5be0bc0_0;
    %nor/r;
    %store/vec4 v000001f7a5be0580_0, 0, 1;
    %jmp T_39.7;
T_39.4 ;
    %load/vec4 v000001f7a5be1ac0_0;
    %store/vec4 v000001f7a5be0580_0, 0, 1;
    %jmp T_39.7;
T_39.5 ;
    %load/vec4 v000001f7a5be1ac0_0;
    %nor/r;
    %store/vec4 v000001f7a5be0580_0, 0, 1;
    %jmp T_39.7;
T_39.7 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_000001f7a5bc9440;
T_40 ;
    %wait E_000001f7a5b3b5c0;
    %load/vec4 v000001f7a5be0f80_0;
    %load/vec4 v000001f7a5be0300_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v000001f7a5be0800_0;
    %parti/s 31, 1, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001f7a5bdfa40_0, 0, 32;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v000001f7a5be0800_0;
    %store/vec4 v000001f7a5bdfa40_0, 0, 32;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_000001f7a5bc9440;
T_41 ;
    %wait E_000001f7a5b3ba00;
    %load/vec4 v000001f7a5bdfcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5be04e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5bdffe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5be0760_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f7a5be10c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5be17a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5bdfc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5be0440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5be1e80_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v000001f7a5be1020_0;
    %assign/vec4 v000001f7a5be04e0_0, 0;
    %load/vec4 v000001f7a5be0800_0;
    %assign/vec4 v000001f7a5bdffe0_0, 0;
    %load/vec4 v000001f7a5bdfae0_0;
    %assign/vec4 v000001f7a5be0760_0, 0;
    %load/vec4 v000001f7a5be1ca0_0;
    %assign/vec4 v000001f7a5be10c0_0, 0;
    %load/vec4 v000001f7a5bdfb80_0;
    %assign/vec4 v000001f7a5be17a0_0, 0;
    %load/vec4 v000001f7a5bdfea0_0;
    %assign/vec4 v000001f7a5bdfc20_0, 0;
    %load/vec4 v000001f7a5be1340_0;
    %assign/vec4 v000001f7a5be0440_0, 0;
    %load/vec4 v000001f7a5be15c0_0;
    %assign/vec4 v000001f7a5be1e80_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000001f7a5b8dca0;
T_42 ;
    %wait E_000001f7a5b3ba00;
    %load/vec4 v000001f7a5be7560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5be72e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5be5940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f7a5be6d40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f7a5be7380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5be7100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f7a5be7740_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v000001f7a5be7880_0;
    %assign/vec4 v000001f7a5be72e0_0, 0;
    %load/vec4 v000001f7a5be58a0_0;
    %assign/vec4 v000001f7a5be5940_0, 0;
    %load/vec4 v000001f7a5be60c0_0;
    %assign/vec4 v000001f7a5be6d40_0, 0;
    %load/vec4 v000001f7a5be7240_0;
    %assign/vec4 v000001f7a5be7380_0, 0;
    %load/vec4 v000001f7a5be6fc0_0;
    %assign/vec4 v000001f7a5be7100_0, 0;
    %load/vec4 v000001f7a5be7420_0;
    %assign/vec4 v000001f7a5be7740_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000001f7a5b8c850;
T_43 ;
    %wait E_000001f7a5b3ba00;
    %load/vec4 v000001f7a5bf2680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5bf1000_0, 0, 32;
T_43.2 ;
    %load/vec4 v000001f7a5bf1000_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_43.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f7a5bf1000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bf27c0, 0, 4;
    %load/vec4 v000001f7a5bf1000_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f7a5bf1000_0, 0, 32;
    %jmp T_43.2;
T_43.3 ;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v000001f7a5bf2f40_0;
    %load/vec4 v000001f7a5bf2400_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v000001f7a5bf0e20_0;
    %load/vec4 v000001f7a5bf2400_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bf27c0, 0, 4;
T_43.4 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000001f7a5bc8ae0;
T_44 ;
    %wait E_000001f7a5b3bdc0;
    %load/vec4 v000001f7a5be1b60_0;
    %load/vec4 v000001f7a5be1660_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001f7a5be1660_0;
    %load/vec4 v000001f7a5be0b20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f7a5be0940_0, 0, 2;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v000001f7a5be12a0_0;
    %load/vec4 v000001f7a5be01c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001f7a5be01c0_0;
    %load/vec4 v000001f7a5be0b20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f7a5be0940_0, 0, 2;
    %jmp T_44.3;
T_44.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f7a5be0940_0, 0, 2;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_000001f7a5bc8ae0;
T_45 ;
    %wait E_000001f7a5b3bac0;
    %load/vec4 v000001f7a5be1b60_0;
    %load/vec4 v000001f7a5be1660_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001f7a5be1660_0;
    %load/vec4 v000001f7a5be0c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f7a5be0120_0, 0, 2;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v000001f7a5be12a0_0;
    %load/vec4 v000001f7a5be01c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001f7a5be01c0_0;
    %load/vec4 v000001f7a5be0c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f7a5be0120_0, 0, 2;
    %jmp T_45.3;
T_45.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f7a5be0120_0, 0, 2;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_000001f7a5bc8ae0;
T_46 ;
    %wait E_000001f7a5b3b740;
    %load/vec4 v000001f7a5be2100_0;
    %load/vec4 v000001f7a5be1c00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001f7a5be1c00_0;
    %load/vec4 v000001f7a5be1de0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001f7a5be1c00_0;
    %load/vec4 v000001f7a5be1700_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5bdfd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5be1fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5be0a80_0, 0, 1;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5bdfd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5be1fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5be0a80_0, 0, 1;
T_46.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5be0d00_0, 0, 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_000001f7a5605620;
T_47 ;
    %wait E_000001f7a5b3c0c0;
    %load/vec4 v000001f7a5becb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v000001f7a5becaa0_0;
    %load/vec4 v000001f7a5bec1e0_0;
    %parti/s 10, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f7a5bec640, 0, 4;
T_47.0 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000001f7a5605620;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5bebc40_0, 0, 1;
T_48.0 ;
    %delay 10000, 0;
    %load/vec4 v000001f7a5bebc40_0;
    %inv;
    %store/vec4 v000001f7a5bebc40_0, 0, 1;
    %jmp T_48.0;
    %end;
    .thread T_48;
    .scope S_000001f7a5605620;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f7a5bec820_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f7a5bec820_0, 0, 1;
    %end;
    .thread T_49;
    .scope S_000001f7a5605620;
T_50 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f7a5becf00_0, 0, 32;
T_50.0 ;
    %load/vec4 v000001f7a5becf00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_50.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v000001f7a5becf00_0;
    %store/vec4a v000001f7a5bec5a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001f7a5becf00_0;
    %store/vec4a v000001f7a5bec640, 4, 0;
    %load/vec4 v000001f7a5becf00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f7a5becf00_0, 0, 32;
    %jmp T_50.0;
T_50.1 ;
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f7a5bec640, 4, 0;
    %pushi/vec4 10485907, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f7a5bec5a0, 4, 0;
    %pushi/vec4 20971795, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f7a5bec5a0, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f7a5bec5a0, 4, 0;
    %pushi/vec4 3153955, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f7a5bec5a0, 4, 0;
    %pushi/vec4 7340563, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f7a5bec5a0, 4, 0;
    %pushi/vec4 37847603, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f7a5bec5a0, 4, 0;
    %pushi/vec4 4204579, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f7a5bec5a0, 4, 0;
    %pushi/vec4 1082979, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f7a5bec5a0, 4, 0;
    %pushi/vec4 659, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f7a5bec5a0, 4, 0;
    %pushi/vec4 44040851, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f7a5bec5a0, 4, 0;
    %pushi/vec4 5254179, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f7a5bec5a0, 4, 0;
    %pushi/vec4 9091, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f7a5bec5a0, 4, 0;
    %pushi/vec4 10716051, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f7a5bec5a0, 4, 0;
    %pushi/vec4 7353379, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f7a5bec5a0, 4, 0;
    %pushi/vec4 111, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f7a5bec5a0, 4, 0;
    %delay 1000000, 0;
    %vpi_call 10 58 "$display", "ADD(dmem[1])=%d, MUL(dmem[4])=%d, BEQ(dmem[6])=%d, LW-ADD(dmem[2])=%d", &A<v000001f7a5bec640, 1>, &A<v000001f7a5bec640, 4>, &A<v000001f7a5bec640, 6>, &A<v000001f7a5bec640, 2> {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001f7a5bec640, 4;
    %pushi/vec4 30, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001f7a5bec640, 4;
    %pushi/vec4 210, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001f7a5bec640, 4;
    %pushi/vec4 42, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001f7a5bec640, 4;
    %pushi/vec4 110, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %vpi_call 10 61 "$display", "[PASS] All P0 tests passed!" {0 0 0};
    %jmp T_50.3;
T_50.2 ;
    %vpi_call 10 63 "$display", "[FAIL] Expected: 30, 210, 42, 110" {0 0 0};
T_50.3 ;
    %vpi_call 10 64 "$finish" {0 0 0};
    %end;
    .thread T_50;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "src/utils/advanced_branch_predictor.v";
    "src/utils/csr_reg.v";
    "src/memory/data_bram.v";
    "src/pipeline/if_stage.v";
    "src/memory/inst_bram.v";
    "src/utils/mmu.v";
    "src/utils/pmp.v";
    "src/utils/return_address_stack.v";
    "sim/tb_full2.v";
    "src/riscv_cpu_top.v";
    "src/pipeline/ex_stage.v";
    "src/core/ALU.v";
    "src/core/hazard_unit.v";
    "src/pipeline/id_stage.v";
    "src/core/control_unit.v";
    "src/pipeline/if_stage_bp.v";
    "src/utils/branch_predictor.v";
    "src/pipeline/mem_stage.v";
    "src/pipeline/regfile.v";
    "src/pipeline/wb_stage.v";
