// SPDX-License-Identifier: GPL-2.0-only
// Copyright (c) 2023 FIXME
// Generated with linux-mdss-dsi-panel-driver-generator from vendor device tree:
//   Copyright (c) 2013, The Linux Foundation. All rights reserved. (FIXME)

#include <linux/backlight.h>
#include <linux/delay.h>
#include <linux/gpio/consumer.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/regulator/consumer.h>

#include <drm/display/drm_dsc.h>
#include <drm/display/drm_dsc_helper.h>
#include <drm/drm_mipi_dsi.h>
#include <drm/drm_modes.h>
#include <drm/drm_panel.h>

#define S6E3HA8_MIN_BRIGHTNESS		0
#define S6E3HA8_MAX_BRIGHTNESS		100
#define S6E3HA8_DEFAULT_BRIGHTNESS	80

#define S6E3HA8_NUM_GAMMA_STEPS_REV_H		60
#define S6E3HA8_NUM_GAMMA_STEPS S6E3HA8_NUM_GAMMA_STEPS_REV_H
#define S6E3HA8_GAMMA_CMD_CNT		34
#define S6E3HA8_VINT_STATUS_MAX		10

struct s6e3ha8 {
	struct drm_panel panel;
	struct mipi_dsi_device *dsi;
	struct drm_dsc_config dsc;
	struct gpio_desc *reset_gpio;
	struct regulator_bulk_data supplies[3];
	struct backlight_device *bl_dev;
	bool prepared;
};



static const u8 gamma_tbl[S6E3HA8_NUM_GAMMA_STEPS][S6E3HA8_GAMMA_CMD_CNT] = {
{ 0x07, 0x01, 0x00, 0x01, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x00, 0x00, 0x00, },
{ 0x07, 0x02, 0x01, 0x02, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x7f, 0x00, 0x00, 0x00, },
{ 0x07, 0x03, 0x02, 0x03, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x7e, 0x7e, 0x7e, 0x00, 0x00, 0x00, },
{ 0x07, 0x04, 0x03, 0x04, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7d, 0x7d, 0x7d, 0x00, 0x00, 0x00, },
{ 0x07, 0x05, 0x04, 0x05, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7c, 0x7c, 0x7c, 0x00, 0x00, 0x00, },
{ 0x07, 0x06, 0x05, 0x06, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7b, 0x7b, 0x7b, 0x00, 0x00, 0x00, },
{ 0x07, 0x07, 0x06, 0x07, 0x80, 0x7f, 0x80, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x7f, 0x80, 0x7f, 0x80, 0x7a, 0x7a, 0x7a, 0x00, 0x00, 0x00, },
{ 0x07, 0x08, 0x07, 0x08, 0x80, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x7e, 0x7e, 0x7e, 0x80, 0x7f, 0x80, 0x79, 0x79, 0x79, 0x00, 0x00, 0x00, },
{ 0x07, 0x09, 0x08, 0x09, 0x7f, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x7e, 0x7e, 0x7e, 0x7f, 0x7f, 0x80, 0x79, 0x79, 0x79, 0x00, 0x00, 0x00, },
{ 0x07, 0x0a, 0x08, 0x0a, 0x7f, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x7e, 0x7e, 0x7e, 0x7f, 0x7f, 0x80, 0x78, 0x78, 0x78, 0x00, 0x00, 0x00, },
{ 0x07, 0x0b, 0x09, 0x0b, 0x7f, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x7d, 0x7e, 0x7d, 0x7f, 0x7f, 0x7f, 0x77, 0x77, 0x77, 0x00, 0x00, 0x00, },
{ 0x07, 0x0c, 0x0a, 0x0c, 0x7f, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x7d, 0x7d, 0x7d, 0x7f, 0x7f, 0x7f, 0x76, 0x76, 0x76, 0x00, 0x00, 0x00, },
{ 0x07, 0x0d, 0x0b, 0x0d, 0x7f, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7e, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x7d, 0x7d, 0x7d, 0x7f, 0x7f, 0x7f, 0x75, 0x75, 0x75, 0x00, 0x00, 0x00, },
{ 0x07, 0x0e, 0x0c, 0x0e, 0x7f, 0x7e, 0x7f, 0x80, 0x80, 0x80, 0x7e, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x7d, 0x7d, 0x7d, 0x7f, 0x7e, 0x7f, 0x74, 0x74, 0x74, 0x00, 0x00, 0x00, },
{ 0x07, 0x0f, 0x0d, 0x0f, 0x7f, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7e, 0x7e, 0x7e, 0x7f, 0x80, 0x80, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x80, 0x7c, 0x7c, 0x7c, 0x7f, 0x7e, 0x7f, 0x73, 0x73, 0x73, 0x00, 0x00, 0x00, },
{ 0x07, 0x10, 0x0e, 0x10, 0x7f, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7e, 0x7e, 0x7e, 0x7f, 0x80, 0x80, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x80, 0x7c, 0x7c, 0x7c, 0x7f, 0x7e, 0x7f, 0x72, 0x72, 0x72, 0x00, 0x00, 0x00, },
{ 0x07, 0x11, 0x0f, 0x11, 0x7f, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7e, 0x7e, 0x7e, 0x7f, 0x80, 0x80, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x80, 0x7c, 0x7c, 0x7c, 0x7f, 0x7e, 0x7f, 0x71, 0x71, 0x71, 0x00, 0x00, 0x00, },
{ 0x07, 0x12, 0x10, 0x12, 0x7e, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7e, 0x7e, 0x7e, 0x7f, 0x80, 0x80, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x80, 0x7b, 0x7c, 0x7b, 0x7e, 0x7e, 0x7f, 0x71, 0x71, 0x71, 0x00, 0x00, 0x00, },
{ 0x07, 0x13, 0x11, 0x13, 0x7e, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7d, 0x7e, 0x7e, 0x7f, 0x80, 0x80, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x80, 0x7b, 0x7b, 0x7b, 0x7e, 0x7e, 0x7f, 0x70, 0x70, 0x70, 0x00, 0x00, 0x00, },
{ 0x07, 0x14, 0x11, 0x14, 0x7e, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7d, 0x7e, 0x7e, 0x7f, 0x80, 0x80, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x80, 0x7b, 0x7b, 0x7b, 0x7e, 0x7e, 0x7f, 0x6f, 0x6f, 0x6f, 0x00, 0x00, 0x00, },
{ 0x07, 0x15, 0x12, 0x15, 0x7e, 0x7d, 0x7e, 0x7f, 0x7f, 0x7f, 0x7d, 0x7d, 0x7d, 0x7f, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x7f, 0x7b, 0x7b, 0x7b, 0x7e, 0x7d, 0x7e, 0x6e, 0x6e, 0x6e, 0x00, 0x00, 0x00, },
{ 0x07, 0x16, 0x13, 0x16, 0x7e, 0x7d, 0x7e, 0x7f, 0x7f, 0x7f, 0x7d, 0x7d, 0x7d, 0x7f, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x7f, 0x7a, 0x7b, 0x7a, 0x7e, 0x7d, 0x7e, 0x6d, 0x6d, 0x6d, 0x00, 0x00, 0x00, },
{ 0x07, 0x17, 0x14, 0x17, 0x7e, 0x7d, 0x7d, 0x7f, 0x7f, 0x7f, 0x7d, 0x7d, 0x7d, 0x7f, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x7f, 0x7a, 0x7a, 0x7a, 0x7e, 0x7d, 0x7e, 0x6c, 0x6c, 0x6c, 0x00, 0x00, 0x00, },
{ 0x07, 0x18, 0x15, 0x18, 0x7e, 0x7d, 0x7d, 0x7f, 0x7f, 0x7f, 0x7d, 0x7d, 0x7d, 0x7f, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x7f, 0x7a, 0x7a, 0x7a, 0x7e, 0x7d, 0x7e, 0x6b, 0x6b, 0x6b, 0x00, 0x00, 0x00, },
{ 0x07, 0x19, 0x16, 0x19, 0x7e, 0x7d, 0x7d, 0x7f, 0x7f, 0x7f, 0x7c, 0x7d, 0x7d, 0x7f, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x7f, 0x79, 0x7a, 0x79, 0x7e, 0x7d, 0x7e, 0x6a, 0x6a, 0x6a, 0x00, 0x00, 0x00, },
{ 0x07, 0x1a, 0x17, 0x1a, 0x7d, 0x7d, 0x7d, 0x7f, 0x7f, 0x7f, 0x7c, 0x7d, 0x7d, 0x7f, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x7f, 0x79, 0x7a, 0x79, 0x7d, 0x7d, 0x7e, 0x6a, 0x6a, 0x6a, 0x00, 0x00, 0x00, },
{ 0x07, 0x1b, 0x18, 0x1b, 0x7d, 0x7c, 0x7d, 0x7f, 0x7f, 0x7f, 0x7c, 0x7c, 0x7c, 0x7f, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x7f, 0x79, 0x79, 0x79, 0x7d, 0x7c, 0x7e, 0x69, 0x69, 0x69, 0x00, 0x00, 0x00, },
{ 0x07, 0x1c, 0x19, 0x1c, 0x7d, 0x7c, 0x7d, 0x7f, 0x7f, 0x7f, 0x7c, 0x7c, 0x7c, 0x7f, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x7f, 0x79, 0x79, 0x79, 0x7d, 0x7c, 0x7e, 0x68, 0x68, 0x68, 0x00, 0x00, 0x00, },
{ 0x07, 0x1d, 0x1a, 0x1d, 0x7d, 0x7c, 0x7d, 0x7f, 0x7f, 0x7f, 0x7c, 0x7c, 0x7c, 0x7f, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7f, 0x7f, 0x7f, 0x78, 0x79, 0x78, 0x7d, 0x7c, 0x7e, 0x67, 0x67, 0x67, 0x00, 0x00, 0x00, },
{ 0x07, 0x1e, 0x1b, 0x1f, 0x7d, 0x7c, 0x7c, 0x7f, 0x7f, 0x7f, 0x7b, 0x7c, 0x7c, 0x7e, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7e, 0x7e, 0x7f, 0x78, 0x78, 0x78, 0x7d, 0x7c, 0x7d, 0x66, 0x66, 0x66, 0x00, 0x00, 0x00, },
{ 0x07, 0x1f, 0x1b, 0x20, 0x7d, 0x7c, 0x7c, 0x7f, 0x7f, 0x7f, 0x7b, 0x7c, 0x7c, 0x7e, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7e, 0x7e, 0x7f, 0x78, 0x78, 0x78, 0x7d, 0x7c, 0x7d, 0x65, 0x65, 0x65, 0x00, 0x00, 0x00, },
{ 0x07, 0x20, 0x1c, 0x21, 0x7d, 0x7c, 0x7c, 0x7f, 0x7f, 0x7f, 0x7b, 0x7c, 0x7c, 0x7e, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7e, 0x7e, 0x7f, 0x77, 0x78, 0x77, 0x7d, 0x7c, 0x7d, 0x64, 0x64, 0x64, 0x00, 0x00, 0x00, },
{ 0x07, 0x21, 0x1d, 0x22, 0x7d, 0x7c, 0x7c, 0x7f, 0x7f, 0x7f, 0x7b, 0x7c, 0x7c, 0x7e, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7e, 0x7e, 0x7f, 0x77, 0x78, 0x77, 0x7d, 0x7c, 0x7d, 0x63, 0x63, 0x63, 0x00, 0x00, 0x00, },
{ 0x07, 0x22, 0x1e, 0x23, 0x7d, 0x7b, 0x7c, 0x7f, 0x7f, 0x7f, 0x7b, 0x7b, 0x7b, 0x7e, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7e, 0x7e, 0x7f, 0x77, 0x77, 0x77, 0x7d, 0x7b, 0x7d, 0x62, 0x62, 0x62, 0x00, 0x00, 0x00, },
{ 0x07, 0x23, 0x1f, 0x24, 0x7c, 0x7b, 0x7c, 0x7f, 0x7f, 0x7f, 0x7b, 0x7b, 0x7b, 0x7e, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7e, 0x7e, 0x7f, 0x77, 0x77, 0x77, 0x7c, 0x7b, 0x7d, 0x62, 0x62, 0x62, 0x00, 0x00, 0x00, },
{ 0x07, 0x24, 0x20, 0x25, 0x7c, 0x7b, 0x7c, 0x7f, 0x7f, 0x7f, 0x7b, 0x7b, 0x7b, 0x7e, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7e, 0x7e, 0x7f, 0x76, 0x77, 0x76, 0x7c, 0x7b, 0x7d, 0x61, 0x61, 0x61, 0x00, 0x00, 0x00, },
{ 0x07, 0x25, 0x21, 0x26, 0x7c, 0x7b, 0x7c, 0x7f, 0x7f, 0x7f, 0x7a, 0x7b, 0x7b, 0x7e, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7e, 0x7e, 0x7f, 0x76, 0x77, 0x76, 0x7c, 0x7b, 0x7d, 0x60, 0x60, 0x60, 0x00, 0x00, 0x00, },
{ 0x07, 0x26, 0x22, 0x27, 0x7c, 0x7b, 0x7b, 0x7f, 0x7f, 0x7f, 0x7a, 0x7b, 0x7b, 0x7e, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7e, 0x7e, 0x7f, 0x76, 0x76, 0x76, 0x7c, 0x7b, 0x7d, 0x5f, 0x5f, 0x5f, 0x00, 0x00, 0x00, },
{ 0x07, 0x27, 0x23, 0x28, 0x7c, 0x7b, 0x7b, 0x7f, 0x7f, 0x7f, 0x7a, 0x7b, 0x7b, 0x7e, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7e, 0x7e, 0x7f, 0x75, 0x76, 0x75, 0x7c, 0x7b, 0x7d, 0x5e, 0x5e, 0x5e, 0x00, 0x00, 0x00, },
{ 0x07, 0x28, 0x23, 0x29, 0x7c, 0x7b, 0x7b, 0x7f, 0x7f, 0x7f, 0x7a, 0x7b, 0x7b, 0x7e, 0x7f, 0x7f, 0x80, 0x80, 0x80, 0x7e, 0x7e, 0x7f, 0x75, 0x76, 0x75, 0x7c, 0x7b, 0x7d, 0x5d, 0x5d, 0x5d, 0x00, 0x00, 0x00, },
{ 0x07, 0x29, 0x24, 0x2a, 0x7c, 0x7a, 0x7b, 0x7e, 0x7e, 0x7e, 0x7a, 0x7a, 0x7a, 0x7e, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7e, 0x7e, 0x7e, 0x75, 0x76, 0x75, 0x7c, 0x7a, 0x7c, 0x5c, 0x5c, 0x5c, 0x00, 0x00, 0x00, },
{ 0x07, 0x2a, 0x25, 0x2b, 0x7c, 0x7a, 0x7b, 0x7e, 0x7e, 0x7e, 0x7a, 0x7a, 0x7a, 0x7e, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7e, 0x7e, 0x7e, 0x75, 0x75, 0x75, 0x7c, 0x7a, 0x7c, 0x5b, 0x5b, 0x5b, 0x00, 0x00, 0x00, },
{ 0x07, 0x2b, 0x26, 0x2c, 0x7b, 0x7a, 0x7b, 0x7e, 0x7e, 0x7e, 0x79, 0x7a, 0x7a, 0x7e, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7e, 0x7e, 0x7e, 0x74, 0x75, 0x74, 0x7b, 0x7a, 0x7c, 0x5b, 0x5b, 0x5b, 0x00, 0x00, 0x00, },
{ 0x07, 0x2c, 0x27, 0x2d, 0x7b, 0x7a, 0x7b, 0x7e, 0x7e, 0x7e, 0x79, 0x7a, 0x7a, 0x7e, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7e, 0x7e, 0x7e, 0x74, 0x75, 0x74, 0x7b, 0x7a, 0x7c, 0x5a, 0x5a, 0x5a, 0x00, 0x00, 0x00, },
{ 0x07, 0x2d, 0x28, 0x2e, 0x7b, 0x7a, 0x7a, 0x7e, 0x7e, 0x7e, 0x79, 0x7a, 0x7a, 0x7d, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7d, 0x7d, 0x7e, 0x74, 0x74, 0x74, 0x7b, 0x7a, 0x7c, 0x59, 0x59, 0x59, 0x00, 0x00, 0x00, },
{ 0x07, 0x2e, 0x29, 0x2f, 0x7b, 0x7a, 0x7a, 0x7e, 0x7e, 0x7e, 0x79, 0x7a, 0x7a, 0x7d, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7d, 0x7d, 0x7e, 0x73, 0x74, 0x73, 0x7b, 0x7a, 0x7c, 0x58, 0x58, 0x58, 0x00, 0x00, 0x00, },
{ 0x07, 0x2f, 0x2a, 0x30, 0x7b, 0x79, 0x7a, 0x7e, 0x7e, 0x7e, 0x79, 0x79, 0x79, 0x7d, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7d, 0x7d, 0x7e, 0x73, 0x74, 0x73, 0x7b, 0x79, 0x7c, 0x57, 0x57, 0x57, 0x00, 0x00, 0x00, },
{ 0x07, 0x30, 0x2b, 0x31, 0x7b, 0x79, 0x7a, 0x7e, 0x7e, 0x7e, 0x79, 0x79, 0x79, 0x7d, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7d, 0x7d, 0x7e, 0x73, 0x74, 0x73, 0x7b, 0x79, 0x7c, 0x56, 0x56, 0x56, 0x00, 0x00, 0x00, },
{ 0x07, 0x31, 0x2c, 0x32, 0x7b, 0x79, 0x7a, 0x7e, 0x7e, 0x7e, 0x78, 0x79, 0x79, 0x7d, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7d, 0x7d, 0x7e, 0x73, 0x73, 0x73, 0x7b, 0x79, 0x7c, 0x55, 0x55, 0x55, 0x00, 0x00, 0x00, },
{ 0x07, 0x32, 0x2c, 0x33, 0x7b, 0x79, 0x7a, 0x7e, 0x7e, 0x7e, 0x78, 0x79, 0x79, 0x7d, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7d, 0x7d, 0x7e, 0x72, 0x73, 0x72, 0x7b, 0x79, 0x7c, 0x54, 0x54, 0x54, 0x00, 0x00, 0x00, },
{ 0x07, 0x33, 0x2d, 0x34, 0x7b, 0x79, 0x7a, 0x7e, 0x7e, 0x7e, 0x78, 0x79, 0x79, 0x7d, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7d, 0x7d, 0x7e, 0x72, 0x73, 0x72, 0x7b, 0x79, 0x7b, 0x53, 0x53, 0x53, 0x00, 0x00, 0x00, },
{ 0x07, 0x34, 0x2e, 0x35, 0x7a, 0x79, 0x7a, 0x7e, 0x7e, 0x7e, 0x78, 0x79, 0x79, 0x7d, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7d, 0x7d, 0x7e, 0x72, 0x73, 0x72, 0x7a, 0x79, 0x7b, 0x53, 0x53, 0x53, 0x00, 0x00, 0x00, },
{ 0x07, 0x35, 0x2f, 0x36, 0x7a, 0x79, 0x79, 0x7e, 0x7e, 0x7e, 0x78, 0x79, 0x79, 0x7d, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7d, 0x7d, 0x7e, 0x71, 0x72, 0x71, 0x7a, 0x79, 0x7b, 0x52, 0x52, 0x52, 0x00, 0x00, 0x00, },
{ 0x07, 0x36, 0x30, 0x37, 0x7a, 0x78, 0x79, 0x7e, 0x7e, 0x7e, 0x78, 0x78, 0x78, 0x7d, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7d, 0x7d, 0x7e, 0x71, 0x72, 0x71, 0x7a, 0x78, 0x7b, 0x51, 0x51, 0x51, 0x00, 0x00, 0x00, },
{ 0x07, 0x37, 0x31, 0x38, 0x7a, 0x78, 0x79, 0x7e, 0x7e, 0x7e, 0x77, 0x78, 0x78, 0x7d, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7d, 0x7d, 0x7e, 0x71, 0x72, 0x71, 0x7a, 0x78, 0x7b, 0x50, 0x50, 0x50, 0x00, 0x00, 0x00, },
{ 0x07, 0x38, 0x32, 0x39, 0x7a, 0x78, 0x79, 0x7e, 0x7e, 0x7e, 0x77, 0x78, 0x78, 0x7d, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7d, 0x7d, 0x7e, 0x71, 0x72, 0x71, 0x7a, 0x78, 0x7b, 0x4f, 0x4f, 0x4f, 0x00, 0x00, 0x00, },
{ 0x07, 0x39, 0x33, 0x3a, 0x7a, 0x78, 0x79, 0x7e, 0x7e, 0x7e, 0x77, 0x78, 0x78, 0x7d, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7d, 0x7d, 0x7e, 0x70, 0x71, 0x70, 0x7a, 0x78, 0x7b, 0x4e, 0x4e, 0x4e, 0x00, 0x00, 0x00, },
{ 0x07, 0x3a, 0x34, 0x3b, 0x7a, 0x78, 0x79, 0x7e, 0x7e, 0x7e, 0x77, 0x78, 0x78, 0x7d, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7d, 0x7d, 0x7e, 0x70, 0x71, 0x70, 0x7a, 0x78, 0x7b, 0x4d, 0x4d, 0x4d, 0x00, 0x00, 0x00, },
{ 0x07, 0x3b, 0x35, 0x3c, 0x7a, 0x78, 0x79, 0x7e, 0x7e, 0x7e, 0x77, 0x78, 0x78, 0x7d, 0x7e, 0x7e, 0x80, 0x80, 0x80, 0x7d, 0x7d, 0x7e, 0x70, 0x71, 0x70, 0x7a, 0x78, 0x7b, 0x4c, 0x4c, 0x4c, 0x00, 0x00, 0x00, },
{ 0x07, 0x3d, 0x36, 0x3e, 0x79, 0x77, 0x78, 0x7d, 0x7d, 0x7d, 0x76, 0x77, 0x77, 0x7c, 0x7d, 0x7d, 0x7f, 0x7f, 0x80, 0x7c, 0x7c, 0x7d, 0x6f, 0x70, 0x6f, 0x79, 0x77, 0x7a, 0x4b, 0x4b, 0x4b, 0x00, 0x00, 0x00, },
};

static const unsigned char vint_table[S6E3HA8_VINT_STATUS_MAX] = {
	0x24, 0x25, 0x26, 0x27, 0x28,
    0x29, 0x2a, 0x2b, 0x2c, 0x2d
};


static inline
struct s6e3ha8 *to_s6e3ha8_amb577px01_wqhd(struct drm_panel *panel)
{
	return container_of(panel, struct s6e3ha8, panel);
}

static int s6e3ha2_dcs_write(struct s6e3ha8 *ctx, const void *data, size_t len)
{
	struct mipi_dsi_device *dsi = ctx->dsi;

	return mipi_dsi_dcs_write_buffer(dsi, data, len);
}

static int s6e3ha2_dcs_dsi_write(struct mipi_dsi_device *dsi, const void *data, size_t len)
{
	return mipi_dsi_dcs_write_buffer(dsi, data, len);
}

#define s6e3ha2_dcs_write_seq_static(ctx, seq...) do {	\
	static const u8 d[] = { seq };			\
	int ret;					\
	ret = s6e3ha2_dcs_write(ctx, d, ARRAY_SIZE(d));	\
	if (ret < 0)					\
		return ret;				\
} while (0)


#define s6e3ha2_call_write_func(ret, func) do {	\
	ret = (func);				\
	if (ret < 0)				\
		return ret;			\
} while (0)

//static int s6e3ha8_test_key_on_f0(struct s6e3ha8 *ctx)
//{
//	s6e3ha2_dcs_write_seq_static(ctx, 0xf0, 0x5a, 0x5a);
//	return 0;
//}

static int s6e3ha8_test_key_on_f0(struct mipi_dsi_device *dsi)
{
	static const u8 d[] = { 0xf0, 0x5a, 0x5a };
	return s6e3ha2_dcs_dsi_write(dsi, d, ARRAY_SIZE(d));
}

static int s6e3ha8_test_key_off_f0(struct mipi_dsi_device *dsi)
{
	static const u8 d[] = { 0xf0, 0xa5, 0xa5 };
	return s6e3ha2_dcs_dsi_write(dsi, d, ARRAY_SIZE(d));
	return 0;
}
/* TEST KEY3 Enable*/
static int s6e3ha8_test_key_on_fc(struct s6e3ha8 *ctx)
{
	s6e3ha2_dcs_write_seq_static(ctx, 0xfc, 0x5a, 0x5a);
	return 0;
}

static int s6e3ha8_test_key_off_fc(struct s6e3ha8 *ctx)
{
	s6e3ha2_dcs_write_seq_static(ctx, 0xfc, 0xa5, 0xa5);
	return 0;
}


// no downstream
static int s6e3ha2_single_dsi_set(struct s6e3ha8 *ctx)
{
	s6e3ha2_dcs_write_seq_static(ctx, 0xf2, 0x67);
	s6e3ha2_dcs_write_seq_static(ctx, 0xf9, 0x09);
	return 0;
}

//static int s6e3ha2_freq_calibration(struct s6e3ha8 *ctx)
//{
//	s6e3ha2_dcs_write_seq_static(ctx, 0xfd, 0x1c);
//	if (ctx->desc->type == HF2_TYPE)
//		s6e3ha2_dcs_write_seq_static(ctx, 0xf2, 0x67, 0x40, 0xc5);
//	s6e3ha2_dcs_write_seq_static(ctx, 0xfe, 0x20, 0x39);
//	s6e3ha2_dcs_write_seq_static(ctx, 0xfe, 0xa0);
//	s6e3ha2_dcs_write_seq_static(ctx, 0xfe, 0x20);
//
//	if (ctx->desc->type == HA2_TYPE)
//		s6e3ha2_dcs_write_seq_static(ctx, 0xce, 0x03, 0x3b, 0x12, 0x62,
//						  0x40, 0x80, 0xc0, 0x28, 0x28,
//						  0x28, 0x28, 0x39, 0xc5);
//	else
//		s6e3ha2_dcs_write_seq_static(ctx, 0xce, 0x03, 0x3b, 0x14, 0x6d,
//						  0x40, 0x80, 0xc0, 0x28, 0x28,
//						  0x28, 0x28, 0x39, 0xc5);
//
//	return 0;
//}

// no downstream code for it
static int s6e3ha2_aor_control(struct s6e3ha8 *ctx)
{
	s6e3ha2_dcs_write_seq_static(ctx, 0xb2, 0x03, 0x10);
	return 0;
}

// no downstream code for it
static int s6e3ha2_caps_elvss_set(struct s6e3ha8 *ctx)
{
	s6e3ha2_dcs_write_seq_static(ctx, 0xb6, 0x9c, 0x0a);
	return 0;
}

static int s6e3ha8_acl_off(struct s6e3ha8 *ctx)
{
	s6e3ha2_dcs_write_seq_static(ctx, 0x55, 0x00);
	return 0;
}

// no downstream code for it
static int s6e3ha2_acl_off_opr(struct s6e3ha8 *ctx)
{
	s6e3ha2_dcs_write_seq_static(ctx, 0xb5, 0x40);
	return 0;
}

// ???
static int s6e3ha2_test_global(struct s6e3ha8 *ctx)
{
	s6e3ha2_dcs_write_seq_static(ctx, 0xb0, 0x07);
	return 0;
}

// no downstream code for it
static int s6e3ha2_test(struct s6e3ha8 *ctx)
{
	s6e3ha2_dcs_write_seq_static(ctx, 0xb8, 0x19);
	return 0;
}

static int s6e3ha8_set_vint(struct mipi_dsi_device *dsi, struct backlight_device *bl_dev)
{
	unsigned int brightness = bl_dev->props.brightness;
	unsigned char data[] = { 0xf4, 0xeb,
			vint_table[brightness * (S6E3HA8_VINT_STATUS_MAX - 1) /
			S6E3HA8_MAX_BRIGHTNESS] };

	return s6e3ha2_dcs_dsi_write(dsi, data, ARRAY_SIZE(data));
}

static int s6e3ha8_gamma_update(struct mipi_dsi_device *dsi)
{
	static const u8 d[] = { 0xf7, 0x03 };
	s6e3ha2_dcs_dsi_write(dsi, d, ARRAY_SIZE(d));
	ndelay(100); /* need for 100ns delay */
	static const u8 d1[] = { 0xf7, 0x00 };
	s6e3ha2_dcs_dsi_write(dsi, d1, ARRAY_SIZE(d1));
	return 0;
}

static unsigned int s6e3ha2_get_brightness_index(unsigned int brightness)
{
	return (brightness * (S6E3HA8_NUM_GAMMA_STEPS - 1)) /
		S6E3HA8_MAX_BRIGHTNESS;
}

static int s6e3ha8_update_gamma(struct mipi_dsi_device *dsi, struct backlight_device *bl_dev, unsigned int brightness)
{
	unsigned int index = s6e3ha2_get_brightness_index(brightness);
	u8 data[S6E3HA8_GAMMA_CMD_CNT + 1] = { 0xca, };
	int ret;

	memcpy(data + 1, gamma_tbl + index, S6E3HA8_GAMMA_CMD_CNT);

	s6e3ha2_call_write_func(ret,
				s6e3ha2_dcs_dsi_write(dsi, data, ARRAY_SIZE(data)));

	s6e3ha2_call_write_func(ret, s6e3ha8_gamma_update(dsi));
	bl_dev->props.brightness = brightness;

	return 0;
}

static int s6e3ha8_set_brightness(struct backlight_device *bl_dev)
{
//	struct s6e3ha8 *ctx = bl_get_data(bl_dev);
//	struct mipi_dsi_device *dsi = ctx->dsi;
	struct mipi_dsi_device *dsi = bl_get_data(bl_dev);
	struct device *dev = &dsi->dev;
	unsigned int brightness = bl_dev->props.brightness;
	int ret;

	if (brightness < S6E3HA8_MIN_BRIGHTNESS ||
		brightness > bl_dev->props.max_brightness) {
		dev_err(dev, "Invalid brightness: %u\n", brightness);
		return -EINVAL;
	}

	if (bl_dev->props.power > FB_BLANK_NORMAL)
		return -EPERM;

	s6e3ha2_call_write_func(ret, s6e3ha8_test_key_on_f0(dsi));
	s6e3ha2_call_write_func(ret, s6e3ha8_update_gamma(dsi, bl_dev, brightness));
//	s6e3ha2_call_write_func(ret, s6e3ha2_aor_control(ctx)); //todo ???
	s6e3ha2_call_write_func(ret, s6e3ha8_set_vint(dsi, bl_dev));
	s6e3ha2_call_write_func(ret, s6e3ha8_test_key_off_f0(dsi));

	return 0;
}


static int s6e3ha8_power_on(struct s6e3ha8 *ctx)
{
	int ret;

	ret = regulator_bulk_enable(ARRAY_SIZE(ctx->supplies), ctx->supplies);
	if (ret < 0)
		return ret;

	return 0;
}

static int s6e3ha8_power_off(struct s6e3ha8 *ctx)
{
	return regulator_bulk_disable(ARRAY_SIZE(ctx->supplies), ctx->supplies);
}

static void s6e3ha8_amb577px01_wqhd_reset(struct s6e3ha8 *ctx)
{
	gpiod_set_value_cansleep(ctx->reset_gpio, 1);
	usleep_range(5000, 6000);
	gpiod_set_value_cansleep(ctx->reset_gpio, 0);
	usleep_range(5000, 6000);
	gpiod_set_value_cansleep(ctx->reset_gpio, 1);
	usleep_range(5000, 6000);
}

static int s6e3ha8_amb577px01_wqhd_on(struct s6e3ha8 *ctx)
{
	struct mipi_dsi_device *dsi = ctx->dsi;
	struct device *dev = &dsi->dev;
	int ret;

	dsi->mode_flags |= MIPI_DSI_MODE_LPM;

	mipi_dsi_generic_write_seq(dsi, 0x9f, 0xa5, 0xa5);
s6e3ha8_test_key_on_f0(dsi);

	ret = mipi_dsi_compression_mode(dsi, true);
	if (ret < 0) {
		dev_err(dev, "Failed to set compression mode: %d\n", ret);
		return ret;
	}

s6e3ha8_test_key_off_f0(dsi);

	ret = mipi_dsi_dcs_exit_sleep_mode(dsi);
	if (ret < 0) {
		dev_err(dev, "Failed to exit sleep mode: %d\n", ret);
		return ret;
	}
	usleep_range(10000, 11000);

					/* OMOK setting 1 (Initial setting) - Scaler Latch Setting Guide */
s6e3ha8_test_key_on_f0(dsi);
	mipi_dsi_generic_write_seq(dsi, 0xb0, 0x07);
	/* latch setting 1 : Scaler on/off & address setting & PPS setting -> Image update latch */
	mipi_dsi_generic_write_seq(dsi, 0xf2, 0x3c, 0x10);
	mipi_dsi_generic_write_seq(dsi, 0xb0, 0x0b);
	/* latch setting 2 : Ratio change mode -> Image update latch */
	mipi_dsi_generic_write_seq(dsi, 0xf2, 0x30);
					/* OMOK setting 2 - Seamless setting guide : WQHD */
	mipi_dsi_generic_write_seq(dsi, 0x2a, 0x00, 0x00, 0x05, 0x9f); /* CASET */
	mipi_dsi_generic_write_seq(dsi, 0x2b, 0x00, 0x00, 0x0b, 0x8f); /* PASET */
	mipi_dsi_generic_write_seq(dsi, 0xba, 0x01); /* scaler setup : scaler off */
s6e3ha8_test_key_off_f0(dsi);
	mipi_dsi_generic_write_seq(dsi, 0x35, 0x00); /* TE Vsync ON */
s6e3ha8_test_key_on_f0(dsi);
	mipi_dsi_generic_write_seq(dsi, 0xed, 0x4c);
s6e3ha8_test_key_off_f0(dsi);
s6e3ha8_test_key_off_fc(ctx);
	mipi_dsi_generic_write_seq(dsi, 0xc5, 0x0d, 0x10, 0xb4, 0x3e, 0x01);
s6e3ha8_test_key_off_fc(ctx);
s6e3ha8_test_key_on_f0(dsi);
	mipi_dsi_generic_write_seq(dsi, 0xb9,
				   0x00, 0xb0, 0x81, 0x09, 0x00, 0x00, 0x00,
				   0x11, 0x03);
s6e3ha8_test_key_off_f0(dsi);
s6e3ha8_test_key_on_f0(dsi);
	mipi_dsi_generic_write_seq(dsi, 0xb0, 0x03);
	mipi_dsi_generic_write_seq(dsi, 0xf6, 0x43);
s6e3ha8_test_key_off_f0(dsi);
s6e3ha8_test_key_on_f0(dsi);
	mipi_dsi_generic_write_seq(dsi, 0xca,
				   0x07, 0x00, 0x00, 0x00, 0x80, 0x80, 0x80,
				   0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80,
				   0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80,
				   0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80,
				   0x80, 0x80, 0x80, 0x00, 0x00, 0x00);
	mipi_dsi_generic_write_seq(dsi, 0xb1, 0x00, 0x0c);
	mipi_dsi_generic_write_seq(dsi, 0xb5,
				   0x19, 0xdc, 0x16, 0x01, 0x34, 0x67, 0x9a,
				   0xcd, 0x01, 0x22, 0x33, 0x44, 0x00, 0x00,
				   0x05, 0x55, 0xcc, 0x0c, 0x01, 0x11, 0x11,
				   0x10);
	mipi_dsi_generic_write_seq(dsi, 0xf4, 0xeb, 0x28);
	mipi_dsi_generic_write_seq(dsi, 0xf7, 0x03);
s6e3ha8_test_key_off_f0(dsi);
	mipi_dsi_generic_write_seq(dsi, 0x9f, 0x5a, 0x5a);


	return 0;
}

static int s6e3ha8_amb577px01_wqhd_off(struct s6e3ha8 *ctx)
{
	struct mipi_dsi_device *dsi = ctx->dsi;
	struct device *dev = &dsi->dev;
	int ret;

	dsi->mode_flags &= ~MIPI_DSI_MODE_LPM;

	mipi_dsi_generic_write_seq(dsi, 0x9f, 0xa5, 0xa5);

	ret = mipi_dsi_dcs_set_display_off(dsi);
	if (ret < 0) {
		dev_err(dev, "Failed to set display off: %d\n", ret);
		return ret;
	}

	mipi_dsi_generic_write_seq(dsi, 0x9f, 0x5a, 0x5a);
s6e3ha8_test_key_on_f0(dsi);
	mipi_dsi_generic_write_seq(dsi, 0xe2, 0x00, 0x00);
s6e3ha8_test_key_off_f0(dsi);
	msleep(20);
	mipi_dsi_generic_write_seq(dsi, 0x9f, 0xa5, 0xa5);

	ret = mipi_dsi_dcs_enter_sleep_mode(dsi);
	if (ret < 0) {
		dev_err(dev, "Failed to enter sleep mode: %d\n", ret);
		return ret;
	}

	mipi_dsi_generic_write_seq(dsi, 0x9f, 0x5a, 0x5a);
	msleep(160);

	return 0;
}

static int s6e3ha8_enable(struct drm_panel *panel)
{
	struct s6e3ha8 *ctx = container_of(panel, struct s6e3ha8,panel);
	struct mipi_dsi_device *dsi = ctx->dsi;
	int ret;

	/* common setting */
	s6e3ha2_call_write_func(ret,
		mipi_dsi_dcs_set_tear_on(dsi, MIPI_DSI_DCS_TEAR_MODE_VBLANK));

	s6e3ha2_call_write_func(ret, mipi_dsi_dcs_set_display_on(dsi));
	ctx->bl_dev->props.power = FB_BLANK_UNBLANK;

	return 0;
}

static int s6e3ha8_amb577px01_wqhd_prepare(struct drm_panel *panel)
{
	struct s6e3ha8 *ctx = to_s6e3ha8_amb577px01_wqhd(panel);
	struct device *dev = &ctx->dsi->dev;
	struct drm_dsc_picture_parameter_set pps;
	int ret;

	if (ctx->prepared)
		return 0;

	s6e3ha8_power_on(ctx);
	msleep(120);
	s6e3ha8_amb577px01_wqhd_reset(ctx);
	ret = s6e3ha8_amb577px01_wqhd_on(ctx);
	if (ret < 0) {
		dev_err(dev, "Failed to initialize panel: %d\n", ret);
		gpiod_set_value_cansleep(ctx->reset_gpio, 1);
		goto err;
	}

	drm_dsc_pps_payload_pack(&pps, &ctx->dsc);

	ret = mipi_dsi_picture_parameter_set(ctx->dsi, &pps);
	if (ret < 0) {
		dev_err(panel->dev, "failed to transmit PPS: %d\n", ret);
		return ret;
	}

	ret = mipi_dsi_compression_mode(ctx->dsi, true);
	if (ret < 0) {
		dev_err(dev, "failed to enable compression mode: %d\n", ret);
		return ret;
	}

	msleep(28); /* TODO: Is this panel-dependent? */

	ctx->prepared = true;
err:
    s6e3ha8_power_off(ctx);
	return ret;
}

static int s6e3ha8_amb577px01_wqhd_unprepare(struct drm_panel *panel)
{
	struct s6e3ha8 *ctx = to_s6e3ha8_amb577px01_wqhd(panel);
	struct device *dev = &ctx->dsi->dev;
	int ret;

	if (!ctx->prepared)
		return 0;

	ret = s6e3ha8_amb577px01_wqhd_off(ctx);
	if (ret < 0)
		dev_err(dev, "Failed to un-initialize panel: %d\n", ret);

	gpiod_set_value_cansleep(ctx->reset_gpio, 1);

	s6e3ha8_power_off(ctx);

	ctx->prepared = false;
	return 0;
}

static const struct drm_display_mode s6e3ha8_amb577px01_wqhd_mode = {
	.clock = (1440 + 116 + 44 + 120) * (2960 + 120 + 80 + 124) * 60 / 1000,
	.hdisplay = 1440,
	.hsync_start = 1440 + 116,
	.hsync_end = 1440 + 116 + 44,
	.htotal = 1440 + 116 + 44 + 120,
	.vdisplay = 2960,
	.vsync_start = 2960 + 120,
	.vsync_end = 2960 + 120 + 80,
	.vtotal = 2960 + 120 + 80 + 124,
	.width_mm = 64,
	.height_mm = 132,
};

static int s6e3ha8_amb577px01_wqhd_get_modes(struct drm_panel *panel,
					     struct drm_connector *connector)
{
	struct drm_display_mode *mode;

	mode = drm_mode_duplicate(connector->dev, &s6e3ha8_amb577px01_wqhd_mode);
	if (!mode)
		return -ENOMEM;

	drm_mode_set_name(mode);

	mode->type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED;
	connector->display_info.width_mm = mode->width_mm;
	connector->display_info.height_mm = mode->height_mm;
	drm_mode_probed_add(connector, mode);

	return 1;
}

static const struct drm_panel_funcs s6e3ha8_amb577px01_wqhd_panel_funcs = {
	.prepare = s6e3ha8_amb577px01_wqhd_prepare,
	.unprepare = s6e3ha8_amb577px01_wqhd_unprepare,
	.get_modes = s6e3ha8_amb577px01_wqhd_get_modes,
//	.enable = s6e3ha8_enable,
};

static int s6e3ha8_amb577px01_wqhd_bl_update_status(struct backlight_device *bl)
{
	struct mipi_dsi_device *dsi = bl_get_data(bl);
	u16 brightness = backlight_get_brightness(bl);
	int ret;

	dsi->mode_flags &= ~MIPI_DSI_MODE_LPM;

	ret = mipi_dsi_dcs_set_display_brightness_large(dsi, brightness);
	if (ret < 0)
		return ret;

	dsi->mode_flags |= MIPI_DSI_MODE_LPM;

	return 0;
}

// TODO: Check if /sys/class/backlight/.../actual_brightness actually returns
// correct values. If not, remove this function.
//static int s6e3ha8_amb577px01_wqhd_bl_get_brightness(struct backlight_device *bl)
//{
//	struct mipi_dsi_device *dsi = bl_get_data(bl);
//	u16 brightness;
//	int ret;
//
//	dsi->mode_flags &= ~MIPI_DSI_MODE_LPM;
//
//	ret = mipi_dsi_dcs_get_display_brightness_large(dsi, &brightness);
//	if (ret < 0)
//		return ret;
//
//	dsi->mode_flags |= MIPI_DSI_MODE_LPM;
//
//	return brightness;
//}

static const struct backlight_ops s6e3ha8_amb577px01_wqhd_bl_ops = {
//	.update_status = s6e3ha8_amb577px01_wqhd_bl_update_status,
	.update_status = s6e3ha8_set_brightness,

//	.get_brightness = s6e3ha8_amb577px01_wqhd_bl_get_brightness,
};

static struct backlight_device *
s6e3ha8_amb577px01_wqhd_create_backlight(struct mipi_dsi_device *dsi)
{
	struct device *dev = &dsi->dev;
	const struct backlight_properties props = {
		.type = BACKLIGHT_RAW,
		.brightness = S6E3HA8_DEFAULT_BRIGHTNESS,
		.max_brightness = S6E3HA8_MAX_BRIGHTNESS,
	};

	return devm_backlight_device_register(dev, dev_name(dev), dev, dsi,
					      &s6e3ha8_amb577px01_wqhd_bl_ops, &props);
}

static int s6e3ha8_amb577px01_wqhd_probe(struct mipi_dsi_device *dsi)
{
	struct device *dev = &dsi->dev;
	struct s6e3ha8 *ctx;
	int ret;

	ctx = devm_kzalloc(dev, sizeof(*ctx), GFP_KERNEL);
	if (!ctx)
		return -ENOMEM;

	ctx->supplies[0].supply = "vdd3";
	ctx->supplies[1].supply = "vci";
	ctx->supplies[2].supply = "vddr";

	ret = devm_regulator_bulk_get(dev, ARRAY_SIZE(ctx->supplies),
				      ctx->supplies);
	if (ret < 0) {
		dev_err(dev, "failed to get regulators: %d\n", ret);
		return ret;
	}

	ctx->reset_gpio = devm_gpiod_get(dev, "reset", GPIOD_OUT_HIGH);
	if (IS_ERR(ctx->reset_gpio))
		return dev_err_probe(dev, PTR_ERR(ctx->reset_gpio),
				     "Failed to get reset-gpios\n");

	ctx->dsi = dsi;
	mipi_dsi_set_drvdata(dsi, ctx);

	dsi->lanes = 4;
	dsi->format = MIPI_DSI_FMT_RGB888;
	dsi->mode_flags = MIPI_DSI_MODE_VIDEO_SYNC_PULSE |
			  MIPI_DSI_CLOCK_NON_CONTINUOUS;

	drm_panel_init(&ctx->panel, dev, &s6e3ha8_amb577px01_wqhd_panel_funcs,
		       DRM_MODE_CONNECTOR_DSI);
	ctx->panel.prepare_prev_first = true;

	ctx->panel.backlight = s6e3ha8_amb577px01_wqhd_create_backlight(dsi);
	if (IS_ERR(ctx->panel.backlight))
		return dev_err_probe(dev, PTR_ERR(ctx->panel.backlight),
				     "Failed to create backlight\n");

	drm_panel_add(&ctx->panel);

	/* This panel only supports DSC; unconditionally enable it */
	dsi->dsc = &ctx->dsc;

	ctx->dsc.dsc_version_major = 1;
	ctx->dsc.dsc_version_minor = 1;

	/* TODO: Pass slice_per_pkt = 1 */
	ctx->dsc.slice_height = 40;
	ctx->dsc.slice_width = 720;
	/*
	 * TODO: hdisplay should be read from the selected mode once
	 * it is passed back to drm_panel (in prepare?)
	 */
	WARN_ON(1440 % ctx->dsc.slice_width);
	ctx->dsc.slice_count = 1440 / ctx->dsc.slice_width;
	ctx->dsc.bits_per_component = 8;
	ctx->dsc.bits_per_pixel = 8 << 4; /* 4 fractional bits */
	ctx->dsc.block_pred_enable = true;

	ret = mipi_dsi_attach(dsi);
	if (ret < 0) {
		dev_err(dev, "Failed to attach to DSI host: %d\n", ret);
		drm_panel_remove(&ctx->panel);
		return ret;
	}

	return 0;
}

static void s6e3ha8_amb577px01_wqhd_remove(struct mipi_dsi_device *dsi)
{
	struct s6e3ha8 *ctx = mipi_dsi_get_drvdata(dsi);
	int ret;

	ret = mipi_dsi_detach(dsi);
	if (ret < 0)
		dev_err(&dsi->dev, "Failed to detach from DSI host: %d\n", ret);

	drm_panel_remove(&ctx->panel);
}

static const struct of_device_id s6e3ha8_amb577px01_wqhd_of_match[] = {
	{ .compatible = "mdss,s6e3ha8-amb577px01-wqhd" }, // FIXME
	{ /* sentinel */ }
};
MODULE_DEVICE_TABLE(of, s6e3ha8_amb577px01_wqhd_of_match);

static struct mipi_dsi_driver s6e3ha8_amb577px01_wqhd_driver = {
	.probe = s6e3ha8_amb577px01_wqhd_probe,
	.remove = s6e3ha8_amb577px01_wqhd_remove,
	.driver = {
		.name = "panel-s6e3ha8-amb577px01-wqhd",
		.of_match_table = s6e3ha8_amb577px01_wqhd_of_match,
	},
};
module_mipi_dsi_driver(s6e3ha8_amb577px01_wqhd_driver);

MODULE_AUTHOR("linux-mdss-dsi-panel-driver-generator <fix@me>"); // FIXME
MODULE_DESCRIPTION("DRM driver for ss_dsi_panel_S6E3HA8_AMB577PX01_WQHD");
MODULE_LICENSE("GPL");
