
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//swapon_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004024d0 <.init>:
  4024d0:	stp	x29, x30, [sp, #-16]!
  4024d4:	mov	x29, sp
  4024d8:	bl	402c50 <ferror@plt+0x60>
  4024dc:	ldp	x29, x30, [sp], #16
  4024e0:	ret

Disassembly of section .plt:

00000000004024f0 <mnt_table_set_parser_errcb@plt-0x20>:
  4024f0:	stp	x16, x30, [sp, #-16]!
  4024f4:	adrp	x16, 419000 <ferror@plt+0x16410>
  4024f8:	ldr	x17, [x16, #4088]
  4024fc:	add	x16, x16, #0xff8
  402500:	br	x17
  402504:	nop
  402508:	nop
  40250c:	nop

0000000000402510 <mnt_table_set_parser_errcb@plt>:
  402510:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402514:	ldr	x17, [x16]
  402518:	add	x16, x16, #0x0
  40251c:	br	x17

0000000000402520 <memcpy@plt>:
  402520:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402524:	ldr	x17, [x16, #8]
  402528:	add	x16, x16, #0x8
  40252c:	br	x17

0000000000402530 <mnt_fs_get_source@plt>:
  402530:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402534:	ldr	x17, [x16, #16]
  402538:	add	x16, x16, #0x10
  40253c:	br	x17

0000000000402540 <_exit@plt>:
  402540:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402544:	ldr	x17, [x16, #24]
  402548:	add	x16, x16, #0x18
  40254c:	br	x17

0000000000402550 <setuid@plt>:
  402550:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402554:	ldr	x17, [x16, #32]
  402558:	add	x16, x16, #0x20
  40255c:	br	x17

0000000000402560 <strtoul@plt>:
  402560:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402564:	ldr	x17, [x16, #40]
  402568:	add	x16, x16, #0x28
  40256c:	br	x17

0000000000402570 <strlen@plt>:
  402570:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402574:	ldr	x17, [x16, #48]
  402578:	add	x16, x16, #0x30
  40257c:	br	x17

0000000000402580 <fputs@plt>:
  402580:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402584:	ldr	x17, [x16, #56]
  402588:	add	x16, x16, #0x38
  40258c:	br	x17

0000000000402590 <exit@plt>:
  402590:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402594:	ldr	x17, [x16, #64]
  402598:	add	x16, x16, #0x40
  40259c:	br	x17

00000000004025a0 <mnt_unref_table@plt>:
  4025a0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4025a4:	ldr	x17, [x16, #72]
  4025a8:	add	x16, x16, #0x48
  4025ac:	br	x17

00000000004025b0 <dup@plt>:
  4025b0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4025b4:	ldr	x17, [x16, #80]
  4025b8:	add	x16, x16, #0x50
  4025bc:	br	x17

00000000004025c0 <scols_line_refer_data@plt>:
  4025c0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4025c4:	ldr	x17, [x16, #88]
  4025c8:	add	x16, x16, #0x58
  4025cc:	br	x17

00000000004025d0 <blkid_probe_lookup_value@plt>:
  4025d0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4025d4:	ldr	x17, [x16, #96]
  4025d8:	add	x16, x16, #0x60
  4025dc:	br	x17

00000000004025e0 <strtod@plt>:
  4025e0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4025e4:	ldr	x17, [x16, #104]
  4025e8:	add	x16, x16, #0x68
  4025ec:	br	x17

00000000004025f0 <geteuid@plt>:
  4025f0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4025f4:	ldr	x17, [x16, #112]
  4025f8:	add	x16, x16, #0x70
  4025fc:	br	x17

0000000000402600 <scols_table_enable_noheadings@plt>:
  402600:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402604:	ldr	x17, [x16, #120]
  402608:	add	x16, x16, #0x78
  40260c:	br	x17

0000000000402610 <scols_table_new_column@plt>:
  402610:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402614:	ldr	x17, [x16, #128]
  402618:	add	x16, x16, #0x80
  40261c:	br	x17

0000000000402620 <mnt_table_find_source@plt>:
  402620:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402624:	ldr	x17, [x16, #136]
  402628:	add	x16, x16, #0x88
  40262c:	br	x17

0000000000402630 <blkid_new_probe_from_filename@plt>:
  402630:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402634:	ldr	x17, [x16, #144]
  402638:	add	x16, x16, #0x90
  40263c:	br	x17

0000000000402640 <blkid_probe_enable_superblocks@plt>:
  402640:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402644:	ldr	x17, [x16, #152]
  402648:	add	x16, x16, #0x98
  40264c:	br	x17

0000000000402650 <getuid@plt>:
  402650:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402654:	ldr	x17, [x16, #160]
  402658:	add	x16, x16, #0xa0
  40265c:	br	x17

0000000000402660 <mnt_table_next_fs@plt>:
  402660:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402664:	ldr	x17, [x16, #168]
  402668:	add	x16, x16, #0xa8
  40266c:	br	x17

0000000000402670 <__cxa_atexit@plt>:
  402670:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402674:	ldr	x17, [x16, #176]
  402678:	add	x16, x16, #0xb0
  40267c:	br	x17

0000000000402680 <fputc@plt>:
  402680:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402684:	ldr	x17, [x16, #184]
  402688:	add	x16, x16, #0xb8
  40268c:	br	x17

0000000000402690 <scols_table_enable_raw@plt>:
  402690:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402694:	ldr	x17, [x16, #192]
  402698:	add	x16, x16, #0xc0
  40269c:	br	x17

00000000004026a0 <mnt_new_iter@plt>:
  4026a0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4026a4:	ldr	x17, [x16, #200]
  4026a8:	add	x16, x16, #0xc8
  4026ac:	br	x17

00000000004026b0 <fork@plt>:
  4026b0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4026b4:	ldr	x17, [x16, #208]
  4026b8:	add	x16, x16, #0xd0
  4026bc:	br	x17

00000000004026c0 <blkid_do_safeprobe@plt>:
  4026c0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4026c4:	ldr	x17, [x16, #216]
  4026c8:	add	x16, x16, #0xd8
  4026cc:	br	x17

00000000004026d0 <lseek@plt>:
  4026d0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4026d4:	ldr	x17, [x16, #224]
  4026d8:	add	x16, x16, #0xe0
  4026dc:	br	x17

00000000004026e0 <snprintf@plt>:
  4026e0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4026e4:	ldr	x17, [x16, #232]
  4026e8:	add	x16, x16, #0xe8
  4026ec:	br	x17

00000000004026f0 <localeconv@plt>:
  4026f0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4026f4:	ldr	x17, [x16, #240]
  4026f8:	add	x16, x16, #0xf0
  4026fc:	br	x17

0000000000402700 <fileno@plt>:
  402700:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402704:	ldr	x17, [x16, #248]
  402708:	add	x16, x16, #0xf8
  40270c:	br	x17

0000000000402710 <fsync@plt>:
  402710:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402714:	ldr	x17, [x16, #256]
  402718:	add	x16, x16, #0x100
  40271c:	br	x17

0000000000402720 <malloc@plt>:
  402720:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402724:	ldr	x17, [x16, #264]
  402728:	add	x16, x16, #0x108
  40272c:	br	x17

0000000000402730 <open@plt>:
  402730:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402734:	ldr	x17, [x16, #272]
  402738:	add	x16, x16, #0x110
  40273c:	br	x17

0000000000402740 <mnt_new_table@plt>:
  402740:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402744:	ldr	x17, [x16, #280]
  402748:	add	x16, x16, #0x118
  40274c:	br	x17

0000000000402750 <mnt_resolve_spec@plt>:
  402750:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402754:	ldr	x17, [x16, #288]
  402758:	add	x16, x16, #0x120
  40275c:	br	x17

0000000000402760 <__strtol_internal@plt>:
  402760:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402764:	ldr	x17, [x16, #296]
  402768:	add	x16, x16, #0x128
  40276c:	br	x17

0000000000402770 <mnt_fs_get_priority@plt>:
  402770:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402774:	ldr	x17, [x16, #304]
  402778:	add	x16, x16, #0x130
  40277c:	br	x17

0000000000402780 <strncmp@plt>:
  402780:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402784:	ldr	x17, [x16, #312]
  402788:	add	x16, x16, #0x138
  40278c:	br	x17

0000000000402790 <bindtextdomain@plt>:
  402790:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402794:	ldr	x17, [x16, #320]
  402798:	add	x16, x16, #0x140
  40279c:	br	x17

00000000004027a0 <__libc_start_main@plt>:
  4027a0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4027a4:	ldr	x17, [x16, #328]
  4027a8:	add	x16, x16, #0x148
  4027ac:	br	x17

00000000004027b0 <fgetc@plt>:
  4027b0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4027b4:	ldr	x17, [x16, #336]
  4027b8:	add	x16, x16, #0x150
  4027bc:	br	x17

00000000004027c0 <scols_new_table@plt>:
  4027c0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4027c4:	ldr	x17, [x16, #344]
  4027c8:	add	x16, x16, #0x158
  4027cc:	br	x17

00000000004027d0 <mnt_table_parse_swaps@plt>:
  4027d0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4027d4:	ldr	x17, [x16, #352]
  4027d8:	add	x16, x16, #0x160
  4027dc:	br	x17

00000000004027e0 <blkid_probe_set_superblocks_flags@plt>:
  4027e0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4027e4:	ldr	x17, [x16, #360]
  4027e8:	add	x16, x16, #0x168
  4027ec:	br	x17

00000000004027f0 <__strtoul_internal@plt>:
  4027f0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4027f4:	ldr	x17, [x16, #368]
  4027f8:	add	x16, x16, #0x170
  4027fc:	br	x17

0000000000402800 <mnt_fs_get_swaptype@plt>:
  402800:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402804:	ldr	x17, [x16, #376]
  402808:	add	x16, x16, #0x178
  40280c:	br	x17

0000000000402810 <realloc@plt>:
  402810:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402814:	ldr	x17, [x16, #384]
  402818:	add	x16, x16, #0x180
  40281c:	br	x17

0000000000402820 <getpagesize@plt>:
  402820:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402824:	ldr	x17, [x16, #392]
  402828:	add	x16, x16, #0x188
  40282c:	br	x17

0000000000402830 <strdup@plt>:
  402830:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402834:	ldr	x17, [x16, #400]
  402838:	add	x16, x16, #0x190
  40283c:	br	x17

0000000000402840 <scols_table_new_line@plt>:
  402840:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402844:	ldr	x17, [x16, #408]
  402848:	add	x16, x16, #0x198
  40284c:	br	x17

0000000000402850 <scols_unref_table@plt>:
  402850:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402854:	ldr	x17, [x16, #416]
  402858:	add	x16, x16, #0x1a0
  40285c:	br	x17

0000000000402860 <close@plt>:
  402860:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402864:	ldr	x17, [x16, #424]
  402868:	add	x16, x16, #0x1a8
  40286c:	br	x17

0000000000402870 <__gmon_start__@plt>:
  402870:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402874:	ldr	x17, [x16, #432]
  402878:	add	x16, x16, #0x1b0
  40287c:	br	x17

0000000000402880 <write@plt>:
  402880:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402884:	ldr	x17, [x16, #440]
  402888:	add	x16, x16, #0x1b8
  40288c:	br	x17

0000000000402890 <blkid_probe_filter_superblocks_type@plt>:
  402890:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402894:	ldr	x17, [x16, #448]
  402898:	add	x16, x16, #0x1c0
  40289c:	br	x17

00000000004028a0 <abort@plt>:
  4028a0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4028a4:	ldr	x17, [x16, #456]
  4028a8:	add	x16, x16, #0x1c8
  4028ac:	br	x17

00000000004028b0 <setgid@plt>:
  4028b0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4028b4:	ldr	x17, [x16, #464]
  4028b8:	add	x16, x16, #0x1d0
  4028bc:	br	x17

00000000004028c0 <access@plt>:
  4028c0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4028c4:	ldr	x17, [x16, #472]
  4028c8:	add	x16, x16, #0x1d8
  4028cc:	br	x17

00000000004028d0 <textdomain@plt>:
  4028d0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4028d4:	ldr	x17, [x16, #480]
  4028d8:	add	x16, x16, #0x1e0
  4028dc:	br	x17

00000000004028e0 <mnt_init_debug@plt>:
  4028e0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4028e4:	ldr	x17, [x16, #488]
  4028e8:	add	x16, x16, #0x1e8
  4028ec:	br	x17

00000000004028f0 <execvp@plt>:
  4028f0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4028f4:	ldr	x17, [x16, #496]
  4028f8:	add	x16, x16, #0x1f0
  4028fc:	br	x17

0000000000402900 <getopt_long@plt>:
  402900:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402904:	ldr	x17, [x16, #504]
  402908:	add	x16, x16, #0x1f8
  40290c:	br	x17

0000000000402910 <strcmp@plt>:
  402910:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402914:	ldr	x17, [x16, #512]
  402918:	add	x16, x16, #0x200
  40291c:	br	x17

0000000000402920 <warn@plt>:
  402920:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402924:	ldr	x17, [x16, #520]
  402928:	add	x16, x16, #0x208
  40292c:	br	x17

0000000000402930 <__ctype_b_loc@plt>:
  402930:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402934:	ldr	x17, [x16, #528]
  402938:	add	x16, x16, #0x210
  40293c:	br	x17

0000000000402940 <mnt_table_is_empty@plt>:
  402940:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402944:	ldr	x17, [x16, #536]
  402948:	add	x16, x16, #0x218
  40294c:	br	x17

0000000000402950 <mnt_new_cache@plt>:
  402950:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402954:	ldr	x17, [x16, #544]
  402958:	add	x16, x16, #0x220
  40295c:	br	x17

0000000000402960 <strtol@plt>:
  402960:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402964:	ldr	x17, [x16, #552]
  402968:	add	x16, x16, #0x228
  40296c:	br	x17

0000000000402970 <mnt_fs_get_option@plt>:
  402970:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402974:	ldr	x17, [x16, #560]
  402978:	add	x16, x16, #0x230
  40297c:	br	x17

0000000000402980 <mnt_free_iter@plt>:
  402980:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402984:	ldr	x17, [x16, #568]
  402988:	add	x16, x16, #0x238
  40298c:	br	x17

0000000000402990 <mnt_unref_cache@plt>:
  402990:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402994:	ldr	x17, [x16, #576]
  402998:	add	x16, x16, #0x240
  40299c:	br	x17

00000000004029a0 <free@plt>:
  4029a0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4029a4:	ldr	x17, [x16, #584]
  4029a8:	add	x16, x16, #0x248
  4029ac:	br	x17

00000000004029b0 <mnt_optstr_get_option@plt>:
  4029b0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4029b4:	ldr	x17, [x16, #592]
  4029b8:	add	x16, x16, #0x250
  4029bc:	br	x17

00000000004029c0 <getgid@plt>:
  4029c0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4029c4:	ldr	x17, [x16, #600]
  4029c8:	add	x16, x16, #0x258
  4029cc:	br	x17

00000000004029d0 <mnt_table_find_next_fs@plt>:
  4029d0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4029d4:	ldr	x17, [x16, #608]
  4029d8:	add	x16, x16, #0x260
  4029dc:	br	x17

00000000004029e0 <mnt_table_set_cache@plt>:
  4029e0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4029e4:	ldr	x17, [x16, #616]
  4029e8:	add	x16, x16, #0x268
  4029ec:	br	x17

00000000004029f0 <strncasecmp@plt>:
  4029f0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  4029f4:	ldr	x17, [x16, #624]
  4029f8:	add	x16, x16, #0x270
  4029fc:	br	x17

0000000000402a00 <vasprintf@plt>:
  402a00:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402a04:	ldr	x17, [x16, #632]
  402a08:	add	x16, x16, #0x278
  402a0c:	br	x17

0000000000402a10 <strndup@plt>:
  402a10:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402a14:	ldr	x17, [x16, #640]
  402a18:	add	x16, x16, #0x280
  402a1c:	br	x17

0000000000402a20 <strspn@plt>:
  402a20:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402a24:	ldr	x17, [x16, #648]
  402a28:	add	x16, x16, #0x288
  402a2c:	br	x17

0000000000402a30 <strchr@plt>:
  402a30:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402a34:	ldr	x17, [x16, #656]
  402a38:	add	x16, x16, #0x290
  402a3c:	br	x17

0000000000402a40 <mnt_resolve_tag@plt>:
  402a40:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402a44:	ldr	x17, [x16, #664]
  402a48:	add	x16, x16, #0x298
  402a4c:	br	x17

0000000000402a50 <mnt_get_fstab_path@plt>:
  402a50:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402a54:	ldr	x17, [x16, #672]
  402a58:	add	x16, x16, #0x2a0
  402a5c:	br	x17

0000000000402a60 <blkid_free_probe@plt>:
  402a60:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402a64:	ldr	x17, [x16, #680]
  402a68:	add	x16, x16, #0x2a8
  402a6c:	br	x17

0000000000402a70 <mnt_fs_get_size@plt>:
  402a70:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402a74:	ldr	x17, [x16, #688]
  402a78:	add	x16, x16, #0x2b0
  402a7c:	br	x17

0000000000402a80 <fflush@plt>:
  402a80:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402a84:	ldr	x17, [x16, #696]
  402a88:	add	x16, x16, #0x2b8
  402a8c:	br	x17

0000000000402a90 <swapon@plt>:
  402a90:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402a94:	ldr	x17, [x16, #704]
  402a98:	add	x16, x16, #0x2c0
  402a9c:	br	x17

0000000000402aa0 <scols_print_table@plt>:
  402aa0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402aa4:	ldr	x17, [x16, #712]
  402aa8:	add	x16, x16, #0x2c8
  402aac:	br	x17

0000000000402ab0 <warnx@plt>:
  402ab0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402ab4:	ldr	x17, [x16, #720]
  402ab8:	add	x16, x16, #0x2d0
  402abc:	br	x17

0000000000402ac0 <read@plt>:
  402ac0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402ac4:	ldr	x17, [x16, #728]
  402ac8:	add	x16, x16, #0x2d8
  402acc:	br	x17

0000000000402ad0 <memchr@plt>:
  402ad0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402ad4:	ldr	x17, [x16, #736]
  402ad8:	add	x16, x16, #0x2e0
  402adc:	br	x17

0000000000402ae0 <__fxstat@plt>:
  402ae0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402ae4:	ldr	x17, [x16, #744]
  402ae8:	add	x16, x16, #0x2e8
  402aec:	br	x17

0000000000402af0 <dcgettext@plt>:
  402af0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402af4:	ldr	x17, [x16, #752]
  402af8:	add	x16, x16, #0x2f0
  402afc:	br	x17

0000000000402b00 <mnt_fs_is_swaparea@plt>:
  402b00:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402b04:	ldr	x17, [x16, #760]
  402b08:	add	x16, x16, #0x2f8
  402b0c:	br	x17

0000000000402b10 <mnt_fs_get_usedsize@plt>:
  402b10:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402b14:	ldr	x17, [x16, #768]
  402b18:	add	x16, x16, #0x300
  402b1c:	br	x17

0000000000402b20 <errx@plt>:
  402b20:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402b24:	ldr	x17, [x16, #776]
  402b28:	add	x16, x16, #0x308
  402b2c:	br	x17

0000000000402b30 <mnt_fs_get_options@plt>:
  402b30:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402b34:	ldr	x17, [x16, #784]
  402b38:	add	x16, x16, #0x310
  402b3c:	br	x17

0000000000402b40 <strcspn@plt>:
  402b40:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402b44:	ldr	x17, [x16, #792]
  402b48:	add	x16, x16, #0x318
  402b4c:	br	x17

0000000000402b50 <printf@plt>:
  402b50:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402b54:	ldr	x17, [x16, #800]
  402b58:	add	x16, x16, #0x320
  402b5c:	br	x17

0000000000402b60 <mnt_table_parse_fstab@plt>:
  402b60:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402b64:	ldr	x17, [x16, #808]
  402b68:	add	x16, x16, #0x328
  402b6c:	br	x17

0000000000402b70 <__assert_fail@plt>:
  402b70:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402b74:	ldr	x17, [x16, #816]
  402b78:	add	x16, x16, #0x330
  402b7c:	br	x17

0000000000402b80 <__errno_location@plt>:
  402b80:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402b84:	ldr	x17, [x16, #824]
  402b88:	add	x16, x16, #0x338
  402b8c:	br	x17

0000000000402b90 <waitpid@plt>:
  402b90:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402b94:	ldr	x17, [x16, #832]
  402b98:	add	x16, x16, #0x340
  402b9c:	br	x17

0000000000402ba0 <fprintf@plt>:
  402ba0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402ba4:	ldr	x17, [x16, #840]
  402ba8:	add	x16, x16, #0x348
  402bac:	br	x17

0000000000402bb0 <scols_init_debug@plt>:
  402bb0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402bb4:	ldr	x17, [x16, #848]
  402bb8:	add	x16, x16, #0x350
  402bbc:	br	x17

0000000000402bc0 <err@plt>:
  402bc0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402bc4:	ldr	x17, [x16, #856]
  402bc8:	add	x16, x16, #0x358
  402bcc:	br	x17

0000000000402bd0 <ioctl@plt>:
  402bd0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402bd4:	ldr	x17, [x16, #864]
  402bd8:	add	x16, x16, #0x360
  402bdc:	br	x17

0000000000402be0 <setlocale@plt>:
  402be0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402be4:	ldr	x17, [x16, #872]
  402be8:	add	x16, x16, #0x368
  402bec:	br	x17

0000000000402bf0 <ferror@plt>:
  402bf0:	adrp	x16, 41a000 <ferror@plt+0x17410>
  402bf4:	ldr	x17, [x16, #880]
  402bf8:	add	x16, x16, #0x370
  402bfc:	br	x17

Disassembly of section .text:

0000000000402c00 <.text>:
  402c00:	mov	x29, #0x0                   	// #0
  402c04:	mov	x30, #0x0                   	// #0
  402c08:	mov	x5, x0
  402c0c:	ldr	x1, [sp]
  402c10:	add	x2, sp, #0x8
  402c14:	mov	x6, sp
  402c18:	movz	x0, #0x0, lsl #48
  402c1c:	movk	x0, #0x0, lsl #32
  402c20:	movk	x0, #0x40, lsl #16
  402c24:	movk	x0, #0x2d0c
  402c28:	movz	x3, #0x0, lsl #48
  402c2c:	movk	x3, #0x0, lsl #32
  402c30:	movk	x3, #0x40, lsl #16
  402c34:	movk	x3, #0x74b8
  402c38:	movz	x4, #0x0, lsl #48
  402c3c:	movk	x4, #0x0, lsl #32
  402c40:	movk	x4, #0x40, lsl #16
  402c44:	movk	x4, #0x7538
  402c48:	bl	4027a0 <__libc_start_main@plt>
  402c4c:	bl	4028a0 <abort@plt>
  402c50:	adrp	x0, 419000 <ferror@plt+0x16410>
  402c54:	ldr	x0, [x0, #4064]
  402c58:	cbz	x0, 402c60 <ferror@plt+0x70>
  402c5c:	b	402870 <__gmon_start__@plt>
  402c60:	ret
  402c64:	nop
  402c68:	adrp	x0, 41a000 <ferror@plt+0x17410>
  402c6c:	add	x0, x0, #0x390
  402c70:	adrp	x1, 41a000 <ferror@plt+0x17410>
  402c74:	add	x1, x1, #0x390
  402c78:	cmp	x1, x0
  402c7c:	b.eq	402c94 <ferror@plt+0xa4>  // b.none
  402c80:	adrp	x1, 407000 <ferror@plt+0x4410>
  402c84:	ldr	x1, [x1, #1384]
  402c88:	cbz	x1, 402c94 <ferror@plt+0xa4>
  402c8c:	mov	x16, x1
  402c90:	br	x16
  402c94:	ret
  402c98:	adrp	x0, 41a000 <ferror@plt+0x17410>
  402c9c:	add	x0, x0, #0x390
  402ca0:	adrp	x1, 41a000 <ferror@plt+0x17410>
  402ca4:	add	x1, x1, #0x390
  402ca8:	sub	x1, x1, x0
  402cac:	lsr	x2, x1, #63
  402cb0:	add	x1, x2, x1, asr #3
  402cb4:	cmp	xzr, x1, asr #1
  402cb8:	asr	x1, x1, #1
  402cbc:	b.eq	402cd4 <ferror@plt+0xe4>  // b.none
  402cc0:	adrp	x2, 407000 <ferror@plt+0x4410>
  402cc4:	ldr	x2, [x2, #1392]
  402cc8:	cbz	x2, 402cd4 <ferror@plt+0xe4>
  402ccc:	mov	x16, x2
  402cd0:	br	x16
  402cd4:	ret
  402cd8:	stp	x29, x30, [sp, #-32]!
  402cdc:	mov	x29, sp
  402ce0:	str	x19, [sp, #16]
  402ce4:	adrp	x19, 41a000 <ferror@plt+0x17410>
  402ce8:	ldrb	w0, [x19, #952]
  402cec:	cbnz	w0, 402cfc <ferror@plt+0x10c>
  402cf0:	bl	402c68 <ferror@plt+0x78>
  402cf4:	mov	w0, #0x1                   	// #1
  402cf8:	strb	w0, [x19, #952]
  402cfc:	ldr	x19, [sp, #16]
  402d00:	ldp	x29, x30, [sp], #32
  402d04:	ret
  402d08:	b	402c98 <ferror@plt+0xa8>
  402d0c:	sub	sp, sp, #0x100
  402d10:	stp	x20, x19, [sp, #240]
  402d14:	mov	x19, x1
  402d18:	adrp	x1, 408000 <ferror@plt+0x5410>
  402d1c:	stp	x29, x30, [sp, #160]
  402d20:	stp	x22, x21, [sp, #224]
  402d24:	add	x29, sp, #0xa0
  402d28:	mov	w21, w0
  402d2c:	add	x1, x1, #0x23
  402d30:	mov	w0, #0x6                   	// #6
  402d34:	stp	x28, x27, [sp, #176]
  402d38:	stp	x26, x25, [sp, #192]
  402d3c:	stp	x24, x23, [sp, #208]
  402d40:	stp	xzr, xzr, [x29, #-56]
  402d44:	stur	wzr, [x29, #-40]
  402d48:	bl	402be0 <setlocale@plt>
  402d4c:	adrp	x20, 407000 <ferror@plt+0x4410>
  402d50:	add	x20, x20, #0xb98
  402d54:	adrp	x1, 407000 <ferror@plt+0x4410>
  402d58:	add	x1, x1, #0xba3
  402d5c:	mov	x0, x20
  402d60:	bl	402790 <bindtextdomain@plt>
  402d64:	mov	x0, x20
  402d68:	bl	4028d0 <textdomain@plt>
  402d6c:	adrp	x0, 404000 <ferror@plt+0x1410>
  402d70:	add	x0, x0, #0xcd0
  402d74:	bl	407540 <ferror@plt+0x4950>
  402d78:	movi	v0.2d, #0x0
  402d7c:	mov	w8, #0xffffffff            	// #-1
  402d80:	mov	w0, wzr
  402d84:	add	x24, sp, #0x10
  402d88:	stur	q0, [sp, #76]
  402d8c:	stp	q0, q0, [sp, #16]
  402d90:	stp	q0, q0, [sp, #48]
  402d94:	str	w8, [sp, #80]
  402d98:	bl	4028e0 <mnt_init_debug@plt>
  402d9c:	bl	402950 <mnt_new_cache@plt>
  402da0:	adrp	x26, 41a000 <ferror@plt+0x17410>
  402da4:	adrp	x2, 407000 <ferror@plt+0x4410>
  402da8:	adrp	x3, 407000 <ferror@plt+0x4410>
  402dac:	str	x0, [x26, #960]
  402db0:	add	x2, x2, #0xbb5
  402db4:	add	x3, x3, #0x728
  402db8:	mov	w0, w21
  402dbc:	mov	x1, x19
  402dc0:	mov	x4, xzr
  402dc4:	bl	402900 <getopt_long@plt>
  402dc8:	cmn	w0, #0x1
  402dcc:	b.eq	403140 <ferror@plt+0x550>  // b.none
  402dd0:	adrp	x25, 407000 <ferror@plt+0x4410>
  402dd4:	adrp	x23, 407000 <ferror@plt+0x4410>
  402dd8:	adrp	x20, 407000 <ferror@plt+0x4410>
  402ddc:	add	x25, x25, #0x616
  402de0:	add	x23, x23, #0xbb5
  402de4:	adrp	x22, 41a000 <ferror@plt+0x17410>
  402de8:	add	x20, x20, #0x928
  402dec:	sub	x27, x29, #0x38
  402df0:	str	xzr, [sp, #8]
  402df4:	b	402e28 <ferror@plt+0x238>
  402df8:	ldrb	w8, [sp, #88]
  402dfc:	orr	w8, w8, #0x8
  402e00:	strb	w8, [sp, #88]
  402e04:	adrp	x3, 407000 <ferror@plt+0x4410>
  402e08:	mov	w0, w21
  402e0c:	mov	x1, x19
  402e10:	mov	x2, x23
  402e14:	add	x3, x3, #0x728
  402e18:	mov	x4, xzr
  402e1c:	bl	402900 <getopt_long@plt>
  402e20:	cmn	w0, #0x1
  402e24:	b.eq	403144 <ferror@plt+0x554>  // b.none
  402e28:	cmp	w0, #0x61
  402e2c:	b.ge	402e58 <ferror@plt+0x268>  // b.tcont
  402e30:	cmp	w0, #0x84
  402e34:	b.hi	40319c <ferror@plt+0x5ac>  // b.pmore
  402e38:	mov	w8, w0
  402e3c:	adr	x9, 402df8 <ferror@plt+0x208>
  402e40:	ldrh	w10, [x25, x8, lsl #1]
  402e44:	add	x9, x9, x10, lsl #2
  402e48:	br	x9
  402e4c:	ldr	x0, [x22, #920]
  402e50:	bl	40509c <ferror@plt+0x24ac>
  402e54:	b	402e04 <ferror@plt+0x214>
  402e58:	mov	x8, xzr
  402e5c:	mov	w9, #0x61                  	// #97
  402e60:	mov	x28, x20
  402e64:	cbz	w9, 402ea4 <ferror@plt+0x2b4>
  402e68:	cmp	w9, w0
  402e6c:	b.gt	402ea4 <ferror@plt+0x2b4>
  402e70:	mov	w10, #0x4                   	// #4
  402e74:	cmp	w9, w0
  402e78:	b.eq	402e94 <ferror@plt+0x2a4>  // b.none
  402e7c:	ldr	w9, [x28, x10]
  402e80:	cbz	w9, 402ea4 <ferror@plt+0x2b4>
  402e84:	cmp	w9, w0
  402e88:	add	x10, x10, #0x4
  402e8c:	b.le	402e74 <ferror@plt+0x284>
  402e90:	b	402ea4 <ferror@plt+0x2b4>
  402e94:	ldr	w9, [x27, x8, lsl #2]
  402e98:	cbz	w9, 402ec4 <ferror@plt+0x2d4>
  402e9c:	cmp	w9, w0
  402ea0:	b.ne	40381c <ferror@plt+0xc2c>  // b.any
  402ea4:	add	x8, x8, #0x1
  402ea8:	lsl	x9, x8, #6
  402eac:	ldr	w9, [x20, x9]
  402eb0:	cbz	w9, 402e30 <ferror@plt+0x240>
  402eb4:	cmp	w9, w0
  402eb8:	add	x28, x28, #0x40
  402ebc:	b.le	402e64 <ferror@plt+0x274>
  402ec0:	b	402e30 <ferror@plt+0x240>
  402ec4:	str	w0, [x27, x8, lsl #2]
  402ec8:	add	x8, x8, #0x1
  402ecc:	lsl	x9, x8, #6
  402ed0:	ldr	w9, [x20, x9]
  402ed4:	cbnz	w9, 402eb4 <ferror@plt+0x2c4>
  402ed8:	b	402e30 <ferror@plt+0x240>
  402edc:	ldr	x28, [x22, #920]
  402ee0:	adrp	x1, 407000 <ferror@plt+0x4410>
  402ee4:	mov	w2, #0x5                   	// #5
  402ee8:	mov	x0, xzr
  402eec:	add	x1, x1, #0xbc8
  402ef0:	bl	402af0 <dcgettext@plt>
  402ef4:	mov	x1, x0
  402ef8:	mov	x0, x28
  402efc:	bl	405f8c <ferror@plt+0x339c>
  402f00:	sxth	w8, w0
  402f04:	str	w8, [sp, #80]
  402f08:	b	402e04 <ferror@plt+0x214>
  402f0c:	mov	w8, wzr
  402f10:	str	wzr, [sp, #72]
  402f14:	str	w8, [x24, w8, uxtw #2]
  402f18:	ldr	w8, [sp, #72]
  402f1c:	add	w8, w8, #0x1
  402f20:	cmp	w8, #0x7
  402f24:	str	w8, [sp, #72]
  402f28:	b.cc	402f14 <ferror@plt+0x324>  // b.lo, b.ul, b.last
  402f2c:	b	402e04 <ferror@plt+0x214>
  402f30:	ldrb	w8, [sp, #88]
  402f34:	orr	w8, w8, #0x4
  402f38:	b	402e00 <ferror@plt+0x210>
  402f3c:	ldrb	w8, [sp, #88]
  402f40:	orr	w8, w8, #0x40
  402f44:	b	402e00 <ferror@plt+0x210>
  402f48:	ldrb	w8, [sp, #88]
  402f4c:	orr	w8, w8, #0x10
  402f50:	b	402e00 <ferror@plt+0x210>
  402f54:	ldr	x0, [x22, #920]
  402f58:	bl	405140 <ferror@plt+0x2550>
  402f5c:	b	402e04 <ferror@plt+0x214>
  402f60:	ldrb	w8, [sp, #88]
  402f64:	orr	w8, w8, #0x1
  402f68:	b	402e00 <ferror@plt+0x210>
  402f6c:	mov	x23, x19
  402f70:	mov	x19, x26
  402f74:	ldr	w26, [sp, #76]
  402f78:	ldr	x28, [x22, #920]
  402f7c:	mov	x8, x22
  402f80:	orr	w8, w26, #0x10000
  402f84:	str	w8, [sp, #76]
  402f88:	cbz	x28, 403030 <ferror@plt+0x440>
  402f8c:	ldrb	w8, [x28]
  402f90:	cmp	w8, #0x3d
  402f94:	b.ne	402fa0 <ferror@plt+0x3b0>  // b.any
  402f98:	add	x28, x28, #0x1
  402f9c:	str	x28, [x22, #920]
  402fa0:	adrp	x1, 407000 <ferror@plt+0x4410>
  402fa4:	mov	x0, x28
  402fa8:	add	x1, x1, #0xbe1
  402fac:	bl	402910 <strcmp@plt>
  402fb0:	cbz	w0, 403028 <ferror@plt+0x438>
  402fb4:	adrp	x1, 407000 <ferror@plt+0x4410>
  402fb8:	mov	x0, x28
  402fbc:	add	x1, x1, #0xbe6
  402fc0:	bl	402910 <strcmp@plt>
  402fc4:	cbnz	w0, 403a08 <ferror@plt+0xe18>
  402fc8:	mov	w8, #0x50000               	// #327680
  402fcc:	orr	w8, w26, w8
  402fd0:	b	40302c <ferror@plt+0x43c>
  402fd4:	ldr	x8, [x22, #920]
  402fd8:	str	x8, [sp, #8]
  402fdc:	b	402e04 <ferror@plt+0x214>
  402fe0:	mov	w8, #0x1                   	// #1
  402fe4:	str	w8, [sp, #84]
  402fe8:	b	402e04 <ferror@plt+0x214>
  402fec:	ldrb	w8, [sp, #88]
  402ff0:	orr	w8, w8, #0x2
  402ff4:	b	402e00 <ferror@plt+0x210>
  402ff8:	ldr	x0, [x22, #920]
  402ffc:	cbz	x0, 40301c <ferror@plt+0x42c>
  403000:	adrp	x3, 403000 <ferror@plt+0x410>
  403004:	add	x1, sp, #0x10
  403008:	mov	w2, #0xe                   	// #14
  40300c:	add	x3, x3, #0xa6c
  403010:	bl	406908 <ferror@plt+0x3d18>
  403014:	str	w0, [sp, #72]
  403018:	tbnz	w0, #31, 4037d4 <ferror@plt+0xbe4>
  40301c:	ldrb	w8, [sp, #88]
  403020:	orr	w8, w8, #0x20
  403024:	b	402e00 <ferror@plt+0x210>
  403028:	orr	w8, w26, #0x30000
  40302c:	str	w8, [sp, #76]
  403030:	mov	x26, x19
  403034:	mov	x19, x23
  403038:	adrp	x23, 407000 <ferror@plt+0x4410>
  40303c:	add	x23, x23, #0xbb5
  403040:	b	402e04 <ferror@plt+0x214>
  403044:	bl	404f18 <ferror@plt+0x2328>
  403048:	cbz	x0, 4032d4 <ferror@plt+0x6e4>
  40304c:	mov	x19, x0
  403050:	bl	402940 <mnt_table_is_empty@plt>
  403054:	cbnz	w0, 403138 <ferror@plt+0x548>
  403058:	bl	4026a0 <mnt_new_iter@plt>
  40305c:	cbz	x0, 403a2c <ferror@plt+0xe3c>
  403060:	adrp	x1, 407000 <ferror@plt+0x4410>
  403064:	mov	x20, x0
  403068:	add	x1, x1, #0xcba
  40306c:	mov	w2, #0x5                   	// #5
  403070:	mov	x0, xzr
  403074:	bl	402af0 <dcgettext@plt>
  403078:	adrp	x1, 407000 <ferror@plt+0x4410>
  40307c:	mov	x21, x0
  403080:	add	x1, x1, #0xcda
  403084:	mov	w2, #0x5                   	// #5
  403088:	mov	x0, xzr
  40308c:	bl	402af0 <dcgettext@plt>
  403090:	mov	x1, x0
  403094:	mov	x0, x21
  403098:	bl	402b50 <printf@plt>
  40309c:	sub	x2, x29, #0x18
  4030a0:	mov	x0, x19
  4030a4:	mov	x1, x20
  4030a8:	bl	402660 <mnt_table_next_fs@plt>
  4030ac:	cbnz	w0, 403130 <ferror@plt+0x540>
  4030b0:	adrp	x21, 407000 <ferror@plt+0x4410>
  4030b4:	add	x21, x21, #0xce3
  4030b8:	ldur	x0, [x29, #-24]
  4030bc:	bl	402530 <mnt_fs_get_source@plt>
  4030c0:	ldur	x8, [x29, #-24]
  4030c4:	mov	x22, x0
  4030c8:	mov	x0, x8
  4030cc:	bl	402800 <mnt_fs_get_swaptype@plt>
  4030d0:	ldur	x8, [x29, #-24]
  4030d4:	mov	x23, x0
  4030d8:	mov	x0, x8
  4030dc:	bl	402a70 <mnt_fs_get_size@plt>
  4030e0:	ldur	x8, [x29, #-24]
  4030e4:	mov	x24, x0
  4030e8:	mov	x0, x8
  4030ec:	bl	402b10 <mnt_fs_get_usedsize@plt>
  4030f0:	ldur	x8, [x29, #-24]
  4030f4:	mov	x25, x0
  4030f8:	mov	x0, x8
  4030fc:	bl	402770 <mnt_fs_get_priority@plt>
  403100:	mov	w5, w0
  403104:	mov	x0, x21
  403108:	mov	x1, x22
  40310c:	mov	x2, x23
  403110:	mov	x3, x24
  403114:	mov	x4, x25
  403118:	bl	402b50 <printf@plt>
  40311c:	sub	x2, x29, #0x18
  403120:	mov	x0, x19
  403124:	mov	x1, x20
  403128:	bl	402660 <mnt_table_next_fs@plt>
  40312c:	cbz	w0, 4030b8 <ferror@plt+0x4c8>
  403130:	mov	x0, x20
  403134:	bl	402980 <mnt_free_iter@plt>
  403138:	mov	w22, wzr
  40313c:	b	403458 <ferror@plt+0x868>
  403140:	str	xzr, [sp, #8]
  403144:	ldrb	w8, [sp, #88]
  403148:	tbnz	w8, #5, 4031d4 <ferror@plt+0x5e4>
  40314c:	adrp	x9, 41a000 <ferror@plt+0x17410>
  403150:	ldrsw	x25, [x9, #928]
  403154:	tbnz	w8, #0, 403170 <ferror@plt+0x580>
  403158:	bl	405134 <ferror@plt+0x2544>
  40315c:	cbnz	x0, 403170 <ferror@plt+0x580>
  403160:	bl	4051d8 <ferror@plt+0x25e8>
  403164:	cbnz	x0, 403170 <ferror@plt+0x580>
  403168:	ldr	x8, [x19, x25, lsl #3]
  40316c:	cbz	x8, 4031d4 <ferror@plt+0x5e4>
  403170:	ldr	w9, [sp, #84]
  403174:	ldrb	w8, [sp, #88]
  403178:	add	x21, x24, #0x3c
  40317c:	cbz	w9, 4032dc <ferror@plt+0x6ec>
  403180:	tbnz	w8, #0, 4032e8 <ferror@plt+0x6f8>
  403184:	adrp	x1, 407000 <ferror@plt+0x4410>
  403188:	add	x1, x1, #0xc50
  40318c:	mov	w2, #0x5                   	// #5
  403190:	mov	x0, xzr
  403194:	bl	402af0 <dcgettext@plt>
  403198:	bl	402ab0 <warnx@plt>
  40319c:	adrp	x8, 41a000 <ferror@plt+0x17410>
  4031a0:	ldr	x19, [x8, #912]
  4031a4:	adrp	x1, 407000 <ferror@plt+0x4410>
  4031a8:	add	x1, x1, #0xc29
  4031ac:	mov	w2, #0x5                   	// #5
  4031b0:	mov	x0, xzr
  4031b4:	bl	402af0 <dcgettext@plt>
  4031b8:	adrp	x8, 41a000 <ferror@plt+0x17410>
  4031bc:	ldr	x2, [x8, #944]
  4031c0:	mov	x1, x0
  4031c4:	mov	x0, x19
  4031c8:	bl	402ba0 <fprintf@plt>
  4031cc:	mov	w0, #0x1                   	// #1
  4031d0:	bl	402590 <exit@plt>
  4031d4:	ldr	w8, [sp, #72]
  4031d8:	cbz	w8, 4032ac <ferror@plt+0x6bc>
  4031dc:	bl	404f18 <ferror@plt+0x2328>
  4031e0:	str	x0, [sp]
  4031e4:	cbz	x0, 4032d4 <ferror@plt+0x6e4>
  4031e8:	mov	w0, wzr
  4031ec:	bl	4026a0 <mnt_new_iter@plt>
  4031f0:	str	x0, [sp, #8]
  4031f4:	cbz	x0, 403a2c <ferror@plt+0xe3c>
  4031f8:	mov	w0, wzr
  4031fc:	bl	402bb0 <scols_init_debug@plt>
  403200:	bl	4027c0 <scols_new_table@plt>
  403204:	cbz	x0, 403a60 <ferror@plt+0xe70>
  403208:	ldrb	w8, [sp, #88]
  40320c:	mov	x21, x0
  403210:	ubfx	w1, w8, #4, #1
  403214:	bl	402690 <scols_table_enable_raw@plt>
  403218:	ldrb	w8, [sp, #88]
  40321c:	mov	x0, x21
  403220:	ubfx	w1, w8, #3, #1
  403224:	bl	402600 <scols_table_enable_noheadings@plt>
  403228:	ldr	w8, [sp, #72]
  40322c:	cmp	w8, #0x1
  403230:	b.lt	40327c <ferror@plt+0x68c>  // b.tstop
  403234:	adrp	x22, 407000 <ferror@plt+0x4410>
  403238:	mov	x19, xzr
  40323c:	add	x20, sp, #0x10
  403240:	add	x22, x22, #0xa68
  403244:	ldrsw	x8, [x20, x19, lsl #2]
  403248:	cmp	w8, #0x7
  40324c:	b.ge	4037dc <ferror@plt+0xbec>  // b.tcont
  403250:	add	x8, x22, x8, lsl #5
  403254:	ldr	x1, [x8]
  403258:	ldr	d0, [x8, #8]
  40325c:	ldr	w2, [x8, #16]
  403260:	mov	x0, x21
  403264:	bl	402610 <scols_table_new_column@plt>
  403268:	cbz	x0, 4039c0 <ferror@plt+0xdd0>
  40326c:	ldrsw	x8, [sp, #72]
  403270:	add	x19, x19, #0x1
  403274:	cmp	x19, x8
  403278:	b.lt	403244 <ferror@plt+0x654>  // b.tstop
  40327c:	ldp	x0, x1, [sp]
  403280:	sub	x2, x29, #0x20
  403284:	bl	402660 <mnt_table_next_fs@plt>
  403288:	cbz	w0, 4035d4 <ferror@plt+0x9e4>
  40328c:	mov	x0, x21
  403290:	bl	402aa0 <scols_print_table@plt>
  403294:	mov	x0, x21
  403298:	bl	402850 <scols_unref_table@plt>
  40329c:	ldr	x0, [sp, #8]
  4032a0:	bl	402980 <mnt_free_iter@plt>
  4032a4:	mov	w22, wzr
  4032a8:	b	403458 <ferror@plt+0x868>
  4032ac:	adrp	x8, 407000 <ferror@plt+0x4410>
  4032b0:	ldr	q0, [x8, #1408]
  4032b4:	mov	w8, #0x5                   	// #5
  4032b8:	mov	w9, #0x4                   	// #4
  4032bc:	str	w8, [sp, #72]
  4032c0:	str	q0, [sp, #16]
  4032c4:	str	w9, [sp, #32]
  4032c8:	bl	404f18 <ferror@plt+0x2328>
  4032cc:	str	x0, [sp]
  4032d0:	cbnz	x0, 4031e8 <ferror@plt+0x5f8>
  4032d4:	mov	w22, #0xffffffff            	// #-1
  4032d8:	b	403458 <ferror@plt+0x868>
  4032dc:	tbnz	w8, #0, 4032e8 <ferror@plt+0x6f8>
  4032e0:	mov	w22, wzr
  4032e4:	b	403338 <ferror@plt+0x748>
  4032e8:	bl	404e60 <ferror@plt+0x2270>
  4032ec:	cbz	x0, 403a38 <ferror@plt+0xe48>
  4032f0:	mov	x23, x0
  4032f4:	mov	w0, wzr
  4032f8:	bl	4026a0 <mnt_new_iter@plt>
  4032fc:	cbz	x0, 403a2c <ferror@plt+0xe3c>
  403300:	mov	x24, x0
  403304:	adrp	x2, 404000 <ferror@plt+0x1410>
  403308:	add	x2, x2, #0xfb4
  40330c:	sub	x4, x29, #0x8
  403310:	mov	x0, x23
  403314:	mov	x1, x24
  403318:	mov	x3, xzr
  40331c:	mov	x20, x25
  403320:	bl	4029d0 <mnt_table_find_next_fs@plt>
  403324:	mov	w22, wzr
  403328:	cbz	w0, 40347c <ferror@plt+0x88c>
  40332c:	mov	x0, x24
  403330:	bl	402980 <mnt_free_iter@plt>
  403334:	mov	x25, x20
  403338:	ldr	x1, [sp, #8]
  40333c:	cbz	x1, 403348 <ferror@plt+0x758>
  403340:	mov	x0, x21
  403344:	bl	40401c <ferror@plt+0x142c>
  403348:	bl	405134 <ferror@plt+0x2544>
  40334c:	cbz	x0, 4033b4 <ferror@plt+0x7c4>
  403350:	adrp	x23, 407000 <ferror@plt+0x4410>
  403354:	mov	x20, xzr
  403358:	add	x23, x23, #0xdd6
  40335c:	b	40337c <ferror@plt+0x78c>
  403360:	mov	x0, x24
  403364:	bl	405060 <ferror@plt+0x2470>
  403368:	orr	w22, w0, w22
  40336c:	add	x20, x20, #0x1
  403370:	bl	405134 <ferror@plt+0x2544>
  403374:	cmp	x20, x0
  403378:	b.cs	4033b4 <ferror@plt+0x7c4>  // b.hs, b.nlast
  40337c:	mov	x0, x20
  403380:	bl	40510c <ferror@plt+0x251c>
  403384:	ldr	x2, [x26, #960]
  403388:	mov	x24, x0
  40338c:	mov	x0, x23
  403390:	mov	x1, x24
  403394:	bl	402a40 <mnt_resolve_tag@plt>
  403398:	cbz	x0, 403360 <ferror@plt+0x770>
  40339c:	mov	x2, x0
  4033a0:	add	x0, sp, #0x10
  4033a4:	mov	w3, #0x1                   	// #1
  4033a8:	mov	x1, x21
  4033ac:	bl	404174 <ferror@plt+0x1584>
  4033b0:	b	403368 <ferror@plt+0x778>
  4033b4:	bl	4051d8 <ferror@plt+0x25e8>
  4033b8:	cbz	x0, 403420 <ferror@plt+0x830>
  4033bc:	adrp	x23, 407000 <ferror@plt+0x4410>
  4033c0:	mov	x20, xzr
  4033c4:	add	x23, x23, #0xdc7
  4033c8:	b	4033e8 <ferror@plt+0x7f8>
  4033cc:	mov	x0, x24
  4033d0:	bl	405060 <ferror@plt+0x2470>
  4033d4:	orr	w22, w0, w22
  4033d8:	add	x20, x20, #0x1
  4033dc:	bl	4051d8 <ferror@plt+0x25e8>
  4033e0:	cmp	x20, x0
  4033e4:	b.cs	403420 <ferror@plt+0x830>  // b.hs, b.nlast
  4033e8:	mov	x0, x20
  4033ec:	bl	4051b0 <ferror@plt+0x25c0>
  4033f0:	ldr	x2, [x26, #960]
  4033f4:	mov	x24, x0
  4033f8:	mov	x0, x23
  4033fc:	mov	x1, x24
  403400:	bl	402a40 <mnt_resolve_tag@plt>
  403404:	cbz	x0, 4033cc <ferror@plt+0x7dc>
  403408:	mov	x2, x0
  40340c:	add	x0, sp, #0x10
  403410:	mov	w3, #0x1                   	// #1
  403414:	mov	x1, x21
  403418:	bl	404174 <ferror@plt+0x1584>
  40341c:	b	4033d4 <ferror@plt+0x7e4>
  403420:	ldr	x2, [x19, x25, lsl #3]
  403424:	cbz	x2, 40344c <ferror@plt+0x85c>
  403428:	add	x8, x19, x25, lsl #3
  40342c:	add	x19, x8, #0x8
  403430:	add	x0, sp, #0x10
  403434:	mov	x1, x21
  403438:	mov	w3, wzr
  40343c:	bl	404174 <ferror@plt+0x1584>
  403440:	ldr	x2, [x19], #8
  403444:	orr	w22, w0, w22
  403448:	cbnz	x2, 403430 <ferror@plt+0x840>
  40344c:	bl	404f88 <ferror@plt+0x2398>
  403450:	ldr	x0, [x26, #960]
  403454:	bl	402990 <mnt_unref_cache@plt>
  403458:	mov	w0, w22
  40345c:	ldp	x20, x19, [sp, #240]
  403460:	ldp	x22, x21, [sp, #224]
  403464:	ldp	x24, x23, [sp, #208]
  403468:	ldp	x26, x25, [sp, #192]
  40346c:	ldp	x28, x27, [sp, #176]
  403470:	ldp	x29, x30, [sp, #160]
  403474:	add	sp, sp, #0x100
  403478:	ret
  40347c:	adrp	x25, 408000 <ferror@plt+0x5410>
  403480:	adrp	x27, 404000 <ferror@plt+0x1410>
  403484:	add	x25, x25, #0x60a
  403488:	add	x27, x27, #0xfb4
  40348c:	b	4034c4 <ferror@plt+0x8d4>
  403490:	add	x0, sp, #0x10
  403494:	sub	x1, x29, #0x18
  403498:	mov	w3, #0x1                   	// #1
  40349c:	mov	x2, x28
  4034a0:	bl	404174 <ferror@plt+0x1584>
  4034a4:	orr	w22, w0, w22
  4034a8:	sub	x4, x29, #0x8
  4034ac:	mov	x0, x23
  4034b0:	mov	x1, x24
  4034b4:	mov	x2, x27
  4034b8:	mov	x3, xzr
  4034bc:	bl	4029d0 <mnt_table_find_next_fs@plt>
  4034c0:	cbnz	w0, 40332c <ferror@plt+0x73c>
  4034c4:	ldur	x0, [x29, #-8]
  4034c8:	mov	x1, x25
  4034cc:	mov	x2, xzr
  4034d0:	mov	x3, xzr
  4034d4:	bl	402970 <mnt_fs_get_option@plt>
  4034d8:	cbz	w0, 40354c <ferror@plt+0x95c>
  4034dc:	ldr	w8, [x21, #8]
  4034e0:	ldr	x9, [x21]
  4034e4:	ldur	x0, [x29, #-8]
  4034e8:	stur	w8, [x29, #-16]
  4034ec:	stur	x9, [x29, #-24]
  4034f0:	bl	402b30 <mnt_fs_get_options@plt>
  4034f4:	cbz	x0, 403504 <ferror@plt+0x914>
  4034f8:	mov	x1, x0
  4034fc:	sub	x0, x29, #0x18
  403500:	bl	40401c <ferror@plt+0x142c>
  403504:	ldur	x0, [x29, #-8]
  403508:	bl	402530 <mnt_fs_get_source@plt>
  40350c:	ldr	x1, [x26, #960]
  403510:	bl	402750 <mnt_resolve_spec@plt>
  403514:	cbz	x0, 403588 <ferror@plt+0x998>
  403518:	mov	x28, x0
  40351c:	bl	404fd4 <ferror@plt+0x23e4>
  403520:	cbz	w0, 4035a0 <ferror@plt+0x9b0>
  403524:	ldrb	w8, [sp, #88]
  403528:	tbz	w8, #6, 4034a8 <ferror@plt+0x8b8>
  40352c:	adrp	x1, 408000 <ferror@plt+0x5410>
  403530:	mov	w2, #0x5                   	// #5
  403534:	mov	x0, xzr
  403538:	add	x1, x1, #0x62e
  40353c:	bl	402af0 <dcgettext@plt>
  403540:	mov	x1, x28
  403544:	bl	402ab0 <warnx@plt>
  403548:	b	4034a8 <ferror@plt+0x8b8>
  40354c:	ldrb	w8, [sp, #88]
  403550:	tbz	w8, #6, 4034a8 <ferror@plt+0x8b8>
  403554:	adrp	x1, 408000 <ferror@plt+0x5410>
  403558:	mov	w2, #0x5                   	// #5
  40355c:	mov	x0, xzr
  403560:	add	x1, x1, #0x611
  403564:	bl	402af0 <dcgettext@plt>
  403568:	ldur	x8, [x29, #-8]
  40356c:	mov	x28, x0
  403570:	mov	x0, x8
  403574:	bl	402530 <mnt_fs_get_source@plt>
  403578:	mov	x1, x0
  40357c:	mov	x0, x28
  403580:	bl	402ab0 <warnx@plt>
  403584:	b	4034a8 <ferror@plt+0x8b8>
  403588:	ldur	w8, [x29, #-16]
  40358c:	cbnz	w8, 4034a8 <ferror@plt+0x8b8>
  403590:	ldur	x0, [x29, #-8]
  403594:	bl	402530 <mnt_fs_get_source@plt>
  403598:	bl	405060 <ferror@plt+0x2470>
  40359c:	b	4034a4 <ferror@plt+0x8b4>
  4035a0:	ldur	w8, [x29, #-16]
  4035a4:	cbz	w8, 403490 <ferror@plt+0x8a0>
  4035a8:	mov	w1, #0x4                   	// #4
  4035ac:	mov	x0, x28
  4035b0:	bl	4028c0 <access@plt>
  4035b4:	cbz	w0, 403490 <ferror@plt+0x8a0>
  4035b8:	ldrb	w8, [sp, #88]
  4035bc:	tbz	w8, #6, 4034a8 <ferror@plt+0x8b8>
  4035c0:	adrp	x1, 408000 <ferror@plt+0x5410>
  4035c4:	mov	w2, #0x5                   	// #5
  4035c8:	mov	x0, xzr
  4035cc:	add	x1, x1, #0x64c
  4035d0:	b	40353c <ferror@plt+0x94c>
  4035d4:	adrp	x20, 407000 <ferror@plt+0x4410>
  4035d8:	adrp	x22, 408000 <ferror@plt+0x5410>
  4035dc:	adrp	x23, 408000 <ferror@plt+0x5410>
  4035e0:	adrp	x24, 408000 <ferror@plt+0x5410>
  4035e4:	add	x19, sp, #0x10
  4035e8:	add	x20, x20, #0x720
  4035ec:	add	x22, x22, #0xafb
  4035f0:	add	x23, x23, #0x5bf
  4035f4:	add	x24, x24, #0x5c3
  4035f8:	b	40360c <ferror@plt+0xa1c>
  4035fc:	ldp	x0, x1, [sp]
  403600:	sub	x2, x29, #0x20
  403604:	bl	402660 <mnt_table_next_fs@plt>
  403608:	cbnz	w0, 40328c <ferror@plt+0x69c>
  40360c:	ldur	x27, [x29, #-32]
  403610:	cbz	x27, 4039cc <ferror@plt+0xddc>
  403614:	mov	x0, x21
  403618:	mov	x1, xzr
  40361c:	bl	402840 <scols_table_new_line@plt>
  403620:	cbz	x0, 4039ec <ferror@plt+0xdfc>
  403624:	mov	x28, x0
  403628:	mov	x0, x27
  40362c:	bl	402530 <mnt_fs_get_source@plt>
  403630:	mov	w1, #0x4                   	// #4
  403634:	mov	x25, x0
  403638:	stur	x0, [x29, #-24]
  40363c:	bl	4028c0 <access@plt>
  403640:	cbz	w0, 403658 <ferror@plt+0xa68>
  403644:	mov	x25, xzr
  403648:	ldr	w8, [sp, #72]
  40364c:	cmp	w8, #0x1
  403650:	b.ge	403670 <ferror@plt+0xa80>  // b.tcont
  403654:	b	4037c4 <ferror@plt+0xbd4>
  403658:	mov	x0, x25
  40365c:	bl	4051e4 <ferror@plt+0x25f4>
  403660:	mov	x25, x0
  403664:	ldr	w8, [sp, #72]
  403668:	cmp	w8, #0x1
  40366c:	b.lt	4037c4 <ferror@plt+0xbd4>  // b.tstop
  403670:	mov	x26, xzr
  403674:	b	4036b0 <ferror@plt+0xac0>
  403678:	mov	w0, wzr
  40367c:	mov	x1, x2
  403680:	bl	406738 <ferror@plt+0x3b48>
  403684:	mov	x2, x0
  403688:	stur	x0, [x29, #-8]
  40368c:	cbz	x2, 4036a0 <ferror@plt+0xab0>
  403690:	mov	x0, x28
  403694:	mov	x1, x26
  403698:	bl	4025c0 <scols_line_refer_data@plt>
  40369c:	cbnz	w0, 4037fc <ferror@plt+0xc0c>
  4036a0:	ldrsw	x8, [sp, #72]
  4036a4:	add	x26, x26, #0x1
  4036a8:	cmp	x26, x8
  4036ac:	b.ge	4037c4 <ferror@plt+0xbd4>  // b.tcont
  4036b0:	ldr	w8, [x19, x26, lsl #2]
  4036b4:	stur	xzr, [x29, #-8]
  4036b8:	cmp	w8, #0x7
  4036bc:	b.ge	4037dc <ferror@plt+0xbec>  // b.tcont
  4036c0:	cmp	w8, #0x6
  4036c4:	b.hi	40379c <ferror@plt+0xbac>  // b.pmore
  4036c8:	mov	w8, w8
  4036cc:	adr	x9, 4036dc <ferror@plt+0xaec>
  4036d0:	ldrb	w10, [x20, x8]
  4036d4:	add	x9, x9, x10, lsl #2
  4036d8:	br	x9
  4036dc:	mov	x0, x27
  4036e0:	bl	402530 <mnt_fs_get_source@plt>
  4036e4:	mov	x2, x0
  4036e8:	b	4037ac <ferror@plt+0xbbc>
  4036ec:	mov	x0, x27
  4036f0:	bl	402770 <mnt_fs_get_priority@plt>
  4036f4:	mov	w2, w0
  4036f8:	sub	x0, x29, #0x8
  4036fc:	mov	x1, x24
  403700:	bl	404de0 <ferror@plt+0x21f0>
  403704:	ldur	x2, [x29, #-8]
  403708:	cbnz	x2, 403690 <ferror@plt+0xaa0>
  40370c:	b	4036a0 <ferror@plt+0xab0>
  403710:	mov	x0, x27
  403714:	bl	402a70 <mnt_fs_get_size@plt>
  403718:	ldrb	w8, [sp, #88]
  40371c:	lsl	x2, x0, #10
  403720:	tbnz	w8, #1, 40373c <ferror@plt+0xb4c>
  403724:	b	403678 <ferror@plt+0xa88>
  403728:	mov	x0, x27
  40372c:	bl	402b10 <mnt_fs_get_usedsize@plt>
  403730:	ldrb	w8, [sp, #88]
  403734:	lsl	x2, x0, #10
  403738:	tbz	w8, #1, 403678 <ferror@plt+0xa88>
  40373c:	sub	x0, x29, #0x8
  403740:	mov	x1, x23
  403744:	b	4037b4 <ferror@plt+0xbc4>
  403748:	mov	x0, x27
  40374c:	bl	402800 <mnt_fs_get_swaptype@plt>
  403750:	mov	x2, x0
  403754:	b	4037ac <ferror@plt+0xbbc>
  403758:	cbz	x25, 40379c <ferror@plt+0xbac>
  40375c:	adrp	x1, 407000 <ferror@plt+0x4410>
  403760:	sub	x2, x29, #0x18
  403764:	mov	x0, x25
  403768:	add	x1, x1, #0xdc7
  40376c:	mov	x3, xzr
  403770:	bl	4025d0 <blkid_probe_lookup_value@plt>
  403774:	cbnz	w0, 40379c <ferror@plt+0xbac>
  403778:	b	4037a8 <ferror@plt+0xbb8>
  40377c:	cbz	x25, 40379c <ferror@plt+0xbac>
  403780:	adrp	x1, 407000 <ferror@plt+0x4410>
  403784:	sub	x2, x29, #0x18
  403788:	mov	x0, x25
  40378c:	add	x1, x1, #0xdd6
  403790:	mov	x3, xzr
  403794:	bl	4025d0 <blkid_probe_lookup_value@plt>
  403798:	cbz	w0, 4037a8 <ferror@plt+0xbb8>
  40379c:	ldur	x2, [x29, #-8]
  4037a0:	cbnz	x2, 403690 <ferror@plt+0xaa0>
  4037a4:	b	4036a0 <ferror@plt+0xab0>
  4037a8:	ldur	x2, [x29, #-24]
  4037ac:	sub	x0, x29, #0x8
  4037b0:	mov	x1, x22
  4037b4:	bl	404de0 <ferror@plt+0x21f0>
  4037b8:	ldur	x2, [x29, #-8]
  4037bc:	cbnz	x2, 403690 <ferror@plt+0xaa0>
  4037c0:	b	4036a0 <ferror@plt+0xab0>
  4037c4:	cbz	x25, 4035fc <ferror@plt+0xa0c>
  4037c8:	mov	x0, x25
  4037cc:	bl	402a60 <blkid_free_probe@plt>
  4037d0:	b	4035fc <ferror@plt+0xa0c>
  4037d4:	mov	w22, #0x1                   	// #1
  4037d8:	b	403458 <ferror@plt+0x868>
  4037dc:	adrp	x0, 408000 <ferror@plt+0x5410>
  4037e0:	adrp	x1, 407000 <ferror@plt+0x4410>
  4037e4:	adrp	x3, 408000 <ferror@plt+0x5410>
  4037e8:	add	x0, x0, #0x515
  4037ec:	add	x1, x1, #0xcfa
  4037f0:	add	x3, x3, #0x4e3
  4037f4:	mov	w2, #0x9d                  	// #157
  4037f8:	bl	402b70 <__assert_fail@plt>
  4037fc:	adrp	x1, 408000 <ferror@plt+0x5410>
  403800:	add	x1, x1, #0x5c6
  403804:	mov	w2, #0x5                   	// #5
  403808:	mov	x0, xzr
  40380c:	bl	402af0 <dcgettext@plt>
  403810:	mov	x1, x0
  403814:	mov	w0, #0x1                   	// #1
  403818:	bl	402bc0 <err@plt>
  40381c:	adrp	x21, 41a000 <ferror@plt+0x17410>
  403820:	ldr	x19, [x21, #912]
  403824:	adrp	x1, 407000 <ferror@plt+0x4410>
  403828:	add	x1, x1, #0xc66
  40382c:	mov	w2, #0x5                   	// #5
  403830:	mov	x0, xzr
  403834:	bl	402af0 <dcgettext@plt>
  403838:	adrp	x8, 41a000 <ferror@plt+0x17410>
  40383c:	ldr	x2, [x8, #944]
  403840:	mov	x1, x0
  403844:	mov	x0, x19
  403848:	bl	402ba0 <fprintf@plt>
  40384c:	adrp	x23, 407000 <ferror@plt+0x4410>
  403850:	adrp	x24, 407000 <ferror@plt+0x4410>
  403854:	adrp	x20, 407000 <ferror@plt+0x4410>
  403858:	adrp	x27, 407000 <ferror@plt+0x4410>
  40385c:	adrp	x19, 407000 <ferror@plt+0x4410>
  403860:	adrp	x25, 407000 <ferror@plt+0x4410>
  403864:	adrp	x26, 407000 <ferror@plt+0x4410>
  403868:	mov	x22, xzr
  40386c:	add	x23, x23, #0xbd8
  403870:	add	x24, x24, #0x590
  403874:	add	x20, x20, #0xc88
  403878:	add	x27, x27, #0xb89
  40387c:	add	x19, x19, #0xb94
  403880:	add	x25, x25, #0xb79
  403884:	add	x26, x26, #0xb7e
  403888:	ldr	w8, [x28, x22]
  40388c:	cmp	w8, #0x84
  403890:	b.hi	4038b4 <ferror@plt+0xcc4>  // b.pmore
  403894:	adr	x9, 4038a8 <ferror@plt+0xcb8>
  403898:	ldrb	w10, [x24, x8]
  40389c:	add	x9, x9, x10, lsl #2
  4038a0:	mov	x2, x23
  4038a4:	br	x9
  4038a8:	adrp	x2, 408000 <ferror@plt+0x5410>
  4038ac:	add	x2, x2, #0x19d
  4038b0:	b	403960 <ferror@plt+0xd70>
  4038b4:	sub	w9, w8, #0x21
  4038b8:	cmp	w9, #0x5d
  4038bc:	b.hi	40396c <ferror@plt+0xd7c>  // b.pmore
  4038c0:	ldr	x0, [x21, #912]
  4038c4:	adrp	x1, 407000 <ferror@plt+0x4410>
  4038c8:	add	x1, x1, #0xc8e
  4038cc:	mov	w2, w8
  4038d0:	bl	402ba0 <fprintf@plt>
  4038d4:	b	40396c <ferror@plt+0xd7c>
  4038d8:	adrp	x2, 407000 <ferror@plt+0x4410>
  4038dc:	add	x2, x2, #0xb85
  4038e0:	b	403960 <ferror@plt+0xd70>
  4038e4:	adrp	x2, 407000 <ferror@plt+0x4410>
  4038e8:	add	x2, x2, #0xb48
  4038ec:	b	403960 <ferror@plt+0xd70>
  4038f0:	adrp	x2, 407000 <ferror@plt+0x4410>
  4038f4:	add	x2, x2, #0xb50
  4038f8:	b	403960 <ferror@plt+0xd70>
  4038fc:	adrp	x2, 407000 <ferror@plt+0x4410>
  403900:	add	x2, x2, #0xb69
  403904:	b	403960 <ferror@plt+0xd70>
  403908:	adrp	x2, 408000 <ferror@plt+0x5410>
  40390c:	add	x2, x2, #0x181
  403910:	b	403960 <ferror@plt+0xd70>
  403914:	adrp	x2, 407000 <ferror@plt+0x4410>
  403918:	add	x2, x2, #0xb59
  40391c:	b	403960 <ferror@plt+0xd70>
  403920:	adrp	x2, 407000 <ferror@plt+0x4410>
  403924:	add	x2, x2, #0xb61
  403928:	b	403960 <ferror@plt+0xd70>
  40392c:	adrp	x2, 407000 <ferror@plt+0x4410>
  403930:	add	x2, x2, #0xb71
  403934:	b	403960 <ferror@plt+0xd70>
  403938:	adrp	x2, 408000 <ferror@plt+0x5410>
  40393c:	add	x2, x2, #0x9c7
  403940:	b	403960 <ferror@plt+0xd70>
  403944:	mov	x2, x27
  403948:	b	403960 <ferror@plt+0xd70>
  40394c:	mov	x2, x19
  403950:	b	403960 <ferror@plt+0xd70>
  403954:	mov	x2, x25
  403958:	b	403960 <ferror@plt+0xd70>
  40395c:	mov	x2, x26
  403960:	ldr	x0, [x21, #912]
  403964:	mov	x1, x20
  403968:	bl	402ba0 <fprintf@plt>
  40396c:	add	x22, x22, #0x4
  403970:	cmp	x22, #0x3c
  403974:	b.ne	403888 <ferror@plt+0xc98>  // b.any
  403978:	ldr	x1, [x21, #912]
  40397c:	mov	w0, #0xa                   	// #10
  403980:	bl	402680 <fputc@plt>
  403984:	mov	w0, #0x1                   	// #1
  403988:	bl	402590 <exit@plt>
  40398c:	adrp	x1, 407000 <ferror@plt+0x4410>
  403990:	add	x1, x1, #0xc0b
  403994:	mov	w2, #0x5                   	// #5
  403998:	mov	x0, xzr
  40399c:	bl	402af0 <dcgettext@plt>
  4039a0:	adrp	x8, 41a000 <ferror@plt+0x17410>
  4039a4:	ldr	x1, [x8, #944]
  4039a8:	adrp	x2, 407000 <ferror@plt+0x4410>
  4039ac:	add	x2, x2, #0xc17
  4039b0:	bl	402b50 <printf@plt>
  4039b4:	mov	w0, wzr
  4039b8:	bl	402590 <exit@plt>
  4039bc:	bl	403c1c <ferror@plt+0x102c>
  4039c0:	adrp	x1, 408000 <ferror@plt+0x5410>
  4039c4:	add	x1, x1, #0x4c2
  4039c8:	b	4039f4 <ferror@plt+0xe04>
  4039cc:	adrp	x0, 408000 <ferror@plt+0x5410>
  4039d0:	adrp	x1, 407000 <ferror@plt+0x4410>
  4039d4:	adrp	x3, 408000 <ferror@plt+0x5410>
  4039d8:	add	x0, x0, #0x59d
  4039dc:	add	x1, x1, #0xcfa
  4039e0:	add	x3, x3, #0x541
  4039e4:	mov	w2, #0xaf                  	// #175
  4039e8:	bl	402b70 <__assert_fail@plt>
  4039ec:	adrp	x1, 408000 <ferror@plt+0x5410>
  4039f0:	add	x1, x1, #0x5a0
  4039f4:	mov	w2, #0x5                   	// #5
  4039f8:	bl	402af0 <dcgettext@plt>
  4039fc:	mov	x1, x0
  403a00:	mov	w0, #0x1                   	// #1
  403a04:	bl	402bc0 <err@plt>
  403a08:	adrp	x1, 407000 <ferror@plt+0x4410>
  403a0c:	add	x1, x1, #0xbec
  403a10:	mov	w2, #0x5                   	// #5
  403a14:	mov	x0, xzr
  403a18:	bl	402af0 <dcgettext@plt>
  403a1c:	ldr	x2, [x22, #920]
  403a20:	mov	x1, x0
  403a24:	mov	w0, #0x1                   	// #1
  403a28:	bl	402b20 <errx@plt>
  403a2c:	adrp	x1, 407000 <ferror@plt+0x4410>
  403a30:	add	x1, x1, #0xc93
  403a34:	b	4039f4 <ferror@plt+0xe04>
  403a38:	adrp	x1, 408000 <ferror@plt+0x5410>
  403a3c:	add	x1, x1, #0x5f7
  403a40:	mov	w2, #0x5                   	// #5
  403a44:	bl	402af0 <dcgettext@plt>
  403a48:	mov	x19, x0
  403a4c:	bl	402a50 <mnt_get_fstab_path@plt>
  403a50:	mov	x2, x0
  403a54:	mov	w0, #0x1                   	// #1
  403a58:	mov	x1, x19
  403a5c:	bl	402bc0 <err@plt>
  403a60:	adrp	x1, 408000 <ferror@plt+0x5410>
  403a64:	add	x1, x1, #0x4a2
  403a68:	b	4039f4 <ferror@plt+0xe04>
  403a6c:	stp	x29, x30, [sp, #-32]!
  403a70:	stp	x20, x19, [sp, #16]
  403a74:	mov	x29, sp
  403a78:	cbz	x0, 403bfc <ferror@plt+0x100c>
  403a7c:	mov	x20, x1
  403a80:	adrp	x1, 407000 <ferror@plt+0x4410>
  403a84:	add	x1, x1, #0xd4c
  403a88:	mov	x2, x20
  403a8c:	mov	x19, x0
  403a90:	bl	4029f0 <strncasecmp@plt>
  403a94:	cbnz	w0, 403ab0 <ferror@plt+0xec0>
  403a98:	cmp	x20, #0x4
  403a9c:	b.ne	403ab0 <ferror@plt+0xec0>  // b.any
  403aa0:	mov	w0, wzr
  403aa4:	ldp	x20, x19, [sp, #16]
  403aa8:	ldp	x29, x30, [sp], #32
  403aac:	ret
  403ab0:	adrp	x1, 407000 <ferror@plt+0x4410>
  403ab4:	add	x1, x1, #0xd6f
  403ab8:	mov	x0, x19
  403abc:	mov	x2, x20
  403ac0:	bl	4029f0 <strncasecmp@plt>
  403ac4:	cbnz	w0, 403ae0 <ferror@plt+0xef0>
  403ac8:	cmp	x20, #0x4
  403acc:	b.ne	403ae0 <ferror@plt+0xef0>  // b.any
  403ad0:	mov	w0, #0x1                   	// #1
  403ad4:	ldp	x20, x19, [sp, #16]
  403ad8:	ldp	x29, x30, [sp], #32
  403adc:	ret
  403ae0:	adrp	x1, 407000 <ferror@plt+0x4410>
  403ae4:	add	x1, x1, #0xd87
  403ae8:	mov	x0, x19
  403aec:	mov	x2, x20
  403af0:	bl	4029f0 <strncasecmp@plt>
  403af4:	cbnz	w0, 403b10 <ferror@plt+0xf20>
  403af8:	cmp	x20, #0x4
  403afc:	b.ne	403b10 <ferror@plt+0xf20>  // b.any
  403b00:	mov	w0, #0x2                   	// #2
  403b04:	ldp	x20, x19, [sp, #16]
  403b08:	ldp	x29, x30, [sp], #32
  403b0c:	ret
  403b10:	adrp	x1, 407000 <ferror@plt+0x4410>
  403b14:	add	x1, x1, #0xda2
  403b18:	mov	x0, x19
  403b1c:	mov	x2, x20
  403b20:	bl	4029f0 <strncasecmp@plt>
  403b24:	cbnz	w0, 403b40 <ferror@plt+0xf50>
  403b28:	cmp	x20, #0x4
  403b2c:	b.ne	403b40 <ferror@plt+0xf50>  // b.any
  403b30:	mov	w0, #0x3                   	// #3
  403b34:	ldp	x20, x19, [sp, #16]
  403b38:	ldp	x29, x30, [sp], #32
  403b3c:	ret
  403b40:	adrp	x1, 407000 <ferror@plt+0x4410>
  403b44:	add	x1, x1, #0xdb4
  403b48:	mov	x0, x19
  403b4c:	mov	x2, x20
  403b50:	bl	4029f0 <strncasecmp@plt>
  403b54:	cbnz	w0, 403b70 <ferror@plt+0xf80>
  403b58:	cmp	x20, #0x4
  403b5c:	b.ne	403b70 <ferror@plt+0xf80>  // b.any
  403b60:	mov	w0, #0x4                   	// #4
  403b64:	ldp	x20, x19, [sp, #16]
  403b68:	ldp	x29, x30, [sp], #32
  403b6c:	ret
  403b70:	adrp	x1, 407000 <ferror@plt+0x4410>
  403b74:	add	x1, x1, #0xdc7
  403b78:	mov	x0, x19
  403b7c:	mov	x2, x20
  403b80:	bl	4029f0 <strncasecmp@plt>
  403b84:	cbnz	w0, 403ba0 <ferror@plt+0xfb0>
  403b88:	cmp	x20, #0x4
  403b8c:	b.ne	403ba0 <ferror@plt+0xfb0>  // b.any
  403b90:	mov	w0, #0x5                   	// #5
  403b94:	ldp	x20, x19, [sp, #16]
  403b98:	ldp	x29, x30, [sp], #32
  403b9c:	ret
  403ba0:	adrp	x1, 407000 <ferror@plt+0x4410>
  403ba4:	add	x1, x1, #0xdd6
  403ba8:	mov	x0, x19
  403bac:	mov	x2, x20
  403bb0:	bl	4029f0 <strncasecmp@plt>
  403bb4:	cbnz	w0, 403bd0 <ferror@plt+0xfe0>
  403bb8:	cmp	x20, #0x5
  403bbc:	b.ne	403bd0 <ferror@plt+0xfe0>  // b.any
  403bc0:	mov	w0, #0x6                   	// #6
  403bc4:	ldp	x20, x19, [sp, #16]
  403bc8:	ldp	x29, x30, [sp], #32
  403bcc:	ret
  403bd0:	adrp	x1, 407000 <ferror@plt+0x4410>
  403bd4:	add	x1, x1, #0xd39
  403bd8:	mov	w2, #0x5                   	// #5
  403bdc:	mov	x0, xzr
  403be0:	bl	402af0 <dcgettext@plt>
  403be4:	mov	x1, x19
  403be8:	bl	402ab0 <warnx@plt>
  403bec:	mov	w0, #0xffffffff            	// #-1
  403bf0:	ldp	x20, x19, [sp, #16]
  403bf4:	ldp	x29, x30, [sp], #32
  403bf8:	ret
  403bfc:	adrp	x0, 407000 <ferror@plt+0x4410>
  403c00:	adrp	x1, 407000 <ferror@plt+0x4410>
  403c04:	adrp	x3, 407000 <ferror@plt+0x4410>
  403c08:	add	x0, x0, #0xcde
  403c0c:	add	x1, x1, #0xcfa
  403c10:	add	x3, x3, #0xd0d
  403c14:	mov	w2, #0x8e                  	// #142
  403c18:	bl	402b70 <__assert_fail@plt>
  403c1c:	stp	x29, x30, [sp, #-32]!
  403c20:	adrp	x8, 41a000 <ferror@plt+0x17410>
  403c24:	stp	x20, x19, [sp, #16]
  403c28:	ldr	x19, [x8, #936]
  403c2c:	adrp	x1, 407000 <ferror@plt+0x4410>
  403c30:	add	x1, x1, #0xde7
  403c34:	mov	w2, #0x5                   	// #5
  403c38:	mov	x0, xzr
  403c3c:	mov	x29, sp
  403c40:	bl	402af0 <dcgettext@plt>
  403c44:	mov	x1, x19
  403c48:	bl	402580 <fputs@plt>
  403c4c:	adrp	x1, 407000 <ferror@plt+0x4410>
  403c50:	add	x1, x1, #0xdf0
  403c54:	mov	w2, #0x5                   	// #5
  403c58:	mov	x0, xzr
  403c5c:	bl	402af0 <dcgettext@plt>
  403c60:	adrp	x8, 41a000 <ferror@plt+0x17410>
  403c64:	ldr	x2, [x8, #944]
  403c68:	mov	x1, x0
  403c6c:	mov	x0, x19
  403c70:	bl	402ba0 <fprintf@plt>
  403c74:	mov	w0, #0xa                   	// #10
  403c78:	mov	x1, x19
  403c7c:	bl	402680 <fputc@plt>
  403c80:	adrp	x1, 407000 <ferror@plt+0x4410>
  403c84:	add	x1, x1, #0xe08
  403c88:	mov	w2, #0x5                   	// #5
  403c8c:	mov	x0, xzr
  403c90:	bl	402af0 <dcgettext@plt>
  403c94:	mov	x1, x19
  403c98:	bl	402580 <fputs@plt>
  403c9c:	adrp	x1, 407000 <ferror@plt+0x4410>
  403ca0:	add	x1, x1, #0xe3b
  403ca4:	mov	w2, #0x5                   	// #5
  403ca8:	mov	x0, xzr
  403cac:	bl	402af0 <dcgettext@plt>
  403cb0:	mov	x1, x19
  403cb4:	bl	402580 <fputs@plt>
  403cb8:	adrp	x1, 407000 <ferror@plt+0x4410>
  403cbc:	add	x1, x1, #0xe46
  403cc0:	mov	w2, #0x5                   	// #5
  403cc4:	mov	x0, xzr
  403cc8:	bl	402af0 <dcgettext@plt>
  403ccc:	mov	x1, x19
  403cd0:	bl	402580 <fputs@plt>
  403cd4:	adrp	x1, 407000 <ferror@plt+0x4410>
  403cd8:	add	x1, x1, #0xe82
  403cdc:	mov	w2, #0x5                   	// #5
  403ce0:	mov	x0, xzr
  403ce4:	bl	402af0 <dcgettext@plt>
  403ce8:	mov	x1, x19
  403cec:	bl	402580 <fputs@plt>
  403cf0:	adrp	x1, 407000 <ferror@plt+0x4410>
  403cf4:	add	x1, x1, #0xeca
  403cf8:	mov	w2, #0x5                   	// #5
  403cfc:	mov	x0, xzr
  403d00:	bl	402af0 <dcgettext@plt>
  403d04:	mov	x1, x19
  403d08:	bl	402580 <fputs@plt>
  403d0c:	adrp	x1, 407000 <ferror@plt+0x4410>
  403d10:	add	x1, x1, #0xf0d
  403d14:	mov	w2, #0x5                   	// #5
  403d18:	mov	x0, xzr
  403d1c:	bl	402af0 <dcgettext@plt>
  403d20:	mov	x1, x19
  403d24:	bl	402580 <fputs@plt>
  403d28:	adrp	x1, 407000 <ferror@plt+0x4410>
  403d2c:	add	x1, x1, #0xf51
  403d30:	mov	w2, #0x5                   	// #5
  403d34:	mov	x0, xzr
  403d38:	bl	402af0 <dcgettext@plt>
  403d3c:	mov	x1, x19
  403d40:	bl	402580 <fputs@plt>
  403d44:	adrp	x1, 407000 <ferror@plt+0x4410>
  403d48:	add	x1, x1, #0xf91
  403d4c:	mov	w2, #0x5                   	// #5
  403d50:	mov	x0, xzr
  403d54:	bl	402af0 <dcgettext@plt>
  403d58:	mov	x1, x19
  403d5c:	bl	402580 <fputs@plt>
  403d60:	adrp	x1, 407000 <ferror@plt+0x4410>
  403d64:	add	x1, x1, #0xfd4
  403d68:	mov	w2, #0x5                   	// #5
  403d6c:	mov	x0, xzr
  403d70:	bl	402af0 <dcgettext@plt>
  403d74:	mov	x1, x19
  403d78:	bl	402580 <fputs@plt>
  403d7c:	adrp	x1, 408000 <ferror@plt+0x5410>
  403d80:	add	x1, x1, #0x24
  403d84:	mov	w2, #0x5                   	// #5
  403d88:	mov	x0, xzr
  403d8c:	bl	402af0 <dcgettext@plt>
  403d90:	mov	x1, x19
  403d94:	bl	402580 <fputs@plt>
  403d98:	adrp	x1, 408000 <ferror@plt+0x5410>
  403d9c:	add	x1, x1, #0x62
  403da0:	mov	w2, #0x5                   	// #5
  403da4:	mov	x0, xzr
  403da8:	bl	402af0 <dcgettext@plt>
  403dac:	mov	x1, x19
  403db0:	bl	402580 <fputs@plt>
  403db4:	adrp	x1, 408000 <ferror@plt+0x5410>
  403db8:	add	x1, x1, #0xa5
  403dbc:	mov	w2, #0x5                   	// #5
  403dc0:	mov	x0, xzr
  403dc4:	bl	402af0 <dcgettext@plt>
  403dc8:	mov	x1, x19
  403dcc:	bl	402580 <fputs@plt>
  403dd0:	adrp	x1, 408000 <ferror@plt+0x5410>
  403dd4:	add	x1, x1, #0xe8
  403dd8:	mov	w2, #0x5                   	// #5
  403ddc:	mov	x0, xzr
  403de0:	bl	402af0 <dcgettext@plt>
  403de4:	mov	x1, x19
  403de8:	bl	402580 <fputs@plt>
  403dec:	adrp	x1, 408000 <ferror@plt+0x5410>
  403df0:	add	x1, x1, #0x12f
  403df4:	mov	w2, #0x5                   	// #5
  403df8:	mov	x0, xzr
  403dfc:	bl	402af0 <dcgettext@plt>
  403e00:	mov	x1, x19
  403e04:	bl	402580 <fputs@plt>
  403e08:	mov	w0, #0xa                   	// #10
  403e0c:	mov	x1, x19
  403e10:	bl	402680 <fputc@plt>
  403e14:	adrp	x1, 408000 <ferror@plt+0x5410>
  403e18:	add	x1, x1, #0x174
  403e1c:	mov	w2, #0x5                   	// #5
  403e20:	mov	x0, xzr
  403e24:	bl	402af0 <dcgettext@plt>
  403e28:	adrp	x1, 408000 <ferror@plt+0x5410>
  403e2c:	mov	x20, x0
  403e30:	add	x1, x1, #0x195
  403e34:	mov	w2, #0x5                   	// #5
  403e38:	mov	x0, xzr
  403e3c:	bl	402af0 <dcgettext@plt>
  403e40:	mov	x4, x0
  403e44:	adrp	x0, 408000 <ferror@plt+0x5410>
  403e48:	adrp	x1, 408000 <ferror@plt+0x5410>
  403e4c:	adrp	x3, 408000 <ferror@plt+0x5410>
  403e50:	add	x0, x0, #0x157
  403e54:	add	x1, x1, #0x168
  403e58:	add	x3, x3, #0x186
  403e5c:	mov	x2, x20
  403e60:	bl	402b50 <printf@plt>
  403e64:	adrp	x1, 408000 <ferror@plt+0x5410>
  403e68:	add	x1, x1, #0x1a5
  403e6c:	mov	w2, #0x5                   	// #5
  403e70:	mov	x0, xzr
  403e74:	bl	402af0 <dcgettext@plt>
  403e78:	mov	x1, x19
  403e7c:	bl	402580 <fputs@plt>
  403e80:	adrp	x1, 408000 <ferror@plt+0x5410>
  403e84:	add	x1, x1, #0x36f
  403e88:	mov	w2, #0x5                   	// #5
  403e8c:	mov	x0, xzr
  403e90:	bl	402af0 <dcgettext@plt>
  403e94:	mov	x1, x19
  403e98:	bl	402580 <fputs@plt>
  403e9c:	adrp	x1, 408000 <ferror@plt+0x5410>
  403ea0:	add	x1, x1, #0x456
  403ea4:	mov	w2, #0x5                   	// #5
  403ea8:	mov	x0, xzr
  403eac:	bl	402af0 <dcgettext@plt>
  403eb0:	mov	x1, x19
  403eb4:	bl	402580 <fputs@plt>
  403eb8:	adrp	x1, 407000 <ferror@plt+0x4410>
  403ebc:	add	x1, x1, #0xd51
  403ec0:	mov	w2, #0x5                   	// #5
  403ec4:	mov	x0, xzr
  403ec8:	bl	402af0 <dcgettext@plt>
  403ecc:	adrp	x20, 408000 <ferror@plt+0x5410>
  403ed0:	add	x20, x20, #0x472
  403ed4:	adrp	x2, 407000 <ferror@plt+0x4410>
  403ed8:	mov	x3, x0
  403edc:	add	x2, x2, #0xd4c
  403ee0:	mov	x0, x19
  403ee4:	mov	x1, x20
  403ee8:	bl	402ba0 <fprintf@plt>
  403eec:	adrp	x1, 407000 <ferror@plt+0x4410>
  403ef0:	add	x1, x1, #0xd74
  403ef4:	mov	w2, #0x5                   	// #5
  403ef8:	mov	x0, xzr
  403efc:	bl	402af0 <dcgettext@plt>
  403f00:	adrp	x2, 407000 <ferror@plt+0x4410>
  403f04:	mov	x3, x0
  403f08:	add	x2, x2, #0xd6f
  403f0c:	mov	x0, x19
  403f10:	mov	x1, x20
  403f14:	bl	402ba0 <fprintf@plt>
  403f18:	adrp	x1, 407000 <ferror@plt+0x4410>
  403f1c:	add	x1, x1, #0xd8c
  403f20:	mov	w2, #0x5                   	// #5
  403f24:	mov	x0, xzr
  403f28:	bl	402af0 <dcgettext@plt>
  403f2c:	adrp	x2, 407000 <ferror@plt+0x4410>
  403f30:	mov	x3, x0
  403f34:	add	x2, x2, #0xd87
  403f38:	mov	x0, x19
  403f3c:	mov	x1, x20
  403f40:	bl	402ba0 <fprintf@plt>
  403f44:	adrp	x1, 407000 <ferror@plt+0x4410>
  403f48:	add	x1, x1, #0xda7
  403f4c:	mov	w2, #0x5                   	// #5
  403f50:	mov	x0, xzr
  403f54:	bl	402af0 <dcgettext@plt>
  403f58:	adrp	x2, 407000 <ferror@plt+0x4410>
  403f5c:	mov	x3, x0
  403f60:	add	x2, x2, #0xda2
  403f64:	mov	x0, x19
  403f68:	mov	x1, x20
  403f6c:	bl	402ba0 <fprintf@plt>
  403f70:	adrp	x1, 407000 <ferror@plt+0x4410>
  403f74:	add	x1, x1, #0xdb9
  403f78:	mov	w2, #0x5                   	// #5
  403f7c:	mov	x0, xzr
  403f80:	bl	402af0 <dcgettext@plt>
  403f84:	adrp	x2, 407000 <ferror@plt+0x4410>
  403f88:	mov	x3, x0
  403f8c:	add	x2, x2, #0xdb4
  403f90:	mov	x0, x19
  403f94:	mov	x1, x20
  403f98:	bl	402ba0 <fprintf@plt>
  403f9c:	adrp	x1, 407000 <ferror@plt+0x4410>
  403fa0:	add	x1, x1, #0xdcc
  403fa4:	mov	w2, #0x5                   	// #5
  403fa8:	mov	x0, xzr
  403fac:	bl	402af0 <dcgettext@plt>
  403fb0:	adrp	x2, 407000 <ferror@plt+0x4410>
  403fb4:	mov	x3, x0
  403fb8:	add	x2, x2, #0xdc7
  403fbc:	mov	x0, x19
  403fc0:	mov	x1, x20
  403fc4:	bl	402ba0 <fprintf@plt>
  403fc8:	adrp	x1, 407000 <ferror@plt+0x4410>
  403fcc:	add	x1, x1, #0xddc
  403fd0:	mov	w2, #0x5                   	// #5
  403fd4:	mov	x0, xzr
  403fd8:	bl	402af0 <dcgettext@plt>
  403fdc:	adrp	x2, 407000 <ferror@plt+0x4410>
  403fe0:	mov	x3, x0
  403fe4:	add	x2, x2, #0xdd6
  403fe8:	mov	x0, x19
  403fec:	mov	x1, x20
  403ff0:	bl	402ba0 <fprintf@plt>
  403ff4:	adrp	x1, 408000 <ferror@plt+0x5410>
  403ff8:	add	x1, x1, #0x47d
  403ffc:	mov	w2, #0x5                   	// #5
  404000:	mov	x0, xzr
  404004:	bl	402af0 <dcgettext@plt>
  404008:	adrp	x1, 408000 <ferror@plt+0x5410>
  40400c:	add	x1, x1, #0x498
  404010:	bl	402b50 <printf@plt>
  404014:	mov	w0, wzr
  404018:	bl	402590 <exit@plt>
  40401c:	sub	sp, sp, #0x50
  404020:	stp	x29, x30, [sp, #16]
  404024:	stp	x24, x23, [sp, #32]
  404028:	stp	x22, x21, [sp, #48]
  40402c:	stp	x20, x19, [sp, #64]
  404030:	add	x29, sp, #0x10
  404034:	stp	xzr, xzr, [sp]
  404038:	cbz	x0, 404134 <ferror@plt+0x1544>
  40403c:	mov	x20, x1
  404040:	cbz	x1, 404154 <ferror@plt+0x1564>
  404044:	adrp	x1, 408000 <ferror@plt+0x5410>
  404048:	mov	x19, x0
  40404c:	add	x1, x1, #0x6a2
  404050:	mov	x0, x20
  404054:	mov	x2, xzr
  404058:	mov	x3, xzr
  40405c:	bl	4029b0 <mnt_optstr_get_option@plt>
  404060:	cbnz	w0, 40406c <ferror@plt+0x147c>
  404064:	mov	w8, #0x1                   	// #1
  404068:	str	w8, [x19, #8]
  40406c:	adrp	x1, 407000 <ferror@plt+0x4410>
  404070:	add	x1, x1, #0xb48
  404074:	add	x2, sp, #0x8
  404078:	mov	x3, sp
  40407c:	mov	x0, x20
  404080:	bl	4029b0 <mnt_optstr_get_option@plt>
  404084:	cbz	w0, 4040d8 <ferror@plt+0x14e8>
  404088:	adrp	x1, 408000 <ferror@plt+0x5410>
  40408c:	add	x1, x1, #0x6a9
  404090:	add	x2, sp, #0x8
  404094:	mov	x0, x20
  404098:	mov	x3, xzr
  40409c:	str	xzr, [sp, #8]
  4040a0:	bl	4029b0 <mnt_optstr_get_option@plt>
  4040a4:	cbnz	w0, 4040c0 <ferror@plt+0x14d0>
  4040a8:	ldr	x0, [sp, #8]
  4040ac:	cbz	x0, 4040c0 <ferror@plt+0x14d0>
  4040b0:	mov	w2, #0xa                   	// #10
  4040b4:	mov	x1, xzr
  4040b8:	bl	402960 <strtol@plt>
  4040bc:	str	w0, [x19, #4]
  4040c0:	ldp	x20, x19, [sp, #64]
  4040c4:	ldp	x22, x21, [sp, #48]
  4040c8:	ldp	x24, x23, [sp, #32]
  4040cc:	ldp	x29, x30, [sp, #16]
  4040d0:	add	sp, sp, #0x50
  4040d4:	ret
  4040d8:	ldr	w24, [x19]
  4040dc:	orr	w23, w24, #0x10000
  4040e0:	str	w23, [x19]
  4040e4:	ldr	x21, [sp, #8]
  4040e8:	cbz	x21, 404088 <ferror@plt+0x1498>
  4040ec:	ldr	x22, [sp]
  4040f0:	adrp	x1, 407000 <ferror@plt+0x4410>
  4040f4:	add	x1, x1, #0xbe1
  4040f8:	mov	x0, x21
  4040fc:	mov	x2, x22
  404100:	bl	402780 <strncmp@plt>
  404104:	cbnz	w0, 404110 <ferror@plt+0x1520>
  404108:	orr	w23, w24, #0x30000
  40410c:	str	w23, [x19]
  404110:	adrp	x1, 407000 <ferror@plt+0x4410>
  404114:	add	x1, x1, #0xbe6
  404118:	mov	x0, x21
  40411c:	mov	x2, x22
  404120:	bl	402780 <strncmp@plt>
  404124:	cbnz	w0, 404088 <ferror@plt+0x1498>
  404128:	orr	w8, w23, #0x40000
  40412c:	str	w8, [x19]
  404130:	b	404088 <ferror@plt+0x1498>
  404134:	adrp	x0, 408000 <ferror@plt+0x5410>
  404138:	adrp	x1, 407000 <ferror@plt+0x4410>
  40413c:	adrp	x3, 408000 <ferror@plt+0x5410>
  404140:	add	x0, x0, #0x668
  404144:	add	x1, x1, #0xcfa
  404148:	add	x3, x3, #0x66e
  40414c:	mov	w2, #0x2b9                 	// #697
  404150:	bl	402b70 <__assert_fail@plt>
  404154:	adrp	x0, 407000 <ferror@plt+0x4410>
  404158:	adrp	x1, 407000 <ferror@plt+0x4410>
  40415c:	adrp	x3, 408000 <ferror@plt+0x5410>
  404160:	add	x0, x0, #0xb59
  404164:	add	x1, x1, #0xcfa
  404168:	add	x3, x3, #0x66e
  40416c:	mov	w2, #0x2ba                 	// #698
  404170:	bl	402b70 <__assert_fail@plt>
  404174:	sub	sp, sp, #0x180
  404178:	stp	x29, x30, [sp, #288]
  40417c:	stp	x28, x27, [sp, #304]
  404180:	stp	x26, x25, [sp, #320]
  404184:	stp	x24, x23, [sp, #336]
  404188:	stp	x22, x21, [sp, #352]
  40418c:	stp	x20, x19, [sp, #368]
  404190:	add	x29, sp, #0x120
  404194:	cbz	x0, 404b80 <ferror@plt+0x1f90>
  404198:	mov	x22, x1
  40419c:	cbz	x1, 404ba0 <ferror@plt+0x1fb0>
  4041a0:	mov	x20, x2
  4041a4:	mov	x21, x0
  4041a8:	cbz	w3, 4041b4 <ferror@plt+0x15c4>
  4041ac:	mov	x19, x20
  4041b0:	b	4041cc <ferror@plt+0x15dc>
  4041b4:	adrp	x8, 41a000 <ferror@plt+0x17410>
  4041b8:	ldr	x1, [x8, #960]
  4041bc:	mov	x0, x20
  4041c0:	bl	402750 <mnt_resolve_spec@plt>
  4041c4:	mov	x19, x0
  4041c8:	cbz	x0, 404304 <ferror@plt+0x1714>
  4041cc:	ldr	w27, [x22, #4]
  4041d0:	str	xzr, [sp, #88]
  4041d4:	cbz	x19, 404bc0 <ferror@plt+0x1fd0>
  4041d8:	mov	x0, x19
  4041dc:	mov	w1, wzr
  4041e0:	bl	402730 <open@plt>
  4041e4:	cmn	w0, #0x1
  4041e8:	b.eq	4042c0 <ferror@plt+0x16d0>  // b.none
  4041ec:	mov	w20, w0
  4041f0:	add	x2, sp, #0x60
  4041f4:	mov	w0, wzr
  4041f8:	mov	w1, w20
  4041fc:	bl	402ae0 <__fxstat@plt>
  404200:	tbnz	w0, #31, 4042e4 <ferror@plt+0x16f4>
  404204:	ldr	w8, [sp, #112]
  404208:	mov	w9, #0xe3f                 	// #3647
  40420c:	and	w10, w8, #0xf000
  404210:	cmp	w10, #0x6, lsl #12
  404214:	mov	w10, #0xe07                 	// #3591
  404218:	csel	w23, w10, w9, eq  // eq = none
  40421c:	tst	w23, w8
  404220:	b.eq	404258 <ferror@plt+0x1668>  // b.none
  404224:	adrp	x1, 408000 <ferror@plt+0x5410>
  404228:	add	x1, x1, #0x797
  40422c:	mov	w2, #0x5                   	// #5
  404230:	mov	x0, xzr
  404234:	bl	402af0 <dcgettext@plt>
  404238:	ldr	w8, [sp, #112]
  40423c:	and	w9, w23, #0x30
  404240:	mov	w10, #0x1b0                 	// #432
  404244:	eor	w3, w9, w10
  404248:	and	w2, w8, #0xfff
  40424c:	mov	x1, x19
  404250:	bl	402ab0 <warnx@plt>
  404254:	ldr	w8, [sp, #112]
  404258:	and	w9, w8, #0xf000
  40425c:	cmp	w9, #0x8, lsl #12
  404260:	b.ne	404290 <ferror@plt+0x16a0>  // b.any
  404264:	ldr	w9, [sp, #120]
  404268:	cbz	w9, 404290 <ferror@plt+0x16a0>
  40426c:	adrp	x1, 408000 <ferror@plt+0x5410>
  404270:	add	x1, x1, #0x7c6
  404274:	mov	w2, #0x5                   	// #5
  404278:	mov	x0, xzr
  40427c:	bl	402af0 <dcgettext@plt>
  404280:	ldr	w2, [sp, #120]
  404284:	mov	x1, x19
  404288:	bl	402ab0 <warnx@plt>
  40428c:	ldr	w8, [sp, #112]
  404290:	and	w8, w8, #0xf000
  404294:	cmp	w8, #0x6, lsl #12
  404298:	b.eq	404328 <ferror@plt+0x1738>  // b.none
  40429c:	cmp	w8, #0x8, lsl #12
  4042a0:	b.ne	404348 <ferror@plt+0x1758>  // b.any
  4042a4:	ldr	x9, [sp, #160]
  4042a8:	ldr	x8, [sp, #144]
  4042ac:	cmp	x8, x9, lsl #9
  4042b0:	b.le	404344 <ferror@plt+0x1754>
  4042b4:	adrp	x1, 408000 <ferror@plt+0x5410>
  4042b8:	add	x1, x1, #0x7f6
  4042bc:	b	404488 <ferror@plt+0x1898>
  4042c0:	adrp	x1, 408000 <ferror@plt+0x5410>
  4042c4:	add	x1, x1, #0x776
  4042c8:	mov	w2, #0x5                   	// #5
  4042cc:	mov	x0, xzr
  4042d0:	bl	402af0 <dcgettext@plt>
  4042d4:	mov	x1, x19
  4042d8:	bl	402920 <warn@plt>
  4042dc:	mov	x23, xzr
  4042e0:	b	4044a8 <ferror@plt+0x18b8>
  4042e4:	adrp	x1, 408000 <ferror@plt+0x5410>
  4042e8:	add	x1, x1, #0x785
  4042ec:	mov	w2, #0x5                   	// #5
  4042f0:	mov	x0, xzr
  4042f4:	bl	402af0 <dcgettext@plt>
  4042f8:	mov	x1, x19
  4042fc:	bl	402920 <warn@plt>
  404300:	b	40449c <ferror@plt+0x18ac>
  404304:	mov	x0, x20
  404308:	ldp	x20, x19, [sp, #368]
  40430c:	ldp	x22, x21, [sp, #352]
  404310:	ldp	x24, x23, [sp, #336]
  404314:	ldp	x26, x25, [sp, #320]
  404318:	ldp	x28, x27, [sp, #304]
  40431c:	ldp	x29, x30, [sp, #288]
  404320:	add	sp, sp, #0x180
  404324:	b	405060 <ferror@plt+0x2470>
  404328:	add	x1, sp, #0x58
  40432c:	mov	w0, w20
  404330:	bl	4054b4 <ferror@plt+0x28c4>
  404334:	cbz	w0, 404348 <ferror@plt+0x1758>
  404338:	adrp	x1, 408000 <ferror@plt+0x5410>
  40433c:	add	x1, x1, #0x81f
  404340:	b	404488 <ferror@plt+0x1898>
  404344:	str	x8, [sp, #88]
  404348:	mov	w0, #0x10000               	// #65536
  40434c:	bl	402720 <malloc@plt>
  404350:	cbz	x0, 404be0 <ferror@plt+0x1ff0>
  404354:	mov	x23, x0
  404358:	mov	w2, #0x10000               	// #65536
  40435c:	mov	w0, w20
  404360:	mov	x1, x23
  404364:	bl	402ac0 <read@plt>
  404368:	cmn	x0, #0x1
  40436c:	b.eq	404478 <ferror@plt+0x1888>  // b.none
  404370:	tbnz	x0, #63, 404478 <ferror@plt+0x1888>
  404374:	cmp	x0, #0xff6
  404378:	b.cc	404478 <ferror@plt+0x1888>  // b.lo, b.ul, b.last
  40437c:	add	x11, x23, #0xff6
  404380:	ldr	x8, [x11]
  404384:	ldrh	w10, [x11, #8]
  404388:	mov	x9, #0x5753                	// #22355
  40438c:	movk	x9, #0x5041, lsl #16
  404390:	movk	x9, #0x5053, lsl #32
  404394:	movk	x9, #0x4341, lsl #48
  404398:	mov	w12, #0x3245                	// #12869
  40439c:	eor	x8, x8, x9
  4043a0:	eor	x10, x10, x12
  4043a4:	orr	x8, x8, x10
  4043a8:	cbz	x8, 4044e0 <ferror@plt+0x18f0>
  4043ac:	ldr	x10, [x11]
  4043b0:	ldrb	w12, [x11, #8]
  4043b4:	mov	x8, #0x3153                	// #12627
  4043b8:	movk	x8, #0x5553, lsl #16
  4043bc:	movk	x8, #0x5053, lsl #32
  4043c0:	movk	x8, #0x4e45, lsl #48
  4043c4:	mov	w13, #0x44                  	// #68
  4043c8:	eor	x10, x10, x8
  4043cc:	eor	x12, x12, x13
  4043d0:	orr	x10, x10, x12
  4043d4:	cbz	x10, 4044d8 <ferror@plt+0x18e8>
  4043d8:	ldr	x10, [x11]
  4043dc:	ldrb	w12, [x11, #8]
  4043e0:	add	x13, x8, #0x100
  4043e4:	mov	w14, #0x44                  	// #68
  4043e8:	eor	x10, x10, x13
  4043ec:	eor	x12, x12, x14
  4043f0:	orr	x10, x10, x12
  4043f4:	cbz	x10, 4044d8 <ferror@plt+0x18e8>
  4043f8:	ldr	x12, [x11]
  4043fc:	ldrb	w13, [x11, #8]
  404400:	mov	x10, #0x4c55                	// #19541
  404404:	movk	x10, #0x5553, lsl #16
  404408:	movk	x10, #0x5053, lsl #32
  40440c:	movk	x10, #0x4e45, lsl #48
  404410:	mov	w14, #0x44                  	// #68
  404414:	eor	x12, x12, x10
  404418:	eor	x13, x13, x14
  40441c:	orr	x12, x12, x13
  404420:	cbz	x12, 4044d8 <ferror@plt+0x18e8>
  404424:	ldr	x13, [x11]
  404428:	mov	x12, #0xc3ed                	// #50157
  40442c:	movk	x12, #0xe902, lsl #16
  404430:	movk	x12, #0x5698, lsl #32
  404434:	movk	x12, #0xce5, lsl #48
  404438:	cmp	x13, x12
  40443c:	b.eq	4044d8 <ferror@plt+0x18e8>  // b.none
  404440:	ldr	x13, [x11]
  404444:	ldrh	w14, [x11, #8]
  404448:	mov	x11, #0x494c                	// #18764
  40444c:	movk	x11, #0x484e, lsl #16
  404450:	movk	x11, #0x4249, lsl #32
  404454:	movk	x11, #0x3030, lsl #48
  404458:	mov	w15, #0x3130                	// #12592
  40445c:	eor	x13, x13, x11
  404460:	eor	x14, x14, x15
  404464:	orr	x13, x13, x14
  404468:	cbz	x13, 4044d8 <ferror@plt+0x18e8>
  40446c:	lsr	x13, x0, #1
  404470:	cmp	x13, #0xffb
  404474:	b.cs	4047d0 <ferror@plt+0x1be0>  // b.hs, b.nlast
  404478:	mov	x0, x23
  40447c:	bl	4029a0 <free@plt>
  404480:	adrp	x1, 408000 <ferror@plt+0x5410>
  404484:	add	x1, x1, #0x833
  404488:	mov	w2, #0x5                   	// #5
  40448c:	mov	x0, xzr
  404490:	bl	402af0 <dcgettext@plt>
  404494:	mov	x1, x19
  404498:	bl	402ab0 <warnx@plt>
  40449c:	mov	x23, xzr
  4044a0:	mov	w0, w20
  4044a4:	bl	402860 <close@plt>
  4044a8:	mov	x0, x23
  4044ac:	bl	4029a0 <free@plt>
  4044b0:	mov	w20, #0xffffffff            	// #-1
  4044b4:	mov	w0, w20
  4044b8:	ldp	x20, x19, [sp, #368]
  4044bc:	ldp	x22, x21, [sp, #352]
  4044c0:	ldp	x24, x23, [sp, #336]
  4044c4:	ldp	x26, x25, [sp, #320]
  4044c8:	ldp	x28, x27, [sp, #304]
  4044cc:	ldp	x29, x30, [sp, #288]
  4044d0:	add	sp, sp, #0x180
  4044d4:	ret
  4044d8:	mov	w25, #0x2                   	// #2
  4044dc:	b	4044e4 <ferror@plt+0x18f4>
  4044e0:	mov	w25, #0x1                   	// #1
  4044e4:	mov	w24, #0x1000                	// #4096
  4044e8:	ldrb	w8, [x21, #72]
  4044ec:	tbz	w8, #6, 404538 <ferror@plt+0x1948>
  4044f0:	adrp	x1, 408000 <ferror@plt+0x5410>
  4044f4:	add	x1, x1, #0x84f
  4044f8:	mov	w2, #0x5                   	// #5
  4044fc:	mov	x0, xzr
  404500:	bl	402af0 <dcgettext@plt>
  404504:	adrp	x8, 408000 <ferror@plt+0x5410>
  404508:	adrp	x9, 408000 <ferror@plt+0x5410>
  40450c:	add	x8, x8, #0x887
  404510:	add	x9, x9, #0x87f
  404514:	cmp	w25, #0x2
  404518:	adrp	x10, 408000 <ferror@plt+0x5410>
  40451c:	add	x10, x10, #0xa92
  404520:	csel	x8, x9, x8, eq  // eq = none
  404524:	cmp	w25, #0x1
  404528:	csel	x3, x10, x8, eq  // eq = none
  40452c:	mov	x1, x19
  404530:	mov	w2, w24
  404534:	bl	402ab0 <warnx@plt>
  404538:	cmp	w25, #0x2
  40453c:	b.eq	404568 <ferror@plt+0x1978>  // b.none
  404540:	cmp	w25, #0x1
  404544:	b.ne	404708 <ferror@plt+0x1b18>  // b.any
  404548:	ldr	w8, [x23, #1024]
  40454c:	mov	w9, #0x1000000             	// #16777216
  404550:	cmp	w8, w9
  404554:	b.eq	4045dc <ferror@plt+0x19ec>  // b.none
  404558:	cmp	w8, #0x1
  40455c:	b.ne	4045e8 <ferror@plt+0x19f8>  // b.any
  404560:	ldr	w8, [x23, #1028]
  404564:	b	4045ec <ferror@plt+0x19fc>
  404568:	adrp	x1, 408000 <ferror@plt+0x5410>
  40456c:	add	x1, x1, #0x971
  404570:	mov	w2, #0x5                   	// #5
  404574:	mov	x0, xzr
  404578:	bl	402af0 <dcgettext@plt>
  40457c:	mov	x1, x19
  404580:	bl	402ab0 <warnx@plt>
  404584:	mov	w1, #0x1                   	// #1
  404588:	mov	x0, x19
  40458c:	bl	402730 <open@plt>
  404590:	cmn	w0, #0x1
  404594:	b.eq	4045d0 <ferror@plt+0x19e0>  // b.none
  404598:	sub	x1, x24, #0xa
  40459c:	mov	w2, wzr
  4045a0:	mov	w25, w0
  4045a4:	bl	4026d0 <lseek@plt>
  4045a8:	tbnz	x0, #63, 40469c <ferror@plt+0x1aac>
  4045ac:	adrp	x1, 408000 <ferror@plt+0x5410>
  4045b0:	add	x1, x1, #0x9cd
  4045b4:	mov	w2, #0xa                   	// #10
  4045b8:	mov	w0, w25
  4045bc:	bl	402880 <write@plt>
  4045c0:	cmp	x0, #0xa
  4045c4:	b.ne	4046a8 <ferror@plt+0x1ab8>  // b.any
  4045c8:	mov	w26, wzr
  4045cc:	b	4046c8 <ferror@plt+0x1ad8>
  4045d0:	adrp	x1, 408000 <ferror@plt+0x5410>
  4045d4:	add	x1, x1, #0x776
  4045d8:	b	4046ec <ferror@plt+0x1afc>
  4045dc:	ldr	w8, [x23, #1028]
  4045e0:	rev	w8, w8
  4045e4:	b	4045ec <ferror@plt+0x19fc>
  4045e8:	mov	w8, wzr
  4045ec:	mov	w8, w8
  4045f0:	add	x8, x8, #0x1
  4045f4:	mul	x25, x8, x24
  4045f8:	bl	402820 <getpagesize@plt>
  4045fc:	ldrb	w8, [x21, #72]
  404600:	mov	w26, w0
  404604:	tbz	w8, #6, 404630 <ferror@plt+0x1a40>
  404608:	adrp	x1, 408000 <ferror@plt+0x5410>
  40460c:	add	x1, x1, #0x88f
  404610:	mov	w2, #0x5                   	// #5
  404614:	mov	x0, xzr
  404618:	bl	402af0 <dcgettext@plt>
  40461c:	ldr	x4, [sp, #88]
  404620:	mov	x1, x19
  404624:	mov	w2, w24
  404628:	mov	x3, x25
  40462c:	bl	402ab0 <warnx@plt>
  404630:	ldr	x8, [sp, #88]
  404634:	cmp	x25, x8
  404638:	b.ls	404668 <ferror@plt+0x1a78>  // b.plast
  40463c:	ldrb	w8, [x21, #72]
  404640:	tbz	w8, #6, 404708 <ferror@plt+0x1b18>
  404644:	adrp	x1, 408000 <ferror@plt+0x5410>
  404648:	add	x1, x1, #0x8bc
  40464c:	mov	w2, #0x5                   	// #5
  404650:	mov	x0, xzr
  404654:	bl	402af0 <dcgettext@plt>
  404658:	mov	x1, x19
  40465c:	mov	x2, x25
  404660:	bl	402ab0 <warnx@plt>
  404664:	b	404708 <ferror@plt+0x1b18>
  404668:	tbnz	w26, #31, 404674 <ferror@plt+0x1a84>
  40466c:	cmp	w26, w24
  404670:	b.eq	404708 <ferror@plt+0x1b18>  // b.none
  404674:	ldrb	w8, [x21, #72]
  404678:	tbnz	w8, #2, 4047b4 <ferror@plt+0x1bc4>
  40467c:	adrp	x1, 408000 <ferror@plt+0x5410>
  404680:	add	x1, x1, #0x924
  404684:	mov	w2, #0x5                   	// #5
  404688:	mov	x0, xzr
  40468c:	bl	402af0 <dcgettext@plt>
  404690:	mov	x1, x19
  404694:	bl	402ab0 <warnx@plt>
  404698:	b	404708 <ferror@plt+0x1b18>
  40469c:	adrp	x1, 408000 <ferror@plt+0x5410>
  4046a0:	add	x1, x1, #0xac1
  4046a4:	b	4046b0 <ferror@plt+0x1ac0>
  4046a8:	adrp	x1, 408000 <ferror@plt+0x5410>
  4046ac:	add	x1, x1, #0xad2
  4046b0:	mov	w2, #0x5                   	// #5
  4046b4:	mov	x0, xzr
  4046b8:	bl	402af0 <dcgettext@plt>
  4046bc:	mov	x1, x19
  4046c0:	bl	402920 <warn@plt>
  4046c4:	mov	w26, #0xffffffff            	// #-1
  4046c8:	mov	w0, w25
  4046cc:	bl	402710 <fsync@plt>
  4046d0:	mov	w24, w0
  4046d4:	mov	w0, w25
  4046d8:	bl	402860 <close@plt>
  4046dc:	orr	w8, w0, w24
  4046e0:	cbz	w8, 404704 <ferror@plt+0x1b14>
  4046e4:	adrp	x1, 408000 <ferror@plt+0x5410>
  4046e8:	add	x1, x1, #0xaed
  4046ec:	mov	w2, #0x5                   	// #5
  4046f0:	mov	x0, xzr
  4046f4:	bl	402af0 <dcgettext@plt>
  4046f8:	mov	x1, x19
  4046fc:	bl	402920 <warn@plt>
  404700:	b	4044a0 <ferror@plt+0x18b0>
  404704:	tbnz	w26, #31, 4044a0 <ferror@plt+0x18b0>
  404708:	mov	x0, x23
  40470c:	bl	4029a0 <free@plt>
  404710:	mov	w0, w20
  404714:	bl	402860 <close@plt>
  404718:	mov	w9, #0x7fff                	// #32767
  40471c:	ldr	w8, [x22]
  404720:	cmp	w27, w9
  404724:	mov	w10, #0x8000                	// #32768
  404728:	csel	w9, w27, w9, lt  // lt = tstop
  40472c:	bfxil	w10, w9, #0, #15
  404730:	cmp	w27, #0x0
  404734:	csel	w20, wzr, w10, lt  // lt = tstop
  404738:	cbz	w8, 40475c <ferror@plt+0x1b6c>
  40473c:	and	w9, w8, #0xfff8ffff
  404740:	cbnz	w9, 40475c <ferror@plt+0x1b6c>
  404744:	mvn	w9, w8
  404748:	tst	w9, #0x60000
  40474c:	b.ne	404758 <ferror@plt+0x1b68>  // b.any
  404750:	orr	w20, w20, #0x10000
  404754:	b	40475c <ferror@plt+0x1b6c>
  404758:	orr	w20, w8, w20
  40475c:	ldrb	w8, [x21, #72]
  404760:	tbz	w8, #6, 404780 <ferror@plt+0x1b90>
  404764:	adrp	x1, 408000 <ferror@plt+0x5410>
  404768:	add	x1, x1, #0x70c
  40476c:	mov	w2, #0x5                   	// #5
  404770:	mov	x0, xzr
  404774:	bl	402af0 <dcgettext@plt>
  404778:	mov	x1, x19
  40477c:	bl	402b50 <printf@plt>
  404780:	mov	x0, x19
  404784:	mov	w1, w20
  404788:	bl	402a90 <swapon@plt>
  40478c:	mov	w20, w0
  404790:	tbz	w0, #31, 4044b4 <ferror@plt+0x18c4>
  404794:	adrp	x1, 408000 <ferror@plt+0x5410>
  404798:	add	x1, x1, #0x717
  40479c:	mov	w2, #0x5                   	// #5
  4047a0:	mov	x0, xzr
  4047a4:	bl	402af0 <dcgettext@plt>
  4047a8:	mov	x1, x19
  4047ac:	bl	402920 <warn@plt>
  4047b0:	b	4044b4 <ferror@plt+0x18c4>
  4047b4:	ldrb	w8, [x23, #1052]
  4047b8:	cbz	w8, 4049ec <ferror@plt+0x1dfc>
  4047bc:	add	x0, x23, #0x41c
  4047c0:	bl	402830 <strdup@plt>
  4047c4:	mov	x24, x0
  4047c8:	cbnz	x0, 4049f0 <ferror@plt+0x1e00>
  4047cc:	b	404bf4 <ferror@plt+0x2004>
  4047d0:	mov	w13, #0x1ff6                	// #8182
  4047d4:	add	x13, x23, x13
  4047d8:	ldr	x14, [x13]
  4047dc:	ldrh	w15, [x13, #8]
  4047e0:	mov	w16, #0x3245                	// #12869
  4047e4:	eor	x14, x14, x9
  4047e8:	eor	x15, x15, x16
  4047ec:	orr	x14, x14, x15
  4047f0:	cbz	x14, 404b2c <ferror@plt+0x1f3c>
  4047f4:	ldr	x14, [x13]
  4047f8:	ldrb	w15, [x13, #8]
  4047fc:	mov	w16, #0x44                  	// #68
  404800:	eor	x14, x14, x8
  404804:	eor	x15, x15, x16
  404808:	orr	x14, x14, x15
  40480c:	cbz	x14, 4049e0 <ferror@plt+0x1df0>
  404810:	ldr	x14, [x13]
  404814:	ldrb	w15, [x13, #8]
  404818:	add	x16, x8, #0x100
  40481c:	mov	w17, #0x44                  	// #68
  404820:	eor	x14, x14, x16
  404824:	eor	x15, x15, x17
  404828:	orr	x14, x14, x15
  40482c:	cbz	x14, 4049e0 <ferror@plt+0x1df0>
  404830:	ldr	x14, [x13]
  404834:	ldrb	w15, [x13, #8]
  404838:	mov	w16, #0x44                  	// #68
  40483c:	eor	x14, x14, x10
  404840:	eor	x15, x15, x16
  404844:	orr	x14, x14, x15
  404848:	cbz	x14, 4049e0 <ferror@plt+0x1df0>
  40484c:	ldr	x14, [x13]
  404850:	cmp	x14, x12
  404854:	b.eq	4049e0 <ferror@plt+0x1df0>  // b.none
  404858:	ldr	x14, [x13]
  40485c:	ldrh	w13, [x13, #8]
  404860:	mov	w15, #0x3130                	// #12592
  404864:	eor	x14, x14, x11
  404868:	eor	x13, x13, x15
  40486c:	orr	x13, x14, x13
  404870:	cbz	x13, 4049e0 <ferror@plt+0x1df0>
  404874:	mov	w13, #0x3ff6                	// #16374
  404878:	cmp	x0, x13
  40487c:	b.cc	404478 <ferror@plt+0x1888>  // b.lo, b.ul, b.last
  404880:	mov	w13, #0x3ff6                	// #16374
  404884:	add	x13, x23, x13
  404888:	ldr	x14, [x13]
  40488c:	ldrh	w15, [x13, #8]
  404890:	mov	w16, #0x3245                	// #12869
  404894:	eor	x14, x14, x9
  404898:	eor	x15, x15, x16
  40489c:	orr	x14, x14, x15
  4048a0:	cbz	x14, 404b68 <ferror@plt+0x1f78>
  4048a4:	ldr	x14, [x13]
  4048a8:	ldrb	w15, [x13, #8]
  4048ac:	mov	w16, #0x44                  	// #68
  4048b0:	eor	x14, x14, x8
  4048b4:	eor	x15, x15, x16
  4048b8:	orr	x14, x14, x15
  4048bc:	cbz	x14, 404b5c <ferror@plt+0x1f6c>
  4048c0:	ldr	x14, [x13]
  4048c4:	ldrb	w15, [x13, #8]
  4048c8:	add	x16, x8, #0x100
  4048cc:	mov	w17, #0x44                  	// #68
  4048d0:	eor	x14, x14, x16
  4048d4:	eor	x15, x15, x17
  4048d8:	orr	x14, x14, x15
  4048dc:	cbz	x14, 404b5c <ferror@plt+0x1f6c>
  4048e0:	ldr	x14, [x13]
  4048e4:	ldrb	w15, [x13, #8]
  4048e8:	mov	w16, #0x44                  	// #68
  4048ec:	eor	x14, x14, x10
  4048f0:	eor	x15, x15, x16
  4048f4:	orr	x14, x14, x15
  4048f8:	cbz	x14, 404b5c <ferror@plt+0x1f6c>
  4048fc:	ldr	x14, [x13]
  404900:	cmp	x14, x12
  404904:	b.eq	404b5c <ferror@plt+0x1f6c>  // b.none
  404908:	ldr	x14, [x13]
  40490c:	ldrh	w13, [x13, #8]
  404910:	mov	w15, #0x3130                	// #12592
  404914:	eor	x14, x14, x11
  404918:	eor	x13, x13, x15
  40491c:	orr	x13, x14, x13
  404920:	cbz	x13, 404b5c <ferror@plt+0x1f6c>
  404924:	mov	w13, #0xfff6                	// #65526
  404928:	cmp	x0, x13
  40492c:	b.cc	404478 <ferror@plt+0x1888>  // b.lo, b.ul, b.last
  404930:	mov	w13, #0xfff6                	// #65526
  404934:	add	x13, x23, x13
  404938:	ldr	x14, [x13]
  40493c:	ldrh	w15, [x13, #8]
  404940:	mov	w16, #0x3245                	// #12869
  404944:	eor	x9, x14, x9
  404948:	eor	x14, x15, x16
  40494c:	orr	x9, x9, x14
  404950:	cbz	x9, 404b74 <ferror@plt+0x1f84>
  404954:	ldr	x9, [x13]
  404958:	ldrb	w14, [x13, #8]
  40495c:	mov	w15, #0x44                  	// #68
  404960:	eor	x9, x9, x8
  404964:	eor	x14, x14, x15
  404968:	orr	x9, x9, x14
  40496c:	cbz	x9, 4049d4 <ferror@plt+0x1de4>
  404970:	ldr	x9, [x13]
  404974:	ldrb	w14, [x13, #8]
  404978:	add	x8, x8, #0x100
  40497c:	mov	w15, #0x44                  	// #68
  404980:	eor	x8, x9, x8
  404984:	eor	x9, x14, x15
  404988:	orr	x8, x8, x9
  40498c:	cbz	x8, 4049d4 <ferror@plt+0x1de4>
  404990:	ldr	x8, [x13]
  404994:	ldrb	w9, [x13, #8]
  404998:	mov	w14, #0x44                  	// #68
  40499c:	eor	x8, x8, x10
  4049a0:	eor	x9, x9, x14
  4049a4:	orr	x8, x8, x9
  4049a8:	cbz	x8, 4049d4 <ferror@plt+0x1de4>
  4049ac:	ldr	x8, [x13]
  4049b0:	cmp	x8, x12
  4049b4:	b.eq	4049d4 <ferror@plt+0x1de4>  // b.none
  4049b8:	ldr	x8, [x13]
  4049bc:	ldrh	w9, [x13, #8]
  4049c0:	mov	w10, #0x3130                	// #12592
  4049c4:	eor	x8, x8, x11
  4049c8:	eor	x9, x9, x10
  4049cc:	orr	x8, x8, x9
  4049d0:	cbnz	x8, 404478 <ferror@plt+0x1888>
  4049d4:	mov	w25, #0x2                   	// #2
  4049d8:	mov	w24, #0x10000               	// #65536
  4049dc:	b	4044e8 <ferror@plt+0x18f8>
  4049e0:	mov	w25, #0x2                   	// #2
  4049e4:	mov	w24, #0x2000                	// #8192
  4049e8:	b	4044e8 <ferror@plt+0x18f8>
  4049ec:	mov	x24, xzr
  4049f0:	ldrb	w3, [x23, #1036]
  4049f4:	cbz	w3, 404a88 <ferror@plt+0x1e98>
  4049f8:	ldrb	w4, [x23, #1037]
  4049fc:	ldrb	w5, [x23, #1038]
  404a00:	ldrb	w6, [x23, #1039]
  404a04:	ldrb	w7, [x23, #1040]
  404a08:	ldrb	w8, [x23, #1041]
  404a0c:	ldrb	w9, [x23, #1042]
  404a10:	ldrb	w10, [x23, #1043]
  404a14:	ldrb	w11, [x23, #1044]
  404a18:	ldrb	w12, [x23, #1045]
  404a1c:	ldrb	w13, [x23, #1046]
  404a20:	ldrb	w14, [x23, #1047]
  404a24:	ldrb	w15, [x23, #1048]
  404a28:	ldrb	w16, [x23, #1049]
  404a2c:	ldrb	w17, [x23, #1050]
  404a30:	ldrb	w18, [x23, #1051]
  404a34:	adrp	x2, 408000 <ferror@plt+0x5410>
  404a38:	add	x2, x2, #0xa0a
  404a3c:	sub	x0, x29, #0x40
  404a40:	mov	w1, #0x25                  	// #37
  404a44:	str	w18, [sp, #80]
  404a48:	str	w17, [sp, #72]
  404a4c:	str	w16, [sp, #64]
  404a50:	str	w15, [sp, #56]
  404a54:	str	w14, [sp, #48]
  404a58:	str	w13, [sp, #40]
  404a5c:	str	w12, [sp, #32]
  404a60:	str	w11, [sp, #24]
  404a64:	str	w10, [sp, #16]
  404a68:	str	w9, [sp, #8]
  404a6c:	str	w8, [sp]
  404a70:	bl	4026e0 <snprintf@plt>
  404a74:	sub	x0, x29, #0x40
  404a78:	bl	402830 <strdup@plt>
  404a7c:	cbz	x0, 404bf4 <ferror@plt+0x2004>
  404a80:	mov	x25, x0
  404a84:	b	404a8c <ferror@plt+0x1e9c>
  404a88:	mov	x25, xzr
  404a8c:	adrp	x1, 408000 <ferror@plt+0x5410>
  404a90:	add	x1, x1, #0x8fb
  404a94:	mov	w2, #0x5                   	// #5
  404a98:	mov	x0, xzr
  404a9c:	bl	402af0 <dcgettext@plt>
  404aa0:	mov	x1, x19
  404aa4:	bl	402ab0 <warnx@plt>
  404aa8:	adrp	x1, 408000 <ferror@plt+0x5410>
  404aac:	add	x1, x1, #0xa67
  404ab0:	mov	w2, #0x5                   	// #5
  404ab4:	mov	x0, xzr
  404ab8:	bl	402af0 <dcgettext@plt>
  404abc:	mov	x1, x19
  404ac0:	bl	402ab0 <warnx@plt>
  404ac4:	bl	4026b0 <fork@plt>
  404ac8:	cmn	w0, #0x1
  404acc:	b.eq	404b0c <ferror@plt+0x1f1c>  // b.none
  404ad0:	mov	w26, w0
  404ad4:	cbz	w0, 404c04 <ferror@plt+0x2014>
  404ad8:	adrp	x24, 408000 <ferror@plt+0x5410>
  404adc:	add	x24, x24, #0xab2
  404ae0:	sub	x1, x29, #0x4
  404ae4:	mov	w0, w26
  404ae8:	mov	w2, wzr
  404aec:	bl	402b90 <waitpid@plt>
  404af0:	cmn	w0, #0x1
  404af4:	b.ne	404b38 <ferror@plt+0x1f48>  // b.any
  404af8:	bl	402b80 <__errno_location@plt>
  404afc:	ldr	w8, [x0]
  404b00:	cmp	w8, #0x4
  404b04:	b.eq	404ae0 <ferror@plt+0x1ef0>  // b.none
  404b08:	b	404b14 <ferror@plt+0x1f24>
  404b0c:	adrp	x24, 408000 <ferror@plt+0x5410>
  404b10:	add	x24, x24, #0xa84
  404b14:	mov	w2, #0x5                   	// #5
  404b18:	mov	x0, xzr
  404b1c:	mov	x1, x24
  404b20:	bl	402af0 <dcgettext@plt>
  404b24:	bl	402920 <warn@plt>
  404b28:	b	4044a0 <ferror@plt+0x18b0>
  404b2c:	mov	w25, #0x1                   	// #1
  404b30:	mov	w24, #0x2000                	// #8192
  404b34:	b	4044e8 <ferror@plt+0x18f8>
  404b38:	tbnz	w0, #31, 404b50 <ferror@plt+0x1f60>
  404b3c:	ldur	w8, [x29, #-4]
  404b40:	mov	w9, #0xff7f                	// #65407
  404b44:	tst	w8, w9
  404b48:	b.ne	4044a0 <ferror@plt+0x18b0>  // b.any
  404b4c:	b	404708 <ferror@plt+0x1b18>
  404b50:	adrp	x24, 408000 <ferror@plt+0x5410>
  404b54:	add	x24, x24, #0xab2
  404b58:	b	404b14 <ferror@plt+0x1f24>
  404b5c:	mov	w25, #0x2                   	// #2
  404b60:	mov	w24, #0x4000                	// #16384
  404b64:	b	4044e8 <ferror@plt+0x18f8>
  404b68:	mov	w25, #0x1                   	// #1
  404b6c:	mov	w24, #0x4000                	// #16384
  404b70:	b	4044e8 <ferror@plt+0x18f8>
  404b74:	mov	w25, #0x1                   	// #1
  404b78:	mov	w24, #0x10000               	// #65536
  404b7c:	b	4044e8 <ferror@plt+0x18f8>
  404b80:	adrp	x0, 408000 <ferror@plt+0x5410>
  404b84:	adrp	x1, 407000 <ferror@plt+0x4410>
  404b88:	adrp	x3, 408000 <ferror@plt+0x5410>
  404b8c:	add	x0, x0, #0x6ad
  404b90:	add	x1, x1, #0xcfa
  404b94:	add	x3, x3, #0x6b1
  404b98:	mov	w2, #0x273                 	// #627
  404b9c:	bl	402b70 <__assert_fail@plt>
  404ba0:	adrp	x0, 408000 <ferror@plt+0x5410>
  404ba4:	adrp	x1, 407000 <ferror@plt+0x4410>
  404ba8:	adrp	x3, 408000 <ferror@plt+0x5410>
  404bac:	add	x0, x0, #0x707
  404bb0:	add	x1, x1, #0xcfa
  404bb4:	add	x3, x3, #0x6b1
  404bb8:	mov	w2, #0x274                 	// #628
  404bbc:	bl	402b70 <__assert_fail@plt>
  404bc0:	adrp	x0, 408000 <ferror@plt+0x5410>
  404bc4:	adrp	x1, 407000 <ferror@plt+0x4410>
  404bc8:	adrp	x3, 408000 <ferror@plt+0x5410>
  404bcc:	add	x0, x0, #0x76c
  404bd0:	add	x1, x1, #0xcfa
  404bd4:	add	x3, x3, #0x729
  404bd8:	mov	w2, #0x202                 	// #514
  404bdc:	bl	402b70 <__assert_fail@plt>
  404be0:	adrp	x1, 408000 <ferror@plt+0x5410>
  404be4:	add	x1, x1, #0x9b3
  404be8:	mov	w0, #0x1                   	// #1
  404bec:	mov	w2, #0x10000               	// #65536
  404bf0:	bl	402bc0 <err@plt>
  404bf4:	adrp	x1, 408000 <ferror@plt+0x5410>
  404bf8:	add	x1, x1, #0xa4f
  404bfc:	mov	w0, #0x1                   	// #1
  404c00:	bl	402bc0 <err@plt>
  404c04:	bl	4025f0 <geteuid@plt>
  404c08:	mov	w20, w0
  404c0c:	bl	402650 <getuid@plt>
  404c10:	cmp	w20, w0
  404c14:	b.eq	404c38 <ferror@plt+0x2048>  // b.none
  404c18:	bl	4029c0 <getgid@plt>
  404c1c:	bl	4028b0 <setgid@plt>
  404c20:	tbnz	w0, #31, 404c30 <ferror@plt+0x2040>
  404c24:	bl	402650 <getuid@plt>
  404c28:	bl	402550 <setuid@plt>
  404c2c:	tbz	w0, #31, 404c38 <ferror@plt+0x2048>
  404c30:	mov	w0, #0x1                   	// #1
  404c34:	bl	402590 <exit@plt>
  404c38:	adrp	x8, 408000 <ferror@plt+0x5410>
  404c3c:	add	x8, x8, #0xa90
  404c40:	stur	x8, [x29, #-64]
  404c44:	cbnz	x24, 404c50 <ferror@plt+0x2060>
  404c48:	mov	w8, #0x1                   	// #1
  404c4c:	b	404c60 <ferror@plt+0x2070>
  404c50:	adrp	x8, 408000 <ferror@plt+0x5410>
  404c54:	add	x8, x8, #0xa97
  404c58:	stp	x8, x24, [x29, #-56]
  404c5c:	mov	w8, #0x3                   	// #3
  404c60:	cbz	x25, 404c80 <ferror@plt+0x2090>
  404c64:	adrp	x10, 408000 <ferror@plt+0x5410>
  404c68:	add	x10, x10, #0xa9a
  404c6c:	sub	x11, x29, #0x40
  404c70:	add	w9, w8, #0x1
  404c74:	str	x10, [x11, w8, uxtw #3]
  404c78:	add	w8, w8, #0x2
  404c7c:	str	x25, [x11, w9, uxtw #3]
  404c80:	sub	x9, x29, #0x40
  404c84:	add	x8, x9, w8, uxtw #3
  404c88:	stp	x19, xzr, [x8]
  404c8c:	ldur	x0, [x29, #-64]
  404c90:	sub	x1, x29, #0x40
  404c94:	bl	4028f0 <execvp@plt>
  404c98:	bl	402b80 <__errno_location@plt>
  404c9c:	ldr	w8, [x0]
  404ca0:	adrp	x1, 408000 <ferror@plt+0x5410>
  404ca4:	add	x1, x1, #0xa9d
  404ca8:	mov	w2, #0x5                   	// #5
  404cac:	cmp	w8, #0x2
  404cb0:	mov	w8, #0x7e                  	// #126
  404cb4:	mov	x0, xzr
  404cb8:	cinc	w19, w8, eq  // eq = none
  404cbc:	bl	402af0 <dcgettext@plt>
  404cc0:	ldur	x2, [x29, #-64]
  404cc4:	mov	x1, x0
  404cc8:	mov	w0, w19
  404ccc:	bl	402bc0 <err@plt>
  404cd0:	stp	x29, x30, [sp, #-32]!
  404cd4:	adrp	x8, 41a000 <ferror@plt+0x17410>
  404cd8:	stp	x20, x19, [sp, #16]
  404cdc:	ldr	x20, [x8, #936]
  404ce0:	mov	x29, sp
  404ce4:	bl	402b80 <__errno_location@plt>
  404ce8:	mov	x19, x0
  404cec:	str	wzr, [x0]
  404cf0:	mov	x0, x20
  404cf4:	bl	402bf0 <ferror@plt>
  404cf8:	cbnz	w0, 404d98 <ferror@plt+0x21a8>
  404cfc:	mov	x0, x20
  404d00:	bl	402a80 <fflush@plt>
  404d04:	cbz	w0, 404d58 <ferror@plt+0x2168>
  404d08:	ldr	w20, [x19]
  404d0c:	cmp	w20, #0x9
  404d10:	b.eq	404d1c <ferror@plt+0x212c>  // b.none
  404d14:	cmp	w20, #0x20
  404d18:	b.ne	404db0 <ferror@plt+0x21c0>  // b.any
  404d1c:	adrp	x8, 41a000 <ferror@plt+0x17410>
  404d20:	ldr	x20, [x8, #912]
  404d24:	str	wzr, [x19]
  404d28:	mov	x0, x20
  404d2c:	bl	402bf0 <ferror@plt>
  404d30:	cbnz	w0, 404dd8 <ferror@plt+0x21e8>
  404d34:	mov	x0, x20
  404d38:	bl	402a80 <fflush@plt>
  404d3c:	cbz	w0, 404d78 <ferror@plt+0x2188>
  404d40:	ldr	w8, [x19]
  404d44:	cmp	w8, #0x9
  404d48:	b.ne	404dd8 <ferror@plt+0x21e8>  // b.any
  404d4c:	ldp	x20, x19, [sp, #16]
  404d50:	ldp	x29, x30, [sp], #32
  404d54:	ret
  404d58:	mov	x0, x20
  404d5c:	bl	402700 <fileno@plt>
  404d60:	tbnz	w0, #31, 404d08 <ferror@plt+0x2118>
  404d64:	bl	4025b0 <dup@plt>
  404d68:	tbnz	w0, #31, 404d08 <ferror@plt+0x2118>
  404d6c:	bl	402860 <close@plt>
  404d70:	cbnz	w0, 404d08 <ferror@plt+0x2118>
  404d74:	b	404d1c <ferror@plt+0x212c>
  404d78:	mov	x0, x20
  404d7c:	bl	402700 <fileno@plt>
  404d80:	tbnz	w0, #31, 404d40 <ferror@plt+0x2150>
  404d84:	bl	4025b0 <dup@plt>
  404d88:	tbnz	w0, #31, 404d40 <ferror@plt+0x2150>
  404d8c:	bl	402860 <close@plt>
  404d90:	cbnz	w0, 404d40 <ferror@plt+0x2150>
  404d94:	b	404d4c <ferror@plt+0x215c>
  404d98:	adrp	x1, 407000 <ferror@plt+0x4410>
  404d9c:	add	x1, x1, #0xc5a
  404da0:	mov	w2, #0x5                   	// #5
  404da4:	mov	x0, xzr
  404da8:	bl	402af0 <dcgettext@plt>
  404dac:	b	404dc8 <ferror@plt+0x21d8>
  404db0:	adrp	x1, 407000 <ferror@plt+0x4410>
  404db4:	add	x1, x1, #0xc5a
  404db8:	mov	w2, #0x5                   	// #5
  404dbc:	mov	x0, xzr
  404dc0:	bl	402af0 <dcgettext@plt>
  404dc4:	cbnz	w20, 404dd4 <ferror@plt+0x21e4>
  404dc8:	bl	402ab0 <warnx@plt>
  404dcc:	mov	w0, #0x1                   	// #1
  404dd0:	bl	402540 <_exit@plt>
  404dd4:	bl	402920 <warn@plt>
  404dd8:	mov	w0, #0x1                   	// #1
  404ddc:	bl	402540 <_exit@plt>
  404de0:	sub	sp, sp, #0x100
  404de4:	stp	x29, x30, [sp, #240]
  404de8:	add	x29, sp, #0xf0
  404dec:	mov	x8, #0xffffffffffffffd0    	// #-48
  404df0:	mov	x9, sp
  404df4:	sub	x10, x29, #0x70
  404df8:	movk	x8, #0xff80, lsl #32
  404dfc:	add	x11, x29, #0x10
  404e00:	add	x9, x9, #0x80
  404e04:	add	x10, x10, #0x30
  404e08:	stp	x9, x8, [x29, #-16]
  404e0c:	stp	x11, x10, [x29, #-32]
  404e10:	stp	x2, x3, [x29, #-112]
  404e14:	stp	x4, x5, [x29, #-96]
  404e18:	stp	x6, x7, [x29, #-80]
  404e1c:	stp	q1, q2, [sp, #16]
  404e20:	str	q0, [sp]
  404e24:	ldp	q0, q1, [x29, #-32]
  404e28:	sub	x2, x29, #0x40
  404e2c:	stp	q3, q4, [sp, #48]
  404e30:	stp	q5, q6, [sp, #80]
  404e34:	str	q7, [sp, #112]
  404e38:	stp	q0, q1, [x29, #-64]
  404e3c:	bl	402a00 <vasprintf@plt>
  404e40:	tbnz	w0, #31, 404e50 <ferror@plt+0x2260>
  404e44:	ldp	x29, x30, [sp, #240]
  404e48:	add	sp, sp, #0x100
  404e4c:	ret
  404e50:	adrp	x1, 408000 <ferror@plt+0x5410>
  404e54:	add	x1, x1, #0x5e0
  404e58:	mov	w0, #0x1                   	// #1
  404e5c:	bl	402bc0 <err@plt>
  404e60:	stp	x29, x30, [sp, #-32]!
  404e64:	str	x19, [sp, #16]
  404e68:	adrp	x19, 41a000 <ferror@plt+0x17410>
  404e6c:	ldr	x0, [x19, #968]
  404e70:	mov	x29, sp
  404e74:	cbz	x0, 404e84 <ferror@plt+0x2294>
  404e78:	ldr	x19, [sp, #16]
  404e7c:	ldp	x29, x30, [sp], #32
  404e80:	ret
  404e84:	bl	402740 <mnt_new_table@plt>
  404e88:	str	x0, [x19, #968]
  404e8c:	cbz	x0, 404e78 <ferror@plt+0x2288>
  404e90:	adrp	x1, 404000 <ferror@plt+0x1410>
  404e94:	add	x1, x1, #0xed0
  404e98:	bl	402510 <mnt_table_set_parser_errcb@plt>
  404e9c:	adrp	x8, 41a000 <ferror@plt+0x17410>
  404ea0:	ldr	x0, [x19, #968]
  404ea4:	ldr	x1, [x8, #960]
  404ea8:	bl	4029e0 <mnt_table_set_cache@plt>
  404eac:	ldr	x0, [x19, #968]
  404eb0:	mov	x1, xzr
  404eb4:	bl	402b60 <mnt_table_parse_fstab@plt>
  404eb8:	ldr	x8, [x19, #968]
  404ebc:	cmp	w0, #0x0
  404ec0:	csel	x0, x8, xzr, eq  // eq = none
  404ec4:	ldr	x19, [sp, #16]
  404ec8:	ldp	x29, x30, [sp], #32
  404ecc:	ret
  404ed0:	cbz	x1, 404f10 <ferror@plt+0x2320>
  404ed4:	stp	x29, x30, [sp, #-32]!
  404ed8:	stp	x20, x19, [sp, #16]
  404edc:	mov	x20, x1
  404ee0:	adrp	x1, 408000 <ferror@plt+0x5410>
  404ee4:	mov	w19, w2
  404ee8:	add	x1, x1, #0xb1c
  404eec:	mov	w2, #0x5                   	// #5
  404ef0:	mov	x0, xzr
  404ef4:	mov	x29, sp
  404ef8:	bl	402af0 <dcgettext@plt>
  404efc:	mov	x1, x20
  404f00:	mov	w2, w19
  404f04:	bl	402ab0 <warnx@plt>
  404f08:	ldp	x20, x19, [sp, #16]
  404f0c:	ldp	x29, x30, [sp], #32
  404f10:	mov	w0, #0x1                   	// #1
  404f14:	ret
  404f18:	stp	x29, x30, [sp, #-32]!
  404f1c:	str	x19, [sp, #16]
  404f20:	adrp	x19, 41a000 <ferror@plt+0x17410>
  404f24:	ldr	x0, [x19, #976]
  404f28:	mov	x29, sp
  404f2c:	cbz	x0, 404f3c <ferror@plt+0x234c>
  404f30:	ldr	x19, [sp, #16]
  404f34:	ldp	x29, x30, [sp], #32
  404f38:	ret
  404f3c:	bl	402740 <mnt_new_table@plt>
  404f40:	str	x0, [x19, #976]
  404f44:	cbz	x0, 404f30 <ferror@plt+0x2340>
  404f48:	adrp	x8, 41a000 <ferror@plt+0x17410>
  404f4c:	ldr	x1, [x8, #960]
  404f50:	bl	4029e0 <mnt_table_set_cache@plt>
  404f54:	ldr	x0, [x19, #976]
  404f58:	adrp	x1, 404000 <ferror@plt+0x1410>
  404f5c:	add	x1, x1, #0xed0
  404f60:	bl	402510 <mnt_table_set_parser_errcb@plt>
  404f64:	ldr	x0, [x19, #976]
  404f68:	mov	x1, xzr
  404f6c:	bl	4027d0 <mnt_table_parse_swaps@plt>
  404f70:	ldr	x8, [x19, #976]
  404f74:	cmp	w0, #0x0
  404f78:	csel	x0, x8, xzr, eq  // eq = none
  404f7c:	ldr	x19, [sp, #16]
  404f80:	ldp	x29, x30, [sp], #32
  404f84:	ret
  404f88:	stp	x29, x30, [sp, #-32]!
  404f8c:	str	x19, [sp, #16]
  404f90:	adrp	x19, 41a000 <ferror@plt+0x17410>
  404f94:	add	x19, x19, #0x3c8
  404f98:	ldr	x0, [x19, #8]
  404f9c:	mov	x29, sp
  404fa0:	bl	4025a0 <mnt_unref_table@plt>
  404fa4:	ldr	x0, [x19]
  404fa8:	ldr	x19, [sp, #16]
  404fac:	ldp	x29, x30, [sp], #32
  404fb0:	b	4025a0 <mnt_unref_table@plt>
  404fb4:	cbz	x0, 404fd0 <ferror@plt+0x23e0>
  404fb8:	stp	x29, x30, [sp, #-16]!
  404fbc:	mov	x29, sp
  404fc0:	bl	402b00 <mnt_fs_is_swaparea@plt>
  404fc4:	cmp	w0, #0x0
  404fc8:	cset	w0, ne  // ne = any
  404fcc:	ldp	x29, x30, [sp], #16
  404fd0:	ret
  404fd4:	stp	x29, x30, [sp, #-32]!
  404fd8:	stp	x20, x19, [sp, #16]
  404fdc:	adrp	x20, 41a000 <ferror@plt+0x17410>
  404fe0:	ldr	x8, [x20, #976]
  404fe4:	mov	x19, x0
  404fe8:	mov	x29, sp
  404fec:	cbz	x8, 405014 <ferror@plt+0x2424>
  404ff0:	mov	w2, #0x1                   	// #1
  404ff4:	mov	x0, x8
  404ff8:	mov	x1, x19
  404ffc:	bl	402620 <mnt_table_find_source@plt>
  405000:	cmp	x0, #0x0
  405004:	cset	w0, ne  // ne = any
  405008:	ldp	x20, x19, [sp, #16]
  40500c:	ldp	x29, x30, [sp], #32
  405010:	ret
  405014:	bl	402740 <mnt_new_table@plt>
  405018:	str	x0, [x20, #976]
  40501c:	cbz	x0, 405008 <ferror@plt+0x2418>
  405020:	adrp	x8, 41a000 <ferror@plt+0x17410>
  405024:	ldr	x1, [x8, #960]
  405028:	bl	4029e0 <mnt_table_set_cache@plt>
  40502c:	ldr	x0, [x20, #976]
  405030:	adrp	x1, 404000 <ferror@plt+0x1410>
  405034:	add	x1, x1, #0xed0
  405038:	bl	402510 <mnt_table_set_parser_errcb@plt>
  40503c:	ldr	x0, [x20, #976]
  405040:	mov	x1, xzr
  405044:	bl	4027d0 <mnt_table_parse_swaps@plt>
  405048:	mov	w8, w0
  40504c:	mov	w0, wzr
  405050:	cbnz	w8, 405008 <ferror@plt+0x2418>
  405054:	ldr	x8, [x20, #976]
  405058:	cbnz	x8, 404ff0 <ferror@plt+0x2400>
  40505c:	b	405008 <ferror@plt+0x2418>
  405060:	stp	x29, x30, [sp, #-32]!
  405064:	adrp	x1, 408000 <ferror@plt+0x5410>
  405068:	str	x19, [sp, #16]
  40506c:	mov	x19, x0
  405070:	add	x1, x1, #0xafe
  405074:	mov	w2, #0x5                   	// #5
  405078:	mov	x0, xzr
  40507c:	mov	x29, sp
  405080:	bl	402af0 <dcgettext@plt>
  405084:	mov	x1, x19
  405088:	bl	402ab0 <warnx@plt>
  40508c:	ldr	x19, [sp, #16]
  405090:	mov	w0, #0xffffffff            	// #-1
  405094:	ldp	x29, x30, [sp], #32
  405098:	ret
  40509c:	stp	x29, x30, [sp, #-48]!
  4050a0:	str	x21, [sp, #16]
  4050a4:	adrp	x21, 41a000 <ferror@plt+0x17410>
  4050a8:	add	x21, x21, #0x3d8
  4050ac:	stp	x20, x19, [sp, #32]
  4050b0:	mov	x19, x0
  4050b4:	ldp	x0, x8, [x21]
  4050b8:	mov	x29, sp
  4050bc:	add	x8, x8, #0x1
  4050c0:	lsl	x20, x8, #3
  4050c4:	mov	x1, x20
  4050c8:	str	x8, [x21, #8]
  4050cc:	bl	402810 <realloc@plt>
  4050d0:	cbz	x20, 4050d8 <ferror@plt+0x24e8>
  4050d4:	cbz	x0, 4050f8 <ferror@plt+0x2508>
  4050d8:	ldr	x8, [x21, #8]
  4050dc:	str	x0, [x21]
  4050e0:	ldr	x21, [sp, #16]
  4050e4:	add	x8, x0, x8, lsl #3
  4050e8:	stur	x19, [x8, #-8]
  4050ec:	ldp	x20, x19, [sp, #32]
  4050f0:	ldp	x29, x30, [sp], #48
  4050f4:	ret
  4050f8:	adrp	x1, 408000 <ferror@plt+0x5410>
  4050fc:	add	x1, x1, #0x9b3
  405100:	mov	w0, #0x1                   	// #1
  405104:	mov	x2, x20
  405108:	bl	402bc0 <err@plt>
  40510c:	adrp	x8, 41a000 <ferror@plt+0x17410>
  405110:	ldr	x8, [x8, #992]
  405114:	cmp	x8, x0
  405118:	b.ls	40512c <ferror@plt+0x253c>  // b.plast
  40511c:	adrp	x8, 41a000 <ferror@plt+0x17410>
  405120:	ldr	x8, [x8, #984]
  405124:	ldr	x0, [x8, x0, lsl #3]
  405128:	ret
  40512c:	mov	x0, xzr
  405130:	ret
  405134:	adrp	x8, 41a000 <ferror@plt+0x17410>
  405138:	ldr	x0, [x8, #992]
  40513c:	ret
  405140:	stp	x29, x30, [sp, #-48]!
  405144:	str	x21, [sp, #16]
  405148:	adrp	x21, 41a000 <ferror@plt+0x17410>
  40514c:	add	x21, x21, #0x3e8
  405150:	stp	x20, x19, [sp, #32]
  405154:	mov	x19, x0
  405158:	ldp	x0, x8, [x21]
  40515c:	mov	x29, sp
  405160:	add	x8, x8, #0x1
  405164:	lsl	x20, x8, #3
  405168:	mov	x1, x20
  40516c:	str	x8, [x21, #8]
  405170:	bl	402810 <realloc@plt>
  405174:	cbz	x20, 40517c <ferror@plt+0x258c>
  405178:	cbz	x0, 40519c <ferror@plt+0x25ac>
  40517c:	ldr	x8, [x21, #8]
  405180:	str	x0, [x21]
  405184:	ldr	x21, [sp, #16]
  405188:	add	x8, x0, x8, lsl #3
  40518c:	stur	x19, [x8, #-8]
  405190:	ldp	x20, x19, [sp, #32]
  405194:	ldp	x29, x30, [sp], #48
  405198:	ret
  40519c:	adrp	x1, 408000 <ferror@plt+0x5410>
  4051a0:	add	x1, x1, #0x9b3
  4051a4:	mov	w0, #0x1                   	// #1
  4051a8:	mov	x2, x20
  4051ac:	bl	402bc0 <err@plt>
  4051b0:	adrp	x8, 41a000 <ferror@plt+0x17410>
  4051b4:	ldr	x8, [x8, #1008]
  4051b8:	cmp	x8, x0
  4051bc:	b.ls	4051d0 <ferror@plt+0x25e0>  // b.plast
  4051c0:	adrp	x8, 41a000 <ferror@plt+0x17410>
  4051c4:	ldr	x8, [x8, #1000]
  4051c8:	ldr	x0, [x8, x0, lsl #3]
  4051cc:	ret
  4051d0:	mov	x0, xzr
  4051d4:	ret
  4051d8:	adrp	x8, 41a000 <ferror@plt+0x17410>
  4051dc:	ldr	x0, [x8, #1008]
  4051e0:	ret
  4051e4:	sub	sp, sp, #0x40
  4051e8:	adrp	x8, 408000 <ferror@plt+0x5410>
  4051ec:	add	x8, x8, #0xb50
  4051f0:	ldr	q0, [x8]
  4051f4:	stp	x29, x30, [sp, #32]
  4051f8:	add	x29, sp, #0x20
  4051fc:	stp	x20, x19, [sp, #48]
  405200:	mov	x20, x0
  405204:	stur	xzr, [x29, #-8]
  405208:	str	q0, [sp]
  40520c:	bl	402630 <blkid_new_probe_from_filename@plt>
  405210:	mov	x19, x0
  405214:	cbz	x0, 405278 <ferror@plt+0x2688>
  405218:	mov	w1, #0x1                   	// #1
  40521c:	mov	x0, x19
  405220:	bl	402640 <blkid_probe_enable_superblocks@plt>
  405224:	mov	w1, #0x10a                 	// #266
  405228:	mov	x0, x19
  40522c:	bl	4027e0 <blkid_probe_set_superblocks_flags@plt>
  405230:	mov	x2, sp
  405234:	mov	w1, #0x2                   	// #2
  405238:	mov	x0, x19
  40523c:	bl	402890 <blkid_probe_filter_superblocks_type@plt>
  405240:	mov	x0, x19
  405244:	bl	4026c0 <blkid_do_safeprobe@plt>
  405248:	add	w8, w0, #0x2
  40524c:	cmp	w8, #0x3
  405250:	b.hi	405328 <ferror@plt+0x2738>  // b.pmore
  405254:	adrp	x9, 408000 <ferror@plt+0x5410>
  405258:	add	x9, x9, #0xb48
  40525c:	adr	x10, 40526c <ferror@plt+0x267c>
  405260:	ldrb	w11, [x9, x8]
  405264:	add	x10, x10, x11, lsl #2
  405268:	br	x10
  40526c:	adrp	x1, 408000 <ferror@plt+0x5410>
  405270:	add	x1, x1, #0xb7b
  405274:	b	405314 <ferror@plt+0x2724>
  405278:	adrp	x1, 408000 <ferror@plt+0x5410>
  40527c:	add	x1, x1, #0xb60
  405280:	mov	w2, #0x5                   	// #5
  405284:	bl	402af0 <dcgettext@plt>
  405288:	mov	x1, x20
  40528c:	bl	402920 <warn@plt>
  405290:	b	405334 <ferror@plt+0x2744>
  405294:	adrp	x1, 408000 <ferror@plt+0x5410>
  405298:	add	x1, x1, #0xb60
  40529c:	mov	w2, #0x5                   	// #5
  4052a0:	mov	x0, xzr
  4052a4:	bl	402af0 <dcgettext@plt>
  4052a8:	mov	x1, x20
  4052ac:	bl	402920 <warn@plt>
  4052b0:	b	405328 <ferror@plt+0x2738>
  4052b4:	adrp	x1, 408000 <ferror@plt+0x5410>
  4052b8:	add	x1, x1, #0xbc6
  4052bc:	sub	x2, x29, #0x8
  4052c0:	mov	x0, x19
  4052c4:	mov	x3, xzr
  4052c8:	bl	4025d0 <blkid_probe_lookup_value@plt>
  4052cc:	cbnz	w0, 405334 <ferror@plt+0x2744>
  4052d0:	ldur	x0, [x29, #-8]
  4052d4:	cbz	x0, 405334 <ferror@plt+0x2744>
  4052d8:	adrp	x1, 407000 <ferror@plt+0x4410>
  4052dc:	add	x1, x1, #0xc27
  4052e0:	bl	402910 <strcmp@plt>
  4052e4:	cbz	w0, 405334 <ferror@plt+0x2744>
  4052e8:	adrp	x1, 408000 <ferror@plt+0x5410>
  4052ec:	add	x1, x1, #0xbce
  4052f0:	mov	w2, #0x5                   	// #5
  4052f4:	mov	x0, xzr
  4052f8:	bl	402af0 <dcgettext@plt>
  4052fc:	ldur	x2, [x29, #-8]
  405300:	mov	x1, x20
  405304:	bl	402ab0 <warnx@plt>
  405308:	b	405328 <ferror@plt+0x2738>
  40530c:	adrp	x1, 408000 <ferror@plt+0x5410>
  405310:	add	x1, x1, #0xba7
  405314:	mov	w2, #0x5                   	// #5
  405318:	mov	x0, xzr
  40531c:	bl	402af0 <dcgettext@plt>
  405320:	mov	x1, x20
  405324:	bl	402ab0 <warnx@plt>
  405328:	mov	x0, x19
  40532c:	bl	402a60 <blkid_free_probe@plt>
  405330:	mov	x19, xzr
  405334:	mov	x0, x19
  405338:	ldp	x20, x19, [sp, #48]
  40533c:	ldp	x29, x30, [sp, #32]
  405340:	add	sp, sp, #0x40
  405344:	ret
  405348:	sub	sp, sp, #0x90
  40534c:	mov	w1, w0
  405350:	mov	x2, sp
  405354:	mov	w0, wzr
  405358:	stp	x29, x30, [sp, #128]
  40535c:	add	x29, sp, #0x80
  405360:	bl	402ae0 <__fxstat@plt>
  405364:	ldr	w8, [sp, #16]
  405368:	cmp	w0, #0x0
  40536c:	ldp	x29, x30, [sp, #128]
  405370:	cset	w9, eq  // eq = none
  405374:	and	w8, w8, #0xf000
  405378:	cmp	w8, #0x6, lsl #12
  40537c:	cset	w8, eq  // eq = none
  405380:	and	w0, w9, w8
  405384:	add	sp, sp, #0x90
  405388:	ret
  40538c:	sub	sp, sp, #0x50
  405390:	mov	w1, #0x400                 	// #1024
  405394:	mov	w2, wzr
  405398:	stp	x29, x30, [sp, #16]
  40539c:	str	x23, [sp, #32]
  4053a0:	stp	x22, x21, [sp, #48]
  4053a4:	stp	x20, x19, [sp, #64]
  4053a8:	add	x29, sp, #0x10
  4053ac:	mov	w19, w0
  4053b0:	mov	w20, #0x400                 	// #1024
  4053b4:	bl	4026d0 <lseek@plt>
  4053b8:	mov	x21, xzr
  4053bc:	tbnz	x0, #63, 405410 <ferror@plt+0x2820>
  4053c0:	mov	w22, #0x400                 	// #1024
  4053c4:	mov	x23, #0x7ffffffffffffffe    	// #9223372036854775806
  4053c8:	sub	x1, x29, #0x4
  4053cc:	mov	w2, #0x1                   	// #1
  4053d0:	mov	w0, w19
  4053d4:	bl	402ac0 <read@plt>
  4053d8:	cmp	x0, #0x0
  4053dc:	b.le	40543c <ferror@plt+0x284c>
  4053e0:	cmn	x22, #0x1
  4053e4:	b.eq	405498 <ferror@plt+0x28a8>  // b.none
  4053e8:	lsl	x8, x22, #1
  4053ec:	cmp	x22, x23
  4053f0:	csinv	x20, x8, xzr, ls  // ls = plast
  4053f4:	mov	w0, w19
  4053f8:	mov	x1, x20
  4053fc:	mov	w2, wzr
  405400:	bl	4026d0 <lseek@plt>
  405404:	mov	x21, x22
  405408:	mov	x22, x20
  40540c:	tbz	x0, #63, 4053c8 <ferror@plt+0x27d8>
  405410:	mov	x22, x20
  405414:	b	40543c <ferror@plt+0x284c>
  405418:	add	x1, x29, #0x18
  40541c:	mov	w2, #0x1                   	// #1
  405420:	mov	w0, w19
  405424:	bl	402ac0 <read@plt>
  405428:	cmp	x0, #0x0
  40542c:	cset	w8, gt
  405430:	cmp	x8, #0x0
  405434:	csel	x22, x20, x22, eq  // eq = none
  405438:	csel	x21, x21, x20, eq  // eq = none
  40543c:	sub	x8, x22, #0x1
  405440:	cmp	x21, x8
  405444:	b.cs	40546c <ferror@plt+0x287c>  // b.hs, b.nlast
  405448:	add	x8, x21, x22
  40544c:	lsr	x20, x8, #1
  405450:	mov	w0, w19
  405454:	mov	x1, x20
  405458:	mov	w2, wzr
  40545c:	bl	4026d0 <lseek@plt>
  405460:	tbz	x0, #63, 405418 <ferror@plt+0x2828>
  405464:	mov	x8, xzr
  405468:	b	405430 <ferror@plt+0x2840>
  40546c:	mov	w0, w19
  405470:	mov	x1, xzr
  405474:	mov	w2, wzr
  405478:	bl	4026d0 <lseek@plt>
  40547c:	tbnz	x0, #63, 405490 <ferror@plt+0x28a0>
  405480:	add	x1, x29, #0x1c
  405484:	mov	w2, #0x1                   	// #1
  405488:	mov	w0, w19
  40548c:	bl	402ac0 <read@plt>
  405490:	add	x0, x21, #0x1
  405494:	b	40549c <ferror@plt+0x28ac>
  405498:	mov	x0, #0xffffffffffffffff    	// #-1
  40549c:	ldp	x20, x19, [sp, #64]
  4054a0:	ldp	x22, x21, [sp, #48]
  4054a4:	ldr	x23, [sp, #32]
  4054a8:	ldp	x29, x30, [sp, #16]
  4054ac:	add	sp, sp, #0x50
  4054b0:	ret
  4054b4:	sub	sp, sp, #0xa0
  4054b8:	stp	x20, x19, [sp, #144]
  4054bc:	mov	x19, x1
  4054c0:	mov	w1, #0x1272                	// #4722
  4054c4:	movk	w1, #0x8008, lsl #16
  4054c8:	mov	x2, x19
  4054cc:	stp	x29, x30, [sp, #128]
  4054d0:	add	x29, sp, #0x80
  4054d4:	mov	w20, w0
  4054d8:	bl	402bd0 <ioctl@plt>
  4054dc:	tbnz	w0, #31, 4054f4 <ferror@plt+0x2904>
  4054e0:	mov	w0, wzr
  4054e4:	ldp	x20, x19, [sp, #144]
  4054e8:	ldp	x29, x30, [sp, #128]
  4054ec:	add	sp, sp, #0xa0
  4054f0:	ret
  4054f4:	mov	x2, sp
  4054f8:	mov	w1, #0x1260                	// #4704
  4054fc:	mov	w0, w20
  405500:	bl	402bd0 <ioctl@plt>
  405504:	tbnz	w0, #31, 405518 <ferror@plt+0x2928>
  405508:	ldr	x8, [sp]
  40550c:	mov	w0, wzr
  405510:	lsl	x8, x8, #9
  405514:	b	405584 <ferror@plt+0x2994>
  405518:	mov	w1, #0x204                 	// #516
  40551c:	mov	x2, sp
  405520:	movk	w1, #0x8020, lsl #16
  405524:	mov	w0, w20
  405528:	bl	402bd0 <ioctl@plt>
  40552c:	tbnz	w0, #31, 405540 <ferror@plt+0x2950>
  405530:	ldr	w8, [sp]
  405534:	mov	w0, wzr
  405538:	lsl	x8, x8, #9
  40553c:	b	405584 <ferror@plt+0x2994>
  405540:	mov	x2, sp
  405544:	mov	w0, wzr
  405548:	mov	w1, w20
  40554c:	bl	402ae0 <__fxstat@plt>
  405550:	ldr	w8, [sp, #16]
  405554:	and	w8, w8, #0xf000
  405558:	cbnz	w0, 40556c <ferror@plt+0x297c>
  40555c:	cmp	w8, #0x8, lsl #12
  405560:	b.ne	40556c <ferror@plt+0x297c>  // b.any
  405564:	ldr	x8, [sp, #48]
  405568:	b	405580 <ferror@plt+0x2990>
  40556c:	cmp	w8, #0x6, lsl #12
  405570:	b.ne	405598 <ferror@plt+0x29a8>  // b.any
  405574:	mov	w0, w20
  405578:	bl	40538c <ferror@plt+0x279c>
  40557c:	mov	x8, x0
  405580:	mov	w0, wzr
  405584:	str	x8, [x19]
  405588:	ldp	x20, x19, [sp, #144]
  40558c:	ldp	x29, x30, [sp, #128]
  405590:	add	sp, sp, #0xa0
  405594:	ret
  405598:	mov	w0, #0xffffffff            	// #-1
  40559c:	ldp	x20, x19, [sp, #144]
  4055a0:	ldp	x29, x30, [sp, #128]
  4055a4:	add	sp, sp, #0xa0
  4055a8:	ret
  4055ac:	stp	x29, x30, [sp, #-32]!
  4055b0:	mov	x29, sp
  4055b4:	str	x19, [sp, #16]
  4055b8:	mov	x19, x1
  4055bc:	add	x1, x29, #0x18
  4055c0:	bl	4054b4 <ferror@plt+0x28c4>
  4055c4:	cbz	w0, 4055d8 <ferror@plt+0x29e8>
  4055c8:	mov	w0, #0xffffffff            	// #-1
  4055cc:	ldr	x19, [sp, #16]
  4055d0:	ldp	x29, x30, [sp], #32
  4055d4:	ret
  4055d8:	ldr	x8, [x29, #24]
  4055dc:	lsr	x8, x8, #9
  4055e0:	str	x8, [x19]
  4055e4:	ldr	x19, [sp, #16]
  4055e8:	ldp	x29, x30, [sp], #32
  4055ec:	ret
  4055f0:	stp	x29, x30, [sp, #-16]!
  4055f4:	mov	x2, x1
  4055f8:	mov	w1, #0x1268                	// #4712
  4055fc:	mov	x29, sp
  405600:	bl	402bd0 <ioctl@plt>
  405604:	asr	w0, w0, #31
  405608:	ldp	x29, x30, [sp], #16
  40560c:	ret
  405610:	sub	sp, sp, #0x20
  405614:	str	x1, [sp, #8]
  405618:	add	x2, sp, #0x8
  40561c:	mov	w1, #0x127b                	// #4731
  405620:	stp	x29, x30, [sp, #16]
  405624:	add	x29, sp, #0x10
  405628:	bl	402bd0 <ioctl@plt>
  40562c:	ldp	x29, x30, [sp, #16]
  405630:	asr	w0, w0, #31
  405634:	add	sp, sp, #0x20
  405638:	ret
  40563c:	sub	sp, sp, #0x20
  405640:	stp	x29, x30, [sp, #16]
  405644:	add	x29, sp, #0x10
  405648:	sub	x2, x29, #0x4
  40564c:	mov	w1, #0x127a                	// #4730
  405650:	bl	402bd0 <ioctl@plt>
  405654:	ldur	w8, [x29, #-4]
  405658:	cmp	w0, #0x0
  40565c:	ldp	x29, x30, [sp, #16]
  405660:	cset	w9, ge  // ge = tcont
  405664:	cmp	w8, #0x0
  405668:	cset	w8, ne  // ne = any
  40566c:	and	w0, w9, w8
  405670:	add	sp, sp, #0x20
  405674:	ret
  405678:	sub	sp, sp, #0xb0
  40567c:	stp	x29, x30, [sp, #128]
  405680:	stp	x20, x19, [sp, #160]
  405684:	ldr	w8, [x0, #16]
  405688:	mov	x20, x1
  40568c:	orr	w9, w2, #0x80
  405690:	str	x21, [sp, #144]
  405694:	and	w8, w8, #0xf000
  405698:	cmp	w8, #0x6, lsl #12
  40569c:	mov	x21, x0
  4056a0:	csel	w1, w9, w2, eq  // eq = none
  4056a4:	mov	x0, x20
  4056a8:	add	x29, sp, #0x80
  4056ac:	bl	402730 <open@plt>
  4056b0:	mov	w19, w0
  4056b4:	tbnz	w0, #31, 405750 <ferror@plt+0x2b60>
  4056b8:	mov	x2, sp
  4056bc:	mov	w0, wzr
  4056c0:	mov	w1, w19
  4056c4:	bl	402ae0 <__fxstat@plt>
  4056c8:	tbnz	w0, #31, 405738 <ferror@plt+0x2b48>
  4056cc:	ldr	x8, [sp]
  4056d0:	ldr	x9, [x21]
  4056d4:	cmp	x8, x9
  4056d8:	b.ne	405738 <ferror@plt+0x2b48>  // b.any
  4056dc:	ldr	x8, [sp, #8]
  4056e0:	ldr	x9, [x21, #8]
  4056e4:	cmp	x8, x9
  4056e8:	b.ne	405738 <ferror@plt+0x2b48>  // b.any
  4056ec:	ldr	w8, [x21, #16]
  4056f0:	and	w8, w8, #0xf000
  4056f4:	cmp	w8, #0x6, lsl #12
  4056f8:	b.ne	405750 <ferror@plt+0x2b60>  // b.any
  4056fc:	mov	x2, sp
  405700:	mov	w1, #0x127a                	// #4730
  405704:	mov	w0, w19
  405708:	bl	402bd0 <ioctl@plt>
  40570c:	tbnz	w0, #31, 405750 <ferror@plt+0x2b60>
  405710:	ldr	w8, [sp]
  405714:	cbz	w8, 405750 <ferror@plt+0x2b60>
  405718:	adrp	x1, 408000 <ferror@plt+0x5410>
  40571c:	add	x1, x1, #0xc70
  405720:	mov	w2, #0x5                   	// #5
  405724:	mov	x0, xzr
  405728:	bl	402af0 <dcgettext@plt>
  40572c:	mov	x1, x20
  405730:	bl	402ab0 <warnx@plt>
  405734:	b	405750 <ferror@plt+0x2b60>
  405738:	mov	w0, w19
  40573c:	bl	402860 <close@plt>
  405740:	bl	402b80 <__errno_location@plt>
  405744:	mov	w8, #0x4d                  	// #77
  405748:	str	w8, [x0]
  40574c:	mov	w19, #0xffffffff            	// #-1
  405750:	mov	w0, w19
  405754:	ldp	x20, x19, [sp, #160]
  405758:	ldr	x21, [sp, #144]
  40575c:	ldp	x29, x30, [sp, #128]
  405760:	add	sp, sp, #0xb0
  405764:	ret
  405768:	stp	x29, x30, [sp, #-16]!
  40576c:	mov	w1, #0x5331                	// #21297
  405770:	mov	x2, xzr
  405774:	mov	x29, sp
  405778:	bl	402bd0 <ioctl@plt>
  40577c:	bic	w0, w0, w0, asr #31
  405780:	ldp	x29, x30, [sp], #16
  405784:	ret
  405788:	sub	sp, sp, #0x30
  40578c:	stp	x20, x19, [sp, #32]
  405790:	mov	x19, x2
  405794:	mov	x20, x1
  405798:	mov	x2, sp
  40579c:	mov	w1, #0x301                 	// #769
  4057a0:	stp	x29, x30, [sp, #16]
  4057a4:	add	x29, sp, #0x10
  4057a8:	bl	402bd0 <ioctl@plt>
  4057ac:	cbz	w0, 4057c4 <ferror@plt+0x2bd4>
  4057b0:	mov	w0, #0xffffffff            	// #-1
  4057b4:	ldp	x20, x19, [sp, #32]
  4057b8:	ldp	x29, x30, [sp, #16]
  4057bc:	add	sp, sp, #0x30
  4057c0:	ret
  4057c4:	ldrb	w8, [sp]
  4057c8:	str	w8, [x20]
  4057cc:	ldrb	w8, [sp, #1]
  4057d0:	str	w8, [x19]
  4057d4:	ldp	x20, x19, [sp, #32]
  4057d8:	ldp	x29, x30, [sp, #16]
  4057dc:	add	sp, sp, #0x30
  4057e0:	ret
  4057e4:	cmp	w0, #0x7f
  4057e8:	b.hi	405870 <ferror@plt+0x2c80>  // b.pmore
  4057ec:	adrp	x9, 408000 <ferror@plt+0x5410>
  4057f0:	mov	w8, w0
  4057f4:	add	x9, x9, #0xbf0
  4057f8:	adr	x10, 405810 <ferror@plt+0x2c20>
  4057fc:	ldrb	w11, [x9, x8]
  405800:	add	x10, x10, x11, lsl #2
  405804:	adrp	x0, 408000 <ferror@plt+0x5410>
  405808:	add	x0, x0, #0xcb5
  40580c:	br	x10
  405810:	adrp	x0, 408000 <ferror@plt+0x5410>
  405814:	add	x0, x0, #0xc8a
  405818:	ret
  40581c:	adrp	x0, 408000 <ferror@plt+0x5410>
  405820:	add	x0, x0, #0xc8f
  405824:	ret
  405828:	adrp	x0, 408000 <ferror@plt+0x5410>
  40582c:	add	x0, x0, #0xc97
  405830:	ret
  405834:	adrp	x0, 408000 <ferror@plt+0x5410>
  405838:	add	x0, x0, #0xca1
  40583c:	ret
  405840:	adrp	x0, 408000 <ferror@plt+0x5410>
  405844:	add	x0, x0, #0xca6
  405848:	ret
  40584c:	adrp	x0, 408000 <ferror@plt+0x5410>
  405850:	add	x0, x0, #0xcaa
  405854:	ret
  405858:	adrp	x0, 408000 <ferror@plt+0x5410>
  40585c:	add	x0, x0, #0xcb2
  405860:	ret
  405864:	adrp	x0, 408000 <ferror@plt+0x5410>
  405868:	add	x0, x0, #0xcc2
  40586c:	ret
  405870:	mov	x0, xzr
  405874:	ret
  405878:	adrp	x0, 408000 <ferror@plt+0x5410>
  40587c:	add	x0, x0, #0xcc7
  405880:	ret
  405884:	adrp	x0, 408000 <ferror@plt+0x5410>
  405888:	add	x0, x0, #0xccc
  40588c:	ret
  405890:	adrp	x0, 408000 <ferror@plt+0x5410>
  405894:	add	x0, x0, #0xcd6
  405898:	ret
  40589c:	adrp	x0, 408000 <ferror@plt+0x5410>
  4058a0:	add	x0, x0, #0xcda
  4058a4:	ret
  4058a8:	adrp	x0, 408000 <ferror@plt+0x5410>
  4058ac:	add	x0, x0, #0xcde
  4058b0:	ret
  4058b4:	adrp	x0, 408000 <ferror@plt+0x5410>
  4058b8:	add	x0, x0, #0xcba
  4058bc:	ret
  4058c0:	adrp	x8, 41a000 <ferror@plt+0x17410>
  4058c4:	str	w0, [x8, #904]
  4058c8:	ret
  4058cc:	sub	sp, sp, #0x70
  4058d0:	stp	x29, x30, [sp, #16]
  4058d4:	stp	x28, x27, [sp, #32]
  4058d8:	stp	x26, x25, [sp, #48]
  4058dc:	stp	x24, x23, [sp, #64]
  4058e0:	stp	x22, x21, [sp, #80]
  4058e4:	stp	x20, x19, [sp, #96]
  4058e8:	add	x29, sp, #0x10
  4058ec:	str	xzr, [x1]
  4058f0:	cbz	x0, 405934 <ferror@plt+0x2d44>
  4058f4:	ldrb	w22, [x0]
  4058f8:	mov	x20, x0
  4058fc:	cbz	x22, 405934 <ferror@plt+0x2d44>
  405900:	mov	x21, x2
  405904:	mov	x19, x1
  405908:	bl	402930 <__ctype_b_loc@plt>
  40590c:	ldr	x8, [x0]
  405910:	mov	x23, x0
  405914:	ldrh	w9, [x8, x22, lsl #1]
  405918:	tbz	w9, #13, 40592c <ferror@plt+0x2d3c>
  40591c:	add	x9, x20, #0x1
  405920:	ldrb	w22, [x9], #1
  405924:	ldrh	w10, [x8, x22, lsl #1]
  405928:	tbnz	w10, #13, 405920 <ferror@plt+0x2d30>
  40592c:	cmp	w22, #0x2d
  405930:	b.ne	405968 <ferror@plt+0x2d78>  // b.any
  405934:	mov	w22, #0xffffffea            	// #-22
  405938:	neg	w19, w22
  40593c:	bl	402b80 <__errno_location@plt>
  405940:	str	w19, [x0]
  405944:	mov	w0, w22
  405948:	ldp	x20, x19, [sp, #96]
  40594c:	ldp	x22, x21, [sp, #80]
  405950:	ldp	x24, x23, [sp, #64]
  405954:	ldp	x26, x25, [sp, #48]
  405958:	ldp	x28, x27, [sp, #32]
  40595c:	ldp	x29, x30, [sp, #16]
  405960:	add	sp, sp, #0x70
  405964:	ret
  405968:	bl	402b80 <__errno_location@plt>
  40596c:	mov	x24, x0
  405970:	str	wzr, [x0]
  405974:	add	x1, sp, #0x8
  405978:	mov	x0, x20
  40597c:	mov	w2, wzr
  405980:	mov	w3, wzr
  405984:	str	xzr, [sp, #8]
  405988:	bl	4027f0 <__strtoul_internal@plt>
  40598c:	ldr	x25, [sp, #8]
  405990:	ldr	w8, [x24]
  405994:	cmp	x25, x20
  405998:	b.eq	405b18 <ferror@plt+0x2f28>  // b.none
  40599c:	add	x9, x0, #0x1
  4059a0:	mov	x20, x0
  4059a4:	cmp	x9, #0x1
  4059a8:	b.hi	4059b0 <ferror@plt+0x2dc0>  // b.pmore
  4059ac:	cbnz	w8, 405b1c <ferror@plt+0x2f2c>
  4059b0:	cbz	x25, 405b28 <ferror@plt+0x2f38>
  4059b4:	ldrb	w8, [x25]
  4059b8:	cbz	w8, 405b28 <ferror@plt+0x2f38>
  4059bc:	mov	w27, wzr
  4059c0:	mov	x28, xzr
  4059c4:	b	4059d4 <ferror@plt+0x2de4>
  4059c8:	mov	x28, xzr
  4059cc:	str	x22, [sp, #8]
  4059d0:	mov	x25, x22
  4059d4:	ldrb	w8, [x25, #1]
  4059d8:	cmp	w8, #0x61
  4059dc:	b.le	405a0c <ferror@plt+0x2e1c>
  4059e0:	cmp	w8, #0x62
  4059e4:	b.eq	405a14 <ferror@plt+0x2e24>  // b.none
  4059e8:	cmp	w8, #0x69
  4059ec:	b.ne	405a24 <ferror@plt+0x2e34>  // b.any
  4059f0:	ldrb	w8, [x25, #2]
  4059f4:	orr	w8, w8, #0x20
  4059f8:	cmp	w8, #0x62
  4059fc:	b.ne	405a24 <ferror@plt+0x2e34>  // b.any
  405a00:	ldrb	w8, [x25, #3]
  405a04:	cbnz	w8, 405a24 <ferror@plt+0x2e34>
  405a08:	b	405b38 <ferror@plt+0x2f48>
  405a0c:	cmp	w8, #0x42
  405a10:	b.ne	405a20 <ferror@plt+0x2e30>  // b.any
  405a14:	ldrb	w8, [x25, #2]
  405a18:	cbnz	w8, 405a24 <ferror@plt+0x2e34>
  405a1c:	b	405b40 <ferror@plt+0x2f50>
  405a20:	cbz	w8, 405b38 <ferror@plt+0x2f48>
  405a24:	bl	4026f0 <localeconv@plt>
  405a28:	cbz	x0, 405a48 <ferror@plt+0x2e58>
  405a2c:	ldr	x22, [x0]
  405a30:	cbz	x22, 405a54 <ferror@plt+0x2e64>
  405a34:	mov	x0, x22
  405a38:	bl	402570 <strlen@plt>
  405a3c:	mov	x26, x0
  405a40:	mov	w8, #0x1                   	// #1
  405a44:	b	405a5c <ferror@plt+0x2e6c>
  405a48:	mov	w8, wzr
  405a4c:	mov	x22, xzr
  405a50:	b	405a58 <ferror@plt+0x2e68>
  405a54:	mov	w8, wzr
  405a58:	mov	x26, xzr
  405a5c:	cbnz	x28, 405934 <ferror@plt+0x2d44>
  405a60:	ldrb	w9, [x25]
  405a64:	eor	w8, w8, #0x1
  405a68:	cmp	w9, #0x0
  405a6c:	cset	w9, eq  // eq = none
  405a70:	orr	w8, w8, w9
  405a74:	tbnz	w8, #0, 405934 <ferror@plt+0x2d44>
  405a78:	mov	x0, x22
  405a7c:	mov	x1, x25
  405a80:	mov	x2, x26
  405a84:	bl	402780 <strncmp@plt>
  405a88:	cbnz	w0, 405934 <ferror@plt+0x2d44>
  405a8c:	add	x22, x25, x26
  405a90:	ldrb	w8, [x22]
  405a94:	cmp	w8, #0x30
  405a98:	b.ne	405aac <ferror@plt+0x2ebc>  // b.any
  405a9c:	ldrb	w8, [x22, #1]!
  405aa0:	add	w27, w27, #0x1
  405aa4:	cmp	w8, #0x30
  405aa8:	b.eq	405a9c <ferror@plt+0x2eac>  // b.none
  405aac:	ldr	x9, [x23]
  405ab0:	sxtb	x8, w8
  405ab4:	ldrh	w8, [x9, x8, lsl #1]
  405ab8:	tbz	w8, #11, 4059c8 <ferror@plt+0x2dd8>
  405abc:	add	x1, sp, #0x8
  405ac0:	mov	x0, x22
  405ac4:	mov	w2, wzr
  405ac8:	mov	w3, wzr
  405acc:	str	wzr, [x24]
  405ad0:	str	xzr, [sp, #8]
  405ad4:	bl	4027f0 <__strtoul_internal@plt>
  405ad8:	ldr	x25, [sp, #8]
  405adc:	ldr	w8, [x24]
  405ae0:	cmp	x25, x22
  405ae4:	b.eq	405b18 <ferror@plt+0x2f28>  // b.none
  405ae8:	add	x9, x0, #0x1
  405aec:	cmp	x9, #0x1
  405af0:	b.hi	405af8 <ferror@plt+0x2f08>  // b.pmore
  405af4:	cbnz	w8, 405b1c <ferror@plt+0x2f2c>
  405af8:	mov	x28, xzr
  405afc:	cbz	x0, 4059d4 <ferror@plt+0x2de4>
  405b00:	cbz	x25, 405934 <ferror@plt+0x2d44>
  405b04:	ldrb	w8, [x25]
  405b08:	mov	w22, #0xffffffea            	// #-22
  405b0c:	mov	x28, x0
  405b10:	cbnz	w8, 4059d4 <ferror@plt+0x2de4>
  405b14:	b	405938 <ferror@plt+0x2d48>
  405b18:	cbz	w8, 405934 <ferror@plt+0x2d44>
  405b1c:	neg	w22, w8
  405b20:	tbz	w22, #31, 405944 <ferror@plt+0x2d54>
  405b24:	b	405938 <ferror@plt+0x2d48>
  405b28:	mov	w22, wzr
  405b2c:	str	x20, [x19]
  405b30:	tbz	w22, #31, 405944 <ferror@plt+0x2d54>
  405b34:	b	405938 <ferror@plt+0x2d48>
  405b38:	mov	w24, #0x400                 	// #1024
  405b3c:	b	405b44 <ferror@plt+0x2f54>
  405b40:	mov	w24, #0x3e8                 	// #1000
  405b44:	ldrsb	w22, [x25]
  405b48:	adrp	x23, 408000 <ferror@plt+0x5410>
  405b4c:	add	x23, x23, #0xcf1
  405b50:	mov	w2, #0x9                   	// #9
  405b54:	mov	x0, x23
  405b58:	mov	w1, w22
  405b5c:	bl	402ad0 <memchr@plt>
  405b60:	cbnz	x0, 405b80 <ferror@plt+0x2f90>
  405b64:	adrp	x23, 408000 <ferror@plt+0x5410>
  405b68:	add	x23, x23, #0xcfa
  405b6c:	mov	w2, #0x9                   	// #9
  405b70:	mov	x0, x23
  405b74:	mov	w1, w22
  405b78:	bl	402ad0 <memchr@plt>
  405b7c:	cbz	x0, 405934 <ferror@plt+0x2d44>
  405b80:	sub	w8, w0, w23
  405b84:	adds	w8, w8, #0x1
  405b88:	b.cs	405bac <ferror@plt+0x2fbc>  // b.hs, b.nlast
  405b8c:	mvn	w9, w0
  405b90:	add	w9, w9, w23
  405b94:	umulh	x10, x24, x20
  405b98:	cmp	xzr, x10
  405b9c:	b.ne	405bb4 <ferror@plt+0x2fc4>  // b.any
  405ba0:	adds	w9, w9, #0x1
  405ba4:	mul	x20, x20, x24
  405ba8:	b.cc	405b94 <ferror@plt+0x2fa4>  // b.lo, b.ul, b.last
  405bac:	mov	w22, wzr
  405bb0:	b	405bb8 <ferror@plt+0x2fc8>
  405bb4:	mov	w22, #0xffffffde            	// #-34
  405bb8:	cbz	x21, 405bc0 <ferror@plt+0x2fd0>
  405bbc:	str	w8, [x21]
  405bc0:	cbz	x28, 405b2c <ferror@plt+0x2f3c>
  405bc4:	cbz	w8, 405b2c <ferror@plt+0x2f3c>
  405bc8:	mvn	w8, w0
  405bcc:	add	w9, w8, w23
  405bd0:	mov	w8, #0x1                   	// #1
  405bd4:	umulh	x10, x24, x8
  405bd8:	cmp	xzr, x10
  405bdc:	b.ne	405bec <ferror@plt+0x2ffc>  // b.any
  405be0:	adds	w9, w9, #0x1
  405be4:	mul	x8, x8, x24
  405be8:	b.cc	405bd4 <ferror@plt+0x2fe4>  // b.lo, b.ul, b.last
  405bec:	mov	w9, #0xa                   	// #10
  405bf0:	cmp	x28, #0xb
  405bf4:	b.cc	405c08 <ferror@plt+0x3018>  // b.lo, b.ul, b.last
  405bf8:	add	x9, x9, x9, lsl #2
  405bfc:	lsl	x9, x9, #1
  405c00:	cmp	x9, x28
  405c04:	b.cc	405bf8 <ferror@plt+0x3008>  // b.lo, b.ul, b.last
  405c08:	cmp	w27, #0x1
  405c0c:	b.lt	405cb8 <ferror@plt+0x30c8>  // b.tstop
  405c10:	cmp	w27, #0x3
  405c14:	b.hi	405c20 <ferror@plt+0x3030>  // b.pmore
  405c18:	mov	w10, wzr
  405c1c:	b	405ca4 <ferror@plt+0x30b4>
  405c20:	mov	w10, #0x1                   	// #1
  405c24:	dup	v0.2d, x10
  405c28:	and	w10, w27, #0xfffffffc
  405c2c:	mov	v1.16b, v0.16b
  405c30:	mov	v1.d[0], x9
  405c34:	mov	w9, w10
  405c38:	fmov	x12, d1
  405c3c:	mov	x11, v1.d[1]
  405c40:	add	x12, x12, x12, lsl #2
  405c44:	fmov	x13, d0
  405c48:	lsl	x12, x12, #1
  405c4c:	add	x11, x11, x11, lsl #2
  405c50:	add	x13, x13, x13, lsl #2
  405c54:	mov	x14, v0.d[1]
  405c58:	fmov	d1, x12
  405c5c:	lsl	x11, x11, #1
  405c60:	lsl	x13, x13, #1
  405c64:	mov	v1.d[1], x11
  405c68:	add	x11, x14, x14, lsl #2
  405c6c:	fmov	d0, x13
  405c70:	lsl	x11, x11, #1
  405c74:	subs	w9, w9, #0x4
  405c78:	mov	v0.d[1], x11
  405c7c:	b.ne	405c38 <ferror@plt+0x3048>  // b.any
  405c80:	mov	x9, v1.d[1]
  405c84:	mov	x11, v0.d[1]
  405c88:	fmov	x12, d1
  405c8c:	fmov	x13, d0
  405c90:	mul	x12, x13, x12
  405c94:	mul	x9, x11, x9
  405c98:	cmp	w27, w10
  405c9c:	mul	x9, x12, x9
  405ca0:	b.eq	405cb8 <ferror@plt+0x30c8>  // b.none
  405ca4:	sub	w10, w27, w10
  405ca8:	add	x9, x9, x9, lsl #2
  405cac:	subs	w10, w10, #0x1
  405cb0:	lsl	x9, x9, #1
  405cb4:	b.ne	405ca8 <ferror@plt+0x30b8>  // b.any
  405cb8:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  405cbc:	mov	w12, #0x1                   	// #1
  405cc0:	movk	x10, #0xcccd
  405cc4:	mov	w11, #0xa                   	// #10
  405cc8:	b	405cdc <ferror@plt+0x30ec>
  405ccc:	cmp	x28, #0x9
  405cd0:	mov	x28, x13
  405cd4:	mov	x12, x14
  405cd8:	b.ls	405b2c <ferror@plt+0x2f3c>  // b.plast
  405cdc:	umulh	x13, x28, x10
  405ce0:	lsr	x13, x13, #3
  405ce4:	add	x14, x12, x12, lsl #2
  405ce8:	msub	x15, x13, x11, x28
  405cec:	lsl	x14, x14, #1
  405cf0:	cbz	x15, 405ccc <ferror@plt+0x30dc>
  405cf4:	udiv	x12, x9, x12
  405cf8:	udiv	x12, x12, x15
  405cfc:	udiv	x12, x8, x12
  405d00:	add	x20, x12, x20
  405d04:	b	405ccc <ferror@plt+0x30dc>
  405d08:	mov	x2, xzr
  405d0c:	b	4058cc <ferror@plt+0x2cdc>
  405d10:	stp	x29, x30, [sp, #-48]!
  405d14:	stp	x20, x19, [sp, #32]
  405d18:	mov	x20, x1
  405d1c:	mov	x19, x0
  405d20:	str	x21, [sp, #16]
  405d24:	mov	x29, sp
  405d28:	cbz	x0, 405d5c <ferror@plt+0x316c>
  405d2c:	ldrb	w21, [x19]
  405d30:	mov	x8, x19
  405d34:	cbz	w21, 405d60 <ferror@plt+0x3170>
  405d38:	bl	402930 <__ctype_b_loc@plt>
  405d3c:	ldr	x9, [x0]
  405d40:	mov	x8, x19
  405d44:	and	x10, x21, #0xff
  405d48:	ldrh	w10, [x9, x10, lsl #1]
  405d4c:	tbz	w10, #11, 405d60 <ferror@plt+0x3170>
  405d50:	ldrb	w21, [x8, #1]!
  405d54:	cbnz	w21, 405d44 <ferror@plt+0x3154>
  405d58:	b	405d60 <ferror@plt+0x3170>
  405d5c:	mov	x8, xzr
  405d60:	cbz	x20, 405d68 <ferror@plt+0x3178>
  405d64:	str	x8, [x20]
  405d68:	cmp	x8, x19
  405d6c:	b.ls	405d8c <ferror@plt+0x319c>  // b.plast
  405d70:	ldrb	w8, [x8]
  405d74:	cmp	w8, #0x0
  405d78:	cset	w0, eq  // eq = none
  405d7c:	ldp	x20, x19, [sp, #32]
  405d80:	ldr	x21, [sp, #16]
  405d84:	ldp	x29, x30, [sp], #48
  405d88:	ret
  405d8c:	mov	w0, wzr
  405d90:	ldp	x20, x19, [sp, #32]
  405d94:	ldr	x21, [sp, #16]
  405d98:	ldp	x29, x30, [sp], #48
  405d9c:	ret
  405da0:	stp	x29, x30, [sp, #-48]!
  405da4:	stp	x20, x19, [sp, #32]
  405da8:	mov	x20, x1
  405dac:	mov	x19, x0
  405db0:	str	x21, [sp, #16]
  405db4:	mov	x29, sp
  405db8:	cbz	x0, 405dec <ferror@plt+0x31fc>
  405dbc:	ldrb	w21, [x19]
  405dc0:	mov	x8, x19
  405dc4:	cbz	w21, 405df0 <ferror@plt+0x3200>
  405dc8:	bl	402930 <__ctype_b_loc@plt>
  405dcc:	ldr	x9, [x0]
  405dd0:	mov	x8, x19
  405dd4:	and	x10, x21, #0xff
  405dd8:	ldrh	w10, [x9, x10, lsl #1]
  405ddc:	tbz	w10, #12, 405df0 <ferror@plt+0x3200>
  405de0:	ldrb	w21, [x8, #1]!
  405de4:	cbnz	w21, 405dd4 <ferror@plt+0x31e4>
  405de8:	b	405df0 <ferror@plt+0x3200>
  405dec:	mov	x8, xzr
  405df0:	cbz	x20, 405df8 <ferror@plt+0x3208>
  405df4:	str	x8, [x20]
  405df8:	cmp	x8, x19
  405dfc:	b.ls	405e1c <ferror@plt+0x322c>  // b.plast
  405e00:	ldrb	w8, [x8]
  405e04:	cmp	w8, #0x0
  405e08:	cset	w0, eq  // eq = none
  405e0c:	ldp	x20, x19, [sp, #32]
  405e10:	ldr	x21, [sp, #16]
  405e14:	ldp	x29, x30, [sp], #48
  405e18:	ret
  405e1c:	mov	w0, wzr
  405e20:	ldp	x20, x19, [sp, #32]
  405e24:	ldr	x21, [sp, #16]
  405e28:	ldp	x29, x30, [sp], #48
  405e2c:	ret
  405e30:	sub	sp, sp, #0x110
  405e34:	stp	x29, x30, [sp, #208]
  405e38:	add	x29, sp, #0xd0
  405e3c:	mov	x8, #0xffffffffffffffd0    	// #-48
  405e40:	mov	x9, sp
  405e44:	sub	x10, x29, #0x50
  405e48:	stp	x28, x23, [sp, #224]
  405e4c:	stp	x22, x21, [sp, #240]
  405e50:	stp	x20, x19, [sp, #256]
  405e54:	mov	x20, x1
  405e58:	mov	x19, x0
  405e5c:	movk	x8, #0xff80, lsl #32
  405e60:	add	x11, x29, #0x40
  405e64:	add	x9, x9, #0x80
  405e68:	add	x22, x10, #0x30
  405e6c:	mov	w23, #0xffffffd0            	// #-48
  405e70:	stp	x2, x3, [x29, #-80]
  405e74:	stp	x4, x5, [x29, #-64]
  405e78:	stp	x6, x7, [x29, #-48]
  405e7c:	stp	q1, q2, [sp, #16]
  405e80:	stp	q3, q4, [sp, #48]
  405e84:	str	q0, [sp]
  405e88:	stp	q5, q6, [sp, #80]
  405e8c:	str	q7, [sp, #112]
  405e90:	stp	x9, x8, [x29, #-16]
  405e94:	stp	x11, x22, [x29, #-32]
  405e98:	tbnz	w23, #31, 405ea4 <ferror@plt+0x32b4>
  405e9c:	mov	w8, w23
  405ea0:	b	405ebc <ferror@plt+0x32cc>
  405ea4:	add	w8, w23, #0x8
  405ea8:	cmn	w23, #0x8
  405eac:	stur	w8, [x29, #-8]
  405eb0:	b.gt	405ebc <ferror@plt+0x32cc>
  405eb4:	add	x9, x22, w23, sxtw
  405eb8:	b	405ec8 <ferror@plt+0x32d8>
  405ebc:	ldur	x9, [x29, #-32]
  405ec0:	add	x10, x9, #0x8
  405ec4:	stur	x10, [x29, #-32]
  405ec8:	ldr	x1, [x9]
  405ecc:	cbz	x1, 405f44 <ferror@plt+0x3354>
  405ed0:	tbnz	w8, #31, 405edc <ferror@plt+0x32ec>
  405ed4:	mov	w23, w8
  405ed8:	b	405ef4 <ferror@plt+0x3304>
  405edc:	add	w23, w8, #0x8
  405ee0:	cmn	w8, #0x8
  405ee4:	stur	w23, [x29, #-8]
  405ee8:	b.gt	405ef4 <ferror@plt+0x3304>
  405eec:	add	x8, x22, w8, sxtw
  405ef0:	b	405f00 <ferror@plt+0x3310>
  405ef4:	ldur	x8, [x29, #-32]
  405ef8:	add	x9, x8, #0x8
  405efc:	stur	x9, [x29, #-32]
  405f00:	ldr	x21, [x8]
  405f04:	cbz	x21, 405f44 <ferror@plt+0x3354>
  405f08:	mov	x0, x19
  405f0c:	bl	402910 <strcmp@plt>
  405f10:	cbz	w0, 405f28 <ferror@plt+0x3338>
  405f14:	mov	x0, x19
  405f18:	mov	x1, x21
  405f1c:	bl	402910 <strcmp@plt>
  405f20:	cbnz	w0, 405e98 <ferror@plt+0x32a8>
  405f24:	b	405f2c <ferror@plt+0x333c>
  405f28:	mov	w0, #0x1                   	// #1
  405f2c:	ldp	x20, x19, [sp, #256]
  405f30:	ldp	x22, x21, [sp, #240]
  405f34:	ldp	x28, x23, [sp, #224]
  405f38:	ldp	x29, x30, [sp, #208]
  405f3c:	add	sp, sp, #0x110
  405f40:	ret
  405f44:	adrp	x8, 41a000 <ferror@plt+0x17410>
  405f48:	ldr	w0, [x8, #904]
  405f4c:	adrp	x1, 408000 <ferror@plt+0x5410>
  405f50:	add	x1, x1, #0xd03
  405f54:	mov	x2, x20
  405f58:	mov	x3, x19
  405f5c:	bl	402b20 <errx@plt>
  405f60:	cbz	x1, 405f84 <ferror@plt+0x3394>
  405f64:	sxtb	w8, w2
  405f68:	ldrsb	w9, [x0]
  405f6c:	cbz	w9, 405f84 <ferror@plt+0x3394>
  405f70:	cmp	w8, w9
  405f74:	b.eq	405f88 <ferror@plt+0x3398>  // b.none
  405f78:	sub	x1, x1, #0x1
  405f7c:	add	x0, x0, #0x1
  405f80:	cbnz	x1, 405f68 <ferror@plt+0x3378>
  405f84:	mov	x0, xzr
  405f88:	ret
  405f8c:	stp	x29, x30, [sp, #-32]!
  405f90:	stp	x20, x19, [sp, #16]
  405f94:	mov	x29, sp
  405f98:	mov	x20, x1
  405f9c:	mov	x19, x0
  405fa0:	bl	4060fc <ferror@plt+0x350c>
  405fa4:	cmp	x0, w0, sxtw
  405fa8:	b.ne	405fc0 <ferror@plt+0x33d0>  // b.any
  405fac:	cmp	w0, w0, sxth
  405fb0:	b.ne	405fc0 <ferror@plt+0x33d0>  // b.any
  405fb4:	ldp	x20, x19, [sp, #16]
  405fb8:	ldp	x29, x30, [sp], #32
  405fbc:	ret
  405fc0:	bl	402b80 <__errno_location@plt>
  405fc4:	mov	w8, #0x22                  	// #34
  405fc8:	str	w8, [x0]
  405fcc:	adrp	x8, 41a000 <ferror@plt+0x17410>
  405fd0:	ldr	w0, [x8, #904]
  405fd4:	adrp	x1, 408000 <ferror@plt+0x5410>
  405fd8:	add	x1, x1, #0xd03
  405fdc:	mov	x2, x20
  405fe0:	mov	x3, x19
  405fe4:	bl	402bc0 <err@plt>
  405fe8:	stp	x29, x30, [sp, #-32]!
  405fec:	stp	x20, x19, [sp, #16]
  405ff0:	mov	x29, sp
  405ff4:	mov	x20, x1
  405ff8:	mov	x19, x0
  405ffc:	bl	4060fc <ferror@plt+0x350c>
  406000:	cmp	x0, w0, sxtw
  406004:	b.ne	406014 <ferror@plt+0x3424>  // b.any
  406008:	ldp	x20, x19, [sp, #16]
  40600c:	ldp	x29, x30, [sp], #32
  406010:	ret
  406014:	bl	402b80 <__errno_location@plt>
  406018:	mov	w8, #0x22                  	// #34
  40601c:	str	w8, [x0]
  406020:	adrp	x8, 41a000 <ferror@plt+0x17410>
  406024:	ldr	w0, [x8, #904]
  406028:	adrp	x1, 408000 <ferror@plt+0x5410>
  40602c:	add	x1, x1, #0xd03
  406030:	mov	x2, x20
  406034:	mov	x3, x19
  406038:	bl	402bc0 <err@plt>
  40603c:	stp	x29, x30, [sp, #-32]!
  406040:	mov	w2, #0xa                   	// #10
  406044:	stp	x20, x19, [sp, #16]
  406048:	mov	x29, sp
  40604c:	mov	x20, x1
  406050:	mov	x19, x0
  406054:	bl	40626c <ferror@plt+0x367c>
  406058:	lsr	x8, x0, #32
  40605c:	cbnz	x8, 406074 <ferror@plt+0x3484>
  406060:	cmp	w0, #0x10, lsl #12
  406064:	b.cs	406074 <ferror@plt+0x3484>  // b.hs, b.nlast
  406068:	ldp	x20, x19, [sp, #16]
  40606c:	ldp	x29, x30, [sp], #32
  406070:	ret
  406074:	bl	402b80 <__errno_location@plt>
  406078:	mov	w8, #0x22                  	// #34
  40607c:	str	w8, [x0]
  406080:	adrp	x8, 41a000 <ferror@plt+0x17410>
  406084:	ldr	w0, [x8, #904]
  406088:	adrp	x1, 408000 <ferror@plt+0x5410>
  40608c:	add	x1, x1, #0xd03
  406090:	mov	x2, x20
  406094:	mov	x3, x19
  406098:	bl	402bc0 <err@plt>
  40609c:	stp	x29, x30, [sp, #-32]!
  4060a0:	mov	w2, #0x10                  	// #16
  4060a4:	stp	x20, x19, [sp, #16]
  4060a8:	mov	x29, sp
  4060ac:	mov	x20, x1
  4060b0:	mov	x19, x0
  4060b4:	bl	40626c <ferror@plt+0x367c>
  4060b8:	lsr	x8, x0, #32
  4060bc:	cbnz	x8, 4060d4 <ferror@plt+0x34e4>
  4060c0:	cmp	w0, #0x10, lsl #12
  4060c4:	b.cs	4060d4 <ferror@plt+0x34e4>  // b.hs, b.nlast
  4060c8:	ldp	x20, x19, [sp, #16]
  4060cc:	ldp	x29, x30, [sp], #32
  4060d0:	ret
  4060d4:	bl	402b80 <__errno_location@plt>
  4060d8:	mov	w8, #0x22                  	// #34
  4060dc:	str	w8, [x0]
  4060e0:	adrp	x8, 41a000 <ferror@plt+0x17410>
  4060e4:	ldr	w0, [x8, #904]
  4060e8:	adrp	x1, 408000 <ferror@plt+0x5410>
  4060ec:	add	x1, x1, #0xd03
  4060f0:	mov	x2, x20
  4060f4:	mov	x3, x19
  4060f8:	bl	402bc0 <err@plt>
  4060fc:	stp	x29, x30, [sp, #-48]!
  406100:	mov	x29, sp
  406104:	str	x21, [sp, #16]
  406108:	stp	x20, x19, [sp, #32]
  40610c:	mov	x20, x1
  406110:	mov	x19, x0
  406114:	str	xzr, [x29, #24]
  406118:	bl	402b80 <__errno_location@plt>
  40611c:	str	wzr, [x0]
  406120:	cbz	x19, 406174 <ferror@plt+0x3584>
  406124:	ldrb	w8, [x19]
  406128:	cbz	w8, 406174 <ferror@plt+0x3584>
  40612c:	mov	x21, x0
  406130:	add	x1, x29, #0x18
  406134:	mov	w2, #0xa                   	// #10
  406138:	mov	x0, x19
  40613c:	mov	w3, wzr
  406140:	bl	402760 <__strtol_internal@plt>
  406144:	ldr	w8, [x21]
  406148:	cbnz	w8, 406190 <ferror@plt+0x35a0>
  40614c:	ldr	x8, [x29, #24]
  406150:	cmp	x8, x19
  406154:	b.eq	406174 <ferror@plt+0x3584>  // b.none
  406158:	cbz	x8, 406164 <ferror@plt+0x3574>
  40615c:	ldrb	w8, [x8]
  406160:	cbnz	w8, 406174 <ferror@plt+0x3584>
  406164:	ldp	x20, x19, [sp, #32]
  406168:	ldr	x21, [sp, #16]
  40616c:	ldp	x29, x30, [sp], #48
  406170:	ret
  406174:	adrp	x8, 41a000 <ferror@plt+0x17410>
  406178:	ldr	w0, [x8, #904]
  40617c:	adrp	x1, 408000 <ferror@plt+0x5410>
  406180:	add	x1, x1, #0xd03
  406184:	mov	x2, x20
  406188:	mov	x3, x19
  40618c:	bl	402b20 <errx@plt>
  406190:	adrp	x9, 41a000 <ferror@plt+0x17410>
  406194:	ldr	w0, [x9, #904]
  406198:	cmp	w8, #0x22
  40619c:	b.ne	40617c <ferror@plt+0x358c>  // b.any
  4061a0:	adrp	x1, 408000 <ferror@plt+0x5410>
  4061a4:	add	x1, x1, #0xd03
  4061a8:	mov	x2, x20
  4061ac:	mov	x3, x19
  4061b0:	bl	402bc0 <err@plt>
  4061b4:	stp	x29, x30, [sp, #-32]!
  4061b8:	mov	w2, #0xa                   	// #10
  4061bc:	stp	x20, x19, [sp, #16]
  4061c0:	mov	x29, sp
  4061c4:	mov	x20, x1
  4061c8:	mov	x19, x0
  4061cc:	bl	40626c <ferror@plt+0x367c>
  4061d0:	lsr	x8, x0, #32
  4061d4:	cbnz	x8, 4061e4 <ferror@plt+0x35f4>
  4061d8:	ldp	x20, x19, [sp, #16]
  4061dc:	ldp	x29, x30, [sp], #32
  4061e0:	ret
  4061e4:	bl	402b80 <__errno_location@plt>
  4061e8:	mov	w8, #0x22                  	// #34
  4061ec:	str	w8, [x0]
  4061f0:	adrp	x8, 41a000 <ferror@plt+0x17410>
  4061f4:	ldr	w0, [x8, #904]
  4061f8:	adrp	x1, 408000 <ferror@plt+0x5410>
  4061fc:	add	x1, x1, #0xd03
  406200:	mov	x2, x20
  406204:	mov	x3, x19
  406208:	bl	402bc0 <err@plt>
  40620c:	stp	x29, x30, [sp, #-32]!
  406210:	mov	w2, #0x10                  	// #16
  406214:	stp	x20, x19, [sp, #16]
  406218:	mov	x29, sp
  40621c:	mov	x20, x1
  406220:	mov	x19, x0
  406224:	bl	40626c <ferror@plt+0x367c>
  406228:	lsr	x8, x0, #32
  40622c:	cbnz	x8, 40623c <ferror@plt+0x364c>
  406230:	ldp	x20, x19, [sp, #16]
  406234:	ldp	x29, x30, [sp], #32
  406238:	ret
  40623c:	bl	402b80 <__errno_location@plt>
  406240:	mov	w8, #0x22                  	// #34
  406244:	str	w8, [x0]
  406248:	adrp	x8, 41a000 <ferror@plt+0x17410>
  40624c:	ldr	w0, [x8, #904]
  406250:	adrp	x1, 408000 <ferror@plt+0x5410>
  406254:	add	x1, x1, #0xd03
  406258:	mov	x2, x20
  40625c:	mov	x3, x19
  406260:	bl	402bc0 <err@plt>
  406264:	mov	w2, #0xa                   	// #10
  406268:	b	40626c <ferror@plt+0x367c>
  40626c:	sub	sp, sp, #0x40
  406270:	stp	x29, x30, [sp, #16]
  406274:	stp	x22, x21, [sp, #32]
  406278:	stp	x20, x19, [sp, #48]
  40627c:	add	x29, sp, #0x10
  406280:	mov	w21, w2
  406284:	mov	x20, x1
  406288:	mov	x19, x0
  40628c:	str	xzr, [sp, #8]
  406290:	bl	402b80 <__errno_location@plt>
  406294:	str	wzr, [x0]
  406298:	cbz	x19, 4062f0 <ferror@plt+0x3700>
  40629c:	ldrb	w8, [x19]
  4062a0:	cbz	w8, 4062f0 <ferror@plt+0x3700>
  4062a4:	mov	x22, x0
  4062a8:	add	x1, sp, #0x8
  4062ac:	mov	x0, x19
  4062b0:	mov	w2, w21
  4062b4:	mov	w3, wzr
  4062b8:	bl	4027f0 <__strtoul_internal@plt>
  4062bc:	ldr	w8, [x22]
  4062c0:	cbnz	w8, 40630c <ferror@plt+0x371c>
  4062c4:	ldr	x8, [sp, #8]
  4062c8:	cmp	x8, x19
  4062cc:	b.eq	4062f0 <ferror@plt+0x3700>  // b.none
  4062d0:	cbz	x8, 4062dc <ferror@plt+0x36ec>
  4062d4:	ldrb	w8, [x8]
  4062d8:	cbnz	w8, 4062f0 <ferror@plt+0x3700>
  4062dc:	ldp	x20, x19, [sp, #48]
  4062e0:	ldp	x22, x21, [sp, #32]
  4062e4:	ldp	x29, x30, [sp, #16]
  4062e8:	add	sp, sp, #0x40
  4062ec:	ret
  4062f0:	adrp	x8, 41a000 <ferror@plt+0x17410>
  4062f4:	ldr	w0, [x8, #904]
  4062f8:	adrp	x1, 408000 <ferror@plt+0x5410>
  4062fc:	add	x1, x1, #0xd03
  406300:	mov	x2, x20
  406304:	mov	x3, x19
  406308:	bl	402b20 <errx@plt>
  40630c:	adrp	x9, 41a000 <ferror@plt+0x17410>
  406310:	ldr	w0, [x9, #904]
  406314:	cmp	w8, #0x22
  406318:	b.ne	4062f8 <ferror@plt+0x3708>  // b.any
  40631c:	adrp	x1, 408000 <ferror@plt+0x5410>
  406320:	add	x1, x1, #0xd03
  406324:	mov	x2, x20
  406328:	mov	x3, x19
  40632c:	bl	402bc0 <err@plt>
  406330:	mov	w2, #0x10                  	// #16
  406334:	b	40626c <ferror@plt+0x367c>
  406338:	stp	x29, x30, [sp, #-48]!
  40633c:	mov	x29, sp
  406340:	str	x21, [sp, #16]
  406344:	stp	x20, x19, [sp, #32]
  406348:	mov	x20, x1
  40634c:	mov	x19, x0
  406350:	str	xzr, [x29, #24]
  406354:	bl	402b80 <__errno_location@plt>
  406358:	str	wzr, [x0]
  40635c:	cbz	x19, 4063a8 <ferror@plt+0x37b8>
  406360:	ldrb	w8, [x19]
  406364:	cbz	w8, 4063a8 <ferror@plt+0x37b8>
  406368:	mov	x21, x0
  40636c:	add	x1, x29, #0x18
  406370:	mov	x0, x19
  406374:	bl	4025e0 <strtod@plt>
  406378:	ldr	w8, [x21]
  40637c:	cbnz	w8, 4063c4 <ferror@plt+0x37d4>
  406380:	ldr	x8, [x29, #24]
  406384:	cmp	x8, x19
  406388:	b.eq	4063a8 <ferror@plt+0x37b8>  // b.none
  40638c:	cbz	x8, 406398 <ferror@plt+0x37a8>
  406390:	ldrb	w8, [x8]
  406394:	cbnz	w8, 4063a8 <ferror@plt+0x37b8>
  406398:	ldp	x20, x19, [sp, #32]
  40639c:	ldr	x21, [sp, #16]
  4063a0:	ldp	x29, x30, [sp], #48
  4063a4:	ret
  4063a8:	adrp	x8, 41a000 <ferror@plt+0x17410>
  4063ac:	ldr	w0, [x8, #904]
  4063b0:	adrp	x1, 408000 <ferror@plt+0x5410>
  4063b4:	add	x1, x1, #0xd03
  4063b8:	mov	x2, x20
  4063bc:	mov	x3, x19
  4063c0:	bl	402b20 <errx@plt>
  4063c4:	adrp	x9, 41a000 <ferror@plt+0x17410>
  4063c8:	ldr	w0, [x9, #904]
  4063cc:	cmp	w8, #0x22
  4063d0:	b.ne	4063b0 <ferror@plt+0x37c0>  // b.any
  4063d4:	adrp	x1, 408000 <ferror@plt+0x5410>
  4063d8:	add	x1, x1, #0xd03
  4063dc:	mov	x2, x20
  4063e0:	mov	x3, x19
  4063e4:	bl	402bc0 <err@plt>
  4063e8:	stp	x29, x30, [sp, #-48]!
  4063ec:	mov	x29, sp
  4063f0:	str	x21, [sp, #16]
  4063f4:	stp	x20, x19, [sp, #32]
  4063f8:	mov	x20, x1
  4063fc:	mov	x19, x0
  406400:	str	xzr, [x29, #24]
  406404:	bl	402b80 <__errno_location@plt>
  406408:	str	wzr, [x0]
  40640c:	cbz	x19, 40645c <ferror@plt+0x386c>
  406410:	ldrb	w8, [x19]
  406414:	cbz	w8, 40645c <ferror@plt+0x386c>
  406418:	mov	x21, x0
  40641c:	add	x1, x29, #0x18
  406420:	mov	w2, #0xa                   	// #10
  406424:	mov	x0, x19
  406428:	bl	402960 <strtol@plt>
  40642c:	ldr	w8, [x21]
  406430:	cbnz	w8, 406478 <ferror@plt+0x3888>
  406434:	ldr	x8, [x29, #24]
  406438:	cmp	x8, x19
  40643c:	b.eq	40645c <ferror@plt+0x386c>  // b.none
  406440:	cbz	x8, 40644c <ferror@plt+0x385c>
  406444:	ldrb	w8, [x8]
  406448:	cbnz	w8, 40645c <ferror@plt+0x386c>
  40644c:	ldp	x20, x19, [sp, #32]
  406450:	ldr	x21, [sp, #16]
  406454:	ldp	x29, x30, [sp], #48
  406458:	ret
  40645c:	adrp	x8, 41a000 <ferror@plt+0x17410>
  406460:	ldr	w0, [x8, #904]
  406464:	adrp	x1, 408000 <ferror@plt+0x5410>
  406468:	add	x1, x1, #0xd03
  40646c:	mov	x2, x20
  406470:	mov	x3, x19
  406474:	bl	402b20 <errx@plt>
  406478:	adrp	x9, 41a000 <ferror@plt+0x17410>
  40647c:	ldr	w0, [x9, #904]
  406480:	cmp	w8, #0x22
  406484:	b.ne	406464 <ferror@plt+0x3874>  // b.any
  406488:	adrp	x1, 408000 <ferror@plt+0x5410>
  40648c:	add	x1, x1, #0xd03
  406490:	mov	x2, x20
  406494:	mov	x3, x19
  406498:	bl	402bc0 <err@plt>
  40649c:	stp	x29, x30, [sp, #-48]!
  4064a0:	mov	x29, sp
  4064a4:	str	x21, [sp, #16]
  4064a8:	stp	x20, x19, [sp, #32]
  4064ac:	mov	x20, x1
  4064b0:	mov	x19, x0
  4064b4:	str	xzr, [x29, #24]
  4064b8:	bl	402b80 <__errno_location@plt>
  4064bc:	str	wzr, [x0]
  4064c0:	cbz	x19, 406510 <ferror@plt+0x3920>
  4064c4:	ldrb	w8, [x19]
  4064c8:	cbz	w8, 406510 <ferror@plt+0x3920>
  4064cc:	mov	x21, x0
  4064d0:	add	x1, x29, #0x18
  4064d4:	mov	w2, #0xa                   	// #10
  4064d8:	mov	x0, x19
  4064dc:	bl	402560 <strtoul@plt>
  4064e0:	ldr	w8, [x21]
  4064e4:	cbnz	w8, 40652c <ferror@plt+0x393c>
  4064e8:	ldr	x8, [x29, #24]
  4064ec:	cmp	x8, x19
  4064f0:	b.eq	406510 <ferror@plt+0x3920>  // b.none
  4064f4:	cbz	x8, 406500 <ferror@plt+0x3910>
  4064f8:	ldrb	w8, [x8]
  4064fc:	cbnz	w8, 406510 <ferror@plt+0x3920>
  406500:	ldp	x20, x19, [sp, #32]
  406504:	ldr	x21, [sp, #16]
  406508:	ldp	x29, x30, [sp], #48
  40650c:	ret
  406510:	adrp	x8, 41a000 <ferror@plt+0x17410>
  406514:	ldr	w0, [x8, #904]
  406518:	adrp	x1, 408000 <ferror@plt+0x5410>
  40651c:	add	x1, x1, #0xd03
  406520:	mov	x2, x20
  406524:	mov	x3, x19
  406528:	bl	402b20 <errx@plt>
  40652c:	adrp	x9, 41a000 <ferror@plt+0x17410>
  406530:	ldr	w0, [x9, #904]
  406534:	cmp	w8, #0x22
  406538:	b.ne	406518 <ferror@plt+0x3928>  // b.any
  40653c:	adrp	x1, 408000 <ferror@plt+0x5410>
  406540:	add	x1, x1, #0xd03
  406544:	mov	x2, x20
  406548:	mov	x3, x19
  40654c:	bl	402bc0 <err@plt>
  406550:	sub	sp, sp, #0x30
  406554:	stp	x20, x19, [sp, #32]
  406558:	mov	x20, x1
  40655c:	add	x1, sp, #0x8
  406560:	mov	x2, xzr
  406564:	stp	x29, x30, [sp, #16]
  406568:	add	x29, sp, #0x10
  40656c:	mov	x19, x0
  406570:	bl	4058cc <ferror@plt+0x2cdc>
  406574:	cbnz	w0, 40658c <ferror@plt+0x399c>
  406578:	ldr	x0, [sp, #8]
  40657c:	ldp	x20, x19, [sp, #32]
  406580:	ldp	x29, x30, [sp, #16]
  406584:	add	sp, sp, #0x30
  406588:	ret
  40658c:	bl	402b80 <__errno_location@plt>
  406590:	adrp	x9, 41a000 <ferror@plt+0x17410>
  406594:	ldr	w8, [x0]
  406598:	ldr	w0, [x9, #904]
  40659c:	adrp	x1, 408000 <ferror@plt+0x5410>
  4065a0:	add	x1, x1, #0xd03
  4065a4:	mov	x2, x20
  4065a8:	mov	x3, x19
  4065ac:	cbnz	w8, 4065b4 <ferror@plt+0x39c4>
  4065b0:	bl	402b20 <errx@plt>
  4065b4:	bl	402bc0 <err@plt>
  4065b8:	stp	x29, x30, [sp, #-32]!
  4065bc:	str	x19, [sp, #16]
  4065c0:	mov	x19, x1
  4065c4:	mov	x1, x2
  4065c8:	mov	x29, sp
  4065cc:	bl	406338 <ferror@plt+0x3748>
  4065d0:	fcvtzs	x8, d0
  4065d4:	mov	x9, #0x848000000000        	// #145685290680320
  4065d8:	movk	x9, #0x412e, lsl #48
  4065dc:	scvtf	d1, x8
  4065e0:	fmov	d2, x9
  4065e4:	fsub	d0, d0, d1
  4065e8:	fmul	d0, d0, d2
  4065ec:	fcvtzs	x9, d0
  4065f0:	stp	x8, x9, [x19]
  4065f4:	ldr	x19, [sp, #16]
  4065f8:	ldp	x29, x30, [sp], #32
  4065fc:	ret
  406600:	and	w8, w0, #0xf000
  406604:	sub	w8, w8, #0x1, lsl #12
  406608:	lsr	w9, w8, #12
  40660c:	cmp	w9, #0xb
  406610:	mov	w8, wzr
  406614:	b.hi	406668 <ferror@plt+0x3a78>  // b.pmore
  406618:	adrp	x10, 408000 <ferror@plt+0x5410>
  40661c:	add	x10, x10, #0xce5
  406620:	adr	x11, 406634 <ferror@plt+0x3a44>
  406624:	ldrb	w12, [x10, x9]
  406628:	add	x11, x11, x12, lsl #2
  40662c:	mov	w9, #0x64                  	// #100
  406630:	br	x11
  406634:	mov	w9, #0x70                  	// #112
  406638:	b	406660 <ferror@plt+0x3a70>
  40663c:	mov	w9, #0x63                  	// #99
  406640:	b	406660 <ferror@plt+0x3a70>
  406644:	mov	w9, #0x62                  	// #98
  406648:	b	406660 <ferror@plt+0x3a70>
  40664c:	mov	w9, #0x6c                  	// #108
  406650:	b	406660 <ferror@plt+0x3a70>
  406654:	mov	w9, #0x73                  	// #115
  406658:	b	406660 <ferror@plt+0x3a70>
  40665c:	mov	w9, #0x2d                  	// #45
  406660:	mov	w8, #0x1                   	// #1
  406664:	strb	w9, [x1]
  406668:	tst	w0, #0x100
  40666c:	mov	w9, #0x72                  	// #114
  406670:	mov	w10, #0x2d                  	// #45
  406674:	add	x11, x1, x8
  406678:	mov	w12, #0x77                  	// #119
  40667c:	csel	w17, w10, w9, eq  // eq = none
  406680:	tst	w0, #0x80
  406684:	mov	w14, #0x53                  	// #83
  406688:	mov	w15, #0x73                  	// #115
  40668c:	mov	w16, #0x78                  	// #120
  406690:	strb	w17, [x11]
  406694:	csel	w17, w10, w12, eq  // eq = none
  406698:	tst	w0, #0x40
  40669c:	orr	x13, x8, #0x2
  4066a0:	strb	w17, [x11, #1]
  4066a4:	csel	w11, w15, w14, ne  // ne = any
  4066a8:	csel	w17, w16, w10, ne  // ne = any
  4066ac:	tst	w0, #0x800
  4066b0:	csel	w11, w17, w11, eq  // eq = none
  4066b4:	add	x13, x13, x1
  4066b8:	tst	w0, #0x20
  4066bc:	strb	w11, [x13]
  4066c0:	csel	w11, w10, w9, eq  // eq = none
  4066c4:	tst	w0, #0x10
  4066c8:	strb	w11, [x13, #1]
  4066cc:	csel	w11, w10, w12, eq  // eq = none
  4066d0:	tst	w0, #0x8
  4066d4:	csel	w14, w15, w14, ne  // ne = any
  4066d8:	csel	w15, w16, w10, ne  // ne = any
  4066dc:	tst	w0, #0x400
  4066e0:	orr	x8, x8, #0x6
  4066e4:	csel	w14, w15, w14, eq  // eq = none
  4066e8:	tst	w0, #0x4
  4066ec:	add	x8, x8, x1
  4066f0:	csel	w9, w10, w9, eq  // eq = none
  4066f4:	tst	w0, #0x2
  4066f8:	mov	w17, #0x54                  	// #84
  4066fc:	strb	w11, [x13, #2]
  406700:	mov	w11, #0x74                  	// #116
  406704:	strb	w14, [x13, #3]
  406708:	strb	w9, [x8]
  40670c:	csel	w9, w10, w12, eq  // eq = none
  406710:	tst	w0, #0x1
  406714:	strb	w9, [x8, #1]
  406718:	csel	w9, w11, w17, ne  // ne = any
  40671c:	csel	w10, w16, w10, ne  // ne = any
  406720:	tst	w0, #0x200
  406724:	csel	w9, w10, w9, eq  // eq = none
  406728:	mov	x0, x1
  40672c:	strb	w9, [x8, #2]
  406730:	strb	wzr, [x8, #3]
  406734:	ret
  406738:	sub	sp, sp, #0x50
  40673c:	add	x8, sp, #0x8
  406740:	stp	x29, x30, [sp, #48]
  406744:	stp	x20, x19, [sp, #64]
  406748:	add	x29, sp, #0x30
  40674c:	tbz	w0, #1, 40675c <ferror@plt+0x3b6c>
  406750:	orr	x8, x8, #0x1
  406754:	mov	w9, #0x20                  	// #32
  406758:	strb	w9, [sp, #8]
  40675c:	cmp	x1, #0x400
  406760:	b.cs	406774 <ferror@plt+0x3b84>  // b.hs, b.nlast
  406764:	mov	w9, #0x42                  	// #66
  406768:	mov	w19, w1
  40676c:	strh	w9, [x8]
  406770:	b	4068d4 <ferror@plt+0x3ce4>
  406774:	cmp	x1, #0x100, lsl #12
  406778:	b.cs	406784 <ferror@plt+0x3b94>  // b.hs, b.nlast
  40677c:	mov	w9, #0xa                   	// #10
  406780:	b	4067c8 <ferror@plt+0x3bd8>
  406784:	lsr	x9, x1, #30
  406788:	cbnz	x9, 406794 <ferror@plt+0x3ba4>
  40678c:	mov	w9, #0x14                  	// #20
  406790:	b	4067c8 <ferror@plt+0x3bd8>
  406794:	lsr	x9, x1, #40
  406798:	cbnz	x9, 4067a4 <ferror@plt+0x3bb4>
  40679c:	mov	w9, #0x1e                  	// #30
  4067a0:	b	4067c8 <ferror@plt+0x3bd8>
  4067a4:	lsr	x9, x1, #50
  4067a8:	cbnz	x9, 4067b4 <ferror@plt+0x3bc4>
  4067ac:	mov	w9, #0x28                  	// #40
  4067b0:	b	4067c8 <ferror@plt+0x3bd8>
  4067b4:	lsr	x9, x1, #60
  4067b8:	mov	w10, #0x3c                  	// #60
  4067bc:	cmp	x9, #0x0
  4067c0:	mov	w9, #0x32                  	// #50
  4067c4:	csel	w9, w9, w10, eq  // eq = none
  4067c8:	mov	w10, #0xcccd                	// #52429
  4067cc:	movk	w10, #0xcccc, lsl #16
  4067d0:	adrp	x11, 408000 <ferror@plt+0x5410>
  4067d4:	umull	x10, w9, w10
  4067d8:	add	x11, x11, #0xd0c
  4067dc:	lsr	x10, x10, #35
  4067e0:	ldrb	w12, [x11, x10]
  4067e4:	mov	x10, #0xffffffffffffffff    	// #-1
  4067e8:	lsl	x10, x10, x9
  4067ec:	mov	x11, x8
  4067f0:	lsr	x19, x1, x9
  4067f4:	bic	x10, x1, x10
  4067f8:	strb	w12, [x11], #1
  4067fc:	tbz	w0, #0, 406814 <ferror@plt+0x3c24>
  406800:	cmp	w9, #0xa
  406804:	b.cc	406814 <ferror@plt+0x3c24>  // b.lo, b.ul, b.last
  406808:	mov	w11, #0x4269                	// #17001
  40680c:	sturh	w11, [x8, #1]
  406810:	add	x11, x8, #0x3
  406814:	strb	wzr, [x11]
  406818:	cbz	x10, 4068d4 <ferror@plt+0x3ce4>
  40681c:	sub	w8, w9, #0xa
  406820:	lsr	x8, x10, x8
  406824:	tbnz	w0, #2, 40683c <ferror@plt+0x3c4c>
  406828:	sub	x9, x8, #0x3b6
  40682c:	cmp	x9, #0x64
  406830:	b.cs	4068b0 <ferror@plt+0x3cc0>  // b.hs, b.nlast
  406834:	add	w19, w19, #0x1
  406838:	b	4068d4 <ferror@plt+0x3ce4>
  40683c:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  406840:	add	x8, x8, #0x5
  406844:	movk	x9, #0xcccd
  406848:	umulh	x10, x8, x9
  40684c:	lsr	x20, x10, #3
  406850:	mul	x9, x20, x9
  406854:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  406858:	ror	x9, x9, #1
  40685c:	movk	x10, #0x1999, lsl #48
  406860:	cmp	x9, x10
  406864:	b.ls	4068b4 <ferror@plt+0x3cc4>  // b.plast
  406868:	cbz	x20, 4068d4 <ferror@plt+0x3ce4>
  40686c:	bl	4026f0 <localeconv@plt>
  406870:	cbz	x0, 406884 <ferror@plt+0x3c94>
  406874:	ldr	x4, [x0]
  406878:	cbz	x4, 406884 <ferror@plt+0x3c94>
  40687c:	ldrb	w8, [x4]
  406880:	cbnz	w8, 40688c <ferror@plt+0x3c9c>
  406884:	adrp	x4, 408000 <ferror@plt+0x5410>
  406888:	add	x4, x4, #0x7f4
  40688c:	adrp	x2, 408000 <ferror@plt+0x5410>
  406890:	add	x2, x2, #0xd14
  406894:	add	x0, sp, #0x10
  406898:	add	x6, sp, #0x8
  40689c:	mov	w1, #0x20                  	// #32
  4068a0:	mov	w3, w19
  4068a4:	mov	x5, x20
  4068a8:	bl	4026e0 <snprintf@plt>
  4068ac:	b	4068f0 <ferror@plt+0x3d00>
  4068b0:	add	x8, x8, #0x32
  4068b4:	mov	x9, #0xf5c3                	// #62915
  4068b8:	movk	x9, #0x5c28, lsl #16
  4068bc:	movk	x9, #0xc28f, lsl #32
  4068c0:	lsr	x8, x8, #2
  4068c4:	movk	x9, #0x28f5, lsl #48
  4068c8:	umulh	x8, x8, x9
  4068cc:	lsr	x20, x8, #2
  4068d0:	cbnz	x20, 40686c <ferror@plt+0x3c7c>
  4068d4:	adrp	x2, 408000 <ferror@plt+0x5410>
  4068d8:	add	x2, x2, #0xd1e
  4068dc:	add	x0, sp, #0x10
  4068e0:	add	x4, sp, #0x8
  4068e4:	mov	w1, #0x20                  	// #32
  4068e8:	mov	w3, w19
  4068ec:	bl	4026e0 <snprintf@plt>
  4068f0:	add	x0, sp, #0x10
  4068f4:	bl	402830 <strdup@plt>
  4068f8:	ldp	x20, x19, [sp, #64]
  4068fc:	ldp	x29, x30, [sp, #48]
  406900:	add	sp, sp, #0x50
  406904:	ret
  406908:	stp	x29, x30, [sp, #-64]!
  40690c:	stp	x24, x23, [sp, #16]
  406910:	stp	x22, x21, [sp, #32]
  406914:	stp	x20, x19, [sp, #48]
  406918:	mov	x29, sp
  40691c:	cbz	x0, 4069d8 <ferror@plt+0x3de8>
  406920:	mov	x19, x3
  406924:	mov	x9, x0
  406928:	mov	w0, #0xffffffff            	// #-1
  40692c:	cbz	x3, 4069dc <ferror@plt+0x3dec>
  406930:	mov	x20, x2
  406934:	cbz	x2, 4069dc <ferror@plt+0x3dec>
  406938:	mov	x21, x1
  40693c:	cbz	x1, 4069dc <ferror@plt+0x3dec>
  406940:	ldrb	w10, [x9]
  406944:	cbz	w10, 4069dc <ferror@plt+0x3dec>
  406948:	mov	x23, xzr
  40694c:	mov	x8, xzr
  406950:	add	x22, x9, #0x1
  406954:	b	406968 <ferror@plt+0x3d78>
  406958:	mov	x0, x23
  40695c:	add	x22, x22, #0x1
  406960:	mov	x23, x0
  406964:	cbz	w10, 4069dc <ferror@plt+0x3dec>
  406968:	cmp	x23, x20
  40696c:	b.cs	4069f0 <ferror@plt+0x3e00>  // b.hs, b.nlast
  406970:	and	w11, w10, #0xff
  406974:	ldrb	w10, [x22]
  406978:	sub	x9, x22, #0x1
  40697c:	cmp	x8, #0x0
  406980:	csel	x8, x9, x8, eq  // eq = none
  406984:	cmp	w11, #0x2c
  406988:	csel	x9, x9, xzr, eq  // eq = none
  40698c:	cmp	w10, #0x0
  406990:	csel	x24, x22, x9, eq  // eq = none
  406994:	cbz	x8, 406958 <ferror@plt+0x3d68>
  406998:	cbz	x24, 406958 <ferror@plt+0x3d68>
  40699c:	subs	x1, x24, x8
  4069a0:	b.ls	4069d8 <ferror@plt+0x3de8>  // b.plast
  4069a4:	mov	x0, x8
  4069a8:	blr	x19
  4069ac:	cmn	w0, #0x1
  4069b0:	b.eq	4069d8 <ferror@plt+0x3de8>  // b.none
  4069b4:	str	w0, [x21, x23, lsl #2]
  4069b8:	ldrb	w8, [x24]
  4069bc:	add	x0, x23, #0x1
  4069c0:	cbz	w8, 4069dc <ferror@plt+0x3dec>
  4069c4:	ldrb	w10, [x22], #1
  4069c8:	mov	x8, xzr
  4069cc:	mov	x23, x0
  4069d0:	cbnz	w10, 406968 <ferror@plt+0x3d78>
  4069d4:	b	4069dc <ferror@plt+0x3dec>
  4069d8:	mov	w0, #0xffffffff            	// #-1
  4069dc:	ldp	x20, x19, [sp, #48]
  4069e0:	ldp	x22, x21, [sp, #32]
  4069e4:	ldp	x24, x23, [sp, #16]
  4069e8:	ldp	x29, x30, [sp], #64
  4069ec:	ret
  4069f0:	mov	w0, #0xfffffffe            	// #-2
  4069f4:	b	4069dc <ferror@plt+0x3dec>
  4069f8:	stp	x29, x30, [sp, #-80]!
  4069fc:	str	x25, [sp, #16]
  406a00:	stp	x24, x23, [sp, #32]
  406a04:	stp	x22, x21, [sp, #48]
  406a08:	stp	x20, x19, [sp, #64]
  406a0c:	mov	x29, sp
  406a10:	cbz	x0, 406a38 <ferror@plt+0x3e48>
  406a14:	mov	x19, x3
  406a18:	mov	x9, x0
  406a1c:	mov	w0, #0xffffffff            	// #-1
  406a20:	cbz	x3, 406a3c <ferror@plt+0x3e4c>
  406a24:	ldrb	w8, [x9]
  406a28:	cbz	w8, 406a3c <ferror@plt+0x3e4c>
  406a2c:	ldr	x11, [x19]
  406a30:	cmp	x11, x2
  406a34:	b.ls	406a54 <ferror@plt+0x3e64>  // b.plast
  406a38:	mov	w0, #0xffffffff            	// #-1
  406a3c:	ldp	x20, x19, [sp, #64]
  406a40:	ldp	x22, x21, [sp, #48]
  406a44:	ldp	x24, x23, [sp, #32]
  406a48:	ldr	x25, [sp, #16]
  406a4c:	ldp	x29, x30, [sp], #80
  406a50:	ret
  406a54:	mov	x20, x4
  406a58:	cmp	w8, #0x2b
  406a5c:	b.ne	406a68 <ferror@plt+0x3e78>  // b.any
  406a60:	add	x9, x9, #0x1
  406a64:	b	406a70 <ferror@plt+0x3e80>
  406a68:	mov	x11, xzr
  406a6c:	str	xzr, [x19]
  406a70:	mov	w0, #0xffffffff            	// #-1
  406a74:	cbz	x20, 406a3c <ferror@plt+0x3e4c>
  406a78:	sub	x21, x2, x11
  406a7c:	cbz	x21, 406a3c <ferror@plt+0x3e4c>
  406a80:	cbz	x1, 406a3c <ferror@plt+0x3e4c>
  406a84:	ldrb	w10, [x9]
  406a88:	cbz	w10, 406a3c <ferror@plt+0x3e4c>
  406a8c:	mov	x24, xzr
  406a90:	mov	x8, xzr
  406a94:	add	x22, x1, x11, lsl #2
  406a98:	add	x23, x9, #0x1
  406a9c:	b	406ab0 <ferror@plt+0x3ec0>
  406aa0:	mov	x0, x24
  406aa4:	add	x23, x23, #0x1
  406aa8:	mov	x24, x0
  406aac:	cbz	w10, 406b1c <ferror@plt+0x3f2c>
  406ab0:	cmp	x24, x21
  406ab4:	b.cs	406b34 <ferror@plt+0x3f44>  // b.hs, b.nlast
  406ab8:	and	w11, w10, #0xff
  406abc:	ldrb	w10, [x23]
  406ac0:	sub	x9, x23, #0x1
  406ac4:	cmp	x8, #0x0
  406ac8:	csel	x8, x9, x8, eq  // eq = none
  406acc:	cmp	w11, #0x2c
  406ad0:	csel	x9, x9, xzr, eq  // eq = none
  406ad4:	cmp	w10, #0x0
  406ad8:	csel	x25, x23, x9, eq  // eq = none
  406adc:	cbz	x8, 406aa0 <ferror@plt+0x3eb0>
  406ae0:	cbz	x25, 406aa0 <ferror@plt+0x3eb0>
  406ae4:	subs	x1, x25, x8
  406ae8:	b.ls	406a38 <ferror@plt+0x3e48>  // b.plast
  406aec:	mov	x0, x8
  406af0:	blr	x20
  406af4:	cmn	w0, #0x1
  406af8:	b.eq	406a38 <ferror@plt+0x3e48>  // b.none
  406afc:	str	w0, [x22, x24, lsl #2]
  406b00:	ldrb	w8, [x25]
  406b04:	add	x0, x24, #0x1
  406b08:	cbz	w8, 406b1c <ferror@plt+0x3f2c>
  406b0c:	ldrb	w10, [x23], #1
  406b10:	mov	x8, xzr
  406b14:	mov	x24, x0
  406b18:	cbnz	w10, 406ab0 <ferror@plt+0x3ec0>
  406b1c:	cmp	w0, #0x1
  406b20:	b.lt	406a3c <ferror@plt+0x3e4c>  // b.tstop
  406b24:	ldr	x8, [x19]
  406b28:	add	x8, x8, w0, uxtw
  406b2c:	str	x8, [x19]
  406b30:	b	406a3c <ferror@plt+0x3e4c>
  406b34:	mov	w0, #0xfffffffe            	// #-2
  406b38:	b	406a3c <ferror@plt+0x3e4c>
  406b3c:	stp	x29, x30, [sp, #-64]!
  406b40:	mov	x8, x0
  406b44:	mov	w0, #0xffffffea            	// #-22
  406b48:	str	x23, [sp, #16]
  406b4c:	stp	x22, x21, [sp, #32]
  406b50:	stp	x20, x19, [sp, #48]
  406b54:	mov	x29, sp
  406b58:	cbz	x1, 406c00 <ferror@plt+0x4010>
  406b5c:	cbz	x8, 406c00 <ferror@plt+0x4010>
  406b60:	mov	x19, x2
  406b64:	cbz	x2, 406c00 <ferror@plt+0x4010>
  406b68:	ldrb	w9, [x8]
  406b6c:	cbz	w9, 406bfc <ferror@plt+0x400c>
  406b70:	mov	x20, x1
  406b74:	mov	x0, xzr
  406b78:	add	x21, x8, #0x1
  406b7c:	mov	w22, #0x1                   	// #1
  406b80:	b	406b8c <ferror@plt+0x3f9c>
  406b84:	add	x21, x21, #0x1
  406b88:	cbz	w9, 406bfc <ferror@plt+0x400c>
  406b8c:	mov	x8, x21
  406b90:	ldrb	w10, [x8], #-1
  406b94:	and	w9, w9, #0xff
  406b98:	cmp	x0, #0x0
  406b9c:	csel	x0, x8, x0, eq  // eq = none
  406ba0:	cmp	w9, #0x2c
  406ba4:	csel	x8, x8, xzr, eq  // eq = none
  406ba8:	cmp	w10, #0x0
  406bac:	mov	w9, w10
  406bb0:	csel	x23, x21, x8, eq  // eq = none
  406bb4:	cbz	x0, 406b84 <ferror@plt+0x3f94>
  406bb8:	cbz	x23, 406b84 <ferror@plt+0x3f94>
  406bbc:	subs	x1, x23, x0
  406bc0:	b.ls	406c14 <ferror@plt+0x4024>  // b.plast
  406bc4:	blr	x19
  406bc8:	tbnz	w0, #31, 406c00 <ferror@plt+0x4010>
  406bcc:	mov	w8, w0
  406bd0:	lsr	x8, x8, #3
  406bd4:	ldrb	w9, [x20, x8]
  406bd8:	and	w10, w0, #0x7
  406bdc:	lsl	w10, w22, w10
  406be0:	orr	w9, w9, w10
  406be4:	strb	w9, [x20, x8]
  406be8:	ldrb	w8, [x23]
  406bec:	cbz	w8, 406bfc <ferror@plt+0x400c>
  406bf0:	ldrb	w9, [x21]
  406bf4:	mov	x0, xzr
  406bf8:	b	406b84 <ferror@plt+0x3f94>
  406bfc:	mov	w0, wzr
  406c00:	ldp	x20, x19, [sp, #48]
  406c04:	ldp	x22, x21, [sp, #32]
  406c08:	ldr	x23, [sp, #16]
  406c0c:	ldp	x29, x30, [sp], #64
  406c10:	ret
  406c14:	mov	w0, #0xffffffff            	// #-1
  406c18:	b	406c00 <ferror@plt+0x4010>
  406c1c:	stp	x29, x30, [sp, #-48]!
  406c20:	mov	x8, x0
  406c24:	mov	w0, #0xffffffea            	// #-22
  406c28:	stp	x22, x21, [sp, #16]
  406c2c:	stp	x20, x19, [sp, #32]
  406c30:	mov	x29, sp
  406c34:	cbz	x1, 406cc8 <ferror@plt+0x40d8>
  406c38:	cbz	x8, 406cc8 <ferror@plt+0x40d8>
  406c3c:	mov	x19, x2
  406c40:	cbz	x2, 406cc8 <ferror@plt+0x40d8>
  406c44:	ldrb	w9, [x8]
  406c48:	cbz	w9, 406cc4 <ferror@plt+0x40d4>
  406c4c:	mov	x20, x1
  406c50:	mov	x0, xzr
  406c54:	add	x21, x8, #0x1
  406c58:	b	406c64 <ferror@plt+0x4074>
  406c5c:	add	x21, x21, #0x1
  406c60:	cbz	w9, 406cc4 <ferror@plt+0x40d4>
  406c64:	mov	x8, x21
  406c68:	ldrb	w10, [x8], #-1
  406c6c:	and	w9, w9, #0xff
  406c70:	cmp	x0, #0x0
  406c74:	csel	x0, x8, x0, eq  // eq = none
  406c78:	cmp	w9, #0x2c
  406c7c:	csel	x8, x8, xzr, eq  // eq = none
  406c80:	cmp	w10, #0x0
  406c84:	mov	w9, w10
  406c88:	csel	x22, x21, x8, eq  // eq = none
  406c8c:	cbz	x0, 406c5c <ferror@plt+0x406c>
  406c90:	cbz	x22, 406c5c <ferror@plt+0x406c>
  406c94:	subs	x1, x22, x0
  406c98:	b.ls	406cd8 <ferror@plt+0x40e8>  // b.plast
  406c9c:	blr	x19
  406ca0:	tbnz	x0, #63, 406cc8 <ferror@plt+0x40d8>
  406ca4:	ldr	x8, [x20]
  406ca8:	orr	x8, x8, x0
  406cac:	str	x8, [x20]
  406cb0:	ldrb	w8, [x22]
  406cb4:	cbz	w8, 406cc4 <ferror@plt+0x40d4>
  406cb8:	ldrb	w9, [x21]
  406cbc:	mov	x0, xzr
  406cc0:	b	406c5c <ferror@plt+0x406c>
  406cc4:	mov	w0, wzr
  406cc8:	ldp	x20, x19, [sp, #32]
  406ccc:	ldp	x22, x21, [sp, #16]
  406cd0:	ldp	x29, x30, [sp], #48
  406cd4:	ret
  406cd8:	mov	w0, #0xffffffff            	// #-1
  406cdc:	ldp	x20, x19, [sp, #32]
  406ce0:	ldp	x22, x21, [sp, #16]
  406ce4:	ldp	x29, x30, [sp], #48
  406ce8:	ret
  406cec:	stp	x29, x30, [sp, #-64]!
  406cf0:	mov	x29, sp
  406cf4:	str	x23, [sp, #16]
  406cf8:	stp	x22, x21, [sp, #32]
  406cfc:	stp	x20, x19, [sp, #48]
  406d00:	str	xzr, [x29, #24]
  406d04:	cbz	x0, 406ddc <ferror@plt+0x41ec>
  406d08:	mov	w21, w3
  406d0c:	mov	x19, x2
  406d10:	mov	x23, x1
  406d14:	mov	x22, x0
  406d18:	str	w3, [x1]
  406d1c:	str	w3, [x2]
  406d20:	bl	402b80 <__errno_location@plt>
  406d24:	str	wzr, [x0]
  406d28:	ldrb	w8, [x22]
  406d2c:	mov	x20, x0
  406d30:	cmp	w8, #0x3a
  406d34:	b.ne	406d40 <ferror@plt+0x4150>  // b.any
  406d38:	add	x21, x22, #0x1
  406d3c:	b	406d9c <ferror@plt+0x41ac>
  406d40:	add	x1, x29, #0x18
  406d44:	mov	w2, #0xa                   	// #10
  406d48:	mov	x0, x22
  406d4c:	bl	402960 <strtol@plt>
  406d50:	str	w0, [x23]
  406d54:	str	w0, [x19]
  406d58:	ldr	x8, [x29, #24]
  406d5c:	mov	w0, #0xffffffff            	// #-1
  406d60:	cmp	x8, x22
  406d64:	b.eq	406ddc <ferror@plt+0x41ec>  // b.none
  406d68:	ldr	w9, [x20]
  406d6c:	cbnz	w9, 406ddc <ferror@plt+0x41ec>
  406d70:	cbz	x8, 406ddc <ferror@plt+0x41ec>
  406d74:	ldrb	w9, [x8]
  406d78:	cmp	w9, #0x2d
  406d7c:	b.eq	406d90 <ferror@plt+0x41a0>  // b.none
  406d80:	cmp	w9, #0x3a
  406d84:	b.ne	406dd8 <ferror@plt+0x41e8>  // b.any
  406d88:	ldrb	w9, [x8, #1]
  406d8c:	cbz	w9, 406df0 <ferror@plt+0x4200>
  406d90:	add	x21, x8, #0x1
  406d94:	str	xzr, [x29, #24]
  406d98:	str	wzr, [x20]
  406d9c:	add	x1, x29, #0x18
  406da0:	mov	w2, #0xa                   	// #10
  406da4:	mov	x0, x21
  406da8:	bl	402960 <strtol@plt>
  406dac:	str	w0, [x19]
  406db0:	ldr	w8, [x20]
  406db4:	mov	w0, #0xffffffff            	// #-1
  406db8:	cbnz	w8, 406ddc <ferror@plt+0x41ec>
  406dbc:	ldr	x8, [x29, #24]
  406dc0:	cbz	x8, 406ddc <ferror@plt+0x41ec>
  406dc4:	cmp	x8, x21
  406dc8:	mov	w0, #0xffffffff            	// #-1
  406dcc:	b.eq	406ddc <ferror@plt+0x41ec>  // b.none
  406dd0:	ldrb	w8, [x8]
  406dd4:	cbnz	w8, 406ddc <ferror@plt+0x41ec>
  406dd8:	mov	w0, wzr
  406ddc:	ldp	x20, x19, [sp, #48]
  406de0:	ldp	x22, x21, [sp, #32]
  406de4:	ldr	x23, [sp, #16]
  406de8:	ldp	x29, x30, [sp], #64
  406dec:	ret
  406df0:	str	w21, [x19]
  406df4:	b	406dd8 <ferror@plt+0x41e8>
  406df8:	stp	x29, x30, [sp, #-48]!
  406dfc:	mov	w8, wzr
  406e00:	str	x21, [sp, #16]
  406e04:	stp	x20, x19, [sp, #32]
  406e08:	mov	x29, sp
  406e0c:	cbz	x1, 406f40 <ferror@plt+0x4350>
  406e10:	cbz	x0, 406f40 <ferror@plt+0x4350>
  406e14:	ldrb	w8, [x0]
  406e18:	and	w8, w8, #0xff
  406e1c:	cmp	w8, #0x2f
  406e20:	mov	x19, x0
  406e24:	b.ne	406e40 <ferror@plt+0x4250>  // b.any
  406e28:	mov	x0, x19
  406e2c:	ldrb	w8, [x0, #1]!
  406e30:	cmp	w8, #0x2f
  406e34:	mov	w8, #0x2f                  	// #47
  406e38:	b.eq	406e18 <ferror@plt+0x4228>  // b.none
  406e3c:	b	406e50 <ferror@plt+0x4260>
  406e40:	cbnz	w8, 406e50 <ferror@plt+0x4260>
  406e44:	mov	x20, xzr
  406e48:	mov	x19, xzr
  406e4c:	b	406e70 <ferror@plt+0x4280>
  406e50:	mov	w20, #0x1                   	// #1
  406e54:	ldrb	w8, [x19, x20]
  406e58:	cbz	w8, 406e70 <ferror@plt+0x4280>
  406e5c:	cmp	w8, #0x2f
  406e60:	b.eq	406e70 <ferror@plt+0x4280>  // b.none
  406e64:	add	x20, x20, #0x1
  406e68:	ldrb	w8, [x19, x20]
  406e6c:	cbnz	w8, 406e5c <ferror@plt+0x426c>
  406e70:	ldrb	w8, [x1]
  406e74:	and	w8, w8, #0xff
  406e78:	cmp	w8, #0x2f
  406e7c:	mov	x21, x1
  406e80:	b.ne	406e9c <ferror@plt+0x42ac>  // b.any
  406e84:	mov	x1, x21
  406e88:	ldrb	w8, [x1, #1]!
  406e8c:	cmp	w8, #0x2f
  406e90:	mov	w8, #0x2f                  	// #47
  406e94:	b.eq	406e74 <ferror@plt+0x4284>  // b.none
  406e98:	b	406eac <ferror@plt+0x42bc>
  406e9c:	cbnz	w8, 406eac <ferror@plt+0x42bc>
  406ea0:	mov	x8, xzr
  406ea4:	mov	x21, xzr
  406ea8:	b	406ecc <ferror@plt+0x42dc>
  406eac:	mov	w8, #0x1                   	// #1
  406eb0:	ldrb	w9, [x21, x8]
  406eb4:	cbz	w9, 406ecc <ferror@plt+0x42dc>
  406eb8:	cmp	w9, #0x2f
  406ebc:	b.eq	406ecc <ferror@plt+0x42dc>  // b.none
  406ec0:	add	x8, x8, #0x1
  406ec4:	ldrb	w9, [x21, x8]
  406ec8:	cbnz	w9, 406eb8 <ferror@plt+0x42c8>
  406ecc:	add	x9, x8, x20
  406ed0:	cmp	x9, #0x1
  406ed4:	b.eq	406ee0 <ferror@plt+0x42f0>  // b.none
  406ed8:	cbnz	x9, 406f00 <ferror@plt+0x4310>
  406edc:	b	406f34 <ferror@plt+0x4344>
  406ee0:	cbz	x19, 406ef0 <ferror@plt+0x4300>
  406ee4:	ldrb	w9, [x19]
  406ee8:	cmp	w9, #0x2f
  406eec:	b.eq	406f34 <ferror@plt+0x4344>  // b.none
  406ef0:	cbz	x21, 406f3c <ferror@plt+0x434c>
  406ef4:	ldrb	w9, [x21]
  406ef8:	cmp	w9, #0x2f
  406efc:	b.eq	406f34 <ferror@plt+0x4344>  // b.none
  406f00:	cmp	x20, x8
  406f04:	mov	w8, wzr
  406f08:	b.ne	406f40 <ferror@plt+0x4350>  // b.any
  406f0c:	cbz	x19, 406f40 <ferror@plt+0x4350>
  406f10:	cbz	x21, 406f40 <ferror@plt+0x4350>
  406f14:	mov	x0, x19
  406f18:	mov	x1, x21
  406f1c:	mov	x2, x20
  406f20:	bl	402780 <strncmp@plt>
  406f24:	cbnz	w0, 406f3c <ferror@plt+0x434c>
  406f28:	add	x0, x19, x20
  406f2c:	add	x1, x21, x20
  406f30:	b	406e14 <ferror@plt+0x4224>
  406f34:	mov	w8, #0x1                   	// #1
  406f38:	b	406f40 <ferror@plt+0x4350>
  406f3c:	mov	w8, wzr
  406f40:	ldp	x20, x19, [sp, #32]
  406f44:	ldr	x21, [sp, #16]
  406f48:	mov	w0, w8
  406f4c:	ldp	x29, x30, [sp], #48
  406f50:	ret
  406f54:	stp	x29, x30, [sp, #-64]!
  406f58:	orr	x8, x0, x1
  406f5c:	stp	x24, x23, [sp, #16]
  406f60:	stp	x22, x21, [sp, #32]
  406f64:	stp	x20, x19, [sp, #48]
  406f68:	mov	x29, sp
  406f6c:	cbz	x8, 406fa0 <ferror@plt+0x43b0>
  406f70:	mov	x19, x1
  406f74:	mov	x21, x0
  406f78:	mov	x20, x2
  406f7c:	cbz	x0, 406fbc <ferror@plt+0x43cc>
  406f80:	cbz	x19, 406fd8 <ferror@plt+0x43e8>
  406f84:	mov	x0, x21
  406f88:	bl	402570 <strlen@plt>
  406f8c:	mvn	x8, x0
  406f90:	cmp	x8, x20
  406f94:	b.cs	406fe0 <ferror@plt+0x43f0>  // b.hs, b.nlast
  406f98:	mov	x22, xzr
  406f9c:	b	40701c <ferror@plt+0x442c>
  406fa0:	adrp	x0, 408000 <ferror@plt+0x5410>
  406fa4:	add	x0, x0, #0x23
  406fa8:	ldp	x20, x19, [sp, #48]
  406fac:	ldp	x22, x21, [sp, #32]
  406fb0:	ldp	x24, x23, [sp, #16]
  406fb4:	ldp	x29, x30, [sp], #64
  406fb8:	b	402830 <strdup@plt>
  406fbc:	mov	x0, x19
  406fc0:	mov	x1, x20
  406fc4:	ldp	x20, x19, [sp, #48]
  406fc8:	ldp	x22, x21, [sp, #32]
  406fcc:	ldp	x24, x23, [sp, #16]
  406fd0:	ldp	x29, x30, [sp], #64
  406fd4:	b	402a10 <strndup@plt>
  406fd8:	mov	x0, x21
  406fdc:	b	406fa8 <ferror@plt+0x43b8>
  406fe0:	add	x24, x0, x20
  406fe4:	mov	x23, x0
  406fe8:	add	x0, x24, #0x1
  406fec:	bl	402720 <malloc@plt>
  406ff0:	mov	x22, x0
  406ff4:	cbz	x0, 40701c <ferror@plt+0x442c>
  406ff8:	mov	x0, x22
  406ffc:	mov	x1, x21
  407000:	mov	x2, x23
  407004:	bl	402520 <memcpy@plt>
  407008:	add	x0, x22, x23
  40700c:	mov	x1, x19
  407010:	mov	x2, x20
  407014:	bl	402520 <memcpy@plt>
  407018:	strb	wzr, [x22, x24]
  40701c:	mov	x0, x22
  407020:	ldp	x20, x19, [sp, #48]
  407024:	ldp	x22, x21, [sp, #32]
  407028:	ldp	x24, x23, [sp, #16]
  40702c:	ldp	x29, x30, [sp], #64
  407030:	ret
  407034:	stp	x29, x30, [sp, #-64]!
  407038:	stp	x20, x19, [sp, #48]
  40703c:	mov	x20, x0
  407040:	stp	x24, x23, [sp, #16]
  407044:	stp	x22, x21, [sp, #32]
  407048:	mov	x29, sp
  40704c:	cbz	x1, 407080 <ferror@plt+0x4490>
  407050:	mov	x0, x1
  407054:	mov	x19, x1
  407058:	bl	402570 <strlen@plt>
  40705c:	mov	x21, x0
  407060:	cbz	x20, 40708c <ferror@plt+0x449c>
  407064:	mov	x0, x20
  407068:	bl	402570 <strlen@plt>
  40706c:	mvn	x8, x0
  407070:	cmp	x21, x8
  407074:	b.ls	4070a8 <ferror@plt+0x44b8>  // b.plast
  407078:	mov	x22, xzr
  40707c:	b	4070e4 <ferror@plt+0x44f4>
  407080:	cbz	x20, 4070fc <ferror@plt+0x450c>
  407084:	mov	x0, x20
  407088:	b	407104 <ferror@plt+0x4514>
  40708c:	mov	x0, x19
  407090:	mov	x1, x21
  407094:	ldp	x20, x19, [sp, #48]
  407098:	ldp	x22, x21, [sp, #32]
  40709c:	ldp	x24, x23, [sp, #16]
  4070a0:	ldp	x29, x30, [sp], #64
  4070a4:	b	402a10 <strndup@plt>
  4070a8:	add	x24, x0, x21
  4070ac:	mov	x23, x0
  4070b0:	add	x0, x24, #0x1
  4070b4:	bl	402720 <malloc@plt>
  4070b8:	mov	x22, x0
  4070bc:	cbz	x0, 4070e4 <ferror@plt+0x44f4>
  4070c0:	mov	x0, x22
  4070c4:	mov	x1, x20
  4070c8:	mov	x2, x23
  4070cc:	bl	402520 <memcpy@plt>
  4070d0:	add	x0, x22, x23
  4070d4:	mov	x1, x19
  4070d8:	mov	x2, x21
  4070dc:	bl	402520 <memcpy@plt>
  4070e0:	strb	wzr, [x22, x24]
  4070e4:	mov	x0, x22
  4070e8:	ldp	x20, x19, [sp, #48]
  4070ec:	ldp	x22, x21, [sp, #32]
  4070f0:	ldp	x24, x23, [sp, #16]
  4070f4:	ldp	x29, x30, [sp], #64
  4070f8:	ret
  4070fc:	adrp	x0, 408000 <ferror@plt+0x5410>
  407100:	add	x0, x0, #0x23
  407104:	ldp	x20, x19, [sp, #48]
  407108:	ldp	x22, x21, [sp, #32]
  40710c:	ldp	x24, x23, [sp, #16]
  407110:	ldp	x29, x30, [sp], #64
  407114:	b	402830 <strdup@plt>
  407118:	sub	sp, sp, #0x140
  40711c:	stp	x29, x30, [sp, #240]
  407120:	add	x29, sp, #0xf0
  407124:	sub	x9, x29, #0x70
  407128:	mov	x10, sp
  40712c:	mov	x11, #0xffffffffffffffd0    	// #-48
  407130:	add	x8, x29, #0x50
  407134:	movk	x11, #0xff80, lsl #32
  407138:	add	x9, x9, #0x30
  40713c:	add	x10, x10, #0x80
  407140:	stp	x8, x9, [x29, #-32]
  407144:	stp	x10, x11, [x29, #-16]
  407148:	stp	x2, x3, [x29, #-112]
  40714c:	stp	x4, x5, [x29, #-96]
  407150:	stp	x6, x7, [x29, #-80]
  407154:	stp	q1, q2, [sp, #16]
  407158:	str	q0, [sp]
  40715c:	ldp	q0, q1, [x29, #-32]
  407160:	stp	x20, x19, [sp, #304]
  407164:	mov	x19, x0
  407168:	add	x0, x29, #0x18
  40716c:	sub	x2, x29, #0x40
  407170:	str	x28, [sp, #256]
  407174:	stp	x24, x23, [sp, #272]
  407178:	stp	x22, x21, [sp, #288]
  40717c:	stp	q3, q4, [sp, #48]
  407180:	stp	q5, q6, [sp, #80]
  407184:	str	q7, [sp, #112]
  407188:	stp	q0, q1, [x29, #-64]
  40718c:	bl	402a00 <vasprintf@plt>
  407190:	tbnz	w0, #31, 4071c8 <ferror@plt+0x45d8>
  407194:	ldr	x21, [x29, #24]
  407198:	orr	x8, x19, x21
  40719c:	cbz	x8, 4071d0 <ferror@plt+0x45e0>
  4071a0:	mov	w22, w0
  4071a4:	cbz	x19, 4071e4 <ferror@plt+0x45f4>
  4071a8:	cbz	x21, 4071f8 <ferror@plt+0x4608>
  4071ac:	mov	x0, x19
  4071b0:	bl	402570 <strlen@plt>
  4071b4:	mvn	x8, x0
  4071b8:	cmp	x8, x22
  4071bc:	b.cs	407200 <ferror@plt+0x4610>  // b.hs, b.nlast
  4071c0:	mov	x20, xzr
  4071c4:	b	40723c <ferror@plt+0x464c>
  4071c8:	mov	x20, xzr
  4071cc:	b	407244 <ferror@plt+0x4654>
  4071d0:	adrp	x0, 408000 <ferror@plt+0x5410>
  4071d4:	add	x0, x0, #0x23
  4071d8:	bl	402830 <strdup@plt>
  4071dc:	mov	x20, x0
  4071e0:	b	40723c <ferror@plt+0x464c>
  4071e4:	mov	x0, x21
  4071e8:	mov	x1, x22
  4071ec:	bl	402a10 <strndup@plt>
  4071f0:	mov	x20, x0
  4071f4:	b	40723c <ferror@plt+0x464c>
  4071f8:	mov	x0, x19
  4071fc:	b	4071d8 <ferror@plt+0x45e8>
  407200:	add	x24, x0, x22
  407204:	mov	x23, x0
  407208:	add	x0, x24, #0x1
  40720c:	bl	402720 <malloc@plt>
  407210:	mov	x20, x0
  407214:	cbz	x0, 40723c <ferror@plt+0x464c>
  407218:	mov	x0, x20
  40721c:	mov	x1, x19
  407220:	mov	x2, x23
  407224:	bl	402520 <memcpy@plt>
  407228:	add	x0, x20, x23
  40722c:	mov	x1, x21
  407230:	mov	x2, x22
  407234:	bl	402520 <memcpy@plt>
  407238:	strb	wzr, [x20, x24]
  40723c:	ldr	x0, [x29, #24]
  407240:	bl	4029a0 <free@plt>
  407244:	mov	x0, x20
  407248:	ldp	x20, x19, [sp, #304]
  40724c:	ldp	x22, x21, [sp, #288]
  407250:	ldp	x24, x23, [sp, #272]
  407254:	ldr	x28, [sp, #256]
  407258:	ldp	x29, x30, [sp, #240]
  40725c:	add	sp, sp, #0x140
  407260:	ret
  407264:	sub	sp, sp, #0x60
  407268:	stp	x29, x30, [sp, #16]
  40726c:	stp	x26, x25, [sp, #32]
  407270:	stp	x24, x23, [sp, #48]
  407274:	stp	x22, x21, [sp, #64]
  407278:	stp	x20, x19, [sp, #80]
  40727c:	ldr	x23, [x0]
  407280:	add	x29, sp, #0x10
  407284:	ldrb	w8, [x23]
  407288:	cbz	w8, 407448 <ferror@plt+0x4858>
  40728c:	mov	x20, x0
  407290:	mov	x22, x1
  407294:	mov	x0, x23
  407298:	mov	x1, x2
  40729c:	mov	w24, w3
  4072a0:	mov	x21, x2
  4072a4:	bl	402a20 <strspn@plt>
  4072a8:	add	x19, x23, x0
  4072ac:	ldrb	w25, [x19]
  4072b0:	cbz	x25, 407444 <ferror@plt+0x4854>
  4072b4:	cbz	w24, 407344 <ferror@plt+0x4754>
  4072b8:	cmp	w25, #0x3f
  4072bc:	b.hi	407360 <ferror@plt+0x4770>  // b.pmore
  4072c0:	mov	w8, #0x1                   	// #1
  4072c4:	mov	x9, #0x1                   	// #1
  4072c8:	lsl	x8, x8, x25
  4072cc:	movk	x9, #0x84, lsl #32
  4072d0:	and	x8, x8, x9
  4072d4:	cbz	x8, 407360 <ferror@plt+0x4770>
  4072d8:	sturb	w25, [x29, #-4]
  4072dc:	sturb	wzr, [x29, #-3]
  4072e0:	mov	x24, x19
  4072e4:	ldrb	w9, [x24, #1]!
  4072e8:	cbz	w9, 4073e0 <ferror@plt+0x47f0>
  4072ec:	add	x10, x0, x23
  4072f0:	mov	x26, xzr
  4072f4:	mov	w8, wzr
  4072f8:	add	x23, x10, #0x2
  4072fc:	b	407320 <ferror@plt+0x4730>
  407300:	sxtb	w1, w9
  407304:	sub	x0, x29, #0x4
  407308:	bl	402a30 <strchr@plt>
  40730c:	cbnz	x0, 4073f4 <ferror@plt+0x4804>
  407310:	mov	w8, wzr
  407314:	ldrb	w9, [x23, x26]
  407318:	add	x26, x26, #0x1
  40731c:	cbz	w9, 407340 <ferror@plt+0x4750>
  407320:	cbnz	w8, 407310 <ferror@plt+0x4720>
  407324:	and	w8, w9, #0xff
  407328:	cmp	w8, #0x5c
  40732c:	b.ne	407300 <ferror@plt+0x4710>  // b.any
  407330:	mov	w8, #0x1                   	// #1
  407334:	ldrb	w9, [x23, x26]
  407338:	add	x26, x26, #0x1
  40733c:	cbnz	w9, 407320 <ferror@plt+0x4730>
  407340:	b	4073f8 <ferror@plt+0x4808>
  407344:	mov	x0, x19
  407348:	mov	x1, x21
  40734c:	bl	402b40 <strcspn@plt>
  407350:	add	x8, x19, x0
  407354:	str	x0, [x22]
  407358:	str	x8, [x20]
  40735c:	b	40744c <ferror@plt+0x485c>
  407360:	add	x9, x0, x23
  407364:	mov	x24, xzr
  407368:	mov	w8, wzr
  40736c:	add	x23, x9, #0x1
  407370:	b	407394 <ferror@plt+0x47a4>
  407374:	sxtb	w1, w25
  407378:	mov	x0, x21
  40737c:	bl	402a30 <strchr@plt>
  407380:	cbnz	x0, 4073ec <ferror@plt+0x47fc>
  407384:	mov	w8, wzr
  407388:	ldrb	w25, [x23, x24]
  40738c:	add	x24, x24, #0x1
  407390:	cbz	w25, 4073b4 <ferror@plt+0x47c4>
  407394:	cbnz	w8, 407384 <ferror@plt+0x4794>
  407398:	and	w8, w25, #0xff
  40739c:	cmp	w8, #0x5c
  4073a0:	b.ne	407374 <ferror@plt+0x4784>  // b.any
  4073a4:	mov	w8, #0x1                   	// #1
  4073a8:	ldrb	w25, [x23, x24]
  4073ac:	add	x24, x24, #0x1
  4073b0:	cbnz	w25, 407394 <ferror@plt+0x47a4>
  4073b4:	sub	w8, w24, w8
  4073b8:	sxtw	x8, w8
  4073bc:	str	x8, [x22]
  4073c0:	add	x22, x19, x8
  4073c4:	ldrsb	w1, [x22]
  4073c8:	cbz	w1, 4073d8 <ferror@plt+0x47e8>
  4073cc:	mov	x0, x21
  4073d0:	bl	402a30 <strchr@plt>
  4073d4:	cbz	x0, 407444 <ferror@plt+0x4854>
  4073d8:	str	x22, [x20]
  4073dc:	b	40744c <ferror@plt+0x485c>
  4073e0:	mov	w8, wzr
  4073e4:	mov	w26, wzr
  4073e8:	b	4073f8 <ferror@plt+0x4808>
  4073ec:	mov	w8, wzr
  4073f0:	b	4073b4 <ferror@plt+0x47c4>
  4073f4:	mov	w8, wzr
  4073f8:	sub	w8, w26, w8
  4073fc:	sxtw	x23, w8
  407400:	str	x23, [x22]
  407404:	add	x8, x23, x19
  407408:	ldrb	w8, [x8, #1]
  40740c:	cbz	w8, 407444 <ferror@plt+0x4854>
  407410:	cmp	w8, w25
  407414:	b.ne	407444 <ferror@plt+0x4854>  // b.any
  407418:	add	x8, x23, x19
  40741c:	ldrsb	w1, [x8, #2]
  407420:	cbz	w1, 407430 <ferror@plt+0x4840>
  407424:	mov	x0, x21
  407428:	bl	402a30 <strchr@plt>
  40742c:	cbz	x0, 407444 <ferror@plt+0x4854>
  407430:	add	x8, x19, x23
  407434:	add	x8, x8, #0x2
  407438:	str	x8, [x20]
  40743c:	mov	x19, x24
  407440:	b	40744c <ferror@plt+0x485c>
  407444:	str	x19, [x20]
  407448:	mov	x19, xzr
  40744c:	mov	x0, x19
  407450:	ldp	x20, x19, [sp, #80]
  407454:	ldp	x22, x21, [sp, #64]
  407458:	ldp	x24, x23, [sp, #48]
  40745c:	ldp	x26, x25, [sp, #32]
  407460:	ldp	x29, x30, [sp, #16]
  407464:	add	sp, sp, #0x60
  407468:	ret
  40746c:	stp	x29, x30, [sp, #-32]!
  407470:	str	x19, [sp, #16]
  407474:	mov	x19, x0
  407478:	mov	x29, sp
  40747c:	mov	x0, x19
  407480:	bl	4027b0 <fgetc@plt>
  407484:	cmp	w0, #0xa
  407488:	b.eq	4074a4 <ferror@plt+0x48b4>  // b.none
  40748c:	cmn	w0, #0x1
  407490:	b.ne	40747c <ferror@plt+0x488c>  // b.any
  407494:	mov	w0, #0x1                   	// #1
  407498:	ldr	x19, [sp, #16]
  40749c:	ldp	x29, x30, [sp], #32
  4074a0:	ret
  4074a4:	mov	w0, wzr
  4074a8:	ldr	x19, [sp, #16]
  4074ac:	ldp	x29, x30, [sp], #32
  4074b0:	ret
  4074b4:	nop
  4074b8:	stp	x29, x30, [sp, #-64]!
  4074bc:	mov	x29, sp
  4074c0:	stp	x19, x20, [sp, #16]
  4074c4:	adrp	x20, 419000 <ferror@plt+0x16410>
  4074c8:	add	x20, x20, #0xdb0
  4074cc:	stp	x21, x22, [sp, #32]
  4074d0:	adrp	x21, 419000 <ferror@plt+0x16410>
  4074d4:	add	x21, x21, #0xda8
  4074d8:	sub	x20, x20, x21
  4074dc:	mov	w22, w0
  4074e0:	stp	x23, x24, [sp, #48]
  4074e4:	mov	x23, x1
  4074e8:	mov	x24, x2
  4074ec:	bl	4024d0 <mnt_table_set_parser_errcb@plt-0x40>
  4074f0:	cmp	xzr, x20, asr #3
  4074f4:	b.eq	407520 <ferror@plt+0x4930>  // b.none
  4074f8:	asr	x20, x20, #3
  4074fc:	mov	x19, #0x0                   	// #0
  407500:	ldr	x3, [x21, x19, lsl #3]
  407504:	mov	x2, x24
  407508:	add	x19, x19, #0x1
  40750c:	mov	x1, x23
  407510:	mov	w0, w22
  407514:	blr	x3
  407518:	cmp	x20, x19
  40751c:	b.ne	407500 <ferror@plt+0x4910>  // b.any
  407520:	ldp	x19, x20, [sp, #16]
  407524:	ldp	x21, x22, [sp, #32]
  407528:	ldp	x23, x24, [sp, #48]
  40752c:	ldp	x29, x30, [sp], #64
  407530:	ret
  407534:	nop
  407538:	ret
  40753c:	nop
  407540:	adrp	x2, 41a000 <ferror@plt+0x17410>
  407544:	mov	x1, #0x0                   	// #0
  407548:	ldr	x2, [x2, #896]
  40754c:	b	402670 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000407550 <.fini>:
  407550:	stp	x29, x30, [sp, #-16]!
  407554:	mov	x29, sp
  407558:	ldp	x29, x30, [sp], #16
  40755c:	ret
