
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog ../../../usb_cdc/phy_tx.v; read_verilog ../../../usb_cdc/phy_rx.v; read_verilog ../../../usb_cdc/sie.v; read_verilog ../../../usb_cdc/ctrl_endp.v; read_verilog ../../../usb_cdc/bulk_endp.v; read_verilog ../../../usb_cdc/usb_cdc.v; read_verilog ../../common/hdl/prescaler.v; read_verilog ../../common/hdl/fifo_if.v; read_verilog ../hdl/soc/app.v; read_verilog ../hdl/soc/soc.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:106.4-183.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:74.4-83.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:186.4-272.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_cdc/sie.v
Parsing Verilog input from `../../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:292.4-524.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:330.4-755.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:121.4-152.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../common/hdl/prescaler.v
Parsing Verilog input from `../../common/hdl/prescaler.v' to AST representation.
Generating RTLIL representation for module `\prescaler'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../common/hdl/fifo_if.v
Parsing Verilog input from `../../common/hdl/fifo_if.v' to AST representation.
Generating RTLIL representation for module `\fifo_if'.
Note: Assuming pure combinatorial block at ../../common/hdl/fifo_if.v:104.4-119.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../hdl/soc/app.v
Parsing Verilog input from `../hdl/soc/app.v' to AST representation.
Generating RTLIL representation for module `\app'.
Note: Assuming pure combinatorial block at ../hdl/soc/app.v:87.4-166.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../hdl/soc/soc.v
Parsing Verilog input from `../hdl/soc/soc.v' to AST representation.
Generating RTLIL representation for module `\soc'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top soc; write_json output/soc/soc.json' --

11. Executing SYNTH_ICE40 pass.

11.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

11.2. Executing HIERARCHY pass (managing design hierarchy).

11.2.1. Analyzing design hierarchy..
Top module:  \soc
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4

11.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_tx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:106.4-183.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \BIT_SAMPLES = 4

11.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:74.4-83.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:186.4-272.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

11.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:121.4-152.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

11.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:330.4-755.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4

11.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:292.4-524.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24

11.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24
Generating RTLIL representation for module `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc'.

11.2.8. Analyzing design hierarchy..
Top module:  \soc
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         \bulk_endp
Used module:         \ctrl_endp
Used module:         \sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24

11.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 24
Generating RTLIL representation for module `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:121.4-152.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

11.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:330.4-755.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.

11.2.11. Analyzing design hierarchy..
Top module:  \soc
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.

11.2.12. Analyzing design hierarchy..
Top module:  \soc
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler

11.2.13. Analyzing design hierarchy..
Top module:  \soc
Used module:     $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc
Used module:         $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp
Used module:         $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler
Removing unused module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Removing unused module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removing unused module `\phy_tx'.
Removed 8 unused modules.

11.3. Executing PROC pass (convert processes to netlists).

11.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2502'.
Cleaned up 1 empty switch.

11.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1255 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1248 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1244 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1237 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1234 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1231 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1228 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1225 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1217 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1210 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1206 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1199 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1196 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1193 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1190 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1187 in module SB_DFFSR.
Marked 2 switch rules as full_case in process $proc$../hdl/soc/soc.v:86$1007 in module soc.
Marked 1 switch rules as full_case in process $proc$../hdl/soc/soc.v:73$1005 in module soc.
Marked 8 switch rules as full_case in process $proc$../hdl/soc/app.v:87$987 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/soc/app.v:67$985 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/soc/app.v:41$979 in module app.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/fifo_if.v:104$976 in module fifo_if.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/fifo_if.v:79$961 in module fifo_if.
Marked 2 switch rules as full_case in process $proc$../../common/hdl/fifo_if.v:50$952 in module fifo_if.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/prescaler.v:14$949 in module prescaler.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:86$2337 in module $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.
Marked 76 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:292$1904 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:260$1902 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:237$1889 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 86 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:330$2502 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:300$2500 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:281$2491 in module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:385$2481 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 6 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:354$2442 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:340$2438 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:307$2422 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:292$2417 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:201$2403 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:169$2387 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:121$2357 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:103$2355 in module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Marked 15 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:186$1486 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 7 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:139$1471 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:87$1447 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:74$1437 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:58$1435 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed 1 dead cases from process $proc$../../../usb_cdc/phy_tx.v:106$1419 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 9 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:106$1419 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:86$1417 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:68$1407 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed a total of 1 dead cases.

11.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 29 redundant assignments.
Promoted 122 assignments to connections.

11.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1258'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1254'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1247'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1243'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1236'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1233'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1230'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1227'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1224'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1222'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1220'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1216'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1209'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1205'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1198'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1195'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1192'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1189'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1186'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1184'.
  Set init value: \Q = 1'0

11.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1255'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1244'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1234'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1228'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1217'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1206'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1196'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1190'.
Found async reset \rstn in `\soc.$proc$../hdl/soc/soc.v:86$1007'.
Found async reset \lock in `\soc.$proc$../hdl/soc/soc.v:73$1005'.
Found async reset \rstn in `\app.$proc$../hdl/soc/app.v:67$985'.
Found async reset \rstn_i in `\app.$proc$../hdl/soc/app.v:41$979'.
Found async reset \rstn_i in `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$961'.
Found async reset \rstn_i in `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$952'.
Found async reset \rstn_i in `\prescaler.$proc$../../common/hdl/prescaler.v:14$949'.
Found async reset \rstn_i in `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:86$2337'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1902'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$1889'.
Found async reset \rstn in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2500'.
Found async reset \rstn_i in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:281$2491'.
Found async reset \genblk1.u_gtex4_async_data.data_rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$2481'.
Found async reset \rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2442'.
Found async reset \genblk1.u_gtex4_async_data.data_rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:340$2438'.
Found async reset \rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2422'.
Found async reset \rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:292$2417'.
Found async reset \rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2403'.
Found async reset \rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2387'.
Found async reset \rstn in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2355'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1471'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1447'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1435'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1417'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1407'.

11.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1258'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1255'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1254'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1248'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1247'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1244'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1243'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1237'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1236'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1234'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1233'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1231'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1230'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1228'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1227'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1225'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1224'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1223'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1222'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1221'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1220'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1217'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1216'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1210'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1209'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1206'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1205'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1199'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1198'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1196'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1195'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1193'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1192'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1190'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1189'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1187'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1186'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1185'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1184'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1183'.
Creating decoders for process `\soc.$proc$../hdl/soc/soc.v:86$1007'.
     1/2: $0\sleep_sq[1:0]
     2/2: $0\up_cnt[20:0]
Creating decoders for process `\soc.$proc$../hdl/soc/soc.v:73$1005'.
     1/1: $0\rstn_sync[1:0]
Creating decoders for process `\app.$proc$../hdl/soc/app.v:87$987'.
     1/15: $5\status_d[3:0]
     2/15: $4\status_d[3:0]
     3/15: $4\data_d[7:0]
     4/15: $3\data_d[7:0]
     5/15: $2\data_d[7:0]
     6/15: $3\status_d[3:0]
     7/15: $2\status_d[3:0]
     8/15: $1\status_d[3:0]
     9/15: $1\fifo_sel[0:0]
    10/15: $1\cpu_wr[0:0]
    11/15: $1\cpu_rd[0:0]
    12/15: $1\cpu_addr[1:0]
    13/15: $1\cpu_wrdata[7:0]
    14/15: $1\fifo_irq_d[0:0]
    15/15: $1\data_d[7:0]
Creating decoders for process `\app.$proc$../hdl/soc/app.v:67$985'.
     1/3: $0\data_q[7:0]
     2/3: $0\fifo_irq_q[0:0]
     3/3: $0\status_q[3:0]
Creating decoders for process `\app.$proc$../hdl/soc/app.v:41$979'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `\fifo_if.$proc$../../common/hdl/fifo_if.v:104$976'.
     1/1: $1\rdata[7:0]
Creating decoders for process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$961'.
     1/5: $0\out_irq_q[0:0]
     2/5: $0\started_q[0:0]
     3/5: $0\out_ready_q[0:0]
     4/5: $0\out_buffer_q[7:0]
     5/5: $0\addr_q[1:0]
Creating decoders for process `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$952'.
     1/3: $0\in_irq_q[0:0]
     2/3: $0\in_buffer_q[7:0]
     3/3: $0\in_valid_q[0:0]
Creating decoders for process `\prescaler.$proc$../../common/hdl/prescaler.v:14$949'.
     1/1: $0\prescaler_cnt[3:0]
Creating decoders for process `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:86$2337'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
     1/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1877.$result[7:0]$2007 [7]
     2/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1877.$result[7:0]$2007 [5]
     3/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1877.$result[7:0]$2007 [4]
     4/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1877.$result[7:0]$2007 [3]
     5/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1877.$result[7:0]$2007 [2]
     6/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1877.$result[7:0]$2007 [1]
     7/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1877.$result[7:0]$2007 [0]
     8/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1876.$result[7:0]$2004 [7]
     9/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1876.$result[7:0]$2004 [4]
    10/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1876.$result[7:0]$2004 [3]
    11/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1876.$result[7:0]$2004 [2]
    12/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1876.$result[7:0]$2004 [1]
    13/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1876.$result[7:0]$2004 [0]
    14/285: $3\dataout_toggle_d[15:0] [15:1]
    15/285: $3\dataout_toggle_d[15:0] [0]
    16/285: $9\crc16$func$../../../usb_cdc/sie.v:504$1875.$result[15:0]$2302
    17/285: $8\crc16$func$../../../usb_cdc/sie.v:504$1875.$result[15:0]$2298
    18/285: $7\crc16$func$../../../usb_cdc/sie.v:504$1875.$result[15:0]$2294
    19/285: $6\crc16$func$../../../usb_cdc/sie.v:504$1875.$result[15:0]$2290
    20/285: $5\crc16$func$../../../usb_cdc/sie.v:504$1875.$result[15:0]$2286
    21/285: $4\crc16$func$../../../usb_cdc/sie.v:504$1875.$result[15:0]$2282
    22/285: $3\crc16$func$../../../usb_cdc/sie.v:504$1875.$result[15:0]$2278
    23/285: $25\phy_state_d[3:0]
    24/285: $6\in_ready[0:0]
    25/285: $3\datain_toggle_d[15:0] [0]
    26/285: $5\in_ready[0:0]
    27/285: $5\tx_data[7:0]
    28/285: $10\pid_d[3:0]
    29/285: $23\phy_state_d[3:0]
    30/285: $4\tx_data[7:0]
    31/285: $9\pid_d[3:0]
    32/285: $4\in_ready[0:0]
    33/285: $22\phy_state_d[3:0]
    34/285: $3\tx_data[7:0]
    35/285: $8\pid_d[3:0]
    36/285: $3\in_ready[0:0]
    37/285: $2\data_d[15:0] [15:8]
    38/285: $9\crc16$func$../../../usb_cdc/sie.v:454$1874.$result[15:0]$2241
    39/285: $8\crc16$func$../../../usb_cdc/sie.v:454$1874.$result[15:0]$2237
    40/285: $7\crc16$func$../../../usb_cdc/sie.v:454$1874.$result[15:0]$2233
    41/285: $6\crc16$func$../../../usb_cdc/sie.v:454$1874.$result[15:0]$2229
    42/285: $5\crc16$func$../../../usb_cdc/sie.v:454$1874.$result[15:0]$2225
    43/285: $4\crc16$func$../../../usb_cdc/sie.v:454$1874.$result[15:0]$2221
    44/285: $3\crc16$func$../../../usb_cdc/sie.v:454$1874.$result[15:0]$2217
    45/285: $7\pid_d[3:0]
    46/285: $14\dataout_toggle_d[15:0]
    47/285: $6$bitselwrite$data$../../../usb_cdc/sie.v:443$1873[15:0]$2207
    48/285: $6$bitselwrite$mask$../../../usb_cdc/sie.v:443$1872[15:0]$2206
    49/285: $6\pid_d[3:0]
    50/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:443$1873[15:0]$2204
    51/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:443$1872[15:0]$2203
    52/285: $13\dataout_toggle_d[15:0]
    53/285: $15\out_eop[0:0]
    54/285: $12\dataout_toggle_d[15:0]
    55/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:434$1871[15:0]$2192
    56/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:434$1870[15:0]$2191
    57/285: $5\out_err[0:0]
    58/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:443$1873[15:0]$2184
    59/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:443$1872[15:0]$2183
    60/285: $11\dataout_toggle_d[15:0]
    61/285: $5\pid_d[3:0]
    62/285: $21\phy_state_d[3:0]
    63/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:434$1871[15:0]$2182
    64/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:434$1870[15:0]$2181
    65/285: $14\out_eop[0:0]
    66/285: $4\out_err[0:0]
    67/285: $11\crc16$func$../../../usb_cdc/sie.v:431$1869.$result[15:0]$2178
    68/285: $10\crc16$func$../../../usb_cdc/sie.v:431$1869.$result[15:0]$2174
    69/285: $9\crc16$func$../../../usb_cdc/sie.v:431$1869.$result[15:0]$2170
    70/285: $8\crc16$func$../../../usb_cdc/sie.v:431$1869.$result[15:0]$2166
    71/285: $7\crc16$func$../../../usb_cdc/sie.v:431$1869.$result[15:0]$2162
    72/285: $6\crc16$func$../../../usb_cdc/sie.v:431$1869.$result[15:0]$2158
    73/285: $5\crc16$func$../../../usb_cdc/sie.v:431$1869.$result[15:0]$2154
    74/285: $4\crc16$func$../../../usb_cdc/sie.v:431$1869.$result[15:0]$2150
    75/285: $3\out_valid[0:0]
    76/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:443$1873[15:0]$2147
    77/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:443$1872[15:0]$2146
    78/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:434$1871[15:0]$2145
    79/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:434$1870[15:0]$2144
    80/285: $3\crc16$func$../../../usb_cdc/sie.v:431$1869.i[3:0]$2143
    81/285: $3\crc16$func$../../../usb_cdc/sie.v:431$1869.crc[15:0]$2142
    82/285: $3\crc16$func$../../../usb_cdc/sie.v:431$1869.data[7:0]$2141
    83/285: $3\crc16$func$../../../usb_cdc/sie.v:431$1869.$result[15:0]$2140
    84/285: $13\out_eop[0:0]
    85/285: $3\out_err[0:0]
    86/285: $10\dataout_toggle_d[15:0]
    87/285: $4\pid_d[3:0]
    88/285: $20\phy_state_d[3:0]
    89/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1877.$result[7:0]$2007 [6]
    90/285: $9\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2133
    91/285: $8\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2129
    92/285: $7\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2125
    93/285: $6\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2121
    94/285: $5\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2117
    95/285: $4\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2113
    96/285: $3\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2109
    97/285: $19\phy_state_d[3:0]
    98/285: $24\phy_state_d[3:0]
    99/285: $9\dataout_toggle_d[0:0]
   100/285: $13\datain_toggle_d[0:0]
   101/285: $18\phy_state_d[3:0]
   102/285: $11\out_eop[0:0]
   103/285: $8\dataout_toggle_d[0:0]
   104/285: $12\datain_toggle_d[0:0]
   105/285: $10\out_eop[0:0]
   106/285: $7\dataout_toggle_d[0:0]
   107/285: $11\datain_toggle_d[0:0]
   108/285: $17\phy_state_d[3:0]
   109/285: $5\frame_d[10:0]
   110/285: $9\out_eop[0:0]
   111/285: $6\dataout_toggle_d[0:0]
   112/285: $10\datain_toggle_d[0:0]
   113/285: $5\endp_d[3:0]
   114/285: $5\addr_d[6:0]
   115/285: $16\phy_state_d[3:0]
   116/285: $8\out_eop[0:0]
   117/285: $5\dataout_toggle_d[0:0]
   118/285: $9\datain_toggle_d[0:0]
   119/285: $4\frame_d[10:0]
   120/285: $4\endp_d[3:0]
   121/285: $4\addr_d[6:0]
   122/285: $15\phy_state_d[3:0]
   123/285: $14\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2098
   124/285: $13\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2094
   125/285: $12\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2090
   126/285: $11\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2086
   127/285: $10\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2082
   128/285: $9\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2078
   129/285: $8\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2074
   130/285: $7\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2070
   131/285: $6\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2066
   132/285: $5\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2062
   133/285: $4\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2058
   134/285: $7\out_eop[0:0]
   135/285: $4\dataout_toggle_d[0:0]
   136/285: $8\datain_toggle_d[0:0]
   137/285: $3\frame_d[10:0]
   138/285: $3\endp_d[3:0]
   139/285: $3\addr_d[6:0]
   140/285: $14\phy_state_d[3:0]
   141/285: $3\rev5$func$../../../usb_cdc/sie.v:397$1867.i[2:0]$2055
   142/285: $3\rev5$func$../../../usb_cdc/sie.v:397$1867.$result[4:0]$2053 [3]
   143/285: $3\rev5$func$../../../usb_cdc/sie.v:397$1867.$result[4:0]$2053 [2]
   144/285: $3\rev5$func$../../../usb_cdc/sie.v:397$1867.$result[4:0]$2053 [1]
   145/285: $3\rev5$func$../../../usb_cdc/sie.v:397$1867.$result[4:0]$2053 [0]
   146/285: $12\out_eop[0:0]
   147/285: $3\rev5$func$../../../usb_cdc/sie.v:397$1867.data[4:0]$2054
   148/285: $3\crc5$func$../../../usb_cdc/sie.v:397$1866.i[3:0]$2052
   149/285: $3\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2050
   150/285: $3\crc5$func$../../../usb_cdc/sie.v:397$1866.data[10:0]$2051
   151/285: $2\data_d[15:0] [7:0]
   152/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1876.$result[7:0]$2004 [5]
   153/285: $3\rev5$func$../../../usb_cdc/sie.v:397$1867.$result[4:0]$2053 [4]
   154/285: $10\crc16$func$../../../usb_cdc/sie.v:454$1874.$result[15:0]$2245
   155/285: $13\phy_state_d[3:0]
   156/285: $11\phy_state_d[3:0]
   157/285: $6\out_eop[0:0]
   158/285: $7\datain_toggle_d[15:0]
   159/285: $6$bitselwrite$data$../../../usb_cdc/sie.v:364$1865[15:0]$2036
   160/285: $6$bitselwrite$mask$../../../usb_cdc/sie.v:364$1864[15:0]$2035
   161/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:364$1865[15:0]$2031
   162/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:364$1864[15:0]$2030
   163/285: $5\out_eop[0:0]
   164/285: $6\datain_toggle_d[15:0]
   165/285: $10\phy_state_d[3:0]
   166/285: $9\phy_state_d[3:0]
   167/285: $8\phy_state_d[3:0]
   168/285: $7\phy_state_d[3:0]
   169/285: $6\phy_state_d[3:0]
   170/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:364$1865[15:0]$2017
   171/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:364$1864[15:0]$2016
   172/285: $4\out_eop[0:0]
   173/285: $5\datain_toggle_d[15:0]
   174/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:364$1865[15:0]$2015
   175/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:364$1864[15:0]$2014
   176/285: $3\out_eop[0:0]
   177/285: $4\datain_toggle_d[15:0]
   178/285: $5\phy_state_d[3:0]
   179/285: $3\pid_d[3:0]
   180/285: $4\phy_state_d[3:0]
   181/285: $3\phy_state_d[3:0]
   182/285: $2\phy_state_d[3:0]
   183/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1877.i[3:0]$2009
   184/285: $2\rev8$func$../../../usb_cdc/sie.v:515$1877.data[7:0]$2008
   185/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1876.$result[7:0]$2004 [6]
   186/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1876.i[3:0]$2006
   187/285: $2\rev8$func$../../../usb_cdc/sie.v:510$1876.data[7:0]$2005
   188/285: $3\datain_toggle_d[15:0] [15:1]
   189/285: $2\crc16$func$../../../usb_cdc/sie.v:504$1875.i[3:0]$2003
   190/285: $2\crc16$func$../../../usb_cdc/sie.v:504$1875.crc[15:0]$2002
   191/285: $2\crc16$func$../../../usb_cdc/sie.v:504$1875.data[7:0]$2001
   192/285: $2\crc16$func$../../../usb_cdc/sie.v:504$1875.$result[15:0]$2000
   193/285: $2\crc16$func$../../../usb_cdc/sie.v:454$1874.i[3:0]$1999
   194/285: $2\crc16$func$../../../usb_cdc/sie.v:454$1874.crc[15:0]$1998
   195/285: $2\crc16$func$../../../usb_cdc/sie.v:454$1874.data[7:0]$1997
   196/285: $2\crc16$func$../../../usb_cdc/sie.v:454$1874.$result[15:0]$1996
   197/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:443$1873[15:0]$1995
   198/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:443$1872[15:0]$1994
   199/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:434$1871[15:0]$1993
   200/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:434$1870[15:0]$1992
   201/285: $2\crc16$func$../../../usb_cdc/sie.v:431$1869.i[3:0]$1991
   202/285: $2\crc16$func$../../../usb_cdc/sie.v:431$1869.crc[15:0]$1990
   203/285: $2\crc16$func$../../../usb_cdc/sie.v:431$1869.data[7:0]$1989
   204/285: $2\crc16$func$../../../usb_cdc/sie.v:431$1869.$result[15:0]$1988
   205/285: $2\crc16$func$../../../usb_cdc/sie.v:425$1868.i[3:0]$1987
   206/285: $2\crc16$func$../../../usb_cdc/sie.v:425$1868.crc[15:0]$1986
   207/285: $2\crc16$func$../../../usb_cdc/sie.v:425$1868.data[7:0]$1985
   208/285: $2\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$1984
   209/285: $2\rev5$func$../../../usb_cdc/sie.v:397$1867.i[2:0]$1983
   210/285: $2\rev5$func$../../../usb_cdc/sie.v:397$1867.data[4:0]$1982
   211/285: $2\rev5$func$../../../usb_cdc/sie.v:397$1867.$result[4:0]$1981
   212/285: $2\crc5$func$../../../usb_cdc/sie.v:397$1866.i[3:0]$1980
   213/285: $2\crc5$func$../../../usb_cdc/sie.v:397$1866.data[10:0]$1979
   214/285: $2\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$1978
   215/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:364$1865[15:0]$1977
   216/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:364$1864[15:0]$1976
   217/285: $2\in_req[0:0]
   218/285: $2\in_ready[0:0]
   219/285: $2\tx_valid[0:0]
   220/285: $2\tx_data[7:0]
   221/285: $2\out_eop[0:0]
   222/285: $2\out_err[0:0]
   223/285: $2\out_valid[0:0]
   224/285: $2\in_byte_d[3:0]
   225/285: $10\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2137
   226/285: $10\crc16$func$../../../usb_cdc/sie.v:504$1875.$result[15:0]$2306
   227/285: $2\crc16_d[15:0]
   228/285: $2\frame_d[10:0]
   229/285: $2\endp_d[3:0]
   230/285: $2\addr_d[6:0]
   231/285: $2\pid_d[3:0]
   232/285: $12\phy_state_d[3:0]
   233/285: $1\out_err[0:0]
   234/285: $1\phy_state_d[3:0]
   235/285: $1\rev8$func$../../../usb_cdc/sie.v:515$1877.i[3:0]$1975
   236/285: $1\rev8$func$../../../usb_cdc/sie.v:515$1877.data[7:0]$1974
   237/285: $1\rev8$func$../../../usb_cdc/sie.v:515$1877.$result[7:0]$1973
   238/285: $1\rev8$func$../../../usb_cdc/sie.v:510$1876.i[3:0]$1972
   239/285: $1\rev8$func$../../../usb_cdc/sie.v:510$1876.data[7:0]$1971
   240/285: $1\rev8$func$../../../usb_cdc/sie.v:510$1876.$result[7:0]$1970
   241/285: $1\crc16$func$../../../usb_cdc/sie.v:504$1875.i[3:0]$1969
   242/285: $1\crc16$func$../../../usb_cdc/sie.v:504$1875.crc[15:0]$1968
   243/285: $1\crc16$func$../../../usb_cdc/sie.v:504$1875.data[7:0]$1967
   244/285: $1\crc16$func$../../../usb_cdc/sie.v:504$1875.$result[15:0]$1966
   245/285: $1\crc16$func$../../../usb_cdc/sie.v:454$1874.i[3:0]$1965
   246/285: $1\crc16$func$../../../usb_cdc/sie.v:454$1874.crc[15:0]$1964
   247/285: $1\crc16$func$../../../usb_cdc/sie.v:454$1874.data[7:0]$1963
   248/285: $1\crc16$func$../../../usb_cdc/sie.v:454$1874.$result[15:0]$1962
   249/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:443$1873[15:0]$1961
   250/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:443$1872[15:0]$1960
   251/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:434$1871[15:0]$1959
   252/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:434$1870[15:0]$1958
   253/285: $1\crc16$func$../../../usb_cdc/sie.v:431$1869.i[3:0]$1957
   254/285: $1\crc16$func$../../../usb_cdc/sie.v:431$1869.crc[15:0]$1956
   255/285: $1\crc16$func$../../../usb_cdc/sie.v:431$1869.data[7:0]$1955
   256/285: $1\crc16$func$../../../usb_cdc/sie.v:431$1869.$result[15:0]$1954
   257/285: $1\crc16$func$../../../usb_cdc/sie.v:425$1868.i[3:0]$1953
   258/285: $1\crc16$func$../../../usb_cdc/sie.v:425$1868.crc[15:0]$1952
   259/285: $1\crc16$func$../../../usb_cdc/sie.v:425$1868.data[7:0]$1951
   260/285: $1\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$1950
   261/285: $1\rev5$func$../../../usb_cdc/sie.v:397$1867.i[2:0]$1949
   262/285: $1\rev5$func$../../../usb_cdc/sie.v:397$1867.data[4:0]$1948
   263/285: $1\rev5$func$../../../usb_cdc/sie.v:397$1867.$result[4:0]$1947
   264/285: $1\crc5$func$../../../usb_cdc/sie.v:397$1866.i[3:0]$1946
   265/285: $1\crc5$func$../../../usb_cdc/sie.v:397$1866.data[10:0]$1945
   266/285: $1\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$1944
   267/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:364$1865[15:0]$1943
   268/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:364$1864[15:0]$1942
   269/285: $1\in_req[0:0]
   270/285: $1\in_ready[0:0]
   271/285: $1\tx_valid[0:0]
   272/285: $1\tx_data[7:0]
   273/285: $1\out_eop[0:0]
   274/285: $1\out_valid[0:0]
   275/285: $1\in_byte_d[3:0]
   276/285: $2\dataout_toggle_d[15:0]
   277/285: $2\datain_toggle_d[15:0]
   278/285: $1\crc16_d[15:0]
   279/285: $1\frame_d[10:0]
   280/285: $1\endp_d[3:0]
   281/285: $1\addr_d[6:0]
   282/285: $1\pid_d[3:0]
   283/285: $1\data_d[15:0]
   284/285: $1\dataout_toggle_d[1:1]
   285/285: $1\datain_toggle_d[1:1]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1902'.
     1/14: $0\dataout_toggle_q[15:0] [1]
     2/14: $0\dataout_toggle_q[15:0] [0]
     3/14: $0\dataout_toggle_q[15:0] [15:2]
     4/14: $0\datain_toggle_q[15:0] [0]
     5/14: $0\datain_toggle_q[15:0] [15:2]
     6/14: $0\datain_toggle_q[15:0] [1]
     7/14: $0\in_byte_q[3:0]
     8/14: $0\crc16_q[15:0]
     9/14: $0\frame_q[10:0]
    10/14: $0\endp_q[3:0]
    11/14: $0\addr_q[6:0]
    12/14: $0\pid_q[3:0]
    13/14: $0\phy_state_q[3:0]
    14/14: $0\data_q[15:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$1889'.
     1/3: $0\out_eop_q[0:0]
     2/3: $0\out_err_q[0:0]
     3/3: $0\delay_cnt_q[4:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2502'.
     1/178: $6\in_toggle_reset[0:0]
     2/178: $6\out_toggle_reset[0:0]
     3/178: $6\dev_state_dd[1:0]
     4/178: $5\dev_state_dd[1:0]
     5/178: $5\addr_dd[6:0]
     6/178: $5\out_toggle_reset[0:0]
     7/178: $5\in_toggle_reset[0:0]
     8/178: $4\out_toggle_reset[0:0]
     9/178: $4\in_toggle_reset[0:0]
    10/178: $4\addr_dd[6:0]
    11/178: $4\dev_state_dd[1:0]
    12/178: $10\in_valid[0:0]
    13/178: $4\in_zlp[0:0]
    14/178: $15\state_d[2:0]
    15/178: $14\state_d[2:0]
    16/178: $9\in_valid[0:0]
    17/178: $9\in_data[7:0]
    18/178: $8\in_valid[0:0]
    19/178: $8\in_data[7:0]
    20/178: $7\in_valid[0:0]
    21/178: $7\in_data[7:0]
    22/178: $8\byte_cnt_d[6:0]
    23/178: $13\state_d[2:0]
    24/178: $12\state_d[2:0]
    25/178: $6\in_valid[0:0]
    26/178: $6\in_data[7:0]
    27/178: $7\byte_cnt_d[6:0]
    28/178: $11\state_d[2:0]
    29/178: $5\in_valid[0:0]
    30/178: $5\in_data[7:0]
    31/178: $6\byte_cnt_d[6:0]
    32/178: $4\in_valid[0:0]
    33/178: $4\in_data[7:0]
    34/178: $5\byte_cnt_d[6:0]
    35/178: $10\state_d[2:0]
    36/178: $9\state_d[2:0]
    37/178: $8\state_d[2:0]
    38/178: $7\state_d[2:0]
    39/178: $6\state_d[2:0]
    40/178: $65\req_d[3:0]
    41/178: $64\req_d[3:0]
    42/178: $63\req_d[3:0]
    43/178: $62\req_d[3:0]
    44/178: $9\max_length_d[6:0]
    45/178: $61\req_d[3:0]
    46/178: $60\req_d[3:0]
    47/178: $59\req_d[3:0]
    48/178: $8\max_length_d[6:0]
    49/178: $58\req_d[3:0]
    50/178: $57\req_d[3:0]
    51/178: $56\req_d[3:0]
    52/178: $55\req_d[3:0]
    53/178: $7\max_length_d[6:0]
    54/178: $54\req_d[3:0]
    55/178: $53\req_d[3:0]
    56/178: $52\req_d[3:0]
    57/178: $6\max_length_d[6:0]
    58/178: $51\req_d[3:0]
    59/178: $50\req_d[3:0]
    60/178: $49\req_d[3:0]
    61/178: $48\req_d[3:0]
    62/178: $47\req_d[3:0]
    63/178: $46\req_d[3:0]
    64/178: $45\req_d[3:0]
    65/178: $44\req_d[3:0]
    66/178: $43\req_d[3:0]
    67/178: $42\req_d[3:0]
    68/178: $41\req_d[3:0]
    69/178: $40\req_d[3:0]
    70/178: $39\req_d[3:0]
    71/178: $38\req_d[3:0]
    72/178: $37\req_d[3:0]
    73/178: $36\req_d[3:0]
    74/178: $35\req_d[3:0]
    75/178: $34\req_d[3:0]
    76/178: $33\req_d[3:0]
    77/178: $32\req_d[3:0]
    78/178: $31\req_d[3:0]
    79/178: $30\req_d[3:0]
    80/178: $29\req_d[3:0]
    81/178: $28\req_d[3:0]
    82/178: $27\req_d[3:0]
    83/178: $8\dev_state_d[1:0]
    84/178: $26\req_d[3:0]
    85/178: $7\dev_state_d[1:0]
    86/178: $25\req_d[3:0]
    87/178: $7\addr_d[6:0]
    88/178: $24\req_d[3:0]
    89/178: $23\req_d[3:0]
    90/178: $22\req_d[3:0]
    91/178: $21\req_d[3:0]
    92/178: $20\req_d[3:0]
    93/178: $19\req_d[3:0]
    94/178: $18\req_d[3:0]
    95/178: $6\dev_state_d[1:0]
    96/178: $6\addr_d[6:0]
    97/178: $17\req_d[3:0]
    98/178: $16\req_d[3:0]
    99/178: $15\req_d[3:0]
   100/178: $14\req_d[3:0]
   101/178: $13\req_d[3:0]
   102/178: $12\req_d[3:0]
   103/178: $11\req_d[3:0]
   104/178: $10\req_d[3:0]
   105/178: $9\req_d[3:0]
   106/178: $8\req_d[3:0]
   107/178: $7\req_d[3:0]
   108/178: $6\req_d[3:0]
   109/178: $5\req_d[3:0]
   110/178: $5\rec_d[1:0]
   111/178: $5\class_d[0:0]
   112/178: $5\in_dir_d[0:0]
   113/178: $5\in_endp_d[0:0]
   114/178: $5\dev_state_d[1:0]
   115/178: $5\max_length_d[6:0]
   116/178: $5\addr_d[6:0]
   117/178: $4\in_endp_d[0:0]
   118/178: $4\dev_state_d[1:0]
   119/178: $4\req_d[3:0]
   120/178: $4\rec_d[1:0]
   121/178: $4\class_d[0:0]
   122/178: $4\in_dir_d[0:0]
   123/178: $4\max_length_d[6:0]
   124/178: $4\addr_d[6:0]
   125/178: $4\byte_cnt_d[6:0]
   126/178: $5\state_d[2:0]
   127/178: $3\out_toggle_reset[0:0]
   128/178: $3\in_toggle_reset[0:0]
   129/178: $3\in_valid[0:0]
   130/178: $3\in_zlp[0:0]
   131/178: $3\in_data[7:0]
   132/178: $3\in_endp_d[0:0]
   133/178: $3\addr_dd[6:0]
   134/178: $3\dev_state_dd[1:0]
   135/178: $3\dev_state_d[1:0]
   136/178: $3\req_d[3:0]
   137/178: $3\rec_d[1:0]
   138/178: $3\class_d[0:0]
   139/178: $3\in_dir_d[0:0]
   140/178: $3\max_length_d[6:0]
   141/178: $3\byte_cnt_d[6:0]
   142/178: $4\state_d[2:0]
   143/178: $3\addr_d[6:0]
   144/178: $3\state_d[2:0]
   145/178: $2\out_toggle_reset[0:0]
   146/178: $2\in_toggle_reset[0:0]
   147/178: $2\in_valid[0:0]
   148/178: $2\in_zlp[0:0]
   149/178: $2\in_data[7:0]
   150/178: $2\in_endp_d[0:0]
   151/178: $2\addr_dd[6:0]
   152/178: $2\dev_state_dd[1:0]
   153/178: $2\dev_state_d[1:0]
   154/178: $2\req_d[3:0]
   155/178: $2\rec_d[1:0]
   156/178: $2\class_d[0:0]
   157/178: $2\in_dir_d[0:0]
   158/178: $2\max_length_d[6:0]
   159/178: $2\byte_cnt_d[6:0]
   160/178: $2\addr_d[6:0]
   161/178: $2\state_d[2:0]
   162/178: $1\state_d[2:0]
   163/178: $1\out_toggle_reset[0:0]
   164/178: $1\in_toggle_reset[0:0]
   165/178: $1\in_valid[0:0]
   166/178: $1\in_zlp[0:0]
   167/178: $1\in_data[7:0]
   168/178: $1\in_endp_d[0:0]
   169/178: $1\addr_dd[6:0]
   170/178: $1\dev_state_dd[1:0]
   171/178: $1\dev_state_d[1:0]
   172/178: $1\req_d[3:0]
   173/178: $1\rec_d[1:0]
   174/178: $1\class_d[0:0]
   175/178: $1\in_dir_d[0:0]
   176/178: $1\max_length_d[6:0]
   177/178: $1\byte_cnt_d[6:0]
   178/178: $1\addr_d[6:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2500'.
     1/11: $0\in_endp_q[0:0]
     2/11: $0\addr_qq[6:0]
     3/11: $0\dev_state_q[1:0]
     4/11: $0\req_q[3:0]
     5/11: $0\rec_q[1:0]
     6/11: $0\class_q[0:0]
     7/11: $0\in_dir_q[0:0]
     8/11: $0\max_length_q[6:0]
     9/11: $0\byte_cnt_q[6:0]
    10/11: $0\state_q[2:0]
    11/11: $0\addr_q[6:0]
Creating decoders for process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:281$2491'.
     1/2: $0\usb_reset_q[0:0]
     2/2: $0\dev_state_qq[1:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$2481'.
     1/2: $0\genblk1.u_gtex4_async_data.in_consumed_q[0:0]
     2/2: $0\genblk1.u_gtex4_async_data.in_data_q[7:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2442'.
     1/18: $5$lookahead\in_fifo_q$2441[71:0]$2466
     2/18: $5$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$2352[71:0]$2465
     3/18: $5$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$2351[71:0]$2464
     4/18: $4$lookahead\in_fifo_q$2441[71:0]$2462
     5/18: $4$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$2352[71:0]$2461
     6/18: $4$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$2351[71:0]$2460
     7/18: $3$lookahead\in_fifo_q$2441[71:0]$2458
     8/18: $3$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$2352[71:0]$2457
     9/18: $3$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$2351[71:0]$2456
    10/18: $2$lookahead\in_fifo_q$2441[71:0]$2453
    11/18: $2$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$2352[71:0]$2452
    12/18: $2$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$2351[71:0]$2451
    13/18: $1$lookahead\in_fifo_q$2441[71:0]$2449
    14/18: $1$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$2352[71:0]$2448
    15/18: $1$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$2351[71:0]$2447
    16/18: $0\genblk1.u_gtex4_async_data.in_ready_q[0:0]
    17/18: $0\delay_in_cnt_q[1:0]
    18/18: $0\in_last_q[3:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:340$2438'.
     1/1: $0\genblk1.u_gtex4_async_data.out_consumed_q[0:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2422'.
     1/5: $0\genblk1.u_gtex4_async_data.app_clk_sq[2:0]
     2/5: $0\genblk1.u_gtex4_async_data.out_valid_q[0:0]
     3/5: $0\delay_out_cnt_q[1:0]
     4/5: $0\out_full_q[0:0]
     5/5: $0\out_first_q[3:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:292$2417'.
     1/1: $0\genblk1.u_gtex4_async_data.data_rstn_sq[1:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2403'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2387'.
     1/3: $0\in_req_q[0:0]
     2/3: $0\in_valid_q[0:0]
     3/3: $0\in_state_q[0:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2357'.
     1/23: $5\out_last_dd[3:0]
     2/23: $3\out_nak_d[0:0]
     3/23: $3\out_state_d[1:0]
     4/23: $3$bitselwrite$data$../../../usb_cdc/bulk_endp.v:145$2350[71:0]$2371
     5/23: $3$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:145$2349[71:0]$2370
     6/23: $4\out_last_dd[3:0]
     7/23: $3\out_fifo_d[71:0]
     8/23: $3\out_last_dd[3:0]
     9/23: $3\out_last_d[3:0]
    10/23: $2\out_last_dd[3:0]
    11/23: $2\out_last_d[3:0]
    12/23: $2\out_state_d[1:0]
    13/23: $2$bitselwrite$data$../../../usb_cdc/bulk_endp.v:145$2350[71:0]$2365
    14/23: $2$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:145$2349[71:0]$2364
    15/23: $2\out_nak_d[0:0]
    16/23: $2\out_fifo_d[71:0]
    17/23: $1\out_nak_d[0:0]
    18/23: $1\out_last_dd[3:0]
    19/23: $1\out_state_d[1:0]
    20/23: $1$bitselwrite$data$../../../usb_cdc/bulk_endp.v:145$2350[71:0]$2362
    21/23: $1$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:145$2349[71:0]$2361
    22/23: $1\out_last_d[3:0]
    23/23: $1\out_fifo_d[71:0]
Creating decoders for process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2355'.
     1/5: $0\out_nak_q[0:0]
     2/5: $0\out_last_qq[3:0]
     3/5: $0\out_last_q[3:0]
     4/5: $0\out_fifo_q[71:0]
     5/5: $0\out_state_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1486'.
     1/48: $13\rx_state_d[2:0]
     2/48: $9\rx_valid_fd[0:0]
     3/48: $12\data_d[7:0]
     4/48: $9\stuffing_cnt_d[2:0]
     5/48: $11\data_d[8:8]
     6/48: $9\data_d[8:0] [8]
     7/48: $9\data_d[8:0] [7:0]
     8/48: $12\rx_state_d[2:0]
     9/48: $10\data_d[8:0]
    10/48: $7\rx_valid_fd[0:0]
    11/48: $11\rx_state_d[2:0]
    12/48: $8\rx_valid_fd[0:0]
    13/48: $8\stuffing_cnt_d[2:0]
    14/48: $6\rx_valid_fd[0:0]
    15/48: $10\rx_state_d[2:0]
    16/48: $7\stuffing_cnt_d[2:0]
    17/48: $8\data_d[8:0]
    18/48: $7\data_d[8:0]
    19/48: $5\rx_valid_fd[0:0]
    20/48: $9\rx_state_d[2:0]
    21/48: $8\rx_state_d[2:0]
    22/48: $4\rx_valid_fd[0:0]
    23/48: $6\data_d[8:0]
    24/48: $3\rx_valid_fd[0:0]
    25/48: $7\rx_state_d[2:0]
    26/48: $5\data_d[8:0]
    27/48: $6\stuffing_cnt_d[2:0]
    28/48: $2\rx_valid_fd[0:0]
    29/48: $6\rx_state_d[2:0]
    30/48: $5\stuffing_cnt_d[2:0]
    31/48: $4\data_d[8:0]
    32/48: $4\stuffing_cnt_d[2:0]
    33/48: $4\rx_valid_rd[0:0]
    34/48: $5\rx_state_d[2:0]
    35/48: $3\rx_valid_rd[0:0]
    36/48: $4\rx_state_d[2:0]
    37/48: $3\stuffing_cnt_d[2:0]
    38/48: $3\data_d[8:0]
    39/48: $3\rx_state_d[2:0]
    40/48: $2\rx_valid_rd[0:0]
    41/48: $2\stuffing_cnt_d[2:0]
    42/48: $2\data_d[8:0]
    43/48: $2\rx_state_d[2:0]
    44/48: $1\rx_state_d[2:0]
    45/48: $1\rx_valid_fd[0:0]
    46/48: $1\rx_valid_rd[0:0]
    47/48: $1\stuffing_cnt_d[2:0]
    48/48: $1\data_d[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1471'.
     1/9: $0\rx_en_q[0:0]
     2/9: $0\dp_pu_q[0:0]
     3/9: $0\cnt_q[17:0]
     4/9: $0\rx_valid_fq[0:0]
     5/9: $0\rx_valid_rq[0:0]
     6/9: $0\rx_state_q[2:0]
     7/9: $0\nrzi_q[3:0]
     8/9: $0\stuffing_cnt_q[2:0]
     9/9: $0\data_q[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1447'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:74$1437'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1435'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1419'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1417'.
     1/6: $0\tx_valid_q[0:0]
     2/6: $0\nrzi_q[0:0]
     3/6: $0\stuffing_cnt_q[2:0]
     4/6: $0\data_q[7:0]
     5/6: $0\bit_cnt_q[2:0]
     6/6: $0\tx_state_q[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1407'.
     1/1: $0\clk_cnt_q[1:0]

11.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\app.\data_d' from process `\app.$proc$../hdl/soc/app.v:87$987'.
No latch inferred for signal `\app.\status_d' from process `\app.$proc$../hdl/soc/app.v:87$987'.
No latch inferred for signal `\app.\fifo_irq_d' from process `\app.$proc$../hdl/soc/app.v:87$987'.
No latch inferred for signal `\app.\cpu_wrdata' from process `\app.$proc$../hdl/soc/app.v:87$987'.
No latch inferred for signal `\app.\cpu_addr' from process `\app.$proc$../hdl/soc/app.v:87$987'.
No latch inferred for signal `\app.\cpu_rd' from process `\app.$proc$../hdl/soc/app.v:87$987'.
No latch inferred for signal `\app.\cpu_wr' from process `\app.$proc$../hdl/soc/app.v:87$987'.
No latch inferred for signal `\app.\fifo_sel' from process `\app.$proc$../hdl/soc/app.v:87$987'.
No latch inferred for signal `\fifo_if.\rdata' from process `\fifo_if.$proc$../../common/hdl/fifo_if.v:104$976'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_ready' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_req' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:364$1864' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:364$1865' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:397$1866.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:397$1866.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:397$1866.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:397$1867.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:397$1867.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:397$1867.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:425$1868.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:425$1868.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:425$1868.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:425$1868.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:431$1869.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:431$1869.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:431$1869.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:431$1869.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:434$1870' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:434$1871' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:443$1872' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:443$1873' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:454$1874.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:454$1874.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:454$1874.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:454$1874.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:504$1875.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:504$1875.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:504$1875.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:504$1875.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:510$1876.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:510$1876.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:510$1876.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:515$1877.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:515$1877.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:515$1877.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2502'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\state_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2502'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\byte_cnt_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2502'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\max_length_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2502'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_dir_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2502'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\class_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2502'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\rec_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2502'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\req_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2502'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2502'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_dd' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2502'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_dd' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2502'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_endp_d' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2502'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_data' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2502'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_zlp' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2502'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_valid' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2502'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_toggle_reset' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2502'.
No latch inferred for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\out_toggle_reset' from process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2502'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_state_d' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2357'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_fifo_d' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2357'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_last_d' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2357'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_last_dd' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2357'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_nak_d' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2357'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:145$2349' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2357'.
No latch inferred for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$bitselwrite$data$../../../usb_cdc/bulk_endp.v:145$2350' from process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2357'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1486'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1486'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1486'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1486'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1486'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:74$1437'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1419'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1419'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1419'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1419'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1419'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_ready' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1419'.

11.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1255'.
  created $adff cell `$procdff$11672' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1248'.
  created $dff cell `$procdff$11673' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1244'.
  created $adff cell `$procdff$11674' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1237'.
  created $dff cell `$procdff$11675' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1234'.
  created $adff cell `$procdff$11676' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1231'.
  created $dff cell `$procdff$11677' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1228'.
  created $adff cell `$procdff$11678' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1225'.
  created $dff cell `$procdff$11679' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1223'.
  created $dff cell `$procdff$11680' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1221'.
  created $dff cell `$procdff$11681' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1217'.
  created $adff cell `$procdff$11682' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1210'.
  created $dff cell `$procdff$11683' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1206'.
  created $adff cell `$procdff$11684' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1199'.
  created $dff cell `$procdff$11685' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1196'.
  created $adff cell `$procdff$11686' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1193'.
  created $dff cell `$procdff$11687' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1190'.
  created $adff cell `$procdff$11688' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1187'.
  created $dff cell `$procdff$11689' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1185'.
  created $dff cell `$procdff$11690' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1183'.
  created $dff cell `$procdff$11691' with positive edge clock.
Creating register for signal `\soc.\up_cnt' using process `\soc.$proc$../hdl/soc/soc.v:86$1007'.
  created $adff cell `$procdff$11692' with positive edge clock and negative level reset.
Creating register for signal `\soc.\sleep_sq' using process `\soc.$proc$../hdl/soc/soc.v:86$1007'.
  created $adff cell `$procdff$11693' with positive edge clock and negative level reset.
Creating register for signal `\soc.\rstn_sync' using process `\soc.$proc$../hdl/soc/soc.v:73$1005'.
  created $adff cell `$procdff$11694' with positive edge clock and negative level reset.
Creating register for signal `\app.\data_q' using process `\app.$proc$../hdl/soc/app.v:67$985'.
  created $adff cell `$procdff$11695' with positive edge clock and negative level reset.
Creating register for signal `\app.\status_q' using process `\app.$proc$../hdl/soc/app.v:67$985'.
  created $adff cell `$procdff$11696' with positive edge clock and negative level reset.
Creating register for signal `\app.\fifo_irq_q' using process `\app.$proc$../hdl/soc/app.v:67$985'.
  created $adff cell `$procdff$11697' with positive edge clock and negative level reset.
Creating register for signal `\app.\rstn_sq' using process `\app.$proc$../hdl/soc/app.v:41$979'.
  created $adff cell `$procdff$11698' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\addr_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$961'.
  created $adff cell `$procdff$11699' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\out_buffer_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$961'.
  created $adff cell `$procdff$11700' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\out_ready_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$961'.
  created $adff cell `$procdff$11701' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\out_irq_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$961'.
  created $adff cell `$procdff$11702' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\started_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$961'.
  created $adff cell `$procdff$11703' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\in_valid_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$952'.
  created $adff cell `$procdff$11704' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\in_buffer_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$952'.
  created $adff cell `$procdff$11705' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\in_irq_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$952'.
  created $adff cell `$procdff$11706' with positive edge clock and negative level reset.
Creating register for signal `\prescaler.\prescaler_cnt' using process `\prescaler.$proc$../../common/hdl/prescaler.v:14$949'.
  created $adff cell `$procdff$11707' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.\rstn_sq' using process `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:86$2337'.
  created $adff cell `$procdff$11708' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1902'.
  created $adff cell `$procdff$11709' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1902'.
  created $adff cell `$procdff$11710' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1902'.
  created $adff cell `$procdff$11711' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1902'.
  created $adff cell `$procdff$11712' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1902'.
  created $adff cell `$procdff$11713' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1902'.
  created $adff cell `$procdff$11714' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1902'.
  created $adff cell `$procdff$11715' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1902'.
  created $adff cell `$procdff$11716' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1902'.
  created $adff cell `$procdff$11717' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1902'.
  created $adff cell `$procdff$11718' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\delay_cnt_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$1889'.
  created $adff cell `$procdff$11719' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$1889'.
  created $adff cell `$procdff$11720' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$1889'.
  created $adff cell `$procdff$11721' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2500'.
  created $adff cell `$procdff$11722' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\state_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2500'.
  created $adff cell `$procdff$11723' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\byte_cnt_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2500'.
  created $adff cell `$procdff$11724' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\max_length_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2500'.
  created $adff cell `$procdff$11725' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_dir_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2500'.
  created $adff cell `$procdff$11726' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\class_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2500'.
  created $adff cell `$procdff$11727' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\rec_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2500'.
  created $adff cell `$procdff$11728' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\req_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2500'.
  created $adff cell `$procdff$11729' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2500'.
  created $adff cell `$procdff$11730' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\addr_qq' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2500'.
  created $adff cell `$procdff$11731' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\in_endp_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2500'.
  created $adff cell `$procdff$11732' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\dev_state_qq' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:281$2491'.
  created $adff cell `$procdff$11733' with positive edge clock and negative level reset.
Creating register for signal `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.\usb_reset_q' using process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:281$2491'.
  created $adff cell `$procdff$11734' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.in_data_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$2481'.
  created $adff cell `$procdff$11735' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.in_consumed_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$2481'.
  created $adff cell `$procdff$11736' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_fifo_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2442'.
  created $adff cell `$procdff$11737' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_last_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2442'.
  created $adff cell `$procdff$11738' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\delay_in_cnt_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2442'.
  created $adff cell `$procdff$11739' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.in_ready_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2442'.
  created $adff cell `$procdff$11740' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$2351' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2442'.
  created $adff cell `$procdff$11741' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$2352' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2442'.
  created $adff cell `$procdff$11742' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$lookahead\in_fifo_q$2441' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2442'.
  created $adff cell `$procdff$11743' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.out_consumed_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:340$2438'.
  created $adff cell `$procdff$11744' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_first_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2422'.
  created $adff cell `$procdff$11745' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_full_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2422'.
  created $adff cell `$procdff$11746' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\delay_out_cnt_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2422'.
  created $adff cell `$procdff$11747' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.app_clk_sq' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2422'.
  created $adff cell `$procdff$11748' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.out_valid_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2422'.
  created $adff cell `$procdff$11749' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\genblk1.u_gtex4_async_data.data_rstn_sq' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:292$2417'.
  created $adff cell `$procdff$11750' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_first_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2403'.
  created $adff cell `$procdff$11751' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_first_qq' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2403'.
  created $adff cell `$procdff$11752' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_state_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2387'.
  created $adff cell `$procdff$11753' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_req_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2387'.
  created $adff cell `$procdff$11754' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\in_valid_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2387'.
  created $adff cell `$procdff$11755' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_state_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2355'.
  created $adff cell `$procdff$11756' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_fifo_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2355'.
  created $adff cell `$procdff$11757' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_last_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2355'.
  created $adff cell `$procdff$11758' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_last_qq' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2355'.
  created $adff cell `$procdff$11759' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.\out_nak_q' using process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2355'.
  created $adff cell `$procdff$11760' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1471'.
  created $adff cell `$procdff$11761' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1471'.
  created $adff cell `$procdff$11762' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1471'.
  created $adff cell `$procdff$11763' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1471'.
  created $adff cell `$procdff$11764' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1471'.
  created $adff cell `$procdff$11765' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1471'.
  created $adff cell `$procdff$11766' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1471'.
  created $adff cell `$procdff$11767' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1471'.
  created $adff cell `$procdff$11768' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_en_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1471'.
  created $adff cell `$procdff$11769' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1447'.
  created $adff cell `$procdff$11770' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1435'.
  created $adff cell `$procdff$11771' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1435'.
  created $adff cell `$procdff$11772' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1417'.
  created $adff cell `$procdff$11773' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1417'.
  created $adff cell `$procdff$11774' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1417'.
  created $adff cell `$procdff$11775' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1417'.
  created $adff cell `$procdff$11776' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1417'.
  created $adff cell `$procdff$11777' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_valid_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1417'.
  created $adff cell `$procdff$11778' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1407'.
  created $adff cell `$procdff$11779' with positive edge clock and negative level reset.

11.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1258'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1255'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1255'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1254'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1248'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1248'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1247'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1244'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1244'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1243'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1237'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1237'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1236'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1234'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1233'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1231'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1231'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1230'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1228'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1227'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1225'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1225'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1224'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1223'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1223'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1222'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1221'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1220'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1217'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1217'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1216'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1210'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1210'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1209'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1206'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1206'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1205'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1199'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1199'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1198'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1196'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1195'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1193'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1193'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1192'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1190'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1189'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1187'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1187'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1186'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1185'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1185'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1184'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1183'.
Found and cleaned up 2 empty switches in `\soc.$proc$../hdl/soc/soc.v:86$1007'.
Removing empty process `soc.$proc$../hdl/soc/soc.v:86$1007'.
Removing empty process `soc.$proc$../hdl/soc/soc.v:73$1005'.
Found and cleaned up 8 empty switches in `\app.$proc$../hdl/soc/app.v:87$987'.
Removing empty process `app.$proc$../hdl/soc/app.v:87$987'.
Removing empty process `app.$proc$../hdl/soc/app.v:67$985'.
Removing empty process `app.$proc$../hdl/soc/app.v:41$979'.
Found and cleaned up 1 empty switch in `\fifo_if.$proc$../../common/hdl/fifo_if.v:104$976'.
Removing empty process `fifo_if.$proc$../../common/hdl/fifo_if.v:104$976'.
Found and cleaned up 3 empty switches in `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$961'.
Removing empty process `fifo_if.$proc$../../common/hdl/fifo_if.v:79$961'.
Found and cleaned up 3 empty switches in `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$952'.
Removing empty process `fifo_if.$proc$../../common/hdl/fifo_if.v:50$952'.
Removing empty process `prescaler.$proc$../../common/hdl/prescaler.v:14$949'.
Removing empty process `$paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:86$2337'.
Found and cleaned up 76 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$1904'.
Found and cleaned up 1 empty switch in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1902'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$1902'.
Found and cleaned up 3 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$1889'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$1889'.
Found and cleaned up 86 empty switches in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2502'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:330$2502'.
Found and cleaned up 1 empty switch in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2500'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:300$2500'.
Found and cleaned up 2 empty switches in `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:281$2491'.
Removing empty process `$paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:281$2491'.
Found and cleaned up 1 empty switch in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$2481'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$2481'.
Found and cleaned up 6 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2442'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2442'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:340$2438'.
Found and cleaned up 6 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2422'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2422'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:292$2417'.
Found and cleaned up 5 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2403'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2403'.
Found and cleaned up 6 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2387'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2387'.
Found and cleaned up 5 empty switches in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2357'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2357'.
Found and cleaned up 1 empty switch in `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2355'.
Removing empty process `$paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2355'.
Found and cleaned up 15 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1486'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1486'.
Found and cleaned up 10 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1471'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1471'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1447'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1447'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:74$1437'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:74$1437'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1435'.
Found and cleaned up 9 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1419'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1419'.
Found and cleaned up 1 empty switch in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1417'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1417'.
Found and cleaned up 2 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1407'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1407'.
Cleaned up 276 empty switches.

11.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~3 debug messages>
Optimizing module app.
<suppressed ~2 debug messages>
Optimizing module fifo_if.
<suppressed ~10 debug messages>
Optimizing module prescaler.
Optimizing module $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.
<suppressed ~7 debug messages>
Optimizing module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
<suppressed ~146 debug messages>
Optimizing module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
<suppressed ~114 debug messages>
Optimizing module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
<suppressed ~58 debug messages>
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~24 debug messages>
Optimizing module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~23 debug messages>

11.4. Executing FLATTEN pass (flatten design).
Deleting now unused module app.
Deleting now unused module fifo_if.
Deleting now unused module prescaler.
Deleting now unused module $paramod$d7cfe14563c7968b75597733f3e1cebd98f6a5ba\usb_cdc.
Deleting now unused module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Deleting now unused module $paramod$48e033b55fc65b1f4f1b845fcaec5bc8ff8de0d3\ctrl_endp.
Deleting now unused module $paramod$1cd02470892778eaa348d3fdd9fb3a9113cf4e58\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~9 debug messages>

11.5. Executing TRIBUF pass.

11.6. Executing DEMINOUT pass (demote inout ports to input or output).

11.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~25 debug messages>

11.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 465 unused cells and 3148 unused wires.
<suppressed ~477 debug messages>

11.9. Executing CHECK pass (checking for obvious problems).
Checking module soc...
Found and reported 0 problems.

11.10. Executing OPT pass (performing simple optimizations).

11.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~2373 debug messages>
Removed a total of 791 cells.

11.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10440: \u_usb_cdc.u_bulk_endp.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10443: \u_usb_cdc.u_bulk_endp.in_state_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11233: \u_usb_cdc.u_sie.u_phy_rx.cnt_q -> { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }
      Replacing known input bits on port A of cell $flatten\u_app.\u_fifo_if.$procmux$2911: \u_app.u_fifo_if.in_valid_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_app.\u_fifo_if.$procmux$2908: \u_app.u_fifo_if.in_valid_q -> 1'0
      Replacing known input bits on port B of cell $procmux$2744: \up_cnt -> { 1'1 \up_cnt [19:0] }
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7477.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7479.
    dead port 1/2 on $mux $flatten\u_app.$procmux$2776.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7482.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7485.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7494.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7497.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7499.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2778.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7502.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7505.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7516.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7519.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7522.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7533.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7535.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7537.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7539.
    dead port 1/2 on $mux $flatten\u_app.$procmux$2789.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7542.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7545.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7557.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2791.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7559.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7561.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7566.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7569.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7582.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7584.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7586.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7588.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7591.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7594.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7608.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7610.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7612.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7614.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7617.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7620.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7635.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7637.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7639.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7641.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7644.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7647.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7663.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7665.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7667.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7669.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7672.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7675.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7692.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7696.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7698.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7701.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7704.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7719.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7721.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7723.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7726.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7729.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7433.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7743.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7745.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7747.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7750.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7753.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7765.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7767.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7769.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7771.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7774.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7777.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7790.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7792.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7794.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7796.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7799.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7802.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7816.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7818.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7820.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7822.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7825.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7828.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7843.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7845.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7847.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7849.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7852.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7855.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7871.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7436.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7873.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7877.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7880.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7883.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7900.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7902.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7906.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7909.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7912.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7930.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7932.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7934.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7936.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7939.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7958.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7960.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7962.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7965.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7968.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7983.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7985.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7987.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7990.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7993.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8006.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8008.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8010.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8012.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8015.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8018.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8032.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8034.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8036.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8038.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8041.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8044.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8059.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8061.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8063.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8065.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8068.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8071.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8087.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8089.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8091.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8093.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8096.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8099.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8116.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7446.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8118.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8125.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8128.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8146.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8148.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8150.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8152.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8155.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8158.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8177.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8179.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8181.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8183.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10253.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8186.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8189.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10255.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10258.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10288.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7449.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10291.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10315.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8207.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8209.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8211.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8214.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8231.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8233.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8235.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8237.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8240.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8243.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8258.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8260.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8262.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8264.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8267.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8286.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8288.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8290.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8292.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8295.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8298.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8315.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8317.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8319.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8321.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8324.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8327.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8345.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7451.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8347.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8349.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8351.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8354.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8357.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8378.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8380.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8385.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8388.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8408.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8410.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8414.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8417.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8420.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8439.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8441.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8443.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8446.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8449.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8464.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8466.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8468.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8470.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8473.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8476.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8492.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8494.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8496.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8498.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8501.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8504.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8523.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8525.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8527.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8530.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8533.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8551.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8553.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8555.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8557.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10451.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8560.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8583.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8585.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8587.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8589.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8591.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10457.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8594.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8597.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8616.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8618.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10463.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8620.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8622.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10466.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8628.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8648.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8650.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10472.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8652.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8654.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10475.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8657.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8660.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8681.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8683.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10499.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8685.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8687.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10502.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8690.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8693.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10508.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10511.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10517.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10520.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8713.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10526.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8715.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8717.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10529.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8720.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8723.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8740.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8742.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8744.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8746.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8748.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10535.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8751.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8754.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8771.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8773.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8775.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10541.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8777.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8782.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8785.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8801.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10547.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8803.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8805.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8807.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10565.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8810.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8813.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8829.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8831.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10571.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8833.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8835.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8838.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8841.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8858.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8860.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8862.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8864.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8867.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8870.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8887.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8889.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8891.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8893.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8896.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8899.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8917.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8919.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8921.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8923.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8926.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8929.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8948.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8950.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8952.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8954.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8957.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8960.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8980.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8982.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8984.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8986.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8989.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8992.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9013.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9015.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9017.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9019.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9022.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9025.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9047.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9049.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9051.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9053.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9056.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9059.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2801.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7456.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9080.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9082.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9084.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9087.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9105.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9107.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9109.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9112.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9115.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9131.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9133.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9135.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9138.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9141.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9159.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9161.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9163.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9165.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9170.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9192.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9194.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9196.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9198.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2814.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9200.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9202.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9205.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9208.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9228.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9230.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9232.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9234.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9236.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9238.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2828.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9241.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9244.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9265.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9267.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9269.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9271.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9273.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9275.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9278.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9281.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9303.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9305.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9307.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9309.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9311.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9313.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9316.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9319.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9342.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9346.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9348.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9350.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9352.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9355.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9358.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9386.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9388.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9390.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9392.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9395.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9398.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9423.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9425.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9427.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9429.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9433.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9439.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9463.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9465.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9467.
    dead port 1/2 on $mux $flatten\u_app.$procmux$2773.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9469.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9471.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9474.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9477.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9494.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9496.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9498.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9500.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9503.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9506.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9522.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9524.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9526.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9529.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9532.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9549.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9551.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9553.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9556.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9559.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9575.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9577.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9580.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9583.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9599.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9601.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9604.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9607.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9623.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9628.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9631.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9647.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9649.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9652.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9655.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9667.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9669.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9672.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9675.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9689.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9691.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9694.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9697.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9707.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9709.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9712.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9715.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9729.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9731.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9737.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9745.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9748.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9751.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9759.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9765.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9776.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9779.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9787.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9790.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9793.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9801.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9804.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9807.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9815.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7459.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9818.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9821.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9829.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9832.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9843.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9846.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9849.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9871.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9874.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9877.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9883.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9892.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9895.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9902.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9905.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9911.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9914.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9921.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9924.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9932.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9935.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9941.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9944.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9950.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9953.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9961.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9964.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9972.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9975.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9983.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9986.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10005.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10008.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7462.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10016.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10019.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10027.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10030.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10039.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7472.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10042.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3008.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10050.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3020.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10053.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10059.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10065.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3105.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10071.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3108.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3116.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3119.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10077.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3133.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3143.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3146.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3148.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3151.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3161.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3164.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3166.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10083.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3169.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3179.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3182.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3184.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3187.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3197.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3199.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10089.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3202.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3212.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3214.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3217.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3227.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3229.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10095.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3232.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3242.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3244.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3247.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3256.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10101.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3259.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3268.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3271.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3280.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10107.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3283.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3292.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3295.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10113.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3308.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10119.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10125.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10131.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3419.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3421.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3424.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3426.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10137.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3429.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3442.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3444.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3447.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3449.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3510.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3513.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3515.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10143.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3518.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3570.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3573.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3575.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3590.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3593.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3595.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10149.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3598.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3670.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3673.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3675.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10155.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3678.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3724.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3726.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3729.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3743.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10161.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3746.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3760.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3763.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3809.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3811.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3814.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3826.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3828.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3831.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3978.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3981.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4104.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4107.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4118.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4121.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4132.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4135.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4146.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4149.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4160.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4163.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4286.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4289.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4299.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4302.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4304.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4307.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4324.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4326.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4329.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4331.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4333.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4335.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4338.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4355.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4357.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4360.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4362.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4364.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4366.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4369.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4385.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4388.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4390.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4392.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4394.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4397.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4413.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4416.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4418.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4420.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4422.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4425.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4441.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4444.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4446.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4448.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4450.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4453.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4469.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4472.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4474.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4476.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4481.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4497.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4499.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4501.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4503.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4506.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4522.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4524.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4526.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4528.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6805.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4531.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4547.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4549.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4551.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4553.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4556.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4572.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4574.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4576.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4578.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6807.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4581.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4618.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4620.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4622.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6809.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4625.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4640.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4642.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4644.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4647.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4662.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4664.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4666.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6812.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4669.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4684.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4686.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4688.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6815.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4691.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4706.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4708.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4710.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4713.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4728.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4730.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4735.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4749.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4751.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4754.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4768.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6826.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4787.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4789.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6828.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4792.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4825.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4827.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2754.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4830.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4844.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4846.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6831.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4849.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4865.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6834.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4868.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6844.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6846.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6848.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6851.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6854.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5090.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6862.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5093.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5106.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6864.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5109.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5125.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5154.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6867.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5157.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5170.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6870.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5186.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5189.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5286.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5288.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5293.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5295.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5297.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5300.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6879.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6881.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5373.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5407.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5410.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5424.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6884.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5427.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5444.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5444.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5444.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5448.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5450.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6887.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5453.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5473.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5475.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5477.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5480.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5498.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5500.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5502.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5504.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6895.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5507.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5626.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6897.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5628.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5630.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5650.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6900.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5652.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5654.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6903.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5657.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5674.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5676.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5678.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5681.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5700.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5702.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5704.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5706.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6911.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5709.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5727.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6913.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5729.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5731.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5734.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5753.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6916.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5755.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5757.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6925.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5778.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5780.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6928.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5783.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6931.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5841.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5843.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5846.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6937.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5862.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5864.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5867.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5918.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6940.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5921.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5936.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6943.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5939.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5954.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5957.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6949.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5975.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5991.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5994.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6011.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6014.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6952.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6955.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6961.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6964.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6967.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6030.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6973.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6078.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6976.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6407.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6979.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6416.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6985.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6988.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6426.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6991.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6999.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7002.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7004.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7007.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7010.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6449.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7020.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6480.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6492.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7023.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6495.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6503.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7026.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6506.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7040.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7042.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7045.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6518.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7048.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6544.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7050.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6557.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7052.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7055.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6584.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6586.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7058.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6589.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7072.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7074.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7077.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7080.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7082.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7084.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7087.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7103.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7106.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7109.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7111.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7113.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7116.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7119.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7132.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7474.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10609.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7135.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10616.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7138.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10628.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10631.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10634.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10636.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10645.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10648.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10651.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10654.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7140.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10665.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10668.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10671.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10674.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10676.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7142.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10685.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10688.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10691.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10693.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10702.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10705.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10708.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10710.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10719.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10722.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10725.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10730.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7148.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10739.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10742.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10745.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10748.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10750.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10759.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10765.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10767.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10776.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10784.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7161.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10793.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10796.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10799.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10802.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10804.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7164.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10813.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10816.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10819.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10821.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7166.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10830.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10833.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7168.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10844.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10847.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10849.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10858.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10861.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10863.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7171.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10872.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10877.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7174.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10887.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10889.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10892.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10894.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10906.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10909.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10911.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10921.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10923.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10926.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10928.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10937.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10940.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10951.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10954.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10956.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7187.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10965.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10968.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10970.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10979.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10981.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7192.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10990.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10992.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7194.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11001.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11003.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11012.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11014.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7197.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11022.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7200.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11030.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11038.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7209.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11046.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7212.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11056.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11059.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11061.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11071.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11074.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11076.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7214.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11086.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11089.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11091.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7216.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11101.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11103.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11113.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11115.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7219.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11125.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7222.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11137.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11139.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11148.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7231.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11157.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7234.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11166.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7236.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11175.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7238.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11185.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7241.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7244.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7253.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7255.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7257.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7260.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7263.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7274.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7276.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11273.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11276.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11282.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7279.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7282.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7293.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7295.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7298.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7301.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11290.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11293.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11298.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7310.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11301.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11306.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7312.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11309.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11316.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11318.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11321.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11328.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11330.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7314.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11333.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11340.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11342.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11345.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11352.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11354.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7317.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11357.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11363.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7320.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11366.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11372.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11375.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11381.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7328.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11390.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7330.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11393.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11401.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11403.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11406.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11414.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11416.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11419.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11428.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7333.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11439.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11441.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7336.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11444.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11454.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11457.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11465.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11467.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7344.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11470.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11477.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7346.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11480.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11487.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11490.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11497.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7349.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11500.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11507.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7352.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11510.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11517.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11520.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11527.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7360.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11530.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11538.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7362.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11541.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11549.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11552.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11560.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7365.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11563.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11571.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7368.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11574.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7378.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11582.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7381.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7391.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11590.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7394.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7397.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11598.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7404.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7407.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7410.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11606.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7417.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7420.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11614.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7423.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7430.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11622.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11628.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11634.
Removed 1253 multiplexer ports.
<suppressed ~168 debug messages>

11.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2843: $auto$opt_reduce.cc:134:opt_mux$11783
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$5369: $auto$opt_reduce.cc:134:opt_mux$11785
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6403: $auto$opt_reduce.cc:134:opt_mux$11787
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2855: $auto$opt_reduce.cc:134:opt_mux$11789
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6419: $auto$opt_reduce.cc:134:opt_mux$11791
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2860: { $flatten\u_app.$procmux$2841_CMP $flatten\u_app.$procmux$2838_CMP $auto$opt_reduce.cc:134:opt_mux$11793 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6511: { $flatten\u_usb_cdc.\u_sie.$procmux$3305_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$1894_Y $auto$opt_reduce.cc:134:opt_mux$11795 $flatten\u_usb_cdc.\u_sie.$procmux$3029_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2872: $auto$opt_reduce.cc:134:opt_mux$11797
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11195: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10637_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1462_Y $auto$opt_reduce.cc:134:opt_mux$11799 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$3303: $auto$opt_reduce.cc:134:opt_mux$11801
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11576: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11404_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11319_CMP $auto$opt_reduce.cc:134:opt_mux$11803 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11616: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11404_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11319_CMP $auto$opt_reduce.cc:134:opt_mux$11805 }
  Optimizing cells in module \soc.
Performed a total of 12 changes.

11.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~132 debug messages>
Removed a total of 44 cells.

11.10.6. Executing OPT_DFF pass (perform DFF optimizations).

11.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 2077 unused wires.
<suppressed ~3 debug messages>

11.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.10.9. Rerunning OPT passes. (Maybe there is more to do..)

11.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~174 debug messages>

11.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7712: $auto$opt_reduce.cc:134:opt_mux$11807
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7951: { $auto$opt_reduce.cc:134:opt_mux$11811 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7583_CMP $auto$opt_reduce.cc:134:opt_mux$11809 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8199: $auto$opt_reduce.cc:134:opt_mux$11813
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8431: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6806_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7609_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7583_CMP $auto$opt_reduce.cc:134:opt_mux$11815 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8705: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8586_CMP $auto$opt_reduce.cc:134:opt_mux$11817 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9072: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6806_CMP $auto$opt_reduce.cc:134:opt_mux$11819 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6845_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6860_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$5774: { $flatten\u_usb_cdc.\u_sie.$procmux$5447_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5446_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11600: { $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2311_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11319_CMP $auto$opt_reduce.cc:134:opt_mux$11821 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11616: { $auto$opt_reduce.cc:134:opt_mux$11823 $auto$opt_reduce.cc:134:opt_mux$11803 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$11812: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7609_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7583_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7043_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6860_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6845_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6806_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:671$2681_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$2677_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$11814: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7043_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6860_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6845_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:671$2681_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$2677_Y }
  Optimizing cells in module \soc.
Performed a total of 11 changes.

11.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.10.13. Executing OPT_DFF pass (perform DFF optimizations).

11.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

11.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.10.16. Rerunning OPT passes. (Maybe there is more to do..)

11.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~174 debug messages>

11.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

11.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.10.20. Executing OPT_DFF pass (perform DFF optimizations).

11.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.10.23. Finished OPT passes. (There is nothing left to do.)

11.11. Executing FSM pass (extract and optimize FSM).

11.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking soc.u_app.status_q as FSM state register:
    Circuit seems to be self-resetting.
Found FSM state register soc.u_app.u_fifo_if.addr_q.
Found FSM state register soc.u_usb_cdc.u_bulk_endp.out_state_q.
Not marking soc.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register soc.u_usb_cdc.u_ctrl_endp.req_q.
Found FSM state register soc.u_usb_cdc.u_ctrl_endp.state_q.
Found FSM state register soc.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register soc.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register soc.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

11.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_app.u_fifo_if.addr_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_app.\u_fifo_if.$procdff$11699
  root of input selection tree: $flatten\u_app.\u_fifo_if.$0\addr_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: $flatten\u_app.\u_fifo_if.$logic_and$../../common/hdl/fifo_if.v:88$965_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11793
  found ctrl input: $flatten\u_app.$procmux$2838_CMP
  found ctrl input: $flatten\u_app.$procmux$2841_CMP
  found state code: 2'01
  found state code: 2'11
  found state code: 2'10
  found ctrl output: $flatten\u_app.\u_fifo_if.$procmux$2885_CMP
  found ctrl output: $flatten\u_app.\u_fifo_if.$procmux$2886_CMP
  found ctrl output: $flatten\u_app.\u_fifo_if.$procmux$2887_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$11793 $flatten\u_app.$procmux$2838_CMP $flatten\u_app.$procmux$2841_CMP $flatten\u_app.\u_fifo_if.$logic_and$../../common/hdl/fifo_if.v:88$965_Y }
  ctrl outputs: { $flatten\u_app.\u_fifo_if.$procmux$2887_CMP $flatten\u_app.\u_fifo_if.$procmux$2886_CMP $flatten\u_app.\u_fifo_if.$procmux$2885_CMP $flatten\u_app.\u_fifo_if.$0\addr_q[1:0] }
  transition:       2'00 4'---0 ->       2'00 5'00000
  transition:       2'00 4'0001 ->       2'00 5'00000
  transition:       2'00 4'--11 ->       2'10 5'00010
  transition:       2'00 4'-1-1 ->       2'11 5'00011
  transition:       2'00 4'1--1 ->       2'01 5'00001
  transition:       2'10 4'---0 ->       2'10 5'01010
  transition:       2'10 4'0001 ->       2'00 5'01000
  transition:       2'10 4'--11 ->       2'10 5'01010
  transition:       2'10 4'-1-1 ->       2'11 5'01011
  transition:       2'10 4'1--1 ->       2'01 5'01001
  transition:       2'01 4'---0 ->       2'01 5'10001
  transition:       2'01 4'0001 ->       2'00 5'10000
  transition:       2'01 4'--11 ->       2'10 5'10010
  transition:       2'01 4'-1-1 ->       2'11 5'10011
  transition:       2'01 4'1--1 ->       2'01 5'10001
  transition:       2'11 4'---0 ->       2'11 5'00111
  transition:       2'11 4'0001 ->       2'00 5'00100
  transition:       2'11 4'--11 ->       2'10 5'00110
  transition:       2'11 4'-1-1 ->       2'11 5'00111
  transition:       2'11 4'1--1 ->       2'01 5'00101
Extracting FSM `\u_usb_cdc.u_bulk_endp.out_state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11756
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:140$2369_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:140$2368_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:140$2369_Y \u_usb_cdc.u_bulk_endp.out_ready_i \u_usb_cdc.u_bulk_endp.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:140$2368_Y $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] }
  transition:       2'00 4'--0- ->       2'00 3'000
  transition:       2'00 4'0-10 ->       2'00 3'000
  transition:       2'00 4'0011 ->       2'01 3'001
  transition:       2'00 4'0111 ->       2'10 3'010
  transition:       2'00 4'1-1- ->       2'00 3'000
  transition:       2'10 4'--0- ->       2'10 3'110
  transition:       2'10 4'0-10 ->       2'00 3'100
  transition:       2'10 4'0011 ->       2'01 3'101
  transition:       2'10 4'0111 ->       2'10 3'110
  transition:       2'10 4'1-1- ->       2'00 3'100
  transition:       2'01 4'--0- ->       2'01 3'001
  transition:       2'01 4'0-10 ->       2'00 3'000
  transition:       2'01 4'0011 ->       2'01 3'001
  transition:       2'01 4'0111 ->       2'10 3'010
  transition:       2'01 4'1-1- ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_ctrl_endp.req_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11729
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10003_CMP
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7536_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7768_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8009_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8234_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8467_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8745_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9164_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9550_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11807
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:427$2558_Y
  found state code: 4'1011
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11809
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7583_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11811
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:595$2649_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:583$2644_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11813
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11815
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7609_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6806_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:521$2622_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:517$2600_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:502$2592_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8586_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:451$2567_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:473$2573_Y
  found state code: 4'0101
  found state code: 4'0100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6860_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6845_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$11819
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:449$2566_Y
  found ctrl input: \u_usb_cdc.u_sie.data_q [15]
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:423$2555_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:376$2514_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.class_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9193_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9229_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9304_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9343_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9383_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:404$2542_Y
  found state code: 4'1001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:400$2537_Y
  found state code: 4'1000
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:396$2534_Y
  found state code: 4'0111
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$2531_Y
  found state code: 4'0110
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:384$2521_Y
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:384$2523_Y
  found state code: 4'0010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:380$2518_Y
  found state code: 4'0001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:411$2551_Y
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:369$2513_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:376$2514_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$2670_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$2677_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:671$2681_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6806_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6845_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6860_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7043_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7583_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7609_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8586_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$11807 \u_usb_cdc.setup \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_sie.data_q [15] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10003_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9550_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9383_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9343_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9304_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9229_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9193_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9164_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8745_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8467_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8234_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8009_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7768_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7536_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:595$2649_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:583$2644_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:521$2622_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:517$2600_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:502$2592_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:473$2573_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:451$2567_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:449$2566_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:427$2558_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:423$2555_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:411$2551_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:404$2542_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:400$2537_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:396$2534_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$2531_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:384$2523_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:384$2521_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:380$2518_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:369$2513_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.class_q \u_usb_cdc.u_bulk_endp.out_valid_i $auto$opt_reduce.cc:134:opt_mux$11809 $auto$opt_reduce.cc:134:opt_mux$11811 $auto$opt_reduce.cc:134:opt_mux$11813 $auto$opt_reduce.cc:134:opt_mux$11815 $auto$opt_reduce.cc:134:opt_mux$11819 }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8586_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7609_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7583_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7043_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6860_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6845_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6806_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:671$2681_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$2677_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$2670_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:376$2514_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] }
  transition:     4'0000 45'-------------------------------------0------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-0--------------------------------1------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-1--------------------------------1-0----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-10-----0000000-------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-11------------------------------01-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-11------------------------------11-1----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00-1-000001------------00-----------101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00-1------1------------1----------0-101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00-1------1------------1----------1-101----- ->     4'0001 15'000000000010001
  transition:     4'0000 45'-00-1-1----1---------------------0---101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00-1-1----1---------------------1---101----- ->     4'0010 15'000000000010010
  transition:     4'0000 45'-00-1--1---1----------------------0--101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00-1--1---1----------------------1--101----- ->     4'0011 15'000000000010011
  transition:     4'0000 45'-00-1---1--1--------------------0----101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00-1---1--1--------------------1----101----- ->     4'0110 15'000000000010110
  transition:     4'0000 45'-00-1------1-------------1-----0-----101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00-1------1-------------1-----1-----101----- ->     4'0111 15'000000000010111
  transition:     4'0000 45'-00-1----1-1------------------0------101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00-1----1-1------------------1------101----- ->     4'1000 15'000000000011000
  transition:     4'0000 45'-00-1-----11-----------------0-------101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00-1-----11-----------------1-------101----- ->     4'1001 15'000000000011001
  transition:     4'0000 45'-00-1------1----------------0--------111----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00-1------1----------------1--------111----- ->     4'1010 15'000000000011010
  transition:     4'0000 45'-00-1-------1------------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-1--------1-----------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-1---------1----------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-1----------1---------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-1-----------1--------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-1------------1-------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-10----------------------------------1------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'--1----------------------------------1------- ->     4'0000 15'000000000010000
  transition:     4'1000 45'-------------------------------------0------- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00-0--------------------------------1------- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00-1--------------------------------1-0----- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00-10-----0000000-------------------1-1----- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00-11------------------------------01-1----- ->     4'0000 15'000001000000000
  transition:     4'1000 45'-00-11------------------------------11-1----- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-00-1------1-------------------------1-1----- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-0001-------1------------------------1-1----- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-0011-------1------------------------1-1----- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-00-1--------1------------0----------1-1----- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00-1--------1------------1----------1-1----- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-00-1---------1-----------0----------1-1----- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00-1---------1-----------1----------1-1----- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-00-1----------1----------0----------1-1----- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00-1----------1----------1----------1-1----- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-00-1-----------1---------0----------1-1-0--- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00-1-----------1---------1----------1-1-0--- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-00-1------------1--------0----------1-1----- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00-1------------1--------1----------1-1----- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-10----------------------------------1------- ->     4'1000 15'000001000001000
  transition:     4'1000 45'--1----------------------------------1------- ->     4'1000 15'000001000001000
  transition:     4'0100 45'-------------------------------------0------- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00-0--------------------------------1------- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00-1--------------------------------1-0----- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00-10-----0000000-------------------1-1----- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00-11------------------------------01-1----- ->     4'0000 15'000000001000000
  transition:     4'0100 45'-00-11------------------------------11-1----- ->     4'1011 15'000000001001011
  transition:     4'0100 45'-00-1------1-------------------------1-1----- ->     4'1011 15'000000001001011
  transition:     4'0100 45'-00-1-------1------------------------1-1----- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00-1--------1-----------------------1-1----- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00-1---------1-----------0----------1-1----- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00-1---------1-----------1----------1-1----- ->     4'1011 15'000000001001011
  transition:     4'0100 45'-00-1----------1----------0----------1-1----- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00-1----------1----------1----------1-1----- ->     4'1011 15'000000001001011
  transition:     4'0100 45'-00-1-----------1--------------------1-1----- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00-1------------1-------------------1-1----- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-10----------------------------------1------- ->     4'0100 15'000000001000100
  transition:     4'0100 45'--1----------------------------------1------- ->     4'0100 15'000000001000100
  transition:     4'0010 45'-------------------------------------0------- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-00-0--------------------------------1------- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-00-1--------------------------------1-0----- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-00-10-----0000000-------------------1-1----- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-00-11------------------------------01-1----- ->     4'0000 15'000100000000000
  transition:     4'0010 45'-00-11------------------------------11-1----- ->     4'1011 15'000100000001011
  transition:     4'0010 45'-00-1------1-------------------------1-1----- ->     4'1011 15'000100000001011
  transition:     4'0010 45'-00-1-------1-------------0----------1-1----- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-00-1-------1-------------1----------1-1----- ->     4'1011 15'000100000001011
  transition:     4'0010 45'-00-1--------1------------0----------1-1----- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-00-1--------1------------1----------1-1----- ->     4'1011 15'000100000001011
  transition:     4'0010 45'-00-1---------1-----------0----------1-1----- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-00-1---------1-----------1----------1-1----- ->     4'1011 15'000100000001011
  transition:     4'0010 45'-00-1----------1----------0----------1-1----- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-00-1----------1----------1----------1-1----- ->     4'1011 15'000100000001011
  transition:     4'0010 45'-00-1-----------1--0-----------------1-1----- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-00-1-----------1--1-----------------1-1----- ->     4'1011 15'000100000001011
  transition:     4'0010 45'-00-1------------1--------0----------1-1----- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-00-1------------1--------1----------1-1----- ->     4'1011 15'000100000001011
  transition:     4'0010 45'-10----------------------------------1------- ->     4'0010 15'000100000000010
  transition:     4'0010 45'--1----------------------------------1------- ->     4'0010 15'000100000000010
  transition:     4'1010 45'-------------------------------------0------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-0--------------------------------1------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-1--------------------------------1-0----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-10-----0000000-------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-11------------------------------01-1----- ->     4'0000 15'000000000000000
  transition:     4'1010 45'-00-11------------------------------11-1----- ->     4'1011 15'000000000001011
  transition:     4'1010 45'-00-1------1-------------------------1-1----- ->     4'1011 15'000000000001011
  transition:     4'1010 45'-00-1-------1------------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-1--------1-----------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-1---------1----------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-1----------1---------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-1-----------1--------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-1------------1-------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-10----------------------------------1------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'--1----------------------------------1------- ->     4'1010 15'000000000001010
  transition:     4'0110 45'-------------------------------------0------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00-0--------------------------------1------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00-1--------------------------------1-0----- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00-10-----0000000-------------------1-1----- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00-11------------------------------01-1----- ->     4'0000 15'010000000000000
  transition:     4'0110 45'-00-11------------------------------11-1----- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-00-1------1-------------------------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-00-1-------1-------------0----------1-1----- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00-1-------1-------------1----------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-00-1--------1------------0----------1-1----- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00-1--------1------------1----------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-00-1---------1------0---------------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-00-1---------1------1---------------1-1----- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00-1----------1----------0----------1-1----- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00-1----------1----------1----------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-00-1-----------1--0-----------------1-1----- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00-1-----------1--1-----------------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-00-1------------1--------0----------1-1----- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00-1------------1--------1----------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-10----------------------------------1------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'--1----------------------------------1------- ->     4'0110 15'010000000000110
  transition:     4'0001 45'-------------------------------------0------- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-00-0--------------------------------1------- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-00-1--------------------------------1-0----- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-00-10-----0000000-------------------1-1----- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-00-11------------------------------01-1----- ->     4'0000 15'000000100000000
  transition:     4'0001 45'-00-11------------------------------11-1----- ->     4'1011 15'000000100001011
  transition:     4'0001 45'-00-1------1-------------------------1-1----- ->     4'1011 15'000000100001011
  transition:     4'0001 45'-00-1-------1--------------0---------1-1----- ->     4'1011 15'000000100001011
  transition:     4'0001 45'-00-1-------1--------------1---------1-1----- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-00-1--------1------------0----------1-1----- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-00-1--------1------------1----------1-1----- ->     4'1011 15'000000100001011
  transition:     4'0001 45'-00-1---------1-------0--------------1-1----- ->     4'1011 15'000000100001011
  transition:     4'0001 45'-00-1---------1-------1--------------1-1----- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-00-1----------1----------0----------1-1----- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-00-1----------1----------1----------1-1----- ->     4'1011 15'000000100001011
  transition:     4'0001 45'-00-1-----------1---------0----------1-1-0--- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-00-1-----------1---------1----------1-1-0--- ->     4'1011 15'000000100001011
  transition:     4'0001 45'-00-1------------1--------0----------1-1----- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-00-1------------1--------1----------1-1----- ->     4'1011 15'000000100001011
  transition:     4'0001 45'-10----------------------------------1------- ->     4'0001 15'000000100000001
  transition:     4'0001 45'--1----------------------------------1------- ->     4'0001 15'000000100000001
  transition:     4'1001 45'-------------------------------------0------- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-00-0--------------------------------1------- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-00-1--------------------------------1-0----- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-00-10-----0000000-------------------1-1----- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-00-11------------------------------01-1----- ->     4'0000 15'000010000000000
  transition:     4'1001 45'-00-11------------------------------11-1----- ->     4'1011 15'000010000001011
  transition:     4'1001 45'-00-1------1-------------------------1-1----- ->     4'1011 15'000010000001011
  transition:     4'1001 45'-00-1-------1-----------00-----------1-1----- ->     4'1011 15'000010000001011
  transition:     4'1001 45'-00-1-------1-----------1------------1-1----- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-00-1-------1------------1-----------1-1----- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-00-1--------1------------0----------1-1----- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-00-1--------1------------1----------1-1----- ->     4'1011 15'000010000001011
  transition:     4'1001 45'-00-1---------1-----------0----------1-1----- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-00-1---------1-----------1----------1-1----- ->     4'1011 15'000010000001011
  transition:     4'1001 45'-00-1----------1----------0----------1-1----- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-00-1----------1----------1----------1-1----- ->     4'1011 15'000010000001011
  transition:     4'1001 45'-00-1-----------1---------0----------1-1-0--- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-00-1-----------1---------1----------1-1-0--- ->     4'1011 15'000010000001011
  transition:     4'1001 45'-00-1------------1--------0----------1-1----- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-00-1------------1--------1----------1-1----- ->     4'1011 15'000010000001011
  transition:     4'1001 45'-10----------------------------------1------- ->     4'1001 15'000010000001001
  transition:     4'1001 45'--1----------------------------------1------- ->     4'1001 15'000010000001001
  transition:     4'0101 45'-------------------------------------0------- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00-0--------------------------------1------- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00-1--------------------------------1-0----- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00-10-----0000000-------------------1-1----- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00-11------------------------------01-1----- ->     4'0000 15'000000010000000
  transition:     4'0101 45'-00-11------------------------------11-1----- ->     4'1011 15'000000010001011
  transition:     4'0101 45'-00-1------1-------------------------1-1----- ->     4'1011 15'000000010001011
  transition:     4'0101 45'-00-1-------1------------------------1-1----- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00-1--------1-----------------------1-1----- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00-1---------1-----------0----------1-1----- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00-1---------1-----------1----------1-1----- ->     4'1011 15'000000010001011
  transition:     4'0101 45'-00-1----------1----------0----------1-1----- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00-1----------1----------1----------1-1----- ->     4'1011 15'000000010001011
  transition:     4'0101 45'-00-1-----------1--------------------1-1----- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00-1------------1-------------------1-1----- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-10----------------------------------1------- ->     4'0101 15'000000010000101
  transition:     4'0101 45'--1----------------------------------1------- ->     4'0101 15'000000010000101
  transition:     4'0011 45'-------------------------------------0------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-00-0--------------------------------1------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-00-1--------------------------------1-0----- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-00-10-----0000000-------------------1-1----- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-00-11------------------------------01-1----- ->     4'0000 15'100000000000000
  transition:     4'0011 45'-00-11------------------------------11-1----- ->     4'1011 15'100000000001011
  transition:     4'0011 45'-00-1------1-------------------------1-1----- ->     4'1011 15'100000000001011
  transition:     4'0011 45'-00-1-------1-------------0----------1-1----- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-00-1-------1-------------1----------1-1----- ->     4'1011 15'100000000001011
  transition:     4'0011 45'-00-1--------1---------00------------1-1----- ->     4'1011 15'100000000001011
  transition:     4'0011 45'-00-1--------1---------10------------1-1----- ->     4'0101 15'100000000000101
  transition:     4'0011 45'-00-1--------1----------1------------1-1----- ->     4'0100 15'100000000000100
  transition:     4'0011 45'-00-1---------1----------------------1-1----- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-00-1----------1---------------------1-1----- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-00-1-----------1--------------------1-1----- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-00-1------------1-------------------1-1----- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-10----------------------------------1------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'--1----------------------------------1------- ->     4'0011 15'100000000000011
  transition:     4'1011 45'-------------------------------------0------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-0--------------------------------1------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-1--------------------------------1-0----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-10-----0000000-------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-11------------------------------01-1----- ->     4'0000 15'000000000100000
  transition:     4'1011 45'-00-11------------------------------11-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-1------1-------------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-1-------1------------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-1--------1-----------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-1---------1----------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-1----------1---------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-1-----------1--------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-1------------1-------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-10----------------------------------1------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'--1----------------------------------1------- ->     4'1011 15'000000000101011
  transition:     4'0111 45'-------------------------------------0------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00-0--------------------------------1------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00-1--------------------------------1-0----- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00-10-----0000000-------------------1-1----- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00-11------------------------------01-1----- ->     4'0000 15'001000000000000
  transition:     4'0111 45'-00-11------------------------------11-1----- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-00-1------1-------------------------1-1----- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-00-1-------1-------------0----------1-1----- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00-1-------1-------------1----------1-1----- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-00-1--------1------------0----------1-1----- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00-1--------1------------1----------1-1----- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-00-1---------1-----0----------------1-1----- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-00-1---------1-----1----------------1-1----- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00-1----------1----------0----------1-1----- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00-1----------1----------1----------1-1----- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-00-1-----------1-0------------------1-1----- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00-1-----------1-1------------------1-1----- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-00-1------------1--------0----------1-1----- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00-1------------1--------1----------1-1----- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-10----------------------------------1------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'--1----------------------------------1------- ->     4'0111 15'001000000000111
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11723
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10024_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10003_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10037_CTRL
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_i
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found state code: 3'100
  found state code: 3'001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:669$2683_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:650$2669_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$2670_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:656$2672_Y
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:353$2504_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:353$2504_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6810_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10003_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10024_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10037_CMP [0]
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:272$2488_Y
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10037_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:669$2683_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:656$2672_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$2670_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:650$2669_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_ctrl_endp.in_req_i \u_usb_cdc.u_bulk_endp.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10037_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10024_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10003_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6810_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:353$2504_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:272$2488_Y }
  transition:      3'000 11'-------0--- ->      3'000 9'100010000
  transition:      3'000 11'00-----1--- ->      3'000 9'100010000
  transition:      3'000 11'10-----1--- ->      3'010 9'100010100
  transition:      3'000 11'-1-----1--- ->      3'000 9'100010000
  transition:      3'100 11'-------0--- ->      3'100 9'000111000
  transition:      3'100 11'00-----1--- ->      3'000 9'000110000
  transition:      3'100 11'10-----1--- ->      3'010 9'000110100
  transition:      3'100 11'-1-----1--- ->      3'000 9'000110000
  transition:      3'010 11'-------0--- ->      3'010 9'001010100
  transition:      3'010 11'00----01--0 ->      3'001 9'001010010
  transition:      3'010 11'00--00110-0 ->      3'011 9'001010110
  transition:      3'010 11'00--10110-0 ->      3'100 9'001011000
  transition:      3'010 11'00---0111-0 ->      3'011 9'001010110
  transition:      3'010 11'00---111--0 ->      3'001 9'001010010
  transition:      3'010 11'00-----1--1 ->      3'010 9'001010100
  transition:      3'010 11'10-----1--- ->      3'010 9'001010100
  transition:      3'010 11'-1-----1--- ->      3'000 9'001010000
  transition:      3'001 11'-------0--- ->      3'001 9'000000011
  transition:      3'001 11'00-----1--- ->      3'001 9'000000011
  transition:      3'001 11'10-----1--- ->      3'010 9'000000101
  transition:      3'001 11'-1-----1--- ->      3'001 9'000000011
  transition:      3'011 11'-------0--- ->      3'011 9'010010110
  transition:      3'011 11'00-----1000 ->      3'100 9'010011000
  transition:      3'011 11'00-----1001 ->      3'011 9'010010110
  transition:      3'011 11'00-----101- ->      3'001 9'010010010
  transition:      3'011 11'00-0---11-0 ->      3'011 9'010010110
  transition:      3'011 11'00-1---1100 ->      3'100 9'010011000
  transition:      3'011 11'00-1---1110 ->      3'001 9'010010010
  transition:      3'011 11'00-----11-1 ->      3'001 9'010010010
  transition:      3'011 11'10-----1--- ->      3'010 9'010010100
  transition:      3'011 11'-1-----1--- ->      3'000 9'010010000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$11710
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$6019_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3029_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3149_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$1894_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3305_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$1892_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3306_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$1891_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5992_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$6012_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:496$2275_Y
  found state code: 4'1010
  found ctrl input: \u_usb_cdc.stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:466$2261_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:481$2266_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.rx_valid
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:431$2180_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:397$2101_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:398$2102_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:403$2103_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:404$2104_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:338$2013_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5446_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5447_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:350$2028_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$1891_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$1892_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$1894_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3029_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3149_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3305_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3306_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$5992_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6012_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6019_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6420_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6424_CMP
  ctrl inputs: { \u_usb_cdc.stall \u_usb_cdc.u_sie.u_phy_rx.rx_err $flatten\u_usb_cdc.\u_sie.$procmux$5447_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5446_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:496$2275_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:481$2266_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:466$2261_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:431$2180_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:404$2104_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:403$2103_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:398$2102_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:397$2101_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:350$2028_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:338$2013_Y \u_usb_cdc.u_sie.clk_gate \u_usb_cdc.u_sie.rx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$6424_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6420_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6019_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6012_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5992_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3306_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3305_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3149_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3029_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$1894_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$1892_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$1891_Y }
  transition:     4'0000 16'--------------0- ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------10 ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------11 ->     4'0001 16'0000100000001000
  transition:     4'0000 16'-1------------1- ->     4'0000 16'0000100000000000
  transition:     4'1000 16'--------------0- ->     4'1000 16'0000000101000000
  transition:     4'1000 16'00---00-------1- ->     4'1001 16'0000000101001000
  transition:     4'1000 16'00---10-------1- ->     4'1010 16'0000000101010000
  transition:     4'1000 16'00----1-------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'10------------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'-1------------1- ->     4'0000 16'0000000100000000
  transition:     4'0100 16'--------------0- ->     4'0100 16'0000001000100000
  transition:     4'0100 16'-0------------10 ->     4'0000 16'0000001000000000
  transition:     4'0100 16'-0------------11 ->     4'0101 16'0000001000101000
  transition:     4'0100 16'-1------------1- ->     4'0000 16'0000001000000000
  transition:     4'0010 16'--------------0- ->     4'0010 16'0000010000010000
  transition:     4'0010 16'-0------------10 ->     4'0000 16'0000010000000000
  transition:     4'0010 16'-0------------11 ->     4'0011 16'0000010000011000
  transition:     4'0010 16'-1------------1- ->     4'0000 16'0000010000000000
  transition:     4'1010 16'--------------0- ->     4'1010 16'0010000001010000
  transition:     4'1010 16'-0------------1- ->     4'1011 16'0010000001011000
  transition:     4'1010 16'-1------------1- ->     4'0000 16'0010000000000000
  transition:     4'0110 16'--------------0- ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-0------------10 ->     4'0000 16'0001000000000000
  transition:     4'0110 16'-0------------11 ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-1------------1- ->     4'0000 16'0001000000000000
  transition:     4'0001 16'--------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 16'-0-----------010 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-----------011 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-000---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-000---------111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-01----------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-01----------111 ->     4'0010 16'0000000000010001
  transition:     4'0001 16'-0-1---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-1--------0111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-0-1--------1111 ->     4'0100 16'0000000000100001
  transition:     4'0001 16'-1------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 16'--------------0- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--0---------1- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--1---------1- ->     4'1010 16'0000000011010000
  transition:     4'1001 16'-1------------1- ->     4'0000 16'0000000010000000
  transition:     4'0101 16'--------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-0-----0------10 ->     4'0000 16'0000000000000100
  transition:     4'0101 16'-0-----1------10 ->     4'0111 16'0000000000111100
  transition:     4'0101 16'-0------------11 ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-1------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 16'--------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 16'-0---------0--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0-------001--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------0101--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------1101--10 ->     4'1000 16'0000000001000010
  transition:     4'0011 16'-0--------11--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------------11 ->     4'0110 16'0000000000110010
  transition:     4'0011 16'-1------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 16'--------------0- ->     4'1011 16'0100000001011000
  transition:     4'1011 16'-0------------1- ->     4'0000 16'0100000000000000
  transition:     4'1011 16'-1------------1- ->     4'0000 16'0100000000000000
  transition:     4'0111 16'--------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 16'-0------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 16'-1------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11764
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.rx_en
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:128$1460_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1462_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10637_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11062_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11186_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1463_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:201$1490_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:177$1484_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:232$1505_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:235$1506_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:204$1493_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:224$1501_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:127$1458_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:201$1492_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:205$1496_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:196$1489_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11186_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11062_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10637_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1462_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:128$1460_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:127$1458_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1463_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:177$1484_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:196$1489_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:201$1490_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:201$1492_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:204$1493_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:205$1496_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:224$1501_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:232$1505_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:235$1506_Y \u_usb_cdc.u_sie.rx_en }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:128$1460_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1462_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10637_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11062_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11186_CMP }
  transition:      3'000 13'0------------ ->      3'000 8'00000001
  transition:      3'000 13'1-----------0 ->      3'000 8'00000001
  transition:      3'000 13'1---0-------1 ->      3'000 8'00000001
  transition:      3'000 13'1---1-------1 ->      3'001 8'00001001
  transition:      3'100 13'0------------ ->      3'100 8'10100000
  transition:      3'100 13'1-----------0 ->      3'000 8'10000000
  transition:      3'100 13'1-----------1 ->      3'000 8'10000000
  transition:      3'010 13'0------------ ->      3'010 8'00010100
  transition:      3'010 13'1-----------0 ->      3'000 8'00000100
  transition:      3'010 13'1--0-0----001 ->      3'010 8'00010100
  transition:      3'010 13'1--0-0-0--011 ->      3'010 8'00010100
  transition:      3'010 13'1--0-0-1--011 ->      3'100 8'00100100
  transition:      3'010 13'1--0-0----1-1 ->      3'100 8'00100100
  transition:      3'010 13'10-1-0---0--1 ->      3'100 8'00100100
  transition:      3'010 13'11-1-0---0--1 ->      3'010 8'00010100
  transition:      3'010 13'1--1-0---1--1 ->      3'011 8'00011100
  transition:      3'010 13'1----1------1 ->      3'100 8'00100100
  transition:      3'001 13'0------------ ->      3'001 8'00001010
  transition:      3'001 13'1-----------0 ->      3'000 8'00000010
  transition:      3'001 13'1-----00----1 ->      3'001 8'00001010
  transition:      3'001 13'1-----010---1 ->      3'000 8'00000010
  transition:      3'001 13'1-----011---1 ->      3'010 8'00010010
  transition:      3'001 13'1-----1-----1 ->      3'000 8'00000010
  transition:      3'011 13'0------------ ->      3'011 8'01011000
  transition:      3'011 13'1-----------0 ->      3'000 8'01000000
  transition:      3'011 13'1-0---------1 ->      3'100 8'01100000
  transition:      3'011 13'1-1---------1 ->      3'000 8'01000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$11773
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1420_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1398_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11319_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11404_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2311_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1428_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2311_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11404_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11319_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1398_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q \u_usb_cdc.u_sie.u_phy_tx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1420_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1428_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1398_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11319_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11404_CMP $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2311_Y }
  transition:       2'00 4'-0-- ->       2'00 6'000001
  transition:       2'00 4'010- ->       2'00 6'000001
  transition:       2'00 4'110- ->       2'01 6'001001
  transition:       2'00 4'-11- ->       2'00 6'000001
  transition:       2'10 4'-0-- ->       2'10 6'010100
  transition:       2'10 4'-100 ->       2'10 6'010100
  transition:       2'10 4'0101 ->       2'11 6'011100
  transition:       2'10 4'1101 ->       2'10 6'010100
  transition:       2'10 4'-11- ->       2'10 6'010100
  transition:       2'01 4'-0-- ->       2'01 6'001010
  transition:       2'01 4'-100 ->       2'01 6'001010
  transition:       2'01 4'0101 ->       2'00 6'000010
  transition:       2'01 4'1101 ->       2'10 6'010010
  transition:       2'01 4'-11- ->       2'01 6'001010
  transition:       2'11 4'-0-- ->       2'11 6'111000
  transition:       2'11 4'-100 ->       2'11 6'111000
  transition:       2'11 4'-101 ->       2'00 6'100000
  transition:       2'11 4'-11- ->       2'11 6'111000

11.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$11874' from module `\soc'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$11867' from module `\soc'.
  Merging pattern 13'1-----------0 and 13'1-----------1 from group (1 0 8'10000000).
  Merging pattern 13'1-----------1 and 13'1-----------0 from group (1 0 8'10000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$11853' from module `\soc'.
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (11 0 16'1000000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$11845' from module `\soc'.
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10037_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$11832' from module `\soc'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$11807.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$11809.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$11813.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$11815.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$11819.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$11829' from module `\soc'.
Optimizing FSM `$fsm$\u_app.u_fifo_if.addr_q$11824' from module `\soc'.

11.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 160 unused cells and 160 unused wires.
<suppressed ~167 debug messages>

11.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_app.u_fifo_if.addr_q$11824' from module `\soc'.
  Removing unused output signal $flatten\u_app.\u_fifo_if.$0\addr_q[1:0] [0].
  Removing unused output signal $flatten\u_app.\u_fifo_if.$0\addr_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$11829' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$11832' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:376$2514_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7583_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8586_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$11845' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:353$2504_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10037_CMP [0].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$11853' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$5992_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$6012_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$11867' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$11874' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

11.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_app.u_fifo_if.addr_q$11824' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$11829' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$11832' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$11845' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$11853' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$11867' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$11874' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

11.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_app.u_fifo_if.addr_q$11824' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_app.u_fifo_if.addr_q$11824 (\u_app.u_fifo_if.addr_q):

  Number of input signals:    4
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: $flatten\u_app.\u_fifo_if.$logic_and$../../common/hdl/fifo_if.v:88$965_Y
    1: $flatten\u_app.$procmux$2841_CMP
    2: $flatten\u_app.$procmux$2838_CMP
    3: $auto$opt_reduce.cc:134:opt_mux$11793

  Output signals:
    0: $flatten\u_app.\u_fifo_if.$procmux$2885_CMP
    1: $flatten\u_app.\u_fifo_if.$procmux$2886_CMP
    2: $flatten\u_app.\u_fifo_if.$procmux$2887_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 3'000
      1:     0 4'0001   ->     0 3'000
      2:     0 4'--11   ->     1 3'000
      3:     0 4'1--1   ->     2 3'000
      4:     0 4'-1-1   ->     3 3'000
      5:     1 4'0001   ->     0 3'010
      6:     1 4'---0   ->     1 3'010
      7:     1 4'--11   ->     1 3'010
      8:     1 4'1--1   ->     2 3'010
      9:     1 4'-1-1   ->     3 3'010
     10:     2 4'0001   ->     0 3'100
     11:     2 4'--11   ->     1 3'100
     12:     2 4'---0   ->     2 3'100
     13:     2 4'1--1   ->     2 3'100
     14:     2 4'-1-1   ->     3 3'100
     15:     3 4'0001   ->     0 3'001
     16:     3 4'--11   ->     1 3'001
     17:     3 4'1--1   ->     2 3'001
     18:     3 4'---0   ->     3 3'001
     19:     3 4'-1-1   ->     3 3'001

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$11829' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endp.out_state_q$11829 (\u_usb_cdc.u_bulk_endp.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.out_valid_i
    1: \u_usb_cdc.u_bulk_endp.out_ready_i
    2: $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:140$2369_Y
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:140$2368_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'0-10   ->     0 1'0
      1:     0 4'--0-   ->     0 1'0
      2:     0 4'1-1-   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0011   ->     2 1'0
      5:     1 4'0-10   ->     0 1'1
      6:     1 4'1-1-   ->     0 1'1
      7:     1 4'0111   ->     1 1'1
      8:     1 4'--0-   ->     1 1'1
      9:     1 4'0011   ->     2 1'1
     10:     2 4'0-10   ->     0 1'0
     11:     2 4'1-1-   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'0011   ->     2 1'0
     14:     2 4'--0-   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$11832' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.req_q$11832 (\u_usb_cdc.u_ctrl_endp.req_q):

  Number of input signals:   40
  Number of output signals:   8
  Number of state bits:      12

  Input signals:
    0: $auto$opt_reduce.cc:134:opt_mux$11811
    1: \u_usb_cdc.u_bulk_endp.out_valid_i
    2: \u_usb_cdc.u_ctrl_endp.class_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:369$2513_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:380$2518_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:384$2521_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:384$2523_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:392$2531_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:396$2534_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:400$2537_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:404$2542_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:411$2551_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:423$2555_Y
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:427$2558_Y
   15: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:449$2566_Y
   16: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:451$2567_Y
   17: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:473$2573_Y
   18: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:502$2592_Y
   19: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:517$2600_Y
   20: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:521$2622_Y
   21: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:583$2644_Y
   22: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:595$2649_Y
   23: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7536_CMP
   24: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7768_CMP
   25: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8009_CMP
   26: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8234_CMP
   27: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8467_CMP
   28: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8745_CMP
   29: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9164_CMP
   30: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9193_CMP
   31: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9229_CMP
   32: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9304_CMP
   33: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9343_CMP
   34: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9383_CMP
   35: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9550_CMP
   36: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10003_CMP
   37: \u_usb_cdc.u_sie.data_q [15]
   38: \u_usb_cdc.u_sie.out_err_q
   39: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$2670_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$2677_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:671$2681_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6806_CMP
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6845_CMP
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6860_CMP
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7043_CMP
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7609_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 40'00-1--------------------------------1-0-   ->     0 8'00000000
      1:     0 40'00-11------------------------------01-1-   ->     0 8'00000000
      2:     0 40'00-10-----0000000-------------------1-1-   ->     0 8'00000000
      3:     0 40'00-1------------1-------------------1-1-   ->     0 8'00000000
      4:     0 40'00-1-----------1--------------------1-1-   ->     0 8'00000000
      5:     0 40'00-1----------1---------------------1-1-   ->     0 8'00000000
      6:     0 40'00-1---------1----------------------1-1-   ->     0 8'00000000
      7:     0 40'00-1--------1-----------------------1-1-   ->     0 8'00000000
      8:     0 40'00-1-------1------------------------1-1-   ->     0 8'00000000
      9:     0 40'------------------------------------0---   ->     0 8'00000000
     10:     0 40'00-0--------------------------------1---   ->     0 8'00000000
     11:     0 40'10----------------------------------1---   ->     0 8'00000000
     12:     0 40'-1----------------------------------1---   ->     0 8'00000000
     13:     0 40'00-1----1-1------------------1------101-   ->     1 8'00000000
     14:     0 40'00-1-1----1---------------------1---101-   ->     3 8'00000000
     15:     0 40'00-1------1----------------1--------111-   ->     4 8'00000000
     16:     0 40'00-1---1--1--------------------1----101-   ->     5 8'00000000
     17:     0 40'00-1------1------------1----------1-101-   ->     6 8'00000000
     18:     0 40'00-1-----11-----------------1-------101-   ->     7 8'00000000
     19:     0 40'00-1--1---1----------------------1--101-   ->     9 8'00000000
     20:     0 40'00-1------1------------1----------0-101-   ->    10 8'00000000
     21:     0 40'00-1--1---1----------------------0--101-   ->    10 8'00000000
     22:     0 40'00-1-1----1---------------------0---101-   ->    10 8'00000000
     23:     0 40'00-1---1--1--------------------0----101-   ->    10 8'00000000
     24:     0 40'00-1------1-------------1-----0-----101-   ->    10 8'00000000
     25:     0 40'00-1----1-1------------------0------101-   ->    10 8'00000000
     26:     0 40'00-1-----11-----------------0-------101-   ->    10 8'00000000
     27:     0 40'00-1-000001------------00-----------101-   ->    10 8'00000000
     28:     0 40'00-1------1----------------0--------111-   ->    10 8'00000000
     29:     0 40'00-11------------------------------11-1-   ->    10 8'00000000
     30:     0 40'00-1------1-------------1-----1-----101-   ->    11 8'00000000
     31:     1 40'00-11------------------------------01-1-   ->     0 8'00010000
     32:     1 40'00-1-----------1---------0----------1-10   ->     1 8'00010000
     33:     1 40'00-1--------------------------------1-0-   ->     1 8'00010000
     34:     1 40'00-1------------1--------0----------1-1-   ->     1 8'00010000
     35:     1 40'00-1----------1----------0----------1-1-   ->     1 8'00010000
     36:     1 40'00-1---------1-----------0----------1-1-   ->     1 8'00010000
     37:     1 40'00-1--------1------------0----------1-1-   ->     1 8'00010000
     38:     1 40'00-10-----0000000-------------------1-1-   ->     1 8'00010000
     39:     1 40'0001-------1------------------------1-1-   ->     1 8'00010000
     40:     1 40'------------------------------------0---   ->     1 8'00010000
     41:     1 40'00-0--------------------------------1---   ->     1 8'00010000
     42:     1 40'10----------------------------------1---   ->     1 8'00010000
     43:     1 40'-1----------------------------------1---   ->     1 8'00010000
     44:     1 40'00-1-----------1---------1----------1-10   ->    10 8'00010000
     45:     1 40'00-11------------------------------11-1-   ->    10 8'00010000
     46:     1 40'00-1------------1--------1----------1-1-   ->    10 8'00010000
     47:     1 40'00-1----------1----------1----------1-1-   ->    10 8'00010000
     48:     1 40'00-1---------1-----------1----------1-1-   ->    10 8'00010000
     49:     1 40'00-1--------1------------1----------1-1-   ->    10 8'00010000
     50:     1 40'0011-------1------------------------1-1-   ->    10 8'00010000
     51:     1 40'00-1------1-------------------------1-1-   ->    10 8'00010000
     52:     2 40'00-11------------------------------01-1-   ->     0 8'00000010
     53:     2 40'00-1--------------------------------1-0-   ->     2 8'00000010
     54:     2 40'00-1----------1----------0----------1-1-   ->     2 8'00000010
     55:     2 40'00-1---------1-----------0----------1-1-   ->     2 8'00000010
     56:     2 40'00-10-----0000000-------------------1-1-   ->     2 8'00000010
     57:     2 40'00-1------------1-------------------1-1-   ->     2 8'00000010
     58:     2 40'00-1-----------1--------------------1-1-   ->     2 8'00000010
     59:     2 40'00-1--------1-----------------------1-1-   ->     2 8'00000010
     60:     2 40'00-1-------1------------------------1-1-   ->     2 8'00000010
     61:     2 40'------------------------------------0---   ->     2 8'00000010
     62:     2 40'00-0--------------------------------1---   ->     2 8'00000010
     63:     2 40'10----------------------------------1---   ->     2 8'00000010
     64:     2 40'-1----------------------------------1---   ->     2 8'00000010
     65:     2 40'00-11------------------------------11-1-   ->    10 8'00000010
     66:     2 40'00-1----------1----------1----------1-1-   ->    10 8'00000010
     67:     2 40'00-1---------1-----------1----------1-1-   ->    10 8'00000010
     68:     2 40'00-1------1-------------------------1-1-   ->    10 8'00000010
     69:     3 40'00-11------------------------------01-1-   ->     0 8'01000000
     70:     3 40'00-1--------------------------------1-0-   ->     3 8'01000000
     71:     3 40'00-1------------1--------0----------1-1-   ->     3 8'01000000
     72:     3 40'00-1----------1----------0----------1-1-   ->     3 8'01000000
     73:     3 40'00-1---------1-----------0----------1-1-   ->     3 8'01000000
     74:     3 40'00-1--------1------------0----------1-1-   ->     3 8'01000000
     75:     3 40'00-1-------1-------------0----------1-1-   ->     3 8'01000000
     76:     3 40'00-1-----------1--0-----------------1-1-   ->     3 8'01000000
     77:     3 40'00-10-----0000000-------------------1-1-   ->     3 8'01000000
     78:     3 40'------------------------------------0---   ->     3 8'01000000
     79:     3 40'00-0--------------------------------1---   ->     3 8'01000000
     80:     3 40'10----------------------------------1---   ->     3 8'01000000
     81:     3 40'-1----------------------------------1---   ->     3 8'01000000
     82:     3 40'00-11------------------------------11-1-   ->    10 8'01000000
     83:     3 40'00-1------------1--------1----------1-1-   ->    10 8'01000000
     84:     3 40'00-1----------1----------1----------1-1-   ->    10 8'01000000
     85:     3 40'00-1---------1-----------1----------1-1-   ->    10 8'01000000
     86:     3 40'00-1--------1------------1----------1-1-   ->    10 8'01000000
     87:     3 40'00-1-------1-------------1----------1-1-   ->    10 8'01000000
     88:     3 40'00-1-----------1--1-----------------1-1-   ->    10 8'01000000
     89:     3 40'00-1------1-------------------------1-1-   ->    10 8'01000000
     90:     4 40'00-11------------------------------01-1-   ->     0 8'00000000
     91:     4 40'00-1--------------------------------1-0-   ->     4 8'00000000
     92:     4 40'00-10-----0000000-------------------1-1-   ->     4 8'00000000
     93:     4 40'00-1------------1-------------------1-1-   ->     4 8'00000000
     94:     4 40'00-1-----------1--------------------1-1-   ->     4 8'00000000
     95:     4 40'00-1----------1---------------------1-1-   ->     4 8'00000000
     96:     4 40'00-1---------1----------------------1-1-   ->     4 8'00000000
     97:     4 40'00-1--------1-----------------------1-1-   ->     4 8'00000000
     98:     4 40'00-1-------1------------------------1-1-   ->     4 8'00000000
     99:     4 40'------------------------------------0---   ->     4 8'00000000
    100:     4 40'00-0--------------------------------1---   ->     4 8'00000000
    101:     4 40'10----------------------------------1---   ->     4 8'00000000
    102:     4 40'-1----------------------------------1---   ->     4 8'00000000
    103:     4 40'00-11------------------------------11-1-   ->    10 8'00000000
    104:     4 40'00-1------1-------------------------1-1-   ->    10 8'00000000
    105:     5 40'00-11------------------------------01-1-   ->     0 8'10000000
    106:     5 40'00-1--------------------------------1-0-   ->     5 8'10000000
    107:     5 40'00-1------------1--------0----------1-1-   ->     5 8'10000000
    108:     5 40'00-1----------1----------0----------1-1-   ->     5 8'10000000
    109:     5 40'00-1--------1------------0----------1-1-   ->     5 8'10000000
    110:     5 40'00-1-------1-------------0----------1-1-   ->     5 8'10000000
    111:     5 40'00-1---------1------1---------------1-1-   ->     5 8'10000000
    112:     5 40'00-1-----------1--0-----------------1-1-   ->     5 8'10000000
    113:     5 40'00-10-----0000000-------------------1-1-   ->     5 8'10000000
    114:     5 40'------------------------------------0---   ->     5 8'10000000
    115:     5 40'00-0--------------------------------1---   ->     5 8'10000000
    116:     5 40'10----------------------------------1---   ->     5 8'10000000
    117:     5 40'-1----------------------------------1---   ->     5 8'10000000
    118:     5 40'00-11------------------------------11-1-   ->    10 8'10000000
    119:     5 40'00-1------------1--------1----------1-1-   ->    10 8'10000000
    120:     5 40'00-1----------1----------1----------1-1-   ->    10 8'10000000
    121:     5 40'00-1--------1------------1----------1-1-   ->    10 8'10000000
    122:     5 40'00-1-------1-------------1----------1-1-   ->    10 8'10000000
    123:     5 40'00-1---------1------0---------------1-1-   ->    10 8'10000000
    124:     5 40'00-1-----------1--1-----------------1-1-   ->    10 8'10000000
    125:     5 40'00-1------1-------------------------1-1-   ->    10 8'10000000
    126:     6 40'00-11------------------------------01-1-   ->     0 8'00001000
    127:     6 40'00-1-----------1---------0----------1-10   ->     6 8'00001000
    128:     6 40'00-1--------------------------------1-0-   ->     6 8'00001000
    129:     6 40'00-1-------1--------------1---------1-1-   ->     6 8'00001000
    130:     6 40'00-1------------1--------0----------1-1-   ->     6 8'00001000
    131:     6 40'00-1----------1----------0----------1-1-   ->     6 8'00001000
    132:     6 40'00-1--------1------------0----------1-1-   ->     6 8'00001000
    133:     6 40'00-1---------1-------1--------------1-1-   ->     6 8'00001000
    134:     6 40'00-10-----0000000-------------------1-1-   ->     6 8'00001000
    135:     6 40'------------------------------------0---   ->     6 8'00001000
    136:     6 40'00-0--------------------------------1---   ->     6 8'00001000
    137:     6 40'10----------------------------------1---   ->     6 8'00001000
    138:     6 40'-1----------------------------------1---   ->     6 8'00001000
    139:     6 40'00-1-----------1---------1----------1-10   ->    10 8'00001000
    140:     6 40'00-11------------------------------11-1-   ->    10 8'00001000
    141:     6 40'00-1-------1--------------0---------1-1-   ->    10 8'00001000
    142:     6 40'00-1------------1--------1----------1-1-   ->    10 8'00001000
    143:     6 40'00-1----------1----------1----------1-1-   ->    10 8'00001000
    144:     6 40'00-1--------1------------1----------1-1-   ->    10 8'00001000
    145:     6 40'00-1---------1-------0--------------1-1-   ->    10 8'00001000
    146:     6 40'00-1------1-------------------------1-1-   ->    10 8'00001000
    147:     7 40'00-11------------------------------01-1-   ->     0 8'00100000
    148:     7 40'00-1-----------1---------0----------1-10   ->     7 8'00100000
    149:     7 40'00-1--------------------------------1-0-   ->     7 8'00100000
    150:     7 40'00-1------------1--------0----------1-1-   ->     7 8'00100000
    151:     7 40'00-1----------1----------0----------1-1-   ->     7 8'00100000
    152:     7 40'00-1---------1-----------0----------1-1-   ->     7 8'00100000
    153:     7 40'00-1--------1------------0----------1-1-   ->     7 8'00100000
    154:     7 40'00-1-------1------------1-----------1-1-   ->     7 8'00100000
    155:     7 40'00-1-------1-----------1------------1-1-   ->     7 8'00100000
    156:     7 40'00-10-----0000000-------------------1-1-   ->     7 8'00100000
    157:     7 40'------------------------------------0---   ->     7 8'00100000
    158:     7 40'00-0--------------------------------1---   ->     7 8'00100000
    159:     7 40'10----------------------------------1---   ->     7 8'00100000
    160:     7 40'-1----------------------------------1---   ->     7 8'00100000
    161:     7 40'00-1-----------1---------1----------1-10   ->    10 8'00100000
    162:     7 40'00-11------------------------------11-1-   ->    10 8'00100000
    163:     7 40'00-1------------1--------1----------1-1-   ->    10 8'00100000
    164:     7 40'00-1----------1----------1----------1-1-   ->    10 8'00100000
    165:     7 40'00-1---------1-----------1----------1-1-   ->    10 8'00100000
    166:     7 40'00-1--------1------------1----------1-1-   ->    10 8'00100000
    167:     7 40'00-1-------1-----------00-----------1-1-   ->    10 8'00100000
    168:     7 40'00-1------1-------------------------1-1-   ->    10 8'00100000
    169:     8 40'00-11------------------------------01-1-   ->     0 8'00000100
    170:     8 40'00-1--------------------------------1-0-   ->     8 8'00000100
    171:     8 40'00-1----------1----------0----------1-1-   ->     8 8'00000100
    172:     8 40'00-1---------1-----------0----------1-1-   ->     8 8'00000100
    173:     8 40'00-10-----0000000-------------------1-1-   ->     8 8'00000100
    174:     8 40'00-1------------1-------------------1-1-   ->     8 8'00000100
    175:     8 40'00-1-----------1--------------------1-1-   ->     8 8'00000100
    176:     8 40'00-1--------1-----------------------1-1-   ->     8 8'00000100
    177:     8 40'00-1-------1------------------------1-1-   ->     8 8'00000100
    178:     8 40'------------------------------------0---   ->     8 8'00000100
    179:     8 40'00-0--------------------------------1---   ->     8 8'00000100
    180:     8 40'10----------------------------------1---   ->     8 8'00000100
    181:     8 40'-1----------------------------------1---   ->     8 8'00000100
    182:     8 40'00-11------------------------------11-1-   ->    10 8'00000100
    183:     8 40'00-1----------1----------1----------1-1-   ->    10 8'00000100
    184:     8 40'00-1---------1-----------1----------1-1-   ->    10 8'00000100
    185:     8 40'00-1------1-------------------------1-1-   ->    10 8'00000100
    186:     9 40'00-11------------------------------01-1-   ->     0 8'00000000
    187:     9 40'00-1--------1----------1------------1-1-   ->     2 8'00000000
    188:     9 40'00-1--------1---------10------------1-1-   ->     8 8'00000000
    189:     9 40'00-1--------------------------------1-0-   ->     9 8'00000000
    190:     9 40'00-1-------1-------------0----------1-1-   ->     9 8'00000000
    191:     9 40'00-10-----0000000-------------------1-1-   ->     9 8'00000000
    192:     9 40'00-1------------1-------------------1-1-   ->     9 8'00000000
    193:     9 40'00-1-----------1--------------------1-1-   ->     9 8'00000000
    194:     9 40'00-1----------1---------------------1-1-   ->     9 8'00000000
    195:     9 40'00-1---------1----------------------1-1-   ->     9 8'00000000
    196:     9 40'------------------------------------0---   ->     9 8'00000000
    197:     9 40'00-0--------------------------------1---   ->     9 8'00000000
    198:     9 40'10----------------------------------1---   ->     9 8'00000000
    199:     9 40'-1----------------------------------1---   ->     9 8'00000000
    200:     9 40'00-11------------------------------11-1-   ->    10 8'00000000
    201:     9 40'00-1-------1-------------1----------1-1-   ->    10 8'00000000
    202:     9 40'00-1--------1---------00------------1-1-   ->    10 8'00000000
    203:     9 40'00-1------1-------------------------1-1-   ->    10 8'00000000
    204:    10 40'00-11------------------------------01-1-   ->     0 8'00000001
    205:    10 40'00-1--------------------------------1-0-   ->    10 8'00000001
    206:    10 40'00-11------------------------------11-1-   ->    10 8'00000001
    207:    10 40'00-10-----0000000-------------------1-1-   ->    10 8'00000001
    208:    10 40'00-1------------1-------------------1-1-   ->    10 8'00000001
    209:    10 40'00-1-----------1--------------------1-1-   ->    10 8'00000001
    210:    10 40'00-1----------1---------------------1-1-   ->    10 8'00000001
    211:    10 40'00-1---------1----------------------1-1-   ->    10 8'00000001
    212:    10 40'00-1--------1-----------------------1-1-   ->    10 8'00000001
    213:    10 40'00-1-------1------------------------1-1-   ->    10 8'00000001
    214:    10 40'00-1------1-------------------------1-1-   ->    10 8'00000001
    215:    10 40'------------------------------------0---   ->    10 8'00000001
    216:    10 40'00-0--------------------------------1---   ->    10 8'00000001
    217:    10 40'10----------------------------------1---   ->    10 8'00000001
    218:    10 40'-1----------------------------------1---   ->    10 8'00000001
    219:    11 40'00-11------------------------------01-1-   ->     0 8'00000000
    220:    11 40'00-11------------------------------11-1-   ->    10 8'00000000
    221:    11 40'00-1------------1--------1----------1-1-   ->    10 8'00000000
    222:    11 40'00-1----------1----------1----------1-1-   ->    10 8'00000000
    223:    11 40'00-1--------1------------1----------1-1-   ->    10 8'00000000
    224:    11 40'00-1-------1-------------1----------1-1-   ->    10 8'00000000
    225:    11 40'00-1---------1-----0----------------1-1-   ->    10 8'00000000
    226:    11 40'00-1-----------1-1------------------1-1-   ->    10 8'00000000
    227:    11 40'00-1------1-------------------------1-1-   ->    10 8'00000000
    228:    11 40'00-1--------------------------------1-0-   ->    11 8'00000000
    229:    11 40'00-1------------1--------0----------1-1-   ->    11 8'00000000
    230:    11 40'00-1----------1----------0----------1-1-   ->    11 8'00000000
    231:    11 40'00-1--------1------------0----------1-1-   ->    11 8'00000000
    232:    11 40'00-1-------1-------------0----------1-1-   ->    11 8'00000000
    233:    11 40'00-1---------1-----1----------------1-1-   ->    11 8'00000000
    234:    11 40'00-1-----------1-0------------------1-1-   ->    11 8'00000000
    235:    11 40'00-10-----0000000-------------------1-1-   ->    11 8'00000000
    236:    11 40'------------------------------------0---   ->    11 8'00000000
    237:    11 40'00-0--------------------------------1---   ->    11 8'00000000
    238:    11 40'10----------------------------------1---   ->    11 8'00000000
    239:    11 40'-1----------------------------------1---   ->    11 8'00000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$11845' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$11845 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   10
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_req_i
    2: \u_usb_cdc.u_ctrl_endp.in_dir_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:650$2669_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$2670_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:656$2672_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:669$2683_Y
    8: \u_usb_cdc.u_sie.out_err_q
    9: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:272$2488_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6810_CMP
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10003_CMP
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10024_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 10'------0---   ->     0 4'0000
      1:     0 10'00----1---   ->     0 4'0000
      2:     0 10'-1----1---   ->     0 4'0000
      3:     0 10'10----1---   ->     2 4'0000
      4:     1 10'00----1---   ->     0 4'0010
      5:     1 10'-1----1---   ->     0 4'0010
      6:     1 10'------0---   ->     1 4'0010
      7:     1 10'10----1---   ->     2 4'0010
      8:     2 10'-1----1---   ->     0 4'0100
      9:     2 10'00-10110-0   ->     1 4'0100
     10:     2 10'00----1--1   ->     2 4'0100
     11:     2 10'------0---   ->     2 4'0100
     12:     2 10'10----1---   ->     2 4'0100
     13:     2 10'00---01--0   ->     3 4'0100
     14:     2 10'00--111--0   ->     3 4'0100
     15:     2 10'00-00110-0   ->     4 4'0100
     16:     2 10'00--0111-0   ->     4 4'0100
     17:     3 10'10----1---   ->     2 4'0001
     18:     3 10'------0---   ->     3 4'0001
     19:     3 10'00----1---   ->     3 4'0001
     20:     3 10'-1----1---   ->     3 4'0001
     21:     4 10'-1----1---   ->     0 4'1000
     22:     4 10'00----1000   ->     1 4'1000
     23:     4 10'001---1100   ->     1 4'1000
     24:     4 10'10----1---   ->     2 4'1000
     25:     4 10'001---1110   ->     3 4'1000
     26:     4 10'00----11-1   ->     3 4'1000
     27:     4 10'00----101-   ->     3 4'1000
     28:     4 10'000---11-0   ->     4 4'1000
     29:     4 10'00----1001   ->     4 4'1000
     30:     4 10'------0---   ->     4 4'1000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$11853' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$11853 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   16
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.rx_valid
    1: \u_usb_cdc.u_sie.clk_gate
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:338$2013_Y
    3: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:350$2028_Y
    4: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:397$2101_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:398$2102_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:403$2103_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:404$2104_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:431$2180_Y
    9: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:466$2261_Y
   10: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:481$2266_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:496$2275_Y
   12: $flatten\u_usb_cdc.\u_sie.$procmux$5446_CMP
   13: $flatten\u_usb_cdc.\u_sie.$procmux$5447_CMP
   14: \u_usb_cdc.u_sie.u_phy_rx.rx_err
   15: \u_usb_cdc.stall

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$1891_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$1892_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$1894_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$3029_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$3149_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$3305_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$3306_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$6019_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$6420_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$6424_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 16'-0------------10   ->     0 10'0000000000
      1:     0 16'--------------0-   ->     0 10'0000000000
      2:     0 16'-1------------1-   ->     0 10'0000000000
      3:     0 16'-0------------11   ->     6 10'0000000000
      4:     1 16'00----1-------1-   ->     0 10'0000010000
      5:     1 16'10------------1-   ->     0 10'0000010000
      6:     1 16'-1------------1-   ->     0 10'0000010000
      7:     1 16'--------------0-   ->     1 10'0000010000
      8:     1 16'00---10-------1-   ->     4 10'0000010000
      9:     1 16'00---00-------1-   ->     7 10'0000010000
     10:     2 16'-0------------10   ->     0 10'0000100000
     11:     2 16'-1------------1-   ->     0 10'0000100000
     12:     2 16'--------------0-   ->     2 10'0000100000
     13:     2 16'-0------------11   ->     8 10'0000100000
     14:     3 16'-0------------10   ->     0 10'0001000000
     15:     3 16'-1------------1-   ->     0 10'0001000000
     16:     3 16'--------------0-   ->     3 10'0001000000
     17:     3 16'-0------------11   ->     9 10'0001000000
     18:     4 16'-1------------1-   ->     0 10'0010000000
     19:     4 16'--------------0-   ->     4 10'0010000000
     20:     4 16'-0------------1-   ->    10 10'0010000000
     21:     5 16'-0------------10   ->     0 10'0000000000
     22:     5 16'-1------------1-   ->     0 10'0000000000
     23:     5 16'-0------------11   ->     5 10'0000000000
     24:     5 16'--------------0-   ->     5 10'0000000000
     25:     6 16'-0-----------010   ->     0 10'0000000001
     26:     6 16'-000---------110   ->     0 10'0000000001
     27:     6 16'-0-1---------110   ->     0 10'0000000001
     28:     6 16'-01----------110   ->     0 10'0000000001
     29:     6 16'-1------------1-   ->     0 10'0000000001
     30:     6 16'-0-1--------1111   ->     2 10'0000000001
     31:     6 16'-01----------111   ->     3 10'0000000001
     32:     6 16'-0-----------011   ->     5 10'0000000001
     33:     6 16'-0-1--------0111   ->     5 10'0000000001
     34:     6 16'-000---------111   ->     5 10'0000000001
     35:     6 16'--------------0-   ->     6 10'0000000001
     36:     7 16'-1------------1-   ->     0 10'0000001000
     37:     7 16'-0--1---------1-   ->     4 10'0000001000
     38:     7 16'--------------0-   ->     7 10'0000001000
     39:     7 16'-0--0---------1-   ->     7 10'0000001000
     40:     8 16'-0-----0------10   ->     0 10'0000000100
     41:     8 16'-1------------1-   ->     0 10'0000000100
     42:     8 16'-0------------11   ->     8 10'0000000100
     43:     8 16'--------------0-   ->     8 10'0000000100
     44:     8 16'-0-----1------10   ->    11 10'0000000100
     45:     9 16'-0---------0--10   ->     0 10'0000000010
     46:     9 16'-0-------001--10   ->     0 10'0000000010
     47:     9 16'-0------0101--10   ->     0 10'0000000010
     48:     9 16'-0--------11--10   ->     0 10'0000000010
     49:     9 16'-1------------1-   ->     0 10'0000000010
     50:     9 16'-0------1101--10   ->     1 10'0000000010
     51:     9 16'-0------------11   ->     5 10'0000000010
     52:     9 16'--------------0-   ->     9 10'0000000010
     53:    10 16'--------------1-   ->     0 10'0100000000
     54:    10 16'--------------0-   ->    10 10'0100000000
     55:    11 16'--------------1-   ->     0 10'1000000000
     56:    11 16'--------------0-   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$11867' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$11867 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   13
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: \u_usb_cdc.u_sie.rx_en
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:235$1506_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:232$1505_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:224$1501_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:205$1496_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:204$1493_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:201$1492_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:201$1490_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:196$1489_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:177$1484_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1463_Y
   11: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:127$1458_Y
   12: \u_usb_cdc.u_sie.u_phy_rx.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11186_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11062_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10637_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1462_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:128$1460_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'1-----------0   ->     0 5'00001
      1:     0 13'1---0-------1   ->     0 5'00001
      2:     0 13'0------------   ->     0 5'00001
      3:     0 13'1---1-------1   ->     3 5'00001
      4:     1 13'1------------   ->     0 5'10000
      5:     1 13'0------------   ->     1 5'10000
      6:     2 13'1-----------0   ->     0 5'00100
      7:     2 13'1--0-0-1--011   ->     1 5'00100
      8:     2 13'1--0-0----1-1   ->     1 5'00100
      9:     2 13'10-1-0---0--1   ->     1 5'00100
     10:     2 13'1----1------1   ->     1 5'00100
     11:     2 13'1--0-0----001   ->     2 5'00100
     12:     2 13'1--0-0-0--011   ->     2 5'00100
     13:     2 13'11-1-0---0--1   ->     2 5'00100
     14:     2 13'0------------   ->     2 5'00100
     15:     2 13'1--1-0---1--1   ->     4 5'00100
     16:     3 13'1-----------0   ->     0 5'00010
     17:     3 13'1-----010---1   ->     0 5'00010
     18:     3 13'1-----1-----1   ->     0 5'00010
     19:     3 13'1-----011---1   ->     2 5'00010
     20:     3 13'1-----00----1   ->     3 5'00010
     21:     3 13'0------------   ->     3 5'00010
     22:     4 13'1-----------0   ->     0 5'01000
     23:     4 13'1-1---------1   ->     0 5'01000
     24:     4 13'1-0---------1   ->     1 5'01000
     25:     4 13'0------------   ->     4 5'01000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$11874' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$11874 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1428_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1420_Y
    2: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
    3: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2311_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11404_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11319_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1398_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'010-   ->     0 4'0001
      1:     0 4'-11-   ->     0 4'0001
      2:     0 4'-0--   ->     0 4'0001
      3:     0 4'110-   ->     2 4'0001
      4:     1 4'-100   ->     1 4'0100
      5:     1 4'1101   ->     1 4'0100
      6:     1 4'-11-   ->     1 4'0100
      7:     1 4'-0--   ->     1 4'0100
      8:     1 4'0101   ->     3 4'0100
      9:     2 4'0101   ->     0 4'0010
     10:     2 4'1101   ->     1 4'0010
     11:     2 4'-100   ->     2 4'0010
     12:     2 4'-11-   ->     2 4'0010
     13:     2 4'-0--   ->     2 4'0010
     14:     3 4'-101   ->     0 4'1000
     15:     3 4'-100   ->     3 4'1000
     16:     3 4'-11-   ->     3 4'1000
     17:     3 4'-0--   ->     3 4'1000

-------------------------------------

11.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_app.u_fifo_if.addr_q$11824' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$11829' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$11832' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$11845' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$11853' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$11867' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$11874' from module `\soc'.

11.12. Executing OPT pass (performing simple optimizations).

11.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~47 debug messages>

11.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~483 debug messages>
Removed a total of 161 cells.

11.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~165 debug messages>

11.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

11.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$11692 ($adff) from module soc (D = $0\up_cnt[20:0] [19:0], Q = \up_cnt [19:0]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$11778 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_i, Q = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$11777 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$11776 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$11775 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$11774 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11769 ($adff) from module soc (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_en_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11768 ($adff) from module soc (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11767 ($adff) from module soc (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11241_Y [5] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11241_Y [2] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [5] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [2] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11767 ($adff) from module soc (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11241_Y [17:6] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11241_Y [4:3] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11241_Y [1:0] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11766 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11246_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11765 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$not$../../../usb_cdc/phy_rx.v:207$1497_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11763 ($adff) from module soc (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11762 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$11761 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_rx.data_d, Q = \u_usb_cdc.u_sie.u_phy_rx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11721 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$0\out_eop_q[0:0], Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11720 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$0\out_err_q[0:0], Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11719 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$0\delay_cnt_q[4:0], Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11718 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$2\in_byte_d[3:0], Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11717 ($adff) from module soc (D = { 14'00000000000000 \u_usb_cdc.u_sie.dataout_toggle_d [1] }, Q = \u_usb_cdc.u_sie.dataout_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11717 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.dataout_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13219 ($adffe) from module soc.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13219 ($adffe) from module soc.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13219 ($adffe) from module soc.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13219 ($adffe) from module soc.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$13219 ($adffe) from module soc.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$13219 ($adffe) from module soc.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$13219 ($adffe) from module soc.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$13219 ($adffe) from module soc.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$13219 ($adffe) from module soc.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$13219 ($adffe) from module soc.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$13219 ($adffe) from module soc.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$13219 ($adffe) from module soc.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$13219 ($adffe) from module soc.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$13219 ($adffe) from module soc.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11716 ($adff) from module soc (D = { 14'00000000000000 \u_usb_cdc.u_sie.datain_toggle_d [1] }, Q = \u_usb_cdc.u_sie.datain_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11716 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.datain_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13244 ($adffe) from module soc.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13244 ($adffe) from module soc.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13244 ($adffe) from module soc.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13244 ($adffe) from module soc.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$13244 ($adffe) from module soc.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$13244 ($adffe) from module soc.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$13244 ($adffe) from module soc.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$13244 ($adffe) from module soc.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$13244 ($adffe) from module soc.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$13244 ($adffe) from module soc.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$13244 ($adffe) from module soc.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$13244 ($adffe) from module soc.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$13244 ($adffe) from module soc.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$13244 ($adffe) from module soc.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11715 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11713 ($adff) from module soc (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11712 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_sie.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11711 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$11709 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11733 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10242_Y, Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11732 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11731 ($adff) from module soc (D = \u_usb_cdc.u_ctrl_endp.addr_q, Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11730 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0], Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11728 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [9:8], Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11727 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [13], Q = \u_usb_cdc.u_ctrl_endp.class_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11726 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11725 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\max_length_d[6:0], Q = \u_usb_cdc.u_ctrl_endp.max_length_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11724 ($adff) from module soc (D = \u_usb_cdc.u_ctrl_endp.byte_cnt_d, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$11722 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11760 ($adff) from module soc (D = \u_usb_cdc.u_bulk_endp.out_nak_d, Q = \u_usb_cdc.u_bulk_endp.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11759 ($adff) from module soc (D = \u_usb_cdc.u_bulk_endp.out_last_dd, Q = \u_usb_cdc.u_bulk_endp.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11758 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endp.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11757 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$or$../../../usb_cdc/bulk_endp.v:0$2381_Y, Q = \u_usb_cdc.u_bulk_endp.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11755 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endp.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11752 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10419_Y, Q = \u_usb_cdc.u_bulk_endp.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11751 ($adff) from module soc (D = \u_usb_cdc.u_bulk_endp.in_first_qq, Q = \u_usb_cdc.u_bulk_endp.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11749 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10383_Y, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11747 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11746 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2430_Y, Q = \u_usb_cdc.u_bulk_endp.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11745 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10403_Y, Q = \u_usb_cdc.u_bulk_endp.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11740 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10345_Y, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11739 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11738 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$10368_Y, Q = \u_usb_cdc.u_bulk_endp.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11737 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.$or$../../../usb_cdc/bulk_endp.v:0$2476_Y, Q = \u_usb_cdc.u_bulk_endp.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$11735 ($adff) from module soc (D = \u_app.u_fifo_if.in_buffer_q, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_data_q).
Adding EN signal on $flatten\u_app.\u_fifo_if.$procdff$11705 ($adff) from module soc (D = \u_app.u_fifo_if.data_i, Q = \u_app.u_fifo_if.in_buffer_q).
Adding EN signal on $flatten\u_app.\u_fifo_if.$procdff$11701 ($adff) from module soc (D = $flatten\u_app.\u_fifo_if.$0\out_ready_q[0:0], Q = \u_app.u_fifo_if.out_ready_q).
Adding EN signal on $flatten\u_app.\u_fifo_if.$procdff$11700 ($adff) from module soc (D = \u_app.u_fifo_if.out_data_i, Q = \u_app.u_fifo_if.out_buffer_q).
Adding EN signal on $flatten\u_app.$procdff$11696 ($adff) from module soc (D = \u_app.status_d, Q = \u_app.status_q).
Adding EN signal on $flatten\u_app.$procdff$11695 ($adff) from module soc (D = \u_app.data_d, Q = \u_app.data_q).

11.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 134 unused cells and 356 unused wires.
<suppressed ~153 debug messages>

11.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~17 debug messages>

11.12.9. Rerunning OPT passes. (Maybe there is more to do..)

11.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~142 debug messages>

11.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

11.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~147 debug messages>
Removed a total of 49 cells.

11.12.13. Executing OPT_DFF pass (perform DFF optimizations).

11.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 49 unused wires.
<suppressed ~1 debug messages>

11.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.12.16. Rerunning OPT passes. (Maybe there is more to do..)

11.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~143 debug messages>

11.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

11.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.12.20. Executing OPT_DFF pass (perform DFF optimizations).

11.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.12.23. Finished OPT passes. (There is nothing left to do.)

11.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell soc.$add$../hdl/soc/soc.v:93$1010 ($add).
Removed top 11 bits (of 32) from port Y of cell soc.$add$../hdl/soc/soc.v:93$1010 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$951 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$951 ($add).
Removed top 1 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$11917 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$11926 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$11933 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_app.\u_fifo_if.$eq$../../common/hdl/fifo_if.v:63$959 ($eq).
Removed top 2 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13224 ($ne).
Removed cell soc.$flatten\u_app.\u_fifo_if.$procmux$2890 ($mux).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2841_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2838_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2837_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2835_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2829_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell soc.$flatten\u_app.$procmux$2826 ($mux).
Removed cell soc.$flatten\u_app.$procmux$2812 ($mux).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2779_CMP0 ($eq).
Removed cell soc.$flatten\u_app.$procmux$2770 ($mux).
Removed top 2 bits (of 4) from mux cell soc.$flatten\u_app.$procmux$2760 ($mux).
Removed cell soc.$flatten\u_app.$procmux$2752 ($mux).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_app.$eq$../hdl/soc/app.v:134$1003 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_app.$add$../hdl/soc/app.v:133$1002 ($add).
Removed top 24 bits (of 32) from port Y of cell soc.$flatten\u_app.$add$../hdl/soc/app.v:133$1002 ($add).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_app.$le$../hdl/soc/app.v:132$1000 ($le).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_app.$ge$../hdl/soc/app.v:132$999 ($ge).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_app.$xor$../hdl/soc/app.v:131$998 ($xor).
Removed top 1 bits (of 8) from port B of cell soc.$flatten\u_app.$le$../hdl/soc/app.v:130$995 ($le).
Removed top 1 bits (of 8) from port B of cell soc.$flatten\u_app.$ge$../hdl/soc/app.v:130$994 ($ge).
Removed top 1 bits (of 8) from port B of cell soc.$flatten\u_app.$le$../hdl/soc/app.v:129$992 ($le).
Removed top 1 bits (of 8) from port B of cell soc.$flatten\u_app.$ge$../hdl/soc/app.v:129$991 ($ge).
Removed top 2 bits (of 4) from port B of cell soc.$flatten\u_app.$eq$../hdl/soc/app.v:65$981 ($eq).
Removed top 3 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12027 ($eq).
Removed top 2 bits (of 5) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13232 ($ne).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$11948 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12211 ($eq).
Removed top 1 bits (of 7) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13228 ($ne).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12268 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12272 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12231 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12235 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12288 ($eq).
Removed top 2 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13230 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13253 ($ne).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12341 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12345 ($eq).
Removed top 1 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13255 ($ne).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12378 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12382 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12427 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12472 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12482 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12484 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12486 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12488 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12490 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12492 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12494 ($eq).
Removed top 2 bits (of 14) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12496 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12498 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12500 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12502 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12506 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12512 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12518 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12524 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12530 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12536 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12540 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12544 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12548 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12552 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12556 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12562 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12570 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12574 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12578 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12582 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12586 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12590 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12594 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12598 ($eq).
Removed top 2 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12621 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12625 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12629 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12633 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12637 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12641 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12645 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12649 ($eq).
Removed top 2 bits (of 13) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12653 ($eq).
Removed top 3 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12661 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12695 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12699 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12703 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12712 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12723 ($eq).
Removed top 3 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12727 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12731 ($eq).
Removed top 2 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12735 ($eq).
Removed top 2 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12739 ($eq).
Removed top 2 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12747 ($eq).
Removed top 4 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12756 ($eq).
Removed top 3 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12760 ($eq).
Removed top 3 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12764 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12768 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12781 ($eq).
Removed top 3 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12785 ($eq).
Removed top 1 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12789 ($eq).
Removed top 1 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12793 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12797 ($eq).
Removed top 3 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12801 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12805 ($eq).
Removed top 1 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12809 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12813 ($eq).
Removed top 1 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12817 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12827 ($eq).
Removed top 1 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12844 ($eq).
Removed top 1 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12853 ($eq).
Removed top 1 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12862 ($eq).
Removed top 2 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12875 ($eq).
Removed top 1 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12879 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12884 ($eq).
Removed top 1 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12888 ($eq).
Removed top 3 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12892 ($eq).
Removed top 4 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12920 ($eq).
Removed top 2 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12924 ($eq).
Removed top 6 bits (of 7) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13314 ($ne).
Removed top 1 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12940 ($eq).
Removed top 3 bits (of 5) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13316 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12953 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12958 ($eq).
Removed top 1 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13078 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13131 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13375 ($ne).
Removed top 3 bits (of 7) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13384 ($ne).
Removed top 1 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13403 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13422 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13446 ($ne).
Removed top 1 bits (of 4) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13468 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13472 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13501 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13503 ($ne).
Removed top 3 bits (of 4) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13510 ($ne).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12313 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12321 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12003 ($eq).
Removed top 3 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$11889 ($eq).
Removed top 25 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2374 ($shl).
Removed top 64 bits (of 72) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2375 ($and).
Removed top 64 bits (of 72) from port A of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2378 ($shl).
Removed top 25 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2378 ($shl).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2383 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2383 ($add).
Removed top 24 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$shiftx$../../../usb_cdc/bulk_endp.v:0$2386 ($shiftx).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2408 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2408 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413 ($sub).
Removed top 27 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413 ($sub).
Removed top 24 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$shiftx$../../../usb_cdc/bulk_endp.v:0$2421 ($shiftx).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$2425 ($add).
Removed top 30 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$2425 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427 ($sub).
Removed top 27 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427 ($sub).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$2435 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$2435 ($add).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:332$2436 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$2454 ($add).
Removed top 30 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$2454 ($add).
Removed top 25 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2469 ($shl).
Removed top 64 bits (of 72) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2470 ($and).
Removed top 64 bits (of 72) from port A of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2473 ($shl).
Removed top 25 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2473 ($shl).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$2478 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$2478 ($add).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10343 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10355 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10357 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10359 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10381 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10390 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10392 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10394 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10432 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10496 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$10562 ($mux).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:363$2507 ($add).
Removed top 25 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:363$2507 ($add).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:380$2517 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:392$2528 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:412$2544 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:413$2545 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:414$2547 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:415$2549 ($eq).
Removed top 7 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:451$2567 ($eq).
Removed top 6 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:473$2573 ($eq).
Removed top 7 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:583$2644 ($ne).
Removed top 6 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:595$2649 ($ne).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10188 ($mux).
Removed top 3 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:650$2669 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:670$2676 ($eq).
Removed top 21 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2691 ($shiftx).
Removed top 21 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2694 ($shiftx).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6959 ($mux).
Removed top 7 bits (of 8) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7069 ($mux).
Removed top 7 bits (of 8) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7130 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7206 ($mux).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12158 ($eq).
Removed top 4 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7536_CMP0 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7633 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7741 ($mux).
Removed top 4 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7768_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8009_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8234_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13211 ($ne).
Removed top 5 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8467_CMP0 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8737 ($mux).
Removed top 5 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8745_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8799 ($mux).
Removed top 6 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9164_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9193_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9229_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9304_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9343_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9383_CMP0 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9947 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10104 ($mux).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$1900 ($add).
Removed top 27 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$1900 ($add).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:351$2024 ($eq).
Removed top 15 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:364$2040 ($not).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2044 ($and).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2063 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2067 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2071 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2075 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2079 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2083 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2087 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2091 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2095 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2099 ($xor).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:398$2102 ($eq).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6721 ($mux).
Removed top 15 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:434$2196 ($not).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2200 ($and).
Removed top 15 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2211 ($shl).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6793 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6788 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6779 ($mux).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$ne$../../../usb_cdc/sie.v:469$2258 ($ne).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:497$2269 ($eq).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6724 ($mux).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2308 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2308 ($add).
Removed top 14 bits (of 15) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3005 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3028 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3031 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3039 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3042 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3050 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3053 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3061 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3064 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3072 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3075 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3083 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3086 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3094 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3097 ($mux).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12105 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3319 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3322 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3333 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3336 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3347 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3350 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3361 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3364 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3375 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3378 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3389 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3392 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3403 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3406 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3610 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3613 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3615 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3618 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3738 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3843 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3845 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3848 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3860 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3862 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3865 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3877 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3879 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3882 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3894 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3896 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3899 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3911 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3913 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3916 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3928 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3930 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3933 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3945 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3947 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3950 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3962 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3964 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3967 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4130 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4144 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4181 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4184 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4196 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4199 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4211 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4214 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4226 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4229 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4241 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4244 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4256 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4259 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4271 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4274 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4321 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4352 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4439 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4467 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4519 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4544 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4638 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4660 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4766 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4785 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4882 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4884 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4887 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4901 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4903 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4906 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4920 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4922 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4925 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4939 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4941 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4944 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4958 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4960 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4963 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4977 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4979 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4982 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4996 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4998 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5001 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5015 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5017 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5020 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5034 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5036 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5039 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5053 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5055 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5058 ($mux).
Removed top 2 bits (of 5) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5070 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5072 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5074 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5077 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5104 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5120 ($mux).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5447_CMP0 ($eq).
Removed top 14 bits (of 15) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6075 ($mux).
Removed top 12 bits (of 18) from mux cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11233 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10949 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10901 ($mux).
Removed top 1 bits (of 9) from mux cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10884 ($mux).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12060 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10791 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10756 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10737 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10614 ($mux).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1498 ($add).
Removed top 29 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1498 ($add).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:196$1487 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1479 ($add).
Removed top 14 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1479 ($add).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1463 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:126$1454 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1453 ($add).
Removed top 30 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1453 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1425 ($add).
Removed top 29 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1425 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1422 ($sub).
Removed top 29 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1422 ($sub).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1413 ($add).
Removed top 30 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1413 ($add).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:76$2317 ($eq).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3721 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5934 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3568 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5860 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3439 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5648 ($mux).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2214 ($or).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2214 ($or).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2214 ($or).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5496 ($mux).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2045 ($or).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2045 ($or).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2045 ($or).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2211 ($shl).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2213 ($and).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2213 ($and).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2213 ($and).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2042 ($shl).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2044 ($and).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2044 ($and).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3608 ($mux).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2201 ($or).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2201 ($or).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2201 ($or).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2198 ($shl).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2200 ($and).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2200 ($and).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2043 ($not).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2043 ($not).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2037 ($shl).
Removed top 11 bits (of 32) from wire soc.$add$../hdl/soc/soc.v:93$1010_Y.
Removed top 1 bits (of 4) from wire soc.$flatten\u_app.$2\status_d[3:0].
Removed top 2 bits (of 4) from wire soc.$flatten\u_app.$4\status_d[3:0].
Removed top 24 bits (of 32) from wire soc.$flatten\u_app.$add$../hdl/soc/app.v:133$1002_Y.
Removed top 28 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2383_Y.
Removed top 30 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$2425_Y.
Removed top 28 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$2435_Y.
Removed top 30 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$2454_Y.
Removed top 28 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$2478_Y.
Removed top 64 bits (of 72) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2375_Y.
Removed top 64 bits (of 72) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2470_Y.
Removed top 1 bits (of 2) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0].
Removed top 7 bits (of 8) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$8\in_data[7:0].
Removed top 7 bits (of 8) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$9\in_data[7:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$10\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$11\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$12\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$13\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$14\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0].
Removed top 2 bits (of 5) from wire soc.$flatten\u_usb_cdc.\u_sie.$4\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2058.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$4\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$5\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$6\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$7\datain_toggle_d[15:0].
Removed top 28 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2308_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2044_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2200_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2213_Y.
Removed top 15 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$extend$../../../usb_cdc/sie.v:364$2039_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2043_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2037_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2042_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2198_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2211_Y.

11.14. Executing PEEPOPT pass (run peephole optimizers).

11.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 186 unused wires.
<suppressed ~1 debug messages>

11.16. Executing SHARE pass (SAT-based resource sharing).

11.17. Executing TECHMAP pass (map to technology primitives).

11.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

11.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~166 debug messages>

11.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~5 debug messages>

11.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

11.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module soc:
  creating $macc model for $add$../hdl/soc/soc.v:93$1010 ($add).
  creating $macc model for $flatten\u_app.$add$../hdl/soc/app.v:133$1002 ($add).
  creating $macc model for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$951 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2383 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2408 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$2425 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$2435 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$2454 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$2478 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:363$2507 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$1900 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2308 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1479 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1498 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1453 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1425 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1413 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1422 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1422.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1413.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1425.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1453.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1498.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1479.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2308.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$1900.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:363$2507.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$2478.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$2454.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$2435.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$2425.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2408.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2383.
  creating $alu model for $macc $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$951.
  creating $alu model for $macc $flatten\u_app.$add$../hdl/soc/app.v:133$1002.
  creating $alu model for $macc $add$../hdl/soc/soc.v:93$1010.
  creating $alu model for $flatten\u_app.$ge$../hdl/soc/app.v:129$991 ($ge): new $alu
  creating $alu model for $flatten\u_app.$ge$../hdl/soc/app.v:130$994 ($ge): new $alu
  creating $alu model for $flatten\u_app.$ge$../hdl/soc/app.v:132$999 ($ge): new $alu
  creating $alu model for $flatten\u_app.$le$../hdl/soc/app.v:129$992 ($le): new $alu
  creating $alu model for $flatten\u_app.$le$../hdl/soc/app.v:130$995 ($le): new $alu
  creating $alu model for $flatten\u_app.$le$../hdl/soc/app.v:132$1000 ($le): new $alu
  creating $alu cell for $flatten\u_app.$le$../hdl/soc/app.v:132$1000: $auto$alumacc.cc:485:replace_alu$13558
  creating $alu cell for $flatten\u_app.$le$../hdl/soc/app.v:130$995: $auto$alumacc.cc:485:replace_alu$13571
  creating $alu cell for $flatten\u_app.$le$../hdl/soc/app.v:129$992: $auto$alumacc.cc:485:replace_alu$13584
  creating $alu cell for $flatten\u_app.$ge$../hdl/soc/app.v:132$999: $auto$alumacc.cc:485:replace_alu$13597
  creating $alu cell for $flatten\u_app.$ge$../hdl/soc/app.v:130$994: $auto$alumacc.cc:485:replace_alu$13606
  creating $alu cell for $flatten\u_app.$ge$../hdl/soc/app.v:129$991: $auto$alumacc.cc:485:replace_alu$13615
  creating $alu cell for $add$../hdl/soc/soc.v:93$1010: $auto$alumacc.cc:485:replace_alu$13624
  creating $alu cell for $flatten\u_app.$add$../hdl/soc/app.v:133$1002: $auto$alumacc.cc:485:replace_alu$13627
  creating $alu cell for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$951: $auto$alumacc.cc:485:replace_alu$13630
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2383: $auto$alumacc.cc:485:replace_alu$13633
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2408: $auto$alumacc.cc:485:replace_alu$13636
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$2425: $auto$alumacc.cc:485:replace_alu$13639
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$2435: $auto$alumacc.cc:485:replace_alu$13642
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$2454: $auto$alumacc.cc:485:replace_alu$13645
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$2478: $auto$alumacc.cc:485:replace_alu$13648
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413: $auto$alumacc.cc:485:replace_alu$13651
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427: $auto$alumacc.cc:485:replace_alu$13654
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:363$2507: $auto$alumacc.cc:485:replace_alu$13657
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$1900: $auto$alumacc.cc:485:replace_alu$13660
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2308: $auto$alumacc.cc:485:replace_alu$13663
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1479: $auto$alumacc.cc:485:replace_alu$13666
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1498: $auto$alumacc.cc:485:replace_alu$13669
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1453: $auto$alumacc.cc:485:replace_alu$13672
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1425: $auto$alumacc.cc:485:replace_alu$13675
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1413: $auto$alumacc.cc:485:replace_alu$13678
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1422: $auto$alumacc.cc:485:replace_alu$13681
  created 26 $alu and 0 $macc cells.

11.21. Executing OPT pass (performing simple optimizations).

11.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

11.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~137 debug messages>

11.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2832: { $flatten\u_app.$procmux$2841_CMP $flatten\u_app.$procmux$2829_CMP $flatten\u_app.$procmux$2838_CMP $flatten\u_app.$procmux$2837_CMP $flatten\u_app.$procmux$2835_CMP $flatten\u_app.$procmux$2763_CMP $auto$opt_reduce.cc:134:opt_mux$13685 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11195: $auto$opt_reduce.cc:134:opt_mux$11799
  Optimizing cells in module \soc.
Performed a total of 2 changes.

11.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~174 debug messages>
Removed a total of 58 cells.

11.21.6. Executing OPT_DFF pass (perform DFF optimizations).

11.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 70 unused wires.
<suppressed ~1 debug messages>

11.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.21.9. Rerunning OPT passes. (Maybe there is more to do..)

11.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

11.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6511: { $auto$opt_reduce.cc:134:opt_mux$11795 $auto$opt_reduce.cc:134:opt_mux$13687 }
  Optimizing cells in module \soc.
Performed a total of 1 changes.

11.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.21.13. Executing OPT_DFF pass (perform DFF optimizations).

11.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.21.16. Rerunning OPT passes. (Maybe there is more to do..)

11.21.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

11.21.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

11.21.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.21.20. Executing OPT_DFF pass (perform DFF optimizations).

11.21.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.21.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.21.23. Finished OPT passes. (There is nothing left to do.)

11.22. Executing MEMORY pass.

11.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

11.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

11.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

11.22.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

11.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.22.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

11.22.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

11.22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.22.9. Executing MEMORY_COLLECT pass (generating $mem cells).

11.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

11.25. Executing TECHMAP pass (map to technology primitives).

11.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

11.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

11.26. Executing ICE40_BRAMINIT pass.

11.27. Executing OPT pass (performing simple optimizations).

11.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~179 debug messages>

11.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.27.3. Executing OPT_DFF pass (perform DFF optimizations).

11.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 1 unused cells and 103 unused wires.
<suppressed ~2 debug messages>

11.27.5. Finished fast OPT passes.

11.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

11.29. Executing OPT pass (performing simple optimizations).

11.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~102 debug messages>

11.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$2826:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:454:run$13514 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$13514 [2] $auto$wreduce.cc:454:run$13514 [0] }
      New connections: $auto$wreduce.cc:454:run$13514 [1] = $auto$wreduce.cc:454:run$13514 [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2413_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2414_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2427_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2428_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3026:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2129 [14] $auto$opt_expr.cc:205:group_cell_inputs$13733 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2129 [1] $auto$opt_expr.cc:205:group_cell_inputs$13733 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13733 [14] $auto$opt_expr.cc:205:group_cell_inputs$13733 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13733 [13] $auto$opt_expr.cc:205:group_cell_inputs$13733 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1869.$result[15:0]$2174 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13740 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1869.$result[15:0]$2174 [1] $auto$opt_expr.cc:205:group_cell_inputs$13740 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2129 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2129 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13733 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1869.$result[15:0]$2174 [15] $auto$opt_expr.cc:205:group_cell_inputs$13740 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1869.$result[15:0]$2174 [14] $auto$opt_expr.cc:205:group_cell_inputs$13740 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1869.$result[15:0]$2174 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13733 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3037:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2125 [14] $auto$opt_expr.cc:205:group_cell_inputs$13726 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2125 [1] $auto$opt_expr.cc:205:group_cell_inputs$13726 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13726 [14] $auto$opt_expr.cc:205:group_cell_inputs$13726 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13726 [13] $auto$opt_expr.cc:205:group_cell_inputs$13726 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2129 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13733 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2129 [1] $auto$opt_expr.cc:205:group_cell_inputs$13733 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2125 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2125 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13726 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2129 [15] $auto$opt_expr.cc:205:group_cell_inputs$13733 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2129 [14] $auto$opt_expr.cc:205:group_cell_inputs$13733 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2129 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13726 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3048:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2121 [14] $auto$opt_expr.cc:205:group_cell_inputs$13719 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2121 [1] $auto$opt_expr.cc:205:group_cell_inputs$13719 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13719 [14] $auto$opt_expr.cc:205:group_cell_inputs$13719 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13719 [13] $auto$opt_expr.cc:205:group_cell_inputs$13719 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2125 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13726 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2125 [1] $auto$opt_expr.cc:205:group_cell_inputs$13726 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2121 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2121 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13719 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2125 [15] $auto$opt_expr.cc:205:group_cell_inputs$13726 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2125 [14] $auto$opt_expr.cc:205:group_cell_inputs$13726 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2125 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13719 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3059:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2117 [14] $auto$opt_expr.cc:205:group_cell_inputs$13712 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2117 [1] $auto$opt_expr.cc:205:group_cell_inputs$13712 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13712 [14] $auto$opt_expr.cc:205:group_cell_inputs$13712 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13712 [13] $auto$opt_expr.cc:205:group_cell_inputs$13712 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2121 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13719 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2121 [1] $auto$opt_expr.cc:205:group_cell_inputs$13719 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2117 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2117 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13712 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2121 [15] $auto$opt_expr.cc:205:group_cell_inputs$13719 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2121 [14] $auto$opt_expr.cc:205:group_cell_inputs$13719 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2121 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13712 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3070:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2113 [14] $auto$opt_expr.cc:205:group_cell_inputs$13705 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2113 [1] $auto$opt_expr.cc:205:group_cell_inputs$13705 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13705 [14] $auto$opt_expr.cc:205:group_cell_inputs$13705 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13705 [13] $auto$opt_expr.cc:205:group_cell_inputs$13705 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2117 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13712 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2117 [1] $auto$opt_expr.cc:205:group_cell_inputs$13712 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2113 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2113 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13705 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2117 [15] $auto$opt_expr.cc:205:group_cell_inputs$13712 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2117 [14] $auto$opt_expr.cc:205:group_cell_inputs$13712 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2117 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13705 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3081:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2109 [14] $auto$opt_expr.cc:205:group_cell_inputs$13698 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2109 [1] $auto$opt_expr.cc:205:group_cell_inputs$13698 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13698 [14] $auto$opt_expr.cc:205:group_cell_inputs$13698 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13698 [13] $auto$opt_expr.cc:205:group_cell_inputs$13698 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2113 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13705 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2113 [1] $auto$opt_expr.cc:205:group_cell_inputs$13705 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2109 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2109 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13698 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2113 [15] $auto$opt_expr.cc:205:group_cell_inputs$13705 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2113 [14] $auto$opt_expr.cc:205:group_cell_inputs$13705 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2113 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13698 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3158:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3176:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3416:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3840:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1869.$result[15:0]$2174 [14] $auto$opt_expr.cc:205:group_cell_inputs$13740 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1869.$result[15:0]$2174 [1] $auto$opt_expr.cc:205:group_cell_inputs$13740 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13740 [14] $auto$opt_expr.cc:205:group_cell_inputs$13740 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$13740 [13] $auto$opt_expr.cc:205:group_cell_inputs$13740 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2137
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1869.$result[15:0]$2174 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$1869.$result[15:0]$2174 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13740 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2137 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2137 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2137 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2137 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2137 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13740 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3959:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13691 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$13691 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2109 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$13698 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2109 [1] $auto$opt_expr.cc:205:group_cell_inputs$13698 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13691 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2109 [15] $auto$opt_expr.cc:205:group_cell_inputs$13698 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2109 [14] $auto$opt_expr.cc:205:group_cell_inputs$13698 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$1868.$result[15:0]$2109 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4880:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13796 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2094 [1] $auto$opt_expr.cc:205:group_cell_inputs$13796 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13796 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13796 [3] $auto$opt_expr.cc:205:group_cell_inputs$13796 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2098
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2094 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13796 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2098 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2098 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2098 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2098 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13796 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4899:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13791 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2090 [1] $auto$opt_expr.cc:205:group_cell_inputs$13791 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13791 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13791 [3] $auto$opt_expr.cc:205:group_cell_inputs$13791 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2094 [4] $auto$opt_expr.cc:205:group_cell_inputs$13796 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2094 [1] $auto$opt_expr.cc:205:group_cell_inputs$13796 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2090 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13791 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13796 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2094 [4] $auto$opt_expr.cc:205:group_cell_inputs$13796 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2094 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13791 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4918:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13786 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2086 [1] $auto$opt_expr.cc:205:group_cell_inputs$13786 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13786 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13786 [3] $auto$opt_expr.cc:205:group_cell_inputs$13786 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2090 [4] $auto$opt_expr.cc:205:group_cell_inputs$13791 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2090 [1] $auto$opt_expr.cc:205:group_cell_inputs$13791 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2086 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13786 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13791 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2090 [4] $auto$opt_expr.cc:205:group_cell_inputs$13791 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2090 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13786 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4937:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13781 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2082 [1] $auto$opt_expr.cc:205:group_cell_inputs$13781 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13781 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13781 [3] $auto$opt_expr.cc:205:group_cell_inputs$13781 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2086 [4] $auto$opt_expr.cc:205:group_cell_inputs$13786 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2086 [1] $auto$opt_expr.cc:205:group_cell_inputs$13786 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2082 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13781 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13786 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2086 [4] $auto$opt_expr.cc:205:group_cell_inputs$13786 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2086 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13781 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4956:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13776 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2078 [1] $auto$opt_expr.cc:205:group_cell_inputs$13776 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13776 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13776 [3] $auto$opt_expr.cc:205:group_cell_inputs$13776 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2082 [4] $auto$opt_expr.cc:205:group_cell_inputs$13781 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2082 [1] $auto$opt_expr.cc:205:group_cell_inputs$13781 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2078 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13776 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13781 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2082 [4] $auto$opt_expr.cc:205:group_cell_inputs$13781 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2082 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13776 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4975:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13771 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2074 [1] $auto$opt_expr.cc:205:group_cell_inputs$13771 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13771 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13771 [3] $auto$opt_expr.cc:205:group_cell_inputs$13771 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2078 [4] $auto$opt_expr.cc:205:group_cell_inputs$13776 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2078 [1] $auto$opt_expr.cc:205:group_cell_inputs$13776 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2074 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13771 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13776 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2078 [4] $auto$opt_expr.cc:205:group_cell_inputs$13776 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2078 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13771 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4994:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13766 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2070 [1] $auto$opt_expr.cc:205:group_cell_inputs$13766 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13766 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13766 [3] $auto$opt_expr.cc:205:group_cell_inputs$13766 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2074 [4] $auto$opt_expr.cc:205:group_cell_inputs$13771 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2074 [1] $auto$opt_expr.cc:205:group_cell_inputs$13771 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2070 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13766 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13771 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2074 [4] $auto$opt_expr.cc:205:group_cell_inputs$13771 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2074 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13766 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5013:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13761 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2066 [1] $auto$opt_expr.cc:205:group_cell_inputs$13761 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13761 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13761 [3] $auto$opt_expr.cc:205:group_cell_inputs$13761 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2070 [4] $auto$opt_expr.cc:205:group_cell_inputs$13766 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2070 [1] $auto$opt_expr.cc:205:group_cell_inputs$13766 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2066 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13761 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13766 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2070 [4] $auto$opt_expr.cc:205:group_cell_inputs$13766 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2070 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13761 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5032:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13756 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2062 [1] $auto$opt_expr.cc:205:group_cell_inputs$13756 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13756 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$13756 [3] $auto$opt_expr.cc:205:group_cell_inputs$13756 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2066 [4] $auto$opt_expr.cc:205:group_cell_inputs$13761 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2066 [1] $auto$opt_expr.cc:205:group_cell_inputs$13761 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2062 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$13756 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13761 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2066 [4] $auto$opt_expr.cc:205:group_cell_inputs$13761 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2066 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$13756 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5051:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$13751 [1] $auto$opt_expr.cc:205:group_cell_inputs$13751 [2] $auto$opt_expr.cc:205:group_cell_inputs$13751 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$13751 [1] $auto$wreduce.cc:454:run$13534 [1] $auto$opt_expr.cc:205:group_cell_inputs$13751 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2062 [4] $auto$opt_expr.cc:205:group_cell_inputs$13756 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2062 [1] $auto$opt_expr.cc:205:group_cell_inputs$13756 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$13751 [2] 1'1 }, B={ $auto$wreduce.cc:454:run$13534 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$13756 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2062 [4] $auto$opt_expr.cc:205:group_cell_inputs$13756 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$1866.$result[4:0]$2062 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$13751 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5070:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$13751 [1] $auto$wreduce.cc:454:run$13534 [1] $auto$opt_expr.cc:205:group_cell_inputs$13751 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$13751 [1:0]
      New connections: $auto$wreduce.cc:454:run$13534 [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10884:
      Old ports: A=8'00000000, B=8'10000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [7:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10963:
      Old ports: A={ 1'1 $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0]
      New ports: A=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [8] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11233:
      Old ports: A=6'1xx1xx, B=6'000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11233_Y [5:0]
      New ports: A=2'1x, B=2'00, Y={ $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11233_Y [2] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11233_Y [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11233_Y [5:3] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11233_Y [1] } = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11233_Y [2] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11233_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11233_Y [0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11233_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11270:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11338:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
    Consolidated identical input bits for $mux cell $procmux$2744:
      Old ports: A=21'011100000000000000000, B=21'1xxxxxxxxxxxxxxxxxxxx, Y=$procmux$2744_Y
      New ports: A=3'010, B=3'1xx, Y={ $procmux$2744_Y [20] $procmux$2744_Y [17] $procmux$2744_Y [0] }
      New connections: { $procmux$2744_Y [19:18] $procmux$2744_Y [16:1] } = { $procmux$2744_Y [17] $procmux$2744_Y [17] $procmux$2744_Y [0] $procmux$2744_Y [0] $procmux$2744_Y [0] $procmux$2744_Y [0] $procmux$2744_Y [0] $procmux$2744_Y [0] $procmux$2744_Y [0] $procmux$2744_Y [0] $procmux$2744_Y [0] $procmux$2744_Y [0] $procmux$2744_Y [0] $procmux$2744_Y [0] $procmux$2744_Y [0] $procmux$2744_Y [0] $procmux$2744_Y [0] $procmux$2744_Y [0] }
  Optimizing cells in module \soc.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3209:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3224:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3508:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10963:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New ports: A=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0] [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [6:0] = 7'0000000
  Optimizing cells in module \soc.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3266:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3278:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \soc.
Performed a total of 37 changes.

11.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.29.6. Executing OPT_DFF pass (perform DFF optimizations).

11.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

11.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~5 debug messages>

11.29.9. Rerunning OPT passes. (Maybe there is more to do..)

11.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~102 debug messages>

11.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

11.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.29.13. Executing OPT_DFF pass (perform DFF optimizations).

11.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

11.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.29.16. Rerunning OPT passes. (Maybe there is more to do..)

11.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~102 debug messages>

11.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

11.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.29.20. Executing OPT_DFF pass (perform DFF optimizations).

11.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.29.23. Finished OPT passes. (There is nothing left to do.)

11.30. Executing ICE40_WRAPCARRY pass (wrap carries).

11.31. Executing TECHMAP pass (map to technology primitives).

11.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

11.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$33afdd83bf3811dac2de7a968d39eea5718691bc\_90_pmux for cells of type $pmux.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_80_ice40_alu for cells of type $alu.
Using template $paramod$c4905825bb8ecc38b98eb4167e8b007447af7884\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$150d098cb9cca1819459bc5073194c8c53d2862d\_80_ice40_alu for cells of type $alu.
Using template $paramod$93b49458bab1c00eb32aff458c583f46ff61e60f\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$constmap:055ddd148d72874b0eef92b3fb8db7ea91555f2d$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
Creating constmapped module `$paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr'.

11.31.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1855 debug messages>

11.31.28. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>
Removed 0 unused cells and 15 unused wires.
Using template $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$dde52db7035cb02b3cc5e73865788532339e3bcb\_80_ice40_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:2c72bde9d95a2c9332409704623f6aa83244f826$paramod$ca62cfdb92da5685ea9fec16e4f8f797c2bd1e14\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:cc753177e9e8bffd8b532faf7c0c91f2b219af97$paramod$0ce2d64320caea7c7ad9926dc0b17e0a25fc2cca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:006c8a602c6573ea77dba12a1a2e26f798c1b5c2$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:58cf7e6babd57877aa1d2cbe56a5d5853f8eb1a1$paramod$580d2522be23e58e745a0a8e1a08059c8b2646c4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr'.

11.31.72. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2099 debug messages>

11.31.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~5 debug messages>
Removed 0 unused cells and 7 unused wires.
Using template $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~855 debug messages>

11.32. Executing OPT pass (performing simple optimizations).

11.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~13330 debug messages>

11.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~11424 debug messages>
Removed a total of 3808 cells.

11.32.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$14120 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [7], Q = \u_app.data_q [7]).
Adding EN signal on $auto$ff.cc:262:slice$14113 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [0], Q = \u_app.data_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$14114 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [1], Q = \u_app.data_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$14115 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [2], Q = \u_app.data_q [2]).
Adding EN signal on $auto$ff.cc:262:slice$14116 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [3], Q = \u_app.data_q [3]).
Adding EN signal on $auto$ff.cc:262:slice$14117 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [4], Q = \u_app.data_q [4]).
Adding EN signal on $auto$ff.cc:262:slice$14119 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [6], Q = \u_app.data_q [6]).

11.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 3570 unused cells and 2426 unused wires.
<suppressed ~3571 debug messages>

11.32.5. Rerunning OPT passes. (Removed registers in this run.)

11.32.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~23 debug messages>

11.32.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

11.32.8. Executing OPT_DFF pass (perform DFF optimizations).

11.32.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

11.32.10. Finished fast OPT passes.

11.33. Executing ICE40_OPT pass (performing simple optimizations).

11.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13558.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13558.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13571.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13558.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13584.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13558.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13597.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13558.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13606.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13558.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13615.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13558.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13624.slice[0].carry: CO=\up_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13627.slice[0].carry: CO=\u_app.data_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13630.slice[0].carry: CO=\u_prescaler.prescaler_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13633.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13636.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13642.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13648.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13651.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13651.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$13651.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13654.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13654.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$13654.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13657.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13660.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13663.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13666.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13669.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13675.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13681.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

11.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~101 debug messages>

11.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

11.33.4. Executing OPT_DFF pass (perform DFF optimizations).

11.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 2 unused cells and 7 unused wires.
<suppressed ~3 debug messages>

11.33.6. Rerunning OPT passes. (Removed registers in this run.)

11.33.7. Running ICE40 specific optimizations.

11.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.33.10. Executing OPT_DFF pass (perform DFF optimizations).

11.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.33.12. Finished OPT passes. (There is nothing left to do.)

11.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

11.35. Executing TECHMAP pass (map to technology primitives).

11.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

11.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
No more expansions possible.
<suppressed ~488 debug messages>

11.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13624.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13627.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13630.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13633.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13636.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13642.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13648.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13651.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13651.slice[4].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13654.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13654.slice[4].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13657.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13660.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13663.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13666.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13669.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13675.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$13681.slice[0].carry ($lut).

11.38. Executing ICE40_OPT pass (performing simple optimizations).

11.38.1. Running ICE40 specific optimizations.

11.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~687 debug messages>

11.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~1467 debug messages>
Removed a total of 489 cells.

11.38.4. Executing OPT_DFF pass (perform DFF optimizations).

11.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 3266 unused wires.
<suppressed ~1 debug messages>

11.38.6. Rerunning OPT passes. (Removed registers in this run.)

11.38.7. Running ICE40 specific optimizations.

11.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

11.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

11.38.10. Executing OPT_DFF pass (perform DFF optimizations).

11.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

11.38.12. Finished OPT passes. (There is nothing left to do.)

11.39. Executing TECHMAP pass (map to technology primitives).

11.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

11.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

11.40. Executing ABC pass (technology mapping using ABC).

11.40.1. Extracting gate netlist of module `\soc' to `<abc-temp-dir>/input.blif'..
Extracted 4100 gates and 4609 wires to a netlist network with 507 inputs and 459 outputs.

11.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     682.
ABC: Participating nodes from both networks       =    1519.
ABC: Participating nodes from the first network   =     682. (  61.61 % of nodes)
ABC: Participating nodes from the second network  =     837. (  75.61 % of nodes)
ABC: Node pairs (any polarity)                    =     682. (  61.61 % of names can be moved)
ABC: Node pairs (same polarity)                   =     583. (  52.66 % of names can be moved)
ABC: Total runtime =     0.12 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

11.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1106
ABC RESULTS:        internal signals:     3643
ABC RESULTS:           input signals:      507
ABC RESULTS:          output signals:      459
Removing temp directory.

11.41. Executing ICE40_WRAPCARRY pass (wrap carries).

11.42. Executing TECHMAP pass (map to technology primitives).

11.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

11.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 54 unused cells and 2628 unused wires.

11.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1188
  1-LUT               19
  2-LUT              254
  3-LUT              335
  4-LUT              580
  with \SB_CARRY    (#0)   70
  with \SB_CARRY    (#1)   71

Eliminating LUTs.
Number of LUTs:     1188
  1-LUT               19
  2-LUT              254
  3-LUT              335
  4-LUT              580
  with \SB_CARRY    (#0)   70
  with \SB_CARRY    (#1)   71

Combining LUTs.
Number of LUTs:     1128
  1-LUT               19
  2-LUT              187
  3-LUT              290
  4-LUT              632
  with \SB_CARRY    (#0)   70
  with \SB_CARRY    (#1)   71

Eliminated 0 LUTs.
Combined 60 LUTs.
<suppressed ~6327 debug messages>

11.44. Executing TECHMAP pass (map to technology primitives).

11.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

11.44.2. Continuing TECHMAP pass.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$391f41f25d1fefdc245c798e53651a23e79db55a\$lut for cells of type $lut.
Using template $paramod$ebe302cf675f04f2cc698a4f6888fe67d7e9866d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$8ff049b8516c2f8f74e5ea53e4e574b0441ac9d7\$lut for cells of type $lut.
Using template $paramod$504d68d8fac48470fbc7ce02584f043130268bc8\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$fec5a3e586b1930427fa7af9f5aac7fd41e707a1\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$38a207c707820f72f67386d2619ee46ee88964f9\$lut for cells of type $lut.
Using template $paramod$10b0fe3049cfd7e6d38533387eb2b0cfded868cf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$2f5933953e311dffe5861a53a77e08849a1c7767\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$4f69d4d033e11c2ad5507aac664c04ab2a1cdc76\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$d81e419182194220fe1d6dd96690c56b1648ff58\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$51effbc0e7779af9c25cdf116ccdeb175dfeab0f\$lut for cells of type $lut.
Using template $paramod$71d60389770c4efcc68e86e1d5a8e56f68a9a589\$lut for cells of type $lut.
Using template $paramod$a54d8b8d2c90a828ee71c2d82e7e1612992a7ab8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$fbae851c77a37d6b80330e7f9edd9cf61558d6b8\$lut for cells of type $lut.
Using template $paramod$f740ebdda65cd0b8323d705f16d6dbb0d2771805\$lut for cells of type $lut.
Using template $paramod$5ba4649e4c057a12bb76c8ff80331759f09f2ab6\$lut for cells of type $lut.
Using template $paramod$d05a00df220ea127fef11c1f68899a9e79b42304\$lut for cells of type $lut.
Using template $paramod$cc14edb43bcbbd83b718cef08414cb23048bb6d0\$lut for cells of type $lut.
Using template $paramod$d96bc836a2b69aefc36f997cbf30cf5f94e1df6c\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$e7757b2d317771cca578effc1d1433759b825f83\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$998070d88e7b2d1c62bd5c887cfeb8dad821dc3c\$lut for cells of type $lut.
Using template $paramod$93f88d1396db449b71126dcb19be37c7227722f9\$lut for cells of type $lut.
Using template $paramod$162eacaa56f6f80a5a27551a5f2071c174364807\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$774861bf9b1885d60265e6ddea1c95a32f095489\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$2324b0e350424694c2cb686bea5ec83546d3979c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$da0d148cdeade3c798212107d3d80b366097404a\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$99eb1ea876c2fcd2463282e1d08fa89d31eb901c\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$8002feb72fff90c4a4afc593a63ffae81c8e5c37\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod$0bd56cf5130d265bdf3651844aad5160126b46af\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$11781671c6bae59d79685e36100b1ce439cbbaf5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$bec5be7d552ede21c071ad538afdf64e0c15a37c\$lut for cells of type $lut.
Using template $paramod$1e04fa3708d64040df722c8a3e8a40ef53bbb5a6\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$70e260b11d61c2beb07d1dff789df1caf45cc3d9\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$1b006f6294a954502e34ffd3347cb58c2cb14ad8\$lut for cells of type $lut.
Using template $paramod$74ebd4b2765e93454b67170d97659ea69891a934\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$9ce83c401f07863ef6c07aa36141bf86d010bac8\$lut for cells of type $lut.
Using template $paramod$71cb81cd7ec213b39129c5f3867d1aa22dffde1b\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3484 debug messages>
Removed 0 unused cells and 2509 unused wires.

11.45. Executing AUTONAME pass.
Renamed 30708 objects in module soc (64 iterations).
<suppressed ~2474 debug messages>

11.46. Executing HIERARCHY pass (managing design hierarchy).

11.46.1. Analyzing design hierarchy..
Top module:  \soc

11.46.2. Analyzing design hierarchy..
Top module:  \soc
Removed 0 unused modules.

11.47. Printing statistics.

=== soc ===

   Number of wires:               1021
   Number of wire bits:           3065
   Number of public wires:        1021
   Number of public wire bits:    3065
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1708
     SB_CARRY                      110
     SB_DFFER                      380
     SB_DFFES                        7
     SB_DFFR                        75
     SB_DFFS                         4
     SB_IO                           3
     SB_LUT4                      1128
     SB_PLL40_CORE                   1

11.48. Executing CHECK pass (checking for obvious problems).
Checking module soc...
Found and reported 0 problems.

12. Executing JSON backend.

End of script. Logfile hash: 16582e4537, CPU: user 7.48s system 0.08s, MEM: 118.68 MB peak
Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 24% 45x opt_expr (2 sec), 12% 27x opt_clean (1 sec), ...
