#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x9660e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x934320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x93b6b0 .functor NOT 1, L_0x9928e0, C4<0>, C4<0>, C4<0>;
L_0x9926c0 .functor XOR 2, L_0x992560, L_0x992620, C4<00>, C4<00>;
L_0x9927d0 .functor XOR 2, L_0x9926c0, L_0x992730, C4<00>, C4<00>;
v0x98ece0_0 .net *"_ivl_10", 1 0, L_0x992730;  1 drivers
v0x98ede0_0 .net *"_ivl_12", 1 0, L_0x9927d0;  1 drivers
v0x98eec0_0 .net *"_ivl_2", 1 0, L_0x9924a0;  1 drivers
v0x98ef80_0 .net *"_ivl_4", 1 0, L_0x992560;  1 drivers
v0x98f060_0 .net *"_ivl_6", 1 0, L_0x992620;  1 drivers
v0x98f190_0 .net *"_ivl_8", 1 0, L_0x9926c0;  1 drivers
v0x98f270_0 .net "a", 0 0, v0x98c940_0;  1 drivers
v0x98f310_0 .net "b", 0 0, v0x98c9e0_0;  1 drivers
v0x98f3b0_0 .net "c", 0 0, v0x98ca80_0;  1 drivers
v0x98f450_0 .var "clk", 0 0;
v0x98f4f0_0 .net "d", 0 0, v0x98cbc0_0;  1 drivers
v0x98f590_0 .net "out_pos_dut", 0 0, L_0x992310;  1 drivers
v0x98f630_0 .net "out_pos_ref", 0 0, L_0x990c70;  1 drivers
v0x98f6d0_0 .net "out_sop_dut", 0 0, L_0x9914e0;  1 drivers
v0x98f770_0 .net "out_sop_ref", 0 0, L_0x9675f0;  1 drivers
v0x98f810_0 .var/2u "stats1", 223 0;
v0x98f8b0_0 .var/2u "strobe", 0 0;
v0x98fa60_0 .net "tb_match", 0 0, L_0x9928e0;  1 drivers
v0x98fb30_0 .net "tb_mismatch", 0 0, L_0x93b6b0;  1 drivers
v0x98fbd0_0 .net "wavedrom_enable", 0 0, v0x98ce90_0;  1 drivers
v0x98fca0_0 .net "wavedrom_title", 511 0, v0x98cf30_0;  1 drivers
L_0x9924a0 .concat [ 1 1 0 0], L_0x990c70, L_0x9675f0;
L_0x992560 .concat [ 1 1 0 0], L_0x990c70, L_0x9675f0;
L_0x992620 .concat [ 1 1 0 0], L_0x992310, L_0x9914e0;
L_0x992730 .concat [ 1 1 0 0], L_0x990c70, L_0x9675f0;
L_0x9928e0 .cmp/eeq 2, L_0x9924a0, L_0x9927d0;
S_0x9383e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x934320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x93ba90 .functor AND 1, v0x98ca80_0, v0x98cbc0_0, C4<1>, C4<1>;
L_0x93be70 .functor NOT 1, v0x98c940_0, C4<0>, C4<0>, C4<0>;
L_0x93c250 .functor NOT 1, v0x98c9e0_0, C4<0>, C4<0>, C4<0>;
L_0x93c4d0 .functor AND 1, L_0x93be70, L_0x93c250, C4<1>, C4<1>;
L_0x9534b0 .functor AND 1, L_0x93c4d0, v0x98ca80_0, C4<1>, C4<1>;
L_0x9675f0 .functor OR 1, L_0x93ba90, L_0x9534b0, C4<0>, C4<0>;
L_0x9900f0 .functor NOT 1, v0x98c9e0_0, C4<0>, C4<0>, C4<0>;
L_0x990160 .functor OR 1, L_0x9900f0, v0x98cbc0_0, C4<0>, C4<0>;
L_0x990270 .functor AND 1, v0x98ca80_0, L_0x990160, C4<1>, C4<1>;
L_0x990330 .functor NOT 1, v0x98c940_0, C4<0>, C4<0>, C4<0>;
L_0x990400 .functor OR 1, L_0x990330, v0x98c9e0_0, C4<0>, C4<0>;
L_0x990470 .functor AND 1, L_0x990270, L_0x990400, C4<1>, C4<1>;
L_0x9905f0 .functor NOT 1, v0x98c9e0_0, C4<0>, C4<0>, C4<0>;
L_0x990660 .functor OR 1, L_0x9905f0, v0x98cbc0_0, C4<0>, C4<0>;
L_0x990580 .functor AND 1, v0x98ca80_0, L_0x990660, C4<1>, C4<1>;
L_0x9907f0 .functor NOT 1, v0x98c940_0, C4<0>, C4<0>, C4<0>;
L_0x9908f0 .functor OR 1, L_0x9907f0, v0x98cbc0_0, C4<0>, C4<0>;
L_0x9909b0 .functor AND 1, L_0x990580, L_0x9908f0, C4<1>, C4<1>;
L_0x990b60 .functor XNOR 1, L_0x990470, L_0x9909b0, C4<0>, C4<0>;
v0x93afe0_0 .net *"_ivl_0", 0 0, L_0x93ba90;  1 drivers
v0x93b3e0_0 .net *"_ivl_12", 0 0, L_0x9900f0;  1 drivers
v0x93b7c0_0 .net *"_ivl_14", 0 0, L_0x990160;  1 drivers
v0x93bba0_0 .net *"_ivl_16", 0 0, L_0x990270;  1 drivers
v0x93bf80_0 .net *"_ivl_18", 0 0, L_0x990330;  1 drivers
v0x93c360_0 .net *"_ivl_2", 0 0, L_0x93be70;  1 drivers
v0x93c5e0_0 .net *"_ivl_20", 0 0, L_0x990400;  1 drivers
v0x98aeb0_0 .net *"_ivl_24", 0 0, L_0x9905f0;  1 drivers
v0x98af90_0 .net *"_ivl_26", 0 0, L_0x990660;  1 drivers
v0x98b070_0 .net *"_ivl_28", 0 0, L_0x990580;  1 drivers
v0x98b150_0 .net *"_ivl_30", 0 0, L_0x9907f0;  1 drivers
v0x98b230_0 .net *"_ivl_32", 0 0, L_0x9908f0;  1 drivers
v0x98b310_0 .net *"_ivl_36", 0 0, L_0x990b60;  1 drivers
L_0x7fcd42a67018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x98b3d0_0 .net *"_ivl_38", 0 0, L_0x7fcd42a67018;  1 drivers
v0x98b4b0_0 .net *"_ivl_4", 0 0, L_0x93c250;  1 drivers
v0x98b590_0 .net *"_ivl_6", 0 0, L_0x93c4d0;  1 drivers
v0x98b670_0 .net *"_ivl_8", 0 0, L_0x9534b0;  1 drivers
v0x98b750_0 .net "a", 0 0, v0x98c940_0;  alias, 1 drivers
v0x98b810_0 .net "b", 0 0, v0x98c9e0_0;  alias, 1 drivers
v0x98b8d0_0 .net "c", 0 0, v0x98ca80_0;  alias, 1 drivers
v0x98b990_0 .net "d", 0 0, v0x98cbc0_0;  alias, 1 drivers
v0x98ba50_0 .net "out_pos", 0 0, L_0x990c70;  alias, 1 drivers
v0x98bb10_0 .net "out_sop", 0 0, L_0x9675f0;  alias, 1 drivers
v0x98bbd0_0 .net "pos0", 0 0, L_0x990470;  1 drivers
v0x98bc90_0 .net "pos1", 0 0, L_0x9909b0;  1 drivers
L_0x990c70 .functor MUXZ 1, L_0x7fcd42a67018, L_0x990470, L_0x990b60, C4<>;
S_0x98be10 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x934320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x98c940_0 .var "a", 0 0;
v0x98c9e0_0 .var "b", 0 0;
v0x98ca80_0 .var "c", 0 0;
v0x98cb20_0 .net "clk", 0 0, v0x98f450_0;  1 drivers
v0x98cbc0_0 .var "d", 0 0;
v0x98ccb0_0 .var/2u "fail", 0 0;
v0x98cd50_0 .var/2u "fail1", 0 0;
v0x98cdf0_0 .net "tb_match", 0 0, L_0x9928e0;  alias, 1 drivers
v0x98ce90_0 .var "wavedrom_enable", 0 0;
v0x98cf30_0 .var "wavedrom_title", 511 0;
E_0x946f40/0 .event negedge, v0x98cb20_0;
E_0x946f40/1 .event posedge, v0x98cb20_0;
E_0x946f40 .event/or E_0x946f40/0, E_0x946f40/1;
S_0x98c140 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x98be10;
 .timescale -12 -12;
v0x98c380_0 .var/2s "i", 31 0;
E_0x946de0 .event posedge, v0x98cb20_0;
S_0x98c480 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x98be10;
 .timescale -12 -12;
v0x98c680_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x98c760 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x98be10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x98d110 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x934320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x990e20 .functor AND 1, v0x98ca80_0, v0x98cbc0_0, C4<1>, C4<1>;
L_0x9910d0 .functor NOT 1, v0x98c940_0, C4<0>, C4<0>, C4<0>;
L_0x991160 .functor NOT 1, v0x98c9e0_0, C4<0>, C4<0>, C4<0>;
L_0x9912e0 .functor AND 1, L_0x9910d0, L_0x991160, C4<1>, C4<1>;
L_0x991420 .functor AND 1, L_0x9912e0, v0x98ca80_0, C4<1>, C4<1>;
L_0x9914e0 .functor OR 1, L_0x990e20, L_0x991420, C4<0>, C4<0>;
L_0x991680 .functor NOT 1, v0x98c9e0_0, C4<0>, C4<0>, C4<0>;
L_0x9916f0 .functor OR 1, L_0x991680, v0x98cbc0_0, C4<0>, C4<0>;
L_0x991800 .functor AND 1, v0x98ca80_0, L_0x9916f0, C4<1>, C4<1>;
L_0x9918c0 .functor NOT 1, v0x98c940_0, C4<0>, C4<0>, C4<0>;
L_0x991aa0 .functor OR 1, L_0x9918c0, v0x98c9e0_0, C4<0>, C4<0>;
L_0x991b10 .functor AND 1, L_0x991800, L_0x991aa0, C4<1>, C4<1>;
L_0x991c90 .functor NOT 1, v0x98c9e0_0, C4<0>, C4<0>, C4<0>;
L_0x991d00 .functor OR 1, L_0x991c90, v0x98cbc0_0, C4<0>, C4<0>;
L_0x991c20 .functor AND 1, v0x98ca80_0, L_0x991d00, C4<1>, C4<1>;
L_0x991e90 .functor NOT 1, v0x98c940_0, C4<0>, C4<0>, C4<0>;
L_0x991f90 .functor OR 1, L_0x991e90, v0x98cbc0_0, C4<0>, C4<0>;
L_0x992050 .functor AND 1, L_0x991c20, L_0x991f90, C4<1>, C4<1>;
L_0x992200 .functor XNOR 1, L_0x991b10, L_0x992050, C4<0>, C4<0>;
v0x98d2d0_0 .net *"_ivl_0", 0 0, L_0x990e20;  1 drivers
v0x98d3b0_0 .net *"_ivl_12", 0 0, L_0x991680;  1 drivers
v0x98d490_0 .net *"_ivl_14", 0 0, L_0x9916f0;  1 drivers
v0x98d580_0 .net *"_ivl_16", 0 0, L_0x991800;  1 drivers
v0x98d660_0 .net *"_ivl_18", 0 0, L_0x9918c0;  1 drivers
v0x98d790_0 .net *"_ivl_2", 0 0, L_0x9910d0;  1 drivers
v0x98d870_0 .net *"_ivl_20", 0 0, L_0x991aa0;  1 drivers
v0x98d950_0 .net *"_ivl_24", 0 0, L_0x991c90;  1 drivers
v0x98da30_0 .net *"_ivl_26", 0 0, L_0x991d00;  1 drivers
v0x98dba0_0 .net *"_ivl_28", 0 0, L_0x991c20;  1 drivers
v0x98dc80_0 .net *"_ivl_30", 0 0, L_0x991e90;  1 drivers
v0x98dd60_0 .net *"_ivl_32", 0 0, L_0x991f90;  1 drivers
v0x98de40_0 .net *"_ivl_36", 0 0, L_0x992200;  1 drivers
L_0x7fcd42a67060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x98df00_0 .net *"_ivl_38", 0 0, L_0x7fcd42a67060;  1 drivers
v0x98dfe0_0 .net *"_ivl_4", 0 0, L_0x991160;  1 drivers
v0x98e0c0_0 .net *"_ivl_6", 0 0, L_0x9912e0;  1 drivers
v0x98e1a0_0 .net *"_ivl_8", 0 0, L_0x991420;  1 drivers
v0x98e390_0 .net "a", 0 0, v0x98c940_0;  alias, 1 drivers
v0x98e430_0 .net "b", 0 0, v0x98c9e0_0;  alias, 1 drivers
v0x98e520_0 .net "c", 0 0, v0x98ca80_0;  alias, 1 drivers
v0x98e610_0 .net "d", 0 0, v0x98cbc0_0;  alias, 1 drivers
v0x98e700_0 .net "out_pos", 0 0, L_0x992310;  alias, 1 drivers
v0x98e7c0_0 .net "out_sop", 0 0, L_0x9914e0;  alias, 1 drivers
v0x98e880_0 .net "pos0", 0 0, L_0x991b10;  1 drivers
v0x98e940_0 .net "pos1", 0 0, L_0x992050;  1 drivers
L_0x992310 .functor MUXZ 1, L_0x7fcd42a67060, L_0x991b10, L_0x992200, C4<>;
S_0x98eac0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x934320;
 .timescale -12 -12;
E_0x9309f0 .event anyedge, v0x98f8b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x98f8b0_0;
    %nor/r;
    %assign/vec4 v0x98f8b0_0, 0;
    %wait E_0x9309f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x98be10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98ccb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98cd50_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x98be10;
T_4 ;
    %wait E_0x946f40;
    %load/vec4 v0x98cdf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x98ccb0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x98be10;
T_5 ;
    %wait E_0x946de0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x98cbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98c9e0_0, 0;
    %assign/vec4 v0x98c940_0, 0;
    %wait E_0x946de0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x98cbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98c9e0_0, 0;
    %assign/vec4 v0x98c940_0, 0;
    %wait E_0x946de0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x98cbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98c9e0_0, 0;
    %assign/vec4 v0x98c940_0, 0;
    %wait E_0x946de0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x98cbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98c9e0_0, 0;
    %assign/vec4 v0x98c940_0, 0;
    %wait E_0x946de0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x98cbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98c9e0_0, 0;
    %assign/vec4 v0x98c940_0, 0;
    %wait E_0x946de0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x98cbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98c9e0_0, 0;
    %assign/vec4 v0x98c940_0, 0;
    %wait E_0x946de0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x98cbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98c9e0_0, 0;
    %assign/vec4 v0x98c940_0, 0;
    %wait E_0x946de0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x98cbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98c9e0_0, 0;
    %assign/vec4 v0x98c940_0, 0;
    %wait E_0x946de0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x98cbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98c9e0_0, 0;
    %assign/vec4 v0x98c940_0, 0;
    %wait E_0x946de0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x98cbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98c9e0_0, 0;
    %assign/vec4 v0x98c940_0, 0;
    %wait E_0x946de0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x98cbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98c9e0_0, 0;
    %assign/vec4 v0x98c940_0, 0;
    %wait E_0x946de0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x98cbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98c9e0_0, 0;
    %assign/vec4 v0x98c940_0, 0;
    %wait E_0x946de0;
    %load/vec4 v0x98ccb0_0;
    %store/vec4 v0x98cd50_0, 0, 1;
    %fork t_1, S_0x98c140;
    %jmp t_0;
    .scope S_0x98c140;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x98c380_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x98c380_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x946de0;
    %load/vec4 v0x98c380_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x98cbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98c9e0_0, 0;
    %assign/vec4 v0x98c940_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x98c380_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x98c380_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x98be10;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x946f40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x98cbc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98ca80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x98c9e0_0, 0;
    %assign/vec4 v0x98c940_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x98ccb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x98cd50_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x934320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98f450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98f8b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x934320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x98f450_0;
    %inv;
    %store/vec4 v0x98f450_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x934320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x98cb20_0, v0x98fb30_0, v0x98f270_0, v0x98f310_0, v0x98f3b0_0, v0x98f4f0_0, v0x98f770_0, v0x98f6d0_0, v0x98f630_0, v0x98f590_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x934320;
T_9 ;
    %load/vec4 v0x98f810_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x98f810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x98f810_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x98f810_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x98f810_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x98f810_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x98f810_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x98f810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x98f810_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x98f810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x934320;
T_10 ;
    %wait E_0x946f40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x98f810_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98f810_0, 4, 32;
    %load/vec4 v0x98fa60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x98f810_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98f810_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x98f810_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98f810_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x98f770_0;
    %load/vec4 v0x98f770_0;
    %load/vec4 v0x98f6d0_0;
    %xor;
    %load/vec4 v0x98f770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x98f810_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98f810_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x98f810_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98f810_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x98f630_0;
    %load/vec4 v0x98f630_0;
    %load/vec4 v0x98f590_0;
    %xor;
    %load/vec4 v0x98f630_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x98f810_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98f810_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x98f810_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98f810_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/machine/ece241_2013_q2/iter0/response21/top_module.sv";
