--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraints_ps2m.ucf -ucf constraint_clk.ucf -ucf constraint_led.ucf -ucf
constraint_pushbtn.ucf -ucf constraint_VGA.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Logical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: SYS_CLK/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Logical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: SYS_CLK/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Logical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: SYS_CLK/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "SYS_CLK/CLK0_BUF" derived from  NET 
"SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  duty cycle corrected to 40 nS  
HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3540 paths analyzed, 630 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.552ns.
--------------------------------------------------------------------------------

Paths for end point motion_control/Hst (SLICE_X14Y5.CE), 87 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mouse_coordinates/Xposn_4 (FF)
  Destination:          motion_control/Hst (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.444ns (Levels of Logic = 5)
  Clock Path Skew:      -0.108ns (0.409 - 0.517)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mouse_coordinates/Xposn_4 to motion_control/Hst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y8.YQ       Tcko                  0.676   mouse_coordinates/Xposn<5>
                                                       mouse_coordinates/Xposn_4
    SLICE_X16Y7.G4       net (fanout=14)       0.928   mouse_coordinates/Xposn<4>
    SLICE_X16Y7.Y        Tilo                  0.707   motion_control/add0000_addsub0000<8>
                                                       motion_control/Madd_add0000_index000011
    SLICE_X17Y7.G2       net (fanout=5)        0.268   motion_control/Madd_add0000_index0000_bdd0
    SLICE_X17Y7.Y        Tilo                  0.648   motion_control/add0000_addsub0000<9>
                                                       motion_control/add0000_addsub0000<9>1
    SLICE_X17Y6.BY       net (fanout=1)        0.679   motion_control/add0000_addsub0000<9>
    SLICE_X17Y6.COUT     Tbycy                 0.996   motion_control/Mcompar_Hst_cmp_gt0000_cy<9>
                                                       motion_control/Mcompar_Hst_cmp_gt0000_cy<9>
    SLICE_X17Y7.CIN      net (fanout=1)        0.000   motion_control/Mcompar_Hst_cmp_gt0000_cy<9>
    SLICE_X17Y7.XB       Tcinxb                0.296   motion_control/add0000_addsub0000<9>
                                                       motion_control/Mcompar_Hst_cmp_gt0000_cy<10>
    SLICE_X14Y4.F1       net (fanout=2)        0.881   motion_control/Mcompar_Hst_cmp_gt0000_cy<10>
    SLICE_X14Y4.X        Tilo                  0.692   motion_control/Hst_and0000
                                                       motion_control/Hst_and000019
    SLICE_X14Y5.CE       net (fanout=1)        0.362   motion_control/Hst_and0000
    SLICE_X14Y5.CLK      Tceck                 0.311   motion_control/Hst
                                                       motion_control/Hst
    -------------------------------------------------  ---------------------------
    Total                                      7.444ns (4.326ns logic, 3.118ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mouse_coordinates/Xposn_8 (FF)
  Destination:          motion_control/Hst (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.337ns (Levels of Logic = 4)
  Clock Path Skew:      -0.083ns (0.409 - 0.492)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mouse_coordinates/Xposn_8 to motion_control/Hst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y15.YQ      Tcko                  0.580   mouse_coordinates/Xposn<8>
                                                       mouse_coordinates/Xposn_8
    SLICE_X17Y7.G1       net (fanout=10)       1.892   mouse_coordinates/Xposn<8>
    SLICE_X17Y7.Y        Tilo                  0.648   motion_control/add0000_addsub0000<9>
                                                       motion_control/add0000_addsub0000<9>1
    SLICE_X17Y6.BY       net (fanout=1)        0.679   motion_control/add0000_addsub0000<9>
    SLICE_X17Y6.COUT     Tbycy                 0.996   motion_control/Mcompar_Hst_cmp_gt0000_cy<9>
                                                       motion_control/Mcompar_Hst_cmp_gt0000_cy<9>
    SLICE_X17Y7.CIN      net (fanout=1)        0.000   motion_control/Mcompar_Hst_cmp_gt0000_cy<9>
    SLICE_X17Y7.XB       Tcinxb                0.296   motion_control/add0000_addsub0000<9>
                                                       motion_control/Mcompar_Hst_cmp_gt0000_cy<10>
    SLICE_X14Y4.F1       net (fanout=2)        0.881   motion_control/Mcompar_Hst_cmp_gt0000_cy<10>
    SLICE_X14Y4.X        Tilo                  0.692   motion_control/Hst_and0000
                                                       motion_control/Hst_and000019
    SLICE_X14Y5.CE       net (fanout=1)        0.362   motion_control/Hst_and0000
    SLICE_X14Y5.CLK      Tceck                 0.311   motion_control/Hst
                                                       motion_control/Hst
    -------------------------------------------------  ---------------------------
    Total                                      7.337ns (3.523ns logic, 3.814ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mouse_coordinates/Xposn_7 (FF)
  Destination:          motion_control/Hst (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.166ns (Levels of Logic = 4)
  Clock Path Skew:      -0.108ns (0.409 - 0.517)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mouse_coordinates/Xposn_7 to motion_control/Hst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.YQ       Tcko                  0.676   mouse_coordinates/Xposn<7>
                                                       mouse_coordinates/Xposn_7
    SLICE_X17Y7.G3       net (fanout=12)       1.625   mouse_coordinates/Xposn<7>
    SLICE_X17Y7.Y        Tilo                  0.648   motion_control/add0000_addsub0000<9>
                                                       motion_control/add0000_addsub0000<9>1
    SLICE_X17Y6.BY       net (fanout=1)        0.679   motion_control/add0000_addsub0000<9>
    SLICE_X17Y6.COUT     Tbycy                 0.996   motion_control/Mcompar_Hst_cmp_gt0000_cy<9>
                                                       motion_control/Mcompar_Hst_cmp_gt0000_cy<9>
    SLICE_X17Y7.CIN      net (fanout=1)        0.000   motion_control/Mcompar_Hst_cmp_gt0000_cy<9>
    SLICE_X17Y7.XB       Tcinxb                0.296   motion_control/add0000_addsub0000<9>
                                                       motion_control/Mcompar_Hst_cmp_gt0000_cy<10>
    SLICE_X14Y4.F1       net (fanout=2)        0.881   motion_control/Mcompar_Hst_cmp_gt0000_cy<10>
    SLICE_X14Y4.X        Tilo                  0.692   motion_control/Hst_and0000
                                                       motion_control/Hst_and000019
    SLICE_X14Y5.CE       net (fanout=1)        0.362   motion_control/Hst_and0000
    SLICE_X14Y5.CLK      Tceck                 0.311   motion_control/Hst
                                                       motion_control/Hst
    -------------------------------------------------  ---------------------------
    Total                                      7.166ns (3.619ns logic, 3.547ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point V2/curr_rxbuf_0 (SLICE_X12Y19.G2), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_15 (FF)
  Destination:          V2/curr_rxbuf_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.448ns (Levels of Logic = 4)
  Clock Path Skew:      -0.101ns (0.214 - 0.315)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_15 to V2/curr_rxbuf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y28.YQ       Tcko                  0.580   V2/curr_timeoutcount<15>
                                                       V2/curr_timeoutcount_15
    SLICE_X2Y31.F2       net (fanout=2)        0.717   V2/curr_timeoutcount<15>
    SLICE_X2Y31.X        Tilo                  0.692   V2/curr_state_cmp_eq000017
                                                       V2/curr_state_cmp_eq000017
    SLICE_X2Y27.F2       net (fanout=1)        0.606   V2/curr_state_cmp_eq000017
    SLICE_X2Y27.X        Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X6Y23.G1       net (fanout=10)       1.083   V2/curr_state_cmp_eq0000
    SLICE_X6Y23.Y        Tilo                  0.707   V2/curr_rxbuf<7>
                                                       V2/next_rxbuf_0_mux000011
    SLICE_X12Y19.G2      net (fanout=8)        1.554   V2/N2
    SLICE_X12Y19.CLK     Tgck                  0.817   V2/curr_rxbuf<1>
                                                       V2/next_rxbuf_0_mux00001
                                                       V2/curr_rxbuf_0
    -------------------------------------------------  ---------------------------
    Total                                      7.448ns (3.488ns logic, 3.960ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_5 (FF)
  Destination:          V2/curr_rxbuf_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.298ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.214 - 0.306)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_5 to V2/curr_rxbuf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y24.XQ       Tcko                  0.631   V2/curr_timeoutcount<5>
                                                       V2/curr_timeoutcount_5
    SLICE_X5Y26.F2       net (fanout=2)        0.813   V2/curr_timeoutcount<5>
    SLICE_X5Y26.X        Tilo                  0.643   V2/curr_state_cmp_eq000037
                                                       V2/curr_state_cmp_eq000037
    SLICE_X2Y27.F4       net (fanout=1)        0.358   V2/curr_state_cmp_eq000037
    SLICE_X2Y27.X        Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X6Y23.G1       net (fanout=10)       1.083   V2/curr_state_cmp_eq0000
    SLICE_X6Y23.Y        Tilo                  0.707   V2/curr_rxbuf<7>
                                                       V2/next_rxbuf_0_mux000011
    SLICE_X12Y19.G2      net (fanout=8)        1.554   V2/N2
    SLICE_X12Y19.CLK     Tgck                  0.817   V2/curr_rxbuf<1>
                                                       V2/next_rxbuf_0_mux00001
                                                       V2/curr_rxbuf_0
    -------------------------------------------------  ---------------------------
    Total                                      7.298ns (3.490ns logic, 3.808ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_13 (FF)
  Destination:          V2/curr_rxbuf_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.251ns (Levels of Logic = 4)
  Clock Path Skew:      -0.103ns (0.214 - 0.317)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_13 to V2/curr_rxbuf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.XQ       Tcko                  0.631   V2/curr_timeoutcount<13>
                                                       V2/curr_timeoutcount_13
    SLICE_X2Y31.F1       net (fanout=2)        0.469   V2/curr_timeoutcount<13>
    SLICE_X2Y31.X        Tilo                  0.692   V2/curr_state_cmp_eq000017
                                                       V2/curr_state_cmp_eq000017
    SLICE_X2Y27.F2       net (fanout=1)        0.606   V2/curr_state_cmp_eq000017
    SLICE_X2Y27.X        Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X6Y23.G1       net (fanout=10)       1.083   V2/curr_state_cmp_eq0000
    SLICE_X6Y23.Y        Tilo                  0.707   V2/curr_rxbuf<7>
                                                       V2/next_rxbuf_0_mux000011
    SLICE_X12Y19.G2      net (fanout=8)        1.554   V2/N2
    SLICE_X12Y19.CLK     Tgck                  0.817   V2/curr_rxbuf<1>
                                                       V2/next_rxbuf_0_mux00001
                                                       V2/curr_rxbuf_0
    -------------------------------------------------  ---------------------------
    Total                                      7.251ns (3.539ns logic, 3.712ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point V2/curr_rxbuf_4 (SLICE_X14Y22.G2), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_15 (FF)
  Destination:          V2/curr_rxbuf_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.284ns (Levels of Logic = 4)
  Clock Path Skew:      -0.093ns (0.222 - 0.315)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_15 to V2/curr_rxbuf_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y28.YQ       Tcko                  0.580   V2/curr_timeoutcount<15>
                                                       V2/curr_timeoutcount_15
    SLICE_X2Y31.F2       net (fanout=2)        0.717   V2/curr_timeoutcount<15>
    SLICE_X2Y31.X        Tilo                  0.692   V2/curr_state_cmp_eq000017
                                                       V2/curr_state_cmp_eq000017
    SLICE_X2Y27.F2       net (fanout=1)        0.606   V2/curr_state_cmp_eq000017
    SLICE_X2Y27.X        Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X6Y23.G1       net (fanout=10)       1.083   V2/curr_state_cmp_eq0000
    SLICE_X6Y23.Y        Tilo                  0.707   V2/curr_rxbuf<7>
                                                       V2/next_rxbuf_0_mux000011
    SLICE_X14Y22.G2      net (fanout=8)        1.390   V2/N2
    SLICE_X14Y22.CLK     Tgck                  0.817   V2/curr_rxbuf<5>
                                                       V2/next_rxbuf_4_mux00001
                                                       V2/curr_rxbuf_4
    -------------------------------------------------  ---------------------------
    Total                                      7.284ns (3.488ns logic, 3.796ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_5 (FF)
  Destination:          V2/curr_rxbuf_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.134ns (Levels of Logic = 4)
  Clock Path Skew:      -0.084ns (0.222 - 0.306)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_5 to V2/curr_rxbuf_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y24.XQ       Tcko                  0.631   V2/curr_timeoutcount<5>
                                                       V2/curr_timeoutcount_5
    SLICE_X5Y26.F2       net (fanout=2)        0.813   V2/curr_timeoutcount<5>
    SLICE_X5Y26.X        Tilo                  0.643   V2/curr_state_cmp_eq000037
                                                       V2/curr_state_cmp_eq000037
    SLICE_X2Y27.F4       net (fanout=1)        0.358   V2/curr_state_cmp_eq000037
    SLICE_X2Y27.X        Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X6Y23.G1       net (fanout=10)       1.083   V2/curr_state_cmp_eq0000
    SLICE_X6Y23.Y        Tilo                  0.707   V2/curr_rxbuf<7>
                                                       V2/next_rxbuf_0_mux000011
    SLICE_X14Y22.G2      net (fanout=8)        1.390   V2/N2
    SLICE_X14Y22.CLK     Tgck                  0.817   V2/curr_rxbuf<5>
                                                       V2/next_rxbuf_4_mux00001
                                                       V2/curr_rxbuf_4
    -------------------------------------------------  ---------------------------
    Total                                      7.134ns (3.490ns logic, 3.644ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_13 (FF)
  Destination:          V2/curr_rxbuf_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.087ns (Levels of Logic = 4)
  Clock Path Skew:      -0.095ns (0.222 - 0.317)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_13 to V2/curr_rxbuf_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.XQ       Tcko                  0.631   V2/curr_timeoutcount<13>
                                                       V2/curr_timeoutcount_13
    SLICE_X2Y31.F1       net (fanout=2)        0.469   V2/curr_timeoutcount<13>
    SLICE_X2Y31.X        Tilo                  0.692   V2/curr_state_cmp_eq000017
                                                       V2/curr_state_cmp_eq000017
    SLICE_X2Y27.F2       net (fanout=1)        0.606   V2/curr_state_cmp_eq000017
    SLICE_X2Y27.X        Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X6Y23.G1       net (fanout=10)       1.083   V2/curr_state_cmp_eq0000
    SLICE_X6Y23.Y        Tilo                  0.707   V2/curr_rxbuf<7>
                                                       V2/next_rxbuf_0_mux000011
    SLICE_X14Y22.G2      net (fanout=8)        1.390   V2/N2
    SLICE_X14Y22.CLK     Tgck                  0.817   V2/curr_rxbuf<5>
                                                       V2/next_rxbuf_4_mux00001
                                                       V2/curr_rxbuf_4
    -------------------------------------------------  ---------------------------
    Total                                      7.087ns (3.539ns logic, 3.548ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "SYS_CLK/CLK0_BUF" derived from
 NET "SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point MouseClkFilter_1 (SLICE_X7Y13.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.964ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MouseClkFilter_0 (FF)
  Destination:          MouseClkFilter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.964ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MouseClkFilter_0 to MouseClkFilter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y13.YQ       Tcko                  0.464   MouseClkFilter<1>
                                                       MouseClkFilter_0
    SLICE_X7Y13.BX       net (fanout=3)        0.411   MouseClkFilter<0>
    SLICE_X7Y13.CLK      Tckdi       (-Th)    -0.089   MouseClkFilter<1>
                                                       MouseClkFilter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.964ns (0.553ns logic, 0.411ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Paths for end point motion_control/Vcen_2 (SLICE_X12Y10.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               motion_control/Vcen_2 (FF)
  Destination:          motion_control/Vcen_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.074ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: motion_control/Vcen_2 to motion_control/Vcen_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.XQ      Tcko                  0.505   motion_control/Vcen<2>
                                                       motion_control/Vcen_2
    SLICE_X12Y10.BX      net (fanout=7)        0.424   motion_control/Vcen<2>
    SLICE_X12Y10.CLK     Tckdi       (-Th)    -0.145   motion_control/Vcen<2>
                                                       motion_control/Vcen_2
    -------------------------------------------------  ---------------------------
    Total                                      1.074ns (0.650ns logic, 0.424ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point MouseClkFilter_6 (SLICE_X6Y15.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MouseClkFilter_5 (FF)
  Destination:          MouseClkFilter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.074ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MouseClkFilter_5 to MouseClkFilter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y15.XQ       Tcko                  0.473   MouseClkFilter<5>
                                                       MouseClkFilter_5
    SLICE_X6Y15.BY       net (fanout=3)        0.428   MouseClkFilter<5>
    SLICE_X6Y15.CLK      Tckdi       (-Th)    -0.173   MouseClkFilter<7>
                                                       MouseClkFilter_6
    -------------------------------------------------  ---------------------------
    Total                                      1.074ns (0.646ns logic, 0.428ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "SYS_CLK/CLK0_BUF" derived from
 NET "SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpco)
  Physical resource: SYS_CLK/DCM_SP_INST/CLK0
  Logical resource: SYS_CLK/DCM_SP_INST/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: SYS_CLK/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: motion_control/Vcen<6>/CLK
  Logical resource: motion_control/Vcen_6/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: motion_control/Vcen<6>/CLK
  Logical resource: motion_control/Vcen_6/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for SYS_CLK/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|SYS_CLK/CLKIN_IBUFG            |     40.000ns|     10.000ns|      7.552ns|            0|            0|            0|         3540|
| SYS_CLK/CLK0_BUF              |     40.000ns|      7.552ns|          N/A|            0|            0|         3540|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.552|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3540 paths, 0 nets, and 1305 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jul 15 02:34:35 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



