Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:18:28 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : sha1
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 W13_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Wt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.146ns (52.332%)  route 0.133ns (47.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.690     1.945    clk_i_IBUF_BUFG
    SLICE_X18Y99                                                      r  W13_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y99         FDRE (Prop_fdre_C_Q)         0.118     2.063 r  W13_reg[28]/Q
                         net (fo=2, routed)           0.133     2.196    n_0_W13_reg[28]
    SLICE_X18Y100                                                     r  Wt[29]_i_1/I1
    SLICE_X18Y100        LUT6 (Prop_lut6_I1_O)        0.028     2.224 r  Wt[29]_i_1/O
                         net (fo=1, routed)           0.000     2.224    n_0_Wt[29]_i_1
    SLICE_X18Y100        FDRE                                         r  Wt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.861     2.357    clk_i_IBUF_BUFG
    SLICE_X18Y100                                                     r  Wt_reg[29]/C
                         clock pessimism             -0.268     2.088    
    SLICE_X18Y100        FDRE (Hold_fdre_C_D)         0.087     2.175    Wt_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 W6_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.338%)  route 0.054ns (29.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.685     1.940    clk_i_IBUF_BUFG
    SLICE_X13Y83                                                      r  W6_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.100     2.040 r  W6_reg[7]/Q
                         net (fo=1, routed)           0.054     2.094    n_0_W6_reg[7]
    SLICE_X12Y83                                                      r  W5[7]_i_1/I3
    SLICE_X12Y83         LUT5 (Prop_lut5_I3_O)        0.028     2.122 r  W5[7]_i_1/O
                         net (fo=1, routed)           0.000     2.122    n_0_W5[7]_i_1
    SLICE_X12Y83         FDRE                                         r  W5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.925     2.421    clk_i_IBUF_BUFG
    SLICE_X12Y83                                                      r  W5_reg[7]/C
                         clock pessimism             -0.469     1.951    
    SLICE_X12Y83         FDRE (Hold_fdre_C_D)         0.087     2.038    W5_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 W2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Wt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.335%)  route 0.057ns (30.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.690     1.945    clk_i_IBUF_BUFG
    SLICE_X17Y98                                                      r  W2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y98         FDRE (Prop_fdre_C_Q)         0.100     2.045 r  W2_reg[23]/Q
                         net (fo=2, routed)           0.057     2.102    n_0_W2_reg[23]
    SLICE_X16Y98                                                      r  Wt[24]_i_1/I0
    SLICE_X16Y98         LUT6 (Prop_lut6_I0_O)        0.028     2.130 r  Wt[24]_i_1/O
                         net (fo=1, routed)           0.000     2.130    n_0_Wt[24]_i_1
    SLICE_X16Y98         FDRE                                         r  Wt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.933     2.429    clk_i_IBUF_BUFG
    SLICE_X16Y98                                                      r  Wt_reg[24]/C
                         clock pessimism             -0.472     1.956    
    SLICE_X16Y98         FDRE (Hold_fdre_C_D)         0.087     2.043    Wt_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 W5_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W4_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.146ns (35.091%)  route 0.270ns (64.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.638     1.893    clk_i_IBUF_BUFG
    SLICE_X16Y100                                                     r  W5_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y100        FDRE (Prop_fdre_C_Q)         0.118     2.011 r  W5_reg[23]/Q
                         net (fo=1, routed)           0.270     2.281    n_0_W5_reg[23]
    SLICE_X15Y99                                                      r  W4[23]_i_1/I3
    SLICE_X15Y99         LUT5 (Prop_lut5_I3_O)        0.028     2.309 r  W4[23]_i_1/O
                         net (fo=1, routed)           0.000     2.309    n_0_W4[23]_i_1
    SLICE_X15Y99         FDRE                                         r  W4_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.933     2.429    clk_i_IBUF_BUFG
    SLICE_X15Y99                                                      r  W4_reg[23]/C
                         clock pessimism             -0.268     2.160    
    SLICE_X15Y99         FDRE (Hold_fdre_C_D)         0.061     2.221    W4_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Wt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W14_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.146ns (34.035%)  route 0.283ns (65.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.639     1.894    clk_i_IBUF_BUFG
    SLICE_X12Y100                                                     r  Wt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.118     2.012 r  Wt_reg[18]/Q
                         net (fo=4, routed)           0.283     2.295    n_0_Wt_reg[18]
    SLICE_X15Y97                                                      r  W14[18]_i_1/I3
    SLICE_X15Y97         LUT5 (Prop_lut5_I3_O)        0.028     2.323 r  W14[18]_i_1/O
                         net (fo=1, routed)           0.000     2.323    n_0_W14[18]_i_1
    SLICE_X15Y97         FDRE                                         r  W14_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.933     2.429    clk_i_IBUF_BUFG
    SLICE_X15Y97                                                      r  W14_reg[18]/C
                         clock pessimism             -0.268     2.160    
    SLICE_X15Y97         FDRE (Hold_fdre_C_D)         0.060     2.220    W14_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 W12_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W11_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (57.013%)  route 0.097ns (42.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.688     1.943    clk_i_IBUF_BUFG
    SLICE_X15Y88                                                      r  W12_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.100     2.043 r  W12_reg[8]/Q
                         net (fo=1, routed)           0.097     2.140    n_0_W12_reg[8]
    SLICE_X16Y88                                                      r  W11[8]_i_1/I3
    SLICE_X16Y88         LUT5 (Prop_lut5_I3_O)        0.028     2.168 r  W11[8]_i_1/O
                         net (fo=1, routed)           0.000     2.168    n_0_W11[8]_i_1
    SLICE_X16Y88         FDRE                                         r  W11_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.930     2.426    clk_i_IBUF_BUFG
    SLICE_X16Y88                                                      r  W11_reg[8]/C
                         clock pessimism             -0.448     1.977    
    SLICE_X16Y88         FDRE (Hold_fdre_C_D)         0.087     2.064    W11_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 W6_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W5_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.760%)  route 0.098ns (43.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.685     1.940    clk_i_IBUF_BUFG
    SLICE_X15Y83                                                      r  W6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.100     2.040 r  W6_reg[5]/Q
                         net (fo=1, routed)           0.098     2.138    n_0_W6_reg[5]
    SLICE_X16Y83                                                      r  W5[5]_i_1/I3
    SLICE_X16Y83         LUT5 (Prop_lut5_I3_O)        0.028     2.166 r  W5[5]_i_1/O
                         net (fo=1, routed)           0.000     2.166    n_0_W5[5]_i_1
    SLICE_X16Y83         FDRE                                         r  W5_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.925     2.421    clk_i_IBUF_BUFG
    SLICE_X16Y83                                                      r  W5_reg[5]/C
                         clock pessimism             -0.448     1.972    
    SLICE_X16Y83         FDRE (Hold_fdre_C_D)         0.087     2.059    W5_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 W2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.192%)  route 0.100ns (43.808%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.686     1.941    clk_i_IBUF_BUFG
    SLICE_X17Y87                                                      r  W2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDRE (Prop_fdre_C_Q)         0.100     2.041 r  W2_reg[1]/Q
                         net (fo=2, routed)           0.100     2.141    n_0_W2_reg[1]
    SLICE_X14Y87                                                      r  W1[1]_i_1/I3
    SLICE_X14Y87         LUT5 (Prop_lut5_I3_O)        0.028     2.169 r  W1[1]_i_1/O
                         net (fo=1, routed)           0.000     2.169    n_0_W1[1]_i_1
    SLICE_X14Y87         FDRE                                         r  W1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.928     2.424    clk_i_IBUF_BUFG
    SLICE_X14Y87                                                      r  W1_reg[1]/C
                         clock pessimism             -0.448     1.975    
    SLICE_X14Y87         FDRE (Hold_fdre_C_D)         0.087     2.062    W1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 A_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            H0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.908%)  route 0.210ns (62.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.691     1.946    clk_i_IBUF_BUFG
    SLICE_X9Y98                                                       r  A_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.100     2.046 r  A_reg[29]/Q
                         net (fo=9, routed)           0.210     2.256    p_0_in1_in[2]
    SLICE_X8Y100                                                      r  H0[29]_i_1/I0
    SLICE_X8Y100         LUT2 (Prop_lut2_I0_O)        0.028     2.284 r  H0[29]_i_1/O
                         net (fo=1, routed)           0.000     2.284    H00_in[29]
    SLICE_X8Y100         FDRE                                         r  H0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.862     2.358    clk_i_IBUF_BUFG
    SLICE_X8Y100                                                      r  H0_reg[29]/C
                         clock pessimism             -0.268     2.089    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.087     2.176    H0_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 W5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.442%)  route 0.099ns (43.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.686     1.941    clk_i_IBUF_BUFG
    SLICE_X21Y88                                                      r  W5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y88         FDRE (Prop_fdre_C_Q)         0.100     2.041 r  W5_reg[2]/Q
                         net (fo=1, routed)           0.099     2.140    n_0_W5_reg[2]
    SLICE_X22Y87                                                      r  W4[2]_i_1/I3
    SLICE_X22Y87         LUT5 (Prop_lut5_I3_O)        0.028     2.168 r  W4[2]_i_1/O
                         net (fo=1, routed)           0.000     2.168    n_0_W4[2]_i_1
    SLICE_X22Y87         FDRE                                         r  W4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                                                              r  clk_i_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_i_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_i_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         0.926     2.422    clk_i_IBUF_BUFG
    SLICE_X22Y87                                                      r  W4_reg[2]/C
                         clock pessimism             -0.448     1.973    
    SLICE_X22Y87         FDRE (Hold_fdre_C_D)         0.087     2.060    W4_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.108    




