/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [5:0] celloutsig_0_15z;
  wire [15:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  reg [5:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [36:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [9:0] celloutsig_1_16z;
  reg [5:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_1z ? celloutsig_0_0z : in_data[3];
  assign celloutsig_1_9z = celloutsig_1_5z[1] ? celloutsig_1_4z[5] : in_data[98];
  assign celloutsig_0_27z = celloutsig_0_13z[3] ? celloutsig_0_4z : celloutsig_0_11z[2];
  assign celloutsig_0_0z = ~in_data[75];
  assign celloutsig_1_10z = ~((celloutsig_1_1z[3] | celloutsig_1_1z[2]) & celloutsig_1_5z[1]);
  assign celloutsig_0_4z = ~((celloutsig_0_2z[5] | celloutsig_0_3z) & celloutsig_0_0z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[78]) & celloutsig_0_0z);
  assign celloutsig_0_29z = ~((celloutsig_0_20z[7] | celloutsig_0_11z[2]) & celloutsig_0_18z[0]);
  assign celloutsig_0_7z = ~((celloutsig_0_1z | celloutsig_0_4z) & (celloutsig_0_2z[0] | celloutsig_0_2z[0]));
  assign celloutsig_1_7z = celloutsig_1_5z[2] | celloutsig_1_6z[5];
  assign celloutsig_1_4z = celloutsig_1_0z[5:0] / { 1'h1, celloutsig_1_3z[8:4] };
  assign celloutsig_1_8z = celloutsig_1_4z[3:1] >= celloutsig_1_5z;
  assign celloutsig_0_12z = { celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_0z } > { in_data[72], celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_14z = { celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_7z } > { celloutsig_0_8z[9:5], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_13z = { celloutsig_1_3z[12:7], celloutsig_1_12z } <= { in_data[133:131], celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_1_19z = celloutsig_1_16z[6:4] <= celloutsig_1_6z[5:3];
  assign celloutsig_0_10z = { in_data[72:65], celloutsig_0_4z, celloutsig_0_4z } <= { celloutsig_0_2z[1:0], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_12z = { celloutsig_1_11z[28:25], celloutsig_1_2z } && { celloutsig_1_0z[17:14], celloutsig_1_7z };
  assign celloutsig_1_14z = ! { celloutsig_1_4z[5:1], celloutsig_1_2z };
  assign celloutsig_0_6z = celloutsig_0_3z & ~(celloutsig_0_3z);
  assign celloutsig_1_6z = { celloutsig_1_3z[13:12], celloutsig_1_2z, celloutsig_1_1z } % { 1'h1, in_data[164:162], celloutsig_1_5z };
  assign celloutsig_1_3z = - { in_data[160:157], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_16z = - { in_data[162:159], celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_8z = - { in_data[89:75], celloutsig_0_4z };
  assign celloutsig_0_9z = - { celloutsig_0_8z[15:9], celloutsig_0_7z };
  assign celloutsig_0_17z = | { celloutsig_0_15z[1], celloutsig_0_15z, celloutsig_0_1z };
  assign celloutsig_1_2z = ^ celloutsig_1_0z[16:11];
  assign celloutsig_1_18z = { celloutsig_1_17z[0], celloutsig_1_14z, celloutsig_1_12z } >> { celloutsig_1_0z[13:12], celloutsig_1_2z };
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_2z } >> { celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_18z = { celloutsig_0_8z[12:4], celloutsig_0_14z } >> { celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_1z };
  assign celloutsig_1_1z = celloutsig_1_0z[9:6] << celloutsig_1_0z[11:8];
  assign celloutsig_1_0z = in_data[167:150] <<< in_data[178:161];
  assign celloutsig_1_5z = celloutsig_1_3z[4:2] <<< { in_data[181:180], celloutsig_1_2z };
  assign celloutsig_0_16z = celloutsig_0_8z <<< in_data[72:57];
  assign celloutsig_0_20z = { celloutsig_0_16z[13:4], celloutsig_0_7z } <<< { in_data[4:0], celloutsig_0_15z };
  assign celloutsig_0_30z = celloutsig_0_18z[8:4] <<< { celloutsig_0_16z[10:8], celloutsig_0_0z, celloutsig_0_27z };
  assign celloutsig_1_11z = { in_data[137:115], celloutsig_1_3z } ^ { in_data[179:175], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_13z = { in_data[64:60], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z } ^ { in_data[41:32], celloutsig_0_12z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_17z = 6'h00;
    else if (clkin_data[64]) celloutsig_1_17z = in_data[102:97];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_11z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_11z = celloutsig_0_8z[7:0];
  always_latch
    if (clkin_data[96]) celloutsig_0_15z = 6'h00;
    else if (!clkin_data[32]) celloutsig_0_15z = celloutsig_0_2z;
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_2z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_2z = in_data[63:58];
  assign { out_data[130:128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
