#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 21 00:01:26 2020
# Process ID: 25827
# Current directory: /home/rootie/Documents/comp-arc/shell_imp/shell_imp.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -tempDir /home/rootie/.vivado -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/rootie/Documents/comp-arc/shell_imp/shell_imp.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/rootie/Documents/comp-arc/shell_imp/shell_imp.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rootie/Documents/projects/myip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:06:05 ; elapsed = 00:01:44 . Memory (MB): peak = 1641.926 ; gain = 296.148 ; free physical = 2089 ; free virtual = 18852
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30060 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1641.926 ; gain = 0.000 ; free physical = 1978 ; free virtual = 18741
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:817' bound to instance 'design_1_i' of component 'design_1' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:831]
INFO: [Synth 8-638] synthesizing module 'CPU_imp_1IDDXJS' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:32]
INFO: [Synth 8-3491] module 'design_1_ALU_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_ALU_0_0_stub.vhdl:5' bound to instance 'ALU' of component 'design_1_ALU_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:278]
INFO: [Synth 8-638] synthesizing module 'design_1_ALU_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_ALU_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'design_1_ALU_CTRL_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_ALU_CTRL_0_0_stub.vhdl:5' bound to instance 'ALU_CTRL' of component 'design_1_ALU_CTRL_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:293]
INFO: [Synth 8-638] synthesizing module 'design_1_ALU_CTRL_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_ALU_CTRL_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_CTRL_UNIT_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_CTRL_UNIT_0_0_stub.vhdl:5' bound to instance 'CTRL_UNIT' of component 'design_1_CTRL_UNIT_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:306]
INFO: [Synth 8-638] synthesizing module 'design_1_CTRL_UNIT_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_CTRL_UNIT_0_0_stub.vhdl:35]
INFO: [Synth 8-3491] module 'design_1_prog_cnt_reg_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_prog_cnt_reg_0_0_stub.vhdl:5' bound to instance 'PC' of component 'design_1_prog_cnt_reg_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:333]
INFO: [Synth 8-638] synthesizing module 'design_1_prog_cnt_reg_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_prog_cnt_reg_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_adder_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_adder_0_0_stub.vhdl:5' bound to instance 'adder_0' of component 'design_1_adder_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:342]
INFO: [Synth 8-638] synthesizing module 'design_1_adder_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_adder_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_adder_1_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_adder_1_0_stub.vhdl:5' bound to instance 'adder_1' of component 'design_1_adder_1_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:348]
INFO: [Synth 8-638] synthesizing module 'design_1_adder_1_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_adder_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_mux_2_to_1_1_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_mux_2_to_1_1_0_stub.vhdl:5' bound to instance 'alu_mux' of component 'design_1_mux_2_to_1_1_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:354]
INFO: [Synth 8-638] synthesizing module 'design_1_mux_2_to_1_1_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_mux_2_to_1_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_cmp_status_reg_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_cmp_status_reg_0_0_stub.vhdl:5' bound to instance 'cmp_status_reg' of component 'design_1_cmp_status_reg_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:361]
INFO: [Synth 8-638] synthesizing module 'design_1_cmp_status_reg_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_cmp_status_reg_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_1_imm_ext_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_imm_ext_0_0_stub.vhdl:5' bound to instance 'imm_ext' of component 'design_1_imm_ext_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:372]
INFO: [Synth 8-638] synthesizing module 'design_1_imm_ext_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_imm_ext_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_mux_2_to_1_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_mux_2_to_1_0_0_stub.vhdl:5' bound to instance 'imm_mux' of component 'design_1_mux_2_to_1_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:377]
INFO: [Synth 8-638] synthesizing module 'design_1_mux_2_to_1_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_mux_2_to_1_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_mux_2_to_1_0_1' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_mux_2_to_1_0_1_stub.vhdl:5' bound to instance 'pc_load_mux' of component 'design_1_mux_2_to_1_0_1' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:384]
INFO: [Synth 8-638] synthesizing module 'design_1_mux_2_to_1_0_1' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_mux_2_to_1_0_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_reg_file_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_reg_file_0_0_stub.vhdl:5' bound to instance 'reg_file' of component 'design_1_reg_file_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:391]
INFO: [Synth 8-638] synthesizing module 'design_1_reg_file_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_reg_file_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'design_1_reg_file_input_mux_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_reg_file_input_mux_0_0_stub.vhdl:5' bound to instance 'reg_file_input_mux' of component 'design_1_reg_file_input_mux_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:405]
INFO: [Synth 8-638] synthesizing module 'design_1_reg_file_input_mux_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_reg_file_input_mux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_ri_imm_ext_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_ri_imm_ext_0_0_stub.vhdl:5' bound to instance 'ri_imm_ext' of component 'design_1_ri_imm_ext_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:414]
INFO: [Synth 8-638] synthesizing module 'design_1_ri_imm_ext_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_ri_imm_ext_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_ri_imm_upper_concat_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_ri_imm_upper_concat_0_0_stub.vhdl:5' bound to instance 'ri_imm_upper_concat' of component 'design_1_ri_imm_upper_concat_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:419]
INFO: [Synth 8-638] synthesizing module 'design_1_ri_imm_upper_concat_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_ri_imm_upper_concat_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_stack_ptr_reg_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_stack_ptr_reg_0_0_stub.vhdl:5' bound to instance 'stack_ptr_reg' of component 'design_1_stack_ptr_reg_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:424]
INFO: [Synth 8-638] synthesizing module 'design_1_stack_ptr_reg_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_stack_ptr_reg_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at '/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57' bound to instance 'xlconstant_val_1' of component 'design_1_xlconstant_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:434]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (1#1) [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (2#1) [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'CPU_imp_1IDDXJS' (3#1) [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:32]
INFO: [Synth 8-638] synthesizing module 'clock_gen_imp_1W5H0XW' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:453]
INFO: [Synth 8-3491] module 'design_1_and_gate_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_and_gate_0_0_stub.vhdl:5' bound to instance 'and_gate' of component 'design_1_and_gate_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:487]
INFO: [Synth 8-638] synthesizing module 'design_1_and_gate_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_and_gate_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz' of component 'design_1_clk_wiz_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:493]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_clk_wiz_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_sync_extern_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_sync_extern_0_0_stub.vhdl:5' bound to instance 'sync_extern' of component 'design_1_sync_extern_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:499]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_extern_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_sync_extern_0_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'clock_gen_imp_1W5H0XW' (4#1) [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:453]
INFO: [Synth 8-638] synthesizing module 'memory_imp_1RJ1PXL' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:532]
INFO: [Synth 8-3491] module 'design_1_data_mem_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_data_mem_0_0_stub.vhdl:5' bound to instance 'data_mem' of component 'design_1_data_mem_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:591]
INFO: [Synth 8-638] synthesizing module 'design_1_data_mem_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_data_mem_0_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'design_1_prog_mem_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_prog_mem_0_0_stub.vhdl:5' bound to instance 'prog_mem' of component 'design_1_prog_mem_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:607]
INFO: [Synth 8-638] synthesizing module 'design_1_prog_mem_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_prog_mem_0_0_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'memory_imp_1RJ1PXL' (5#1) [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:532]
INFO: [Synth 8-638] synthesizing module 'programmer_imp_1AUNZS1' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:639]
INFO: [Synth 8-3491] module 'design_1_sync_word_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_sync_word_0_0_stub.vhdl:5' bound to instance 'sync_addr_to_CPU_clk' of component 'design_1_sync_word_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:748]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_word_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_sync_word_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_sync_extern_0_1' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_sync_extern_0_1_stub.vhdl:5' bound to instance 'sync_data_mem_wr_to_cpu_clk' of component 'design_1_sync_extern_0_1' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:754]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_extern_0_1' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_sync_extern_0_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_sync_word_1_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_sync_word_1_0_stub.vhdl:5' bound to instance 'sync_data_to_cpu_clk' of component 'design_1_sync_word_1_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:760]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_word_1_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_sync_word_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_sync_extern_0_3' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_sync_extern_0_3_stub.vhdl:5' bound to instance 'sync_pc_rst_to_cpu_clk' of component 'design_1_sync_extern_0_3' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:766]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_extern_0_3' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_sync_extern_0_3_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_sync_extern_0_2' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_sync_extern_0_2_stub.vhdl:5' bound to instance 'sync_prog_mem_wr_to_cpu_clk' of component 'design_1_sync_extern_0_2' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:772]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_extern_0_2' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_sync_extern_0_2_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_sync_extern_1_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_sync_extern_1_0_stub.vhdl:5' bound to instance 'sync_prog_mode_to_CPU_clk' of component 'design_1_sync_extern_1_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:778]
INFO: [Synth 8-638] synthesizing module 'design_1_sync_extern_1_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_sync_extern_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_uart_0_2' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_uart_0_2_stub.vhdl:5' bound to instance 'uart' of component 'design_1_uart_0_2' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:784]
INFO: [Synth 8-638] synthesizing module 'design_1_uart_0_2' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_uart_0_2_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_1_programmer_0_0' declared at '/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_programmer_0_0_stub.vhdl:5' bound to instance 'uart_programmer' of component 'design_1_programmer_0_0' [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:795]
INFO: [Synth 8-638] synthesizing module 'design_1_programmer_0_0' [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_programmer_0_0_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'programmer_imp_1AUNZS1' (6#1) [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:639]
INFO: [Synth 8-256] done synthesizing module 'design_1' (7#1) [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/synth/design_1.vhd:831]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (8#1) [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:24]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_addr[15]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_addr[14]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_addr[13]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_addr[12]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_addr[11]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_addr[10]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_addr[9]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_addr[8]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_addr[7]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_addr[6]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_addr[5]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_addr[4]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_addr[3]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_addr[2]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_addr[1]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_addr[0]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_data[15]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_data[14]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_data[13]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_data[12]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_data[11]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_data[10]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_data[9]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_data[8]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_data[7]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_data[6]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_data[5]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_data[4]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_data[3]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_data[2]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_data[1]
WARNING: [Synth 8-3331] design memory_imp_1RJ1PXL has unconnected port prog_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1641.926 ; gain = 0.000 ; free physical = 1989 ; free virtual = 18753
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1641.926 ; gain = 0.000 ; free physical = 1989 ; free virtual = 18753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1641.926 ; gain = 0.000 ; free physical = 1989 ; free virtual = 18753
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_CTRL_UNIT_0_0/design_1_CTRL_UNIT_0_0/design_1_CTRL_UNIT_0_0_in_context.xdc] for cell 'design_1_i/CPU/CTRL_UNIT'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_CTRL_UNIT_0_0/design_1_CTRL_UNIT_0_0/design_1_CTRL_UNIT_0_0_in_context.xdc] for cell 'design_1_i/CPU/CTRL_UNIT'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_reg_file_0_0/design_1_reg_file_0_0/design_1_reg_file_0_0_in_context.xdc] for cell 'design_1_i/CPU/reg_file'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_reg_file_0_0/design_1_reg_file_0_0/design_1_reg_file_0_0_in_context.xdc] for cell 'design_1_i/CPU/reg_file'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_ALU_0_0/design_1_ALU_0_0/design_1_ALU_0_0_in_context.xdc] for cell 'design_1_i/CPU/ALU'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_ALU_0_0/design_1_ALU_0_0/design_1_ALU_0_0_in_context.xdc] for cell 'design_1_i/CPU/ALU'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_prog_mem_0_0/design_1_prog_mem_0_0/design_1_prog_mem_0_0_in_context.xdc] for cell 'design_1_i/memory/prog_mem'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_prog_mem_0_0/design_1_prog_mem_0_0/design_1_prog_mem_0_0_in_context.xdc] for cell 'design_1_i/memory/prog_mem'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_prog_cnt_reg_0_0/design_1_prog_cnt_reg_0_0/design_1_prog_cnt_reg_0_0_in_context.xdc] for cell 'design_1_i/CPU/PC'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_prog_cnt_reg_0_0/design_1_prog_cnt_reg_0_0/design_1_prog_cnt_reg_0_0_in_context.xdc] for cell 'design_1_i/CPU/PC'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_data_mem_0_0/design_1_data_mem_0_0/design_1_data_mem_0_0_in_context.xdc] for cell 'design_1_i/memory/data_mem'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_data_mem_0_0/design_1_data_mem_0_0/design_1_data_mem_0_0_in_context.xdc] for cell 'design_1_i/memory/data_mem'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_ALU_CTRL_0_0/design_1_ALU_CTRL_0_0/design_1_ALU_CTRL_0_0_in_context.xdc] for cell 'design_1_i/CPU/ALU_CTRL'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_ALU_CTRL_0_0/design_1_ALU_CTRL_0_0/design_1_ALU_CTRL_0_0_in_context.xdc] for cell 'design_1_i/CPU/ALU_CTRL'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_reg_file_input_mux_0_0/design_1_reg_file_input_mux_0_0/design_1_reg_file_input_mux_0_0_in_context.xdc] for cell 'design_1_i/CPU/reg_file_input_mux'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_reg_file_input_mux_0_0/design_1_reg_file_input_mux_0_0/design_1_reg_file_input_mux_0_0_in_context.xdc] for cell 'design_1_i/CPU/reg_file_input_mux'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_cmp_status_reg_0_0/design_1_cmp_status_reg_0_0/design_1_cmp_status_reg_0_0_in_context.xdc] for cell 'design_1_i/CPU/cmp_status_reg'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_cmp_status_reg_0_0/design_1_cmp_status_reg_0_0/design_1_cmp_status_reg_0_0_in_context.xdc] for cell 'design_1_i/CPU/cmp_status_reg'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_ri_imm_ext_0_0/design_1_ri_imm_ext_0_0/design_1_ri_imm_ext_0_0_in_context.xdc] for cell 'design_1_i/CPU/ri_imm_ext'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_ri_imm_ext_0_0/design_1_ri_imm_ext_0_0/design_1_ri_imm_ext_0_0_in_context.xdc] for cell 'design_1_i/CPU/ri_imm_ext'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_imm_ext_0_0/design_1_imm_ext_0_0/design_1_imm_ext_0_0_in_context.xdc] for cell 'design_1_i/CPU/imm_ext'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_imm_ext_0_0/design_1_imm_ext_0_0/design_1_imm_ext_0_0_in_context.xdc] for cell 'design_1_i/CPU/imm_ext'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_adder_0_0/design_1_adder_0_0/design_1_adder_0_0_in_context.xdc] for cell 'design_1_i/CPU/adder_0'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_adder_0_0/design_1_adder_0_0/design_1_adder_0_0_in_context.xdc] for cell 'design_1_i/CPU/adder_0'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_adder_1_0/design_1_adder_1_0/design_1_adder_1_0_in_context.xdc] for cell 'design_1_i/CPU/adder_1'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_adder_1_0/design_1_adder_1_0/design_1_adder_1_0_in_context.xdc] for cell 'design_1_i/CPU/adder_1'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_stack_ptr_reg_0_0/design_1_stack_ptr_reg_0_0/design_1_stack_ptr_reg_0_0_in_context.xdc] for cell 'design_1_i/CPU/stack_ptr_reg'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_stack_ptr_reg_0_0/design_1_stack_ptr_reg_0_0/design_1_stack_ptr_reg_0_0_in_context.xdc] for cell 'design_1_i/CPU/stack_ptr_reg'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_ri_imm_upper_concat_0_0/design_1_ri_imm_upper_concat_0_0/design_1_ri_imm_upper_concat_0_0_in_context.xdc] for cell 'design_1_i/CPU/ri_imm_upper_concat'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_ri_imm_upper_concat_0_0/design_1_ri_imm_upper_concat_0_0/design_1_ri_imm_upper_concat_0_0_in_context.xdc] for cell 'design_1_i/CPU/ri_imm_upper_concat'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_programmer_0_0/design_1_programmer_0_0/design_1_programmer_0_0_in_context.xdc] for cell 'design_1_i/programmer/uart_programmer'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_programmer_0_0/design_1_programmer_0_0/design_1_programmer_0_0_in_context.xdc] for cell 'design_1_i/programmer/uart_programmer'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_uart_0_2/design_1_uart_0_2/design_1_uart_0_2_in_context.xdc] for cell 'design_1_i/programmer/uart'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_uart_0_2/design_1_uart_0_2/design_1_uart_0_2_in_context.xdc] for cell 'design_1_i/programmer/uart'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clock_gen/clk_wiz'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clock_gen/clk_wiz'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_and_gate_0_0/design_1_and_gate_0_0/design_1_and_gate_0_0_in_context.xdc] for cell 'design_1_i/clock_gen/and_gate'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_and_gate_0_0/design_1_and_gate_0_0/design_1_and_gate_0_0_in_context.xdc] for cell 'design_1_i/clock_gen/and_gate'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_0_0/design_1_sync_extern_0_0/design_1_sync_extern_0_0_in_context.xdc] for cell 'design_1_i/clock_gen/sync_extern'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_0_0/design_1_sync_extern_0_0/design_1_sync_extern_0_0_in_context.xdc] for cell 'design_1_i/clock_gen/sync_extern'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_word_0_0/design_1_sync_word_0_0/design_1_sync_word_0_0_in_context.xdc] for cell 'design_1_i/programmer/sync_addr_to_CPU_clk'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_word_0_0/design_1_sync_word_0_0/design_1_sync_word_0_0_in_context.xdc] for cell 'design_1_i/programmer/sync_addr_to_CPU_clk'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_word_1_0/design_1_sync_word_1_0/design_1_sync_word_1_0_in_context.xdc] for cell 'design_1_i/programmer/sync_data_to_cpu_clk'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_word_1_0/design_1_sync_word_1_0/design_1_sync_word_1_0_in_context.xdc] for cell 'design_1_i/programmer/sync_data_to_cpu_clk'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_0_1/design_1_sync_extern_0_1/design_1_sync_extern_0_1_in_context.xdc] for cell 'design_1_i/programmer/sync_data_mem_wr_to_cpu_clk'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_0_1/design_1_sync_extern_0_1/design_1_sync_extern_0_1_in_context.xdc] for cell 'design_1_i/programmer/sync_data_mem_wr_to_cpu_clk'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_1_0/design_1_sync_extern_1_0/design_1_sync_extern_1_0_in_context.xdc] for cell 'design_1_i/programmer/sync_prog_mode_to_CPU_clk'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_1_0/design_1_sync_extern_1_0/design_1_sync_extern_1_0_in_context.xdc] for cell 'design_1_i/programmer/sync_prog_mode_to_CPU_clk'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_0_2/design_1_sync_extern_0_2/design_1_sync_extern_0_2_in_context.xdc] for cell 'design_1_i/programmer/sync_prog_mem_wr_to_cpu_clk'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_0_2/design_1_sync_extern_0_2/design_1_sync_extern_0_2_in_context.xdc] for cell 'design_1_i/programmer/sync_prog_mem_wr_to_cpu_clk'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_0_3/design_1_sync_extern_0_3/design_1_sync_extern_0_3_in_context.xdc] for cell 'design_1_i/programmer/sync_pc_rst_to_cpu_clk'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_sync_extern_0_3/design_1_sync_extern_0_3/design_1_sync_extern_0_3_in_context.xdc] for cell 'design_1_i/programmer/sync_pc_rst_to_cpu_clk'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_mux_2_to_1_0_0/design_1_mux_2_to_1_0_0/design_1_mux_2_to_1_0_0_in_context.xdc] for cell 'design_1_i/CPU/imm_mux'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_mux_2_to_1_0_0/design_1_mux_2_to_1_0_0/design_1_mux_2_to_1_0_0_in_context.xdc] for cell 'design_1_i/CPU/imm_mux'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_mux_2_to_1_1_0/design_1_mux_2_to_1_1_0/design_1_mux_2_to_1_1_0_in_context.xdc] for cell 'design_1_i/CPU/alu_mux'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_mux_2_to_1_1_0/design_1_mux_2_to_1_1_0/design_1_mux_2_to_1_1_0_in_context.xdc] for cell 'design_1_i/CPU/alu_mux'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_mux_2_to_1_0_1/design_1_mux_2_to_1_0_1/design_1_mux_2_to_1_0_1_in_context.xdc] for cell 'design_1_i/CPU/pc_load_mux'
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_mux_2_to_1_0_1/design_1_mux_2_to_1_0_1/design_1_mux_2_to_1_0_1_in_context.xdc] for cell 'design_1_i/CPU/pc_load_mux'
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [/home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rootie/Documents/comp-arc/shell_imp/shell_imp.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1815.418 ; gain = 0.000 ; free physical = 1726 ; free virtual = 18489
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1815.418 ; gain = 0.000 ; free physical = 1727 ; free virtual = 18491
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1815.418 ; gain = 0.000 ; free physical = 1727 ; free virtual = 18491
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1815.418 ; gain = 0.000 ; free physical = 1727 ; free virtual = 18491
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1815.418 ; gain = 173.492 ; free physical = 1804 ; free virtual = 18568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1815.418 ; gain = 173.492 ; free physical = 1804 ; free virtual = 18568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/rootie/Documents/comp-arc/shell_imp/shell_imp.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CPU/CTRL_UNIT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CPU/reg_file. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CPU/ALU. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/memory/prog_mem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CPU/PC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/memory/data_mem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CPU/ALU_CTRL. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CPU/reg_file_input_mux. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CPU/cmp_status_reg. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CPU/ri_imm_ext. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CPU/imm_ext. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CPU/adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CPU/adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CPU/xlconstant_val_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CPU/stack_ptr_reg. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CPU/ri_imm_upper_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/programmer/uart_programmer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/programmer/uart. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clock_gen/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clock_gen/and_gate. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clock_gen/sync_extern. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/programmer/sync_addr_to_CPU_clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/programmer/sync_data_to_cpu_clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/programmer/sync_data_mem_wr_to_cpu_clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/programmer/sync_prog_mode_to_CPU_clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/programmer/sync_prog_mem_wr_to_cpu_clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/programmer/sync_pc_rst_to_cpu_clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CPU/imm_mux. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CPU/alu_mux. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CPU/pc_load_mux. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1815.418 ; gain = 173.492 ; free physical = 1806 ; free virtual = 18570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1815.418 ; gain = 173.492 ; free physical = 1805 ; free virtual = 18569
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1815.418 ; gain = 173.492 ; free physical = 1803 ; free virtual = 18569
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
Reading /home/rootie/.vivado/.Xil_rootie/Vivado-25827-rootie/realtime/design_1_wrapper_synth.xdc
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clock_gen/clk_wiz/CLK100Mhz' to pin 'design_1_i/clock_gen/clk_wiz/bbstub_CLK100Mhz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clock_gen/clk_wiz/CPU_CLK' to pin 'design_1_i/clock_gen/clk_wiz/bbstub_CPU_CLK/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1815.418 ; gain = 173.492 ; free physical = 1678 ; free virtual = 18444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1815.418 ; gain = 173.492 ; free physical = 1678 ; free virtual = 18444
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1815.418 ; gain = 173.492 ; free physical = 1676 ; free virtual = 18442
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1815.418 ; gain = 173.492 ; free physical = 1676 ; free virtual = 18442
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1815.418 ; gain = 173.492 ; free physical = 1676 ; free virtual = 18442
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1815.418 ; gain = 173.492 ; free physical = 1676 ; free virtual = 18442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1815.418 ; gain = 173.492 ; free physical = 1676 ; free virtual = 18442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1815.418 ; gain = 173.492 ; free physical = 1676 ; free virtual = 18442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1815.418 ; gain = 173.492 ; free physical = 1676 ; free virtual = 18442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_ALU_0_0                 |         1|
|2     |design_1_ALU_CTRL_0_0            |         1|
|3     |design_1_CTRL_UNIT_0_0           |         1|
|4     |design_1_prog_cnt_reg_0_0        |         1|
|5     |design_1_adder_0_0               |         1|
|6     |design_1_adder_1_0               |         1|
|7     |design_1_mux_2_to_1_1_0          |         1|
|8     |design_1_cmp_status_reg_0_0      |         1|
|9     |design_1_imm_ext_0_0             |         1|
|10    |design_1_mux_2_to_1_0_0          |         1|
|11    |design_1_mux_2_to_1_0_1          |         1|
|12    |design_1_reg_file_0_0            |         1|
|13    |design_1_reg_file_input_mux_0_0  |         1|
|14    |design_1_ri_imm_ext_0_0          |         1|
|15    |design_1_ri_imm_upper_concat_0_0 |         1|
|16    |design_1_stack_ptr_reg_0_0       |         1|
|17    |design_1_and_gate_0_0            |         1|
|18    |design_1_clk_wiz_0_0             |         1|
|19    |design_1_sync_extern_0_0         |         1|
|20    |design_1_data_mem_0_0            |         1|
|21    |design_1_prog_mem_0_0            |         1|
|22    |design_1_sync_word_0_0           |         1|
|23    |design_1_sync_extern_0_1         |         1|
|24    |design_1_sync_word_1_0           |         1|
|25    |design_1_sync_extern_0_3         |         1|
|26    |design_1_sync_extern_0_2         |         1|
|27    |design_1_sync_extern_1_0         |         1|
|28    |design_1_uart_0_2                |         1|
|29    |design_1_programmer_0_0          |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |design_1_ALU_0_0_bbox_0                  |     1|
|2     |design_1_ALU_CTRL_0_0_bbox_1             |     1|
|3     |design_1_CTRL_UNIT_0_0_bbox_2            |     1|
|4     |design_1_adder_0_0_bbox_4                |     1|
|5     |design_1_adder_1_0_bbox_5                |     1|
|6     |design_1_and_gate_0_0_bbox_16            |     1|
|7     |design_1_clk_wiz_0_0_bbox_17             |     1|
|8     |design_1_cmp_status_reg_0_0_bbox_7       |     1|
|9     |design_1_data_mem_0_0_bbox_19            |     1|
|10    |design_1_imm_ext_0_0_bbox_8              |     1|
|11    |design_1_mux_2_to_1_0_0_bbox_9           |     1|
|12    |design_1_mux_2_to_1_0_1_bbox_10          |     1|
|13    |design_1_mux_2_to_1_1_0_bbox_6           |     1|
|14    |design_1_prog_cnt_reg_0_0_bbox_3         |     1|
|15    |design_1_prog_mem_0_0_bbox_20            |     1|
|16    |design_1_programmer_0_0_bbox_28          |     1|
|17    |design_1_reg_file_0_0_bbox_11            |     1|
|18    |design_1_reg_file_input_mux_0_0_bbox_12  |     1|
|19    |design_1_ri_imm_ext_0_0_bbox_13          |     1|
|20    |design_1_ri_imm_upper_concat_0_0_bbox_14 |     1|
|21    |design_1_stack_ptr_reg_0_0_bbox_15       |     1|
|22    |design_1_sync_extern_0_0_bbox_18         |     1|
|23    |design_1_sync_extern_0_1_bbox_22         |     1|
|24    |design_1_sync_extern_0_2_bbox_25         |     1|
|25    |design_1_sync_extern_0_3_bbox_24         |     1|
|26    |design_1_sync_extern_1_0_bbox_26         |     1|
|27    |design_1_sync_word_0_0_bbox_21           |     1|
|28    |design_1_sync_word_1_0_bbox_23           |     1|
|29    |design_1_uart_0_2_bbox_27                |     1|
|30    |IBUF                                     |     4|
|31    |OBUF                                     |    17|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+-----------------------+------------------------+------+
|      |Instance               |Module                  |Cells |
+------+-----------------------+------------------------+------+
|1     |top                    |                        |   463|
|2     |  design_1_i           |design_1                |   442|
|3     |    CPU                |CPU_imp_1IDDXJS         |   297|
|4     |      xlconstant_val_1 |design_1_xlconstant_0_0 |     0|
|5     |    clock_gen          |clock_gen_imp_1W5H0XW   |     4|
|6     |    memory             |memory_imp_1RJ1PXL      |    48|
|7     |    programmer         |programmer_imp_1AUNZS1  |    93|
+------+-----------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1815.418 ; gain = 173.492 ; free physical = 1676 ; free virtual = 18442
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1815.418 ; gain = 0.000 ; free physical = 1732 ; free virtual = 18498
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1815.418 ; gain = 173.492 ; free physical = 1732 ; free virtual = 18498
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1815.418 ; gain = 0.000 ; free physical = 1674 ; free virtual = 18440
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1815.418 ; gain = 173.492 ; free physical = 1721 ; free virtual = 18487
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1815.418 ; gain = 0.000 ; free physical = 1721 ; free virtual = 18487
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rootie/Documents/comp-arc/shell_imp/shell_imp.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 21 00:03:38 2020...
