Port,LANE,oa_phy_pmc_phy_pwr_stable___tap_obs_cfg__1
pcie,-,oa_phy_pmc_phy_pwr_stable___tap_obs_cfg__1:0-3:dec:3:NAN:0

