
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2026  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, clang++ 17.0.0 -fPIC -O3)

-- Running command `
read_verilog -sv /Users/bhanujakarumuru/Downloads/RTL_Automation_updated/test/up_down_counter.sv
hierarchy -check -top up_down_counter
proc
flatten
synth -noabc -top up_down_counter
check -assert
stat
write_verilog -noattr /Users/bhanujakarumuru/Downloads/RTL_Automation_updated/test/_sta_netlist_up_down_counter.v
' --

1. Executing Verilog-2005 frontend: /Users/bhanujakarumuru/Downloads/RTL_Automation_updated/test/up_down_counter.sv
Parsing SystemVerilog input from `/Users/bhanujakarumuru/Downloads/RTL_Automation_updated/test/up_down_counter.sv' to AST representation.
Generating RTLIL representation for module `\up_down_counter'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \up_down_counter

2.2. Analyzing design hierarchy..
Top module:  \up_down_counter
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/Users/bhanujakarumuru/Downloads/RTL_Automation_updated/test/up_down_counter.sv:17$1 in module up_down_counter.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~5 debug messages>

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\up_down_counter.$proc$/Users/bhanujakarumuru/Downloads/RTL_Automation_updated/test/up_down_counter.sv:17$1'.
     1/1: $0\count[2:0]

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\up_down_counter.\count' using process `\up_down_counter.$proc$/Users/bhanujakarumuru/Downloads/RTL_Automation_updated/test/up_down_counter.sv:17$1'.
  created $dff cell `$procdff$22' with positive edge clock.

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `\up_down_counter.$proc$/Users/bhanujakarumuru/Downloads/RTL_Automation_updated/test/up_down_counter.sv:17$1'.
Removing empty process `up_down_counter.$proc$/Users/bhanujakarumuru/Downloads/RTL_Automation_updated/test/up_down_counter.sv:17$1'.
Cleaned up 5 empty switches.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module up_down_counter.
<suppressed ~2 debug messages>

4. Executing FLATTEN pass (flatten design).

5. Executing SYNTH pass.

5.1. Executing HIERARCHY pass (managing design hierarchy).

5.1.1. Analyzing design hierarchy..
Top module:  \up_down_counter

5.1.2. Analyzing design hierarchy..
Top module:  \up_down_counter
Removed 0 unused modules.

5.2. Executing PROC pass (convert processes to netlists).

5.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

5.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

5.2.4. Executing PROC_INIT pass (extract init attributes).

5.2.5. Executing PROC_ARST pass (detect async resets in processes).

5.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

5.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

5.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

5.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

5.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module up_down_counter.

5.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module up_down_counter.

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up_down_counter..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

5.5. Executing CHECK pass (checking for obvious problems).
Checking module up_down_counter...
Found and reported 0 problems.

5.6. Executing OPT pass (performing simple optimizations).

5.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module up_down_counter.

5.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up_down_counter'.
Computing hashes of 12 cells of `\up_down_counter'.
Finding duplicate cells in `\up_down_counter'.
Computing hashes of 10 cells of `\up_down_counter'.
Finding duplicate cells in `\up_down_counter'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

5.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up_down_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

5.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up_down_counter.
Performed a total of 0 changes.

5.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up_down_counter'.
Computing hashes of 10 cells of `\up_down_counter'.
Finding duplicate cells in `\up_down_counter'.
Removed a total of 0 cells.

5.6.6. Executing OPT_DFF pass (perform DFF optimizations).

5.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up_down_counter..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

5.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module up_down_counter.

5.6.9. Rerunning OPT passes. (Maybe there is more to do..)

5.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up_down_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

5.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up_down_counter.
Performed a total of 0 changes.

5.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up_down_counter'.
Computing hashes of 10 cells of `\up_down_counter'.
Finding duplicate cells in `\up_down_counter'.
Removed a total of 0 cells.

5.6.13. Executing OPT_DFF pass (perform DFF optimizations).

5.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up_down_counter..

5.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module up_down_counter.

5.6.16. Finished fast OPT passes. (There is nothing left to do.)

5.7. Executing FSM pass (extract and optimize FSM).

5.7.1. Executing FSM_DETECT pass (finding FSMs in design).

5.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up_down_counter..

5.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

5.8. Executing OPT pass (performing simple optimizations).

5.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module up_down_counter.

5.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up_down_counter'.
Computing hashes of 10 cells of `\up_down_counter'.
Finding duplicate cells in `\up_down_counter'.
Removed a total of 0 cells.

5.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up_down_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

5.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up_down_counter.
Performed a total of 0 changes.

5.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up_down_counter'.
Computing hashes of 10 cells of `\up_down_counter'.
Finding duplicate cells in `\up_down_counter'.
Removed a total of 0 cells.

5.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$22 ($dff) from module up_down_counter (D = $procmux$17_Y, Q = \count, rval = 3'000).
Adding EN signal on $auto$ff.cc:337:slice$23 ($sdff) from module up_down_counter (D = $procmux$15_Y, Q = \count).

5.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up_down_counter..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

5.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module up_down_counter.

5.8.9. Rerunning OPT passes. (Maybe there is more to do..)

5.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up_down_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

5.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up_down_counter.
Performed a total of 0 changes.

5.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up_down_counter'.
Computing hashes of 8 cells of `\up_down_counter'.
Finding duplicate cells in `\up_down_counter'.
Removed a total of 0 cells.

5.8.13. Executing OPT_DFF pass (perform DFF optimizations).

5.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up_down_counter..

5.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module up_down_counter.

5.8.16. Finished fast OPT passes. (There is nothing left to do.)

5.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 3) from port B of cell up_down_counter.$add$/Users/bhanujakarumuru/Downloads/RTL_Automation_updated/test/up_down_counter.sv:26$3 ($add).
Removed top 2 bits (of 3) from port B of cell up_down_counter.$sub$/Users/bhanujakarumuru/Downloads/RTL_Automation_updated/test/up_down_counter.sv:32$5 ($sub).

5.10. Executing PEEPOPT pass (run peephole optimizers).

5.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up_down_counter..

5.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module up_down_counter:
  creating $macc model for $add$/Users/bhanujakarumuru/Downloads/RTL_Automation_updated/test/up_down_counter.sv:26$3 ($add).
  creating $macc model for $sub$/Users/bhanujakarumuru/Downloads/RTL_Automation_updated/test/up_down_counter.sv:32$5 ($sub).
  creating $alu model for $macc $sub$/Users/bhanujakarumuru/Downloads/RTL_Automation_updated/test/up_down_counter.sv:32$5.
  creating $alu model for $macc $add$/Users/bhanujakarumuru/Downloads/RTL_Automation_updated/test/up_down_counter.sv:26$3.
  creating $alu cell for $add$/Users/bhanujakarumuru/Downloads/RTL_Automation_updated/test/up_down_counter.sv:26$3: $auto$alumacc.cc:512:replace_alu$25
  creating $alu cell for $sub$/Users/bhanujakarumuru/Downloads/RTL_Automation_updated/test/up_down_counter.sv:32$5: $auto$alumacc.cc:512:replace_alu$28
  created 2 $alu and 0 $macc cells.

5.13. Executing SHARE pass (SAT-based resource sharing).

5.14. Executing OPT pass (performing simple optimizations).

5.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module up_down_counter.

5.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up_down_counter'.
Computing hashes of 8 cells of `\up_down_counter'.
Finding duplicate cells in `\up_down_counter'.
Removed a total of 0 cells.

5.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up_down_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

5.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up_down_counter.
Performed a total of 0 changes.

5.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up_down_counter'.
Computing hashes of 8 cells of `\up_down_counter'.
Finding duplicate cells in `\up_down_counter'.
Removed a total of 0 cells.

5.14.6. Executing OPT_DFF pass (perform DFF optimizations).

5.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up_down_counter..

5.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module up_down_counter.

5.14.9. Finished fast OPT passes. (There is nothing left to do.)

5.15. Executing MEMORY pass.

5.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

5.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

5.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up_down_counter..

5.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

5.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up_down_counter..

5.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up_down_counter..

5.17. Executing OPT pass (performing simple optimizations).

5.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module up_down_counter.

5.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up_down_counter'.
Computing hashes of 8 cells of `\up_down_counter'.
Finding duplicate cells in `\up_down_counter'.
Removed a total of 0 cells.

5.17.3. Executing OPT_DFF pass (perform DFF optimizations).

5.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up_down_counter..

5.17.5. Finished fast OPT passes.

5.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

5.19. Executing OPT pass (performing simple optimizations).

5.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module up_down_counter.

5.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up_down_counter'.
Computing hashes of 8 cells of `\up_down_counter'.
Finding duplicate cells in `\up_down_counter'.
Removed a total of 0 cells.

5.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \up_down_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

5.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \up_down_counter.
Performed a total of 0 changes.

5.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up_down_counter'.
Computing hashes of 8 cells of `\up_down_counter'.
Finding duplicate cells in `\up_down_counter'.
Removed a total of 0 cells.

5.19.6. Executing OPT_SHARE pass.

5.19.7. Executing OPT_DFF pass (perform DFF optimizations).

5.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up_down_counter..

5.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module up_down_counter.

5.19.10. Finished fast OPT passes. (There is nothing left to do.)

5.20. Executing TECHMAP pass (map to technology primitives).

5.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `$__div_mod_u'.
Generating RTLIL representation for module `$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `$connect'.
Generating RTLIL representation for module `$input_port'.
Successfully finished Verilog frontend.

5.20.2. Continuing TECHMAP pass.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
No more expansions possible.
<suppressed ~280 debug messages>

5.21. Executing OPT pass (performing simple optimizations).

5.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module up_down_counter.
<suppressed ~58 debug messages>

5.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\up_down_counter'.
Computing hashes of 38 cells of `\up_down_counter'.
Finding duplicate cells in `\up_down_counter'.
Computing hashes of 31 cells of `\up_down_counter'.
Finding duplicate cells in `\up_down_counter'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

5.21.3. Executing OPT_DFF pass (perform DFF optimizations).

5.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \up_down_counter..
Removed 3 unused cells and 92 unused wires.
<suppressed ~4 debug messages>

5.21.5. Finished fast OPT passes.

5.22. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `up_down_counter'. Setting top module to up_down_counter.

5.22.1. Analyzing design hierarchy..
Top module:  \up_down_counter

5.22.2. Analyzing design hierarchy..
Top module:  \up_down_counter
Removed 0 unused modules.

5.23. Printing statistics.

=== up_down_counter ===

        +----------Local Count, excluding submodules.
        | 
       21 wires
       41 wire bits
        7 public wires
        9 public wire bits
        7 ports
        9 port bits
       28 cells
        2   $_AND_
        9   $_MUX_
        5   $_NOT_
        5   $_OR_
        3   $_SDFFE_PP0P_
        4   $_XOR_

5.24. Executing CHECK pass (checking for obvious problems).
Checking module up_down_counter...
Found and reported 0 problems.

6. Executing CHECK pass (checking for obvious problems).
Checking module up_down_counter...
Found and reported 0 problems.

7. Printing statistics.

=== up_down_counter ===

        +----------Local Count, excluding submodules.
        | 
       21 wires
       41 wire bits
        7 public wires
        9 public wire bits
        7 ports
        9 port bits
       28 cells
        2   $_AND_
        9   $_MUX_
        5   $_NOT_
        5   $_OR_
        3   $_SDFFE_PP0P_
        4   $_XOR_

8. Executing Verilog backend.

8.1. Executing BMUXMAP pass.

8.2. Executing DEMUXMAP pass.
Dumping module `\up_down_counter'.

End of script. Logfile hash: ef77c99e39, CPU: user 0.03s system 0.01s, MEM: 17.97 MB peak
Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, clang++ 17.0.0 -fPIC -O3)
Time spent: 25% 17x opt_expr (0 sec), 21% 3x read_verilog (0 sec), ...
