Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Nov 25 17:01:53 2017
| Host         : DESKTOP-O5E2KVK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file soc_single_MIPS_FGPA_timing_summary_routed.rpt -rpx soc_single_MIPS_FGPA_timing_summary_routed.rpx
| Design       : soc_single_MIPS_FGPA
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 313 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system/dec/out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system/fac/fact/u0/control_register_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system/fac/fact/u0/control_register_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system/fac/fact/u0/curr_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system/fac/fact/u0/curr_state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system/mips/dp/pc_reg/q_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/pc_reg/q_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/pc_reg/q_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system/mips/dp/pc_reg/q_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1324 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.208        0.000                      0                   33        0.102        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.208        0.000                      0                   33        0.102        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 2.291ns (48.448%)  route 2.438ns (51.552%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clk_gen/CLK
    SLICE_X50Y96         FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.808     6.561    clk_gen/count2[16]
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124     6.685 r  clk_gen/count20_carry_i_12/O
                         net (fo=1, routed)           0.575     7.260    clk_gen/count20_carry_i_12_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  clk_gen/count20_carry_i_8/O
                         net (fo=6, routed)           1.054     8.438    clk_gen/count20_carry_i_8_n_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I3_O)        0.124     8.562 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.562    clk_gen/count2_0[4]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.938 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.938    clk_gen/count20_carry_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.055 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.055    clk_gen/count20_carry__0_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.172 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.172    clk_gen/count20_carry__1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.289 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.289    clk_gen/count20_carry__2_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.406 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.406    clk_gen/count20_carry__3_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.523 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    clk_gen/count20_carry__4_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.640 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     9.641    clk_gen/count20_carry__5_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.964 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     9.964    clk_gen/p_0_in[30]
    SLICE_X50Y100        FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.496    14.918    clk_gen/CLK
    SLICE_X50Y100        FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X50Y100        FDRE (Setup_fdre_C_D)        0.109    15.172    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 2.207ns (47.515%)  route 2.438ns (52.485%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clk_gen/CLK
    SLICE_X50Y96         FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.808     6.561    clk_gen/count2[16]
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124     6.685 r  clk_gen/count20_carry_i_12/O
                         net (fo=1, routed)           0.575     7.260    clk_gen/count20_carry_i_12_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  clk_gen/count20_carry_i_8/O
                         net (fo=6, routed)           1.054     8.438    clk_gen/count20_carry_i_8_n_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I3_O)        0.124     8.562 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.562    clk_gen/count2_0[4]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.938 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.938    clk_gen/count20_carry_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.055 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.055    clk_gen/count20_carry__0_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.172 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.172    clk_gen/count20_carry__1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.289 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.289    clk_gen/count20_carry__2_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.406 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.406    clk_gen/count20_carry__3_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.523 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    clk_gen/count20_carry__4_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.640 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     9.641    clk_gen/count20_carry__5_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.880 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     9.880    clk_gen/p_0_in[31]
    SLICE_X50Y100        FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.496    14.918    clk_gen/CLK
    SLICE_X50Y100        FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X50Y100        FDRE (Setup_fdre_C_D)        0.109    15.172    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  5.292    

Slack (MET) :             5.312ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 2.187ns (47.288%)  route 2.438ns (52.712%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clk_gen/CLK
    SLICE_X50Y96         FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.808     6.561    clk_gen/count2[16]
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124     6.685 r  clk_gen/count20_carry_i_12/O
                         net (fo=1, routed)           0.575     7.260    clk_gen/count20_carry_i_12_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  clk_gen/count20_carry_i_8/O
                         net (fo=6, routed)           1.054     8.438    clk_gen/count20_carry_i_8_n_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I3_O)        0.124     8.562 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.562    clk_gen/count2_0[4]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.938 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.938    clk_gen/count20_carry_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.055 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.055    clk_gen/count20_carry__0_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.172 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.172    clk_gen/count20_carry__1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.289 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.289    clk_gen/count20_carry__2_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.406 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.406    clk_gen/count20_carry__3_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.523 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    clk_gen/count20_carry__4_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.640 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     9.641    clk_gen/count20_carry__5_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.860 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.860    clk_gen/p_0_in[29]
    SLICE_X50Y100        FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.496    14.918    clk_gen/CLK
    SLICE_X50Y100        FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X50Y100        FDRE (Setup_fdre_C_D)        0.109    15.172    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                  5.312    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 2.174ns (47.147%)  route 2.437ns (52.853%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clk_gen/CLK
    SLICE_X50Y96         FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.808     6.561    clk_gen/count2[16]
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124     6.685 r  clk_gen/count20_carry_i_12/O
                         net (fo=1, routed)           0.575     7.260    clk_gen/count20_carry_i_12_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  clk_gen/count20_carry_i_8/O
                         net (fo=6, routed)           1.054     8.438    clk_gen/count20_carry_i_8_n_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I3_O)        0.124     8.562 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.562    clk_gen/count2_0[4]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.938 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.938    clk_gen/count20_carry_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.055 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.055    clk_gen/count20_carry__0_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.172 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.172    clk_gen/count20_carry__1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.289 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.289    clk_gen/count20_carry__2_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.406 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.406    clk_gen/count20_carry__3_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.523 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    clk_gen/count20_carry__4_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.846 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.846    clk_gen/p_0_in[26]
    SLICE_X50Y99         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    clk_gen/CLK
    SLICE_X50Y99         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y99         FDRE (Setup_fdre_C_D)        0.109    15.284    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 2.166ns (47.055%)  route 2.437ns (52.945%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clk_gen/CLK
    SLICE_X50Y96         FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.808     6.561    clk_gen/count2[16]
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124     6.685 r  clk_gen/count20_carry_i_12/O
                         net (fo=1, routed)           0.575     7.260    clk_gen/count20_carry_i_12_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  clk_gen/count20_carry_i_8/O
                         net (fo=6, routed)           1.054     8.438    clk_gen/count20_carry_i_8_n_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I3_O)        0.124     8.562 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.562    clk_gen/count2_0[4]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.938 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.938    clk_gen/count20_carry_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.055 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.055    clk_gen/count20_carry__0_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.172 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.172    clk_gen/count20_carry__1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.289 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.289    clk_gen/count20_carry__2_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.406 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.406    clk_gen/count20_carry__3_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.523 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    clk_gen/count20_carry__4_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.838 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.838    clk_gen/p_0_in[28]
    SLICE_X50Y99         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    clk_gen/CLK
    SLICE_X50Y99         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y99         FDRE (Setup_fdre_C_D)        0.109    15.284    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 2.090ns (46.166%)  route 2.437ns (53.834%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clk_gen/CLK
    SLICE_X50Y96         FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.808     6.561    clk_gen/count2[16]
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124     6.685 r  clk_gen/count20_carry_i_12/O
                         net (fo=1, routed)           0.575     7.260    clk_gen/count20_carry_i_12_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  clk_gen/count20_carry_i_8/O
                         net (fo=6, routed)           1.054     8.438    clk_gen/count20_carry_i_8_n_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I3_O)        0.124     8.562 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.562    clk_gen/count2_0[4]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.938 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.938    clk_gen/count20_carry_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.055 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.055    clk_gen/count20_carry__0_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.172 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.172    clk_gen/count20_carry__1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.289 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.289    clk_gen/count20_carry__2_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.406 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.406    clk_gen/count20_carry__3_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.523 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    clk_gen/count20_carry__4_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.762 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.762    clk_gen/p_0_in[27]
    SLICE_X50Y99         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    clk_gen/CLK
    SLICE_X50Y99         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y99         FDRE (Setup_fdre_C_D)        0.109    15.284    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 2.070ns (45.927%)  route 2.437ns (54.073%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clk_gen/CLK
    SLICE_X50Y96         FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.808     6.561    clk_gen/count2[16]
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124     6.685 r  clk_gen/count20_carry_i_12/O
                         net (fo=1, routed)           0.575     7.260    clk_gen/count20_carry_i_12_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  clk_gen/count20_carry_i_8/O
                         net (fo=6, routed)           1.054     8.438    clk_gen/count20_carry_i_8_n_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I3_O)        0.124     8.562 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.562    clk_gen/count2_0[4]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.938 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.938    clk_gen/count20_carry_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.055 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.055    clk_gen/count20_carry__0_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.172 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.172    clk_gen/count20_carry__1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.289 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.289    clk_gen/count20_carry__2_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.406 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.406    clk_gen/count20_carry__3_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.523 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    clk_gen/count20_carry__4_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.742 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.742    clk_gen/p_0_in[25]
    SLICE_X50Y99         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    clk_gen/CLK
    SLICE_X50Y99         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y99         FDRE (Setup_fdre_C_D)        0.109    15.284    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 2.057ns (45.771%)  route 2.437ns (54.229%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clk_gen/CLK
    SLICE_X50Y96         FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.808     6.561    clk_gen/count2[16]
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124     6.685 r  clk_gen/count20_carry_i_12/O
                         net (fo=1, routed)           0.575     7.260    clk_gen/count20_carry_i_12_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  clk_gen/count20_carry_i_8/O
                         net (fo=6, routed)           1.054     8.438    clk_gen/count20_carry_i_8_n_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I3_O)        0.124     8.562 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.562    clk_gen/count2_0[4]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.938 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.938    clk_gen/count20_carry_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.055 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.055    clk_gen/count20_carry__0_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.172 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.172    clk_gen/count20_carry__1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.289 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.289    clk_gen/count20_carry__2_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.406 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.406    clk_gen/count20_carry__3_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.729 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.729    clk_gen/p_0_in[22]
    SLICE_X50Y98         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    clk_gen/CLK
    SLICE_X50Y98         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_D)        0.109    15.284    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 2.049ns (45.674%)  route 2.437ns (54.326%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clk_gen/CLK
    SLICE_X50Y96         FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.808     6.561    clk_gen/count2[16]
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124     6.685 r  clk_gen/count20_carry_i_12/O
                         net (fo=1, routed)           0.575     7.260    clk_gen/count20_carry_i_12_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  clk_gen/count20_carry_i_8/O
                         net (fo=6, routed)           1.054     8.438    clk_gen/count20_carry_i_8_n_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I3_O)        0.124     8.562 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.562    clk_gen/count2_0[4]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.938 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.938    clk_gen/count20_carry_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.055 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.055    clk_gen/count20_carry__0_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.172 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.172    clk_gen/count20_carry__1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.289 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.289    clk_gen/count20_carry__2_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.406 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.406    clk_gen/count20_carry__3_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.721 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.721    clk_gen/p_0_in[24]
    SLICE_X50Y98         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    clk_gen/CLK
    SLICE_X50Y98         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_D)        0.109    15.284    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.973ns (44.738%)  route 2.437ns (55.262%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.632     5.235    clk_gen/CLK
    SLICE_X50Y96         FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.808     6.561    clk_gen/count2[16]
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124     6.685 r  clk_gen/count20_carry_i_12/O
                         net (fo=1, routed)           0.575     7.260    clk_gen/count20_carry_i_12_n_0
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124     7.384 r  clk_gen/count20_carry_i_8/O
                         net (fo=6, routed)           1.054     8.438    clk_gen/count20_carry_i_8_n_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I3_O)        0.124     8.562 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.562    clk_gen/count2_0[4]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.938 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.938    clk_gen/count20_carry_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.055 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.055    clk_gen/count20_carry__0_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.172 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.172    clk_gen/count20_carry__1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.289 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.289    clk_gen/count20_carry__2_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.406 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.406    clk_gen/count20_carry__3_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.645 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.645    clk_gen/p_0_in[23]
    SLICE_X50Y98         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    clk_gen/CLK
    SLICE_X50Y98         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_D)        0.109    15.284    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  5.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clk_gen/CLK
    SLICE_X50Y99         FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           0.127     1.776    clk_gen/count2[27]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.933    clk_gen/count20_carry__5_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.986 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.986    clk_gen/p_0_in[29]
    SLICE_X50Y100        FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.995    clk_gen/CLK
    SLICE_X50Y100        FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clk_gen/CLK
    SLICE_X50Y99         FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           0.127     1.776    clk_gen/count2[27]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.933    clk_gen/count20_carry__5_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.999 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.999    clk_gen/p_0_in[31]
    SLICE_X50Y100        FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.995    clk_gen/CLK
    SLICE_X50Y100        FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clk_gen/CLK
    SLICE_X50Y99         FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           0.127     1.776    clk_gen/count2[27]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.932 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.933    clk_gen/count20_carry__5_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.022 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.022    clk_gen/p_0_in[30]
    SLICE_X50Y100        FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.995    clk_gen/CLK
    SLICE_X50Y100        FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.254ns (45.482%)  route 0.304ns (54.518%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.479    clk_gen/CLK
    SLICE_X50Y100        FDRE                                         r  clk_gen/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  clk_gen/count2_reg[31]/Q
                         net (fo=2, routed)           0.123     1.766    clk_gen/count2[31]
    SLICE_X51Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.811 r  clk_gen/count20_carry_i_8/O
                         net (fo=6, routed)           0.182     1.993    clk_gen/count20_carry_i_8_n_0
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.045     2.038 r  clk_gen/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     2.038    clk_gen/clk_5KHz_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  clk_gen/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clk_gen/CLK
    SLICE_X51Y96         FDRE                                         r  clk_gen/clk_5KHz_reg/C
                         clock pessimism             -0.245     1.754    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091     1.845    clk_gen/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clk_gen/CLK
    SLICE_X51Y94         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.168     1.794    clk_gen/count2[0]
    SLICE_X51Y94         LUT1 (Prop_lut1_I0_O)        0.042     1.836 r  clk_gen/count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    clk_gen/p_0_in[0]
    SLICE_X51Y94         FDRE                                         r  clk_gen/count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clk_gen/CLK
    SLICE_X51Y94         FDRE                                         r  clk_gen/count2_reg[0]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.589    clk_gen/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clk_gen/CLK
    SLICE_X50Y97         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.125     1.775    clk_gen/count2[19]
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.885 r  clk_gen/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.885    clk_gen/p_0_in[19]
    SLICE_X50Y97         FDRE                                         r  clk_gen/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clk_gen/CLK
    SLICE_X50Y97         FDRE                                         r  clk_gen/count2_reg[19]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.134     1.619    clk_gen/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clk_gen/CLK
    SLICE_X50Y96         FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.126     1.774    clk_gen/count2[15]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.884 r  clk_gen/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.884    clk_gen/p_0_in[15]
    SLICE_X50Y96         FDRE                                         r  clk_gen/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clk_gen/CLK
    SLICE_X50Y96         FDRE                                         r  clk_gen/count2_reg[15]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.134     1.618    clk_gen/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clk_gen/CLK
    SLICE_X50Y94         FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.126     1.774    clk_gen/count2[7]
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.884 r  clk_gen/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.884    clk_gen/p_0_in[7]
    SLICE_X50Y94         FDRE                                         r  clk_gen/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clk_gen/CLK
    SLICE_X50Y94         FDRE                                         r  clk_gen/count2_reg[7]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.134     1.618    clk_gen/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clk_gen/CLK
    SLICE_X50Y95         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.127     1.775    clk_gen/count2[11]
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.885 r  clk_gen/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.885    clk_gen/p_0_in[11]
    SLICE_X50Y95         FDRE                                         r  clk_gen/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clk_gen/CLK
    SLICE_X50Y95         FDRE                                         r  clk_gen/count2_reg[11]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.134     1.618    clk_gen/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    clk_gen/CLK
    SLICE_X50Y98         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.127     1.776    clk_gen/count2[23]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.886 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.886    clk_gen/p_0_in[23]
    SLICE_X50Y98         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    clk_gen/CLK
    SLICE_X50Y98         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.134     1.619    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y94    clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    clk_gen/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y94    clk_gen/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clk_gen/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clk_gen/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clk_gen/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    clk_gen/count2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    clk_gen/count2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    clk_gen/count2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    clk_gen/count2_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    clk_gen/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    clk_gen/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y94    clk_gen/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y94    clk_gen/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clk_gen/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clk_gen/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clk_gen/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clk_gen/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clk_gen/count2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clk_gen/count2_reg[12]/C



