// Seed: 3623031198
module module_0 (
    output uwire id_0,
    input  tri   id_1,
    input  tri0  id_2
);
  assign id_0 = id_1;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri id_5,
    input uwire id_6,
    output wire id_7,
    input supply0 id_8,
    input supply0 id_9,
    output wire id_10,
    output tri1 id_11,
    input uwire id_12,
    output wor id_13,
    output tri0 id_14,
    input tri id_15,
    input wor id_16,
    input supply0 id_17,
    input tri0 id_18,
    inout wire id_19,
    input wor id_20,
    output tri id_21,
    input supply1 id_22,
    input tri1 id_23,
    output tri id_24,
    output supply0 id_25,
    input tri1 id_26
);
  assign id_25 = 1'b0;
  nand primCall (
      id_25,
      id_6,
      id_1,
      id_17,
      id_9,
      id_4,
      id_12,
      id_3,
      id_23,
      id_20,
      id_0,
      id_22,
      id_26,
      id_8,
      id_15,
      id_19,
      id_16,
      id_2,
      id_5,
      id_18
  );
  module_0 modCall_1 (
      id_19,
      id_16,
      id_6
  );
endmodule
