Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\12_3_an070_lcd_test\ipcore_dir\video_pll.v" into library work
Parsing module <video_pll>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\12_3_an070_lcd_test\src\color_bar.v" into library work
Parsing verilog file "E:\BaiduYunDownload\AX309.190502\demo\12_3_an070_lcd_test\src\/video_define.v" included at line 33.
Parsing module <color_bar>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\12_3_an070_lcd_test\src\ax_pwm.v" into library work
Parsing module <ax_pwm>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\12_3_an070_lcd_test\src\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <ax_pwm(N=22)>.

Elaborating module <IBUFG>.

Elaborating module <video_pll>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=2,CLKFBOUT_MULT=33,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=25,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\12_3_an070_lcd_test\ipcore_dir\video_pll.v" Line 114: Assignment to clkout1_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\12_3_an070_lcd_test\ipcore_dir\video_pll.v" Line 115: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\12_3_an070_lcd_test\ipcore_dir\video_pll.v" Line 116: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\12_3_an070_lcd_test\ipcore_dir\video_pll.v" Line 117: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\12_3_an070_lcd_test\ipcore_dir\video_pll.v" Line 118: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <color_bar>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\12_3_an070_lcd_test\src\top.v".
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\12_3_an070_lcd_test\src\top.v" line 73: Output port <locked> of the instance <video_pll_m0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <ax_pwm>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\12_3_an070_lcd_test\src\ax_pwm.v".
        N = 22
    Register <period_r_dummy> equivalent to <duty_r> has been removed
    Register <period_r> equivalent to <duty_r> has been removed
    Register <duty_r_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <duty_r> has been removed
    Register <duty_r_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <duty_r> has been removed
    Register <duty_r_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <duty_r> has been removed
    Register <duty_r_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <duty_r> has been removed
    Register <duty_r_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <duty_r> has been removed
    Register <duty_r_dummy_dummy_dummy_dummy_dummy> equivalent to <duty_r> has been removed
    Register <duty_r_dummy_dummy_dummy_dummy> equivalent to <duty_r> has been removed
    Register <duty_r_dummy_dummy_dummy> equivalent to <duty_r> has been removed
    Register <duty_r_dummy_dummy> equivalent to <duty_r> has been removed
    Register <duty_r_dummy> equivalent to <duty_r> has been removed
    Found 22-bit register for signal <period_cnt>.
    Found 1-bit register for signal <pwm_r>.
    Found 1-bit register for signal <duty_r>.
    Found 22-bit adder for signal <period_cnt[21]_period_r[21]_add_4_OUT> created at line 70.
    Found 22-bit comparator lessequal for signal <n0006> created at line 81
    WARNING:Xst:2404 -  FFs/Latches <duty_r<21:21>> (without init value) have a constant value of 0 in block <ax_pwm>.
    WARNING:Xst:2404 -  FFs/Latches <duty_r<20:19>> (without init value) have a constant value of 0 in block <ax_pwm>.
    WARNING:Xst:2404 -  FFs/Latches <duty_r<16:15>> (without init value) have a constant value of 0 in block <ax_pwm>.
    WARNING:Xst:2404 -  FFs/Latches <duty_r<12:11>> (without init value) have a constant value of 0 in block <ax_pwm>.
    WARNING:Xst:2404 -  FFs/Latches <duty_r<8:7>> (without init value) have a constant value of 0 in block <ax_pwm>.
    WARNING:Xst:2404 -  FFs/Latches <duty_r<4:3>> (without init value) have a constant value of 0 in block <ax_pwm>.
    WARNING:Xst:2404 -  FFs/Latches <period_r<21:5>> (without init value) have a constant value of 0 in block <ax_pwm>.
    WARNING:Xst:2404 -  FFs/Latches <period_r<3:1>> (without init value) have a constant value of 0 in block <ax_pwm>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <ax_pwm> synthesized.

Synthesizing Unit <video_pll>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\12_3_an070_lcd_test\ipcore_dir\video_pll.v".
    Summary:
	no macro.
Unit <video_pll> synthesized.

Synthesizing Unit <color_bar>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\12_3_an070_lcd_test\src\color_bar.v".
        H_ACTIVE = 16'b0000001100100000
        H_FP = 16'b0000000000101000
        H_SYNC = 16'b0000000010000000
        H_BP = 16'b0000000001011000
        V_ACTIVE = 16'b0000000111100000
        V_FP = 16'b0000000000000001
        V_SYNC = 16'b0000000000000011
        V_BP = 16'b0000000000010101
        HS_POL = 1'b0
        VS_POL = 1'b0
        H_TOTAL = 16'b0000010000100000
        V_TOTAL = 16'b0000000111111001
        WHITE_R = 8'b11111111
        WHITE_G = 8'b11111111
        WHITE_B = 8'b11111111
        YELLOW_R = 8'b11111111
        YELLOW_G = 8'b11111111
        YELLOW_B = 8'b00000000
        CYAN_R = 8'b00000000
        CYAN_G = 8'b11111111
        CYAN_B = 8'b11111111
        GREEN_R = 8'b00000000
        GREEN_G = 8'b11111111
        GREEN_B = 8'b00000000
        MAGENTA_R = 8'b11111111
        MAGENTA_G = 8'b00000000
        MAGENTA_B = 8'b11111111
        RED_R = 8'b11111111
        RED_G = 8'b00000000
        RED_B = 8'b00000000
        BLUE_R = 8'b00000000
        BLUE_G = 8'b00000000
        BLUE_B = 8'b11111111
        BLACK_R = 8'b00000000
        BLACK_G = 8'b00000000
        BLACK_B = 8'b00000000
    Found 12-bit register for signal <h_cnt>.
    Found 12-bit register for signal <active_x>.
    Found 12-bit register for signal <v_cnt>.
    Found 8-bit register for signal <rgb_r_reg>.
    Found 8-bit register for signal <rgb_g_reg>.
    Found 8-bit register for signal <rgb_b_reg>.
    Found 1-bit register for signal <vs_reg_d0>.
    Found 1-bit register for signal <video_active_d0>.
    Found 1-bit register for signal <hs_reg>.
    Found 1-bit register for signal <h_active>.
    Found 1-bit register for signal <vs_reg>.
    Found 1-bit register for signal <v_active>.
    Found 1-bit register for signal <hs_reg_d0>.
    Found 12-bit subtractor for signal <h_cnt[11]_GND_7_o_sub_12_OUT> created at line 222.
    Found 12-bit adder for signal <h_cnt[11]_GND_7_o_add_6_OUT> created at line 214.
    Found 12-bit adder for signal <v_cnt[11]_GND_7_o_add_17_OUT> created at line 235.
    Found 12-bit comparator greater for signal <n0015> created at line 221
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <color_bar> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 12-bit adder                                          : 2
 12-bit subtractor                                     : 1
 22-bit adder                                          : 1
# Registers                                            : 16
 1-bit register                                        : 9
 12-bit register                                       : 3
 22-bit register                                       : 1
 8-bit register                                        : 3
# Comparators                                          : 2
 12-bit comparator greater                             : 1
 22-bit comparator lessequal                           : 1
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 2
 12-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 17

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ax_pwm>.
The following registers are absorbed into accumulator <period_cnt>: 1 register on signal <period_cnt>.
Unit <ax_pwm> synthesized (advanced).

Synthesizing (advanced) Unit <color_bar>.
The following registers are absorbed into counter <h_cnt>: 1 register on signal <h_cnt>.
The following registers are absorbed into counter <v_cnt>: 1 register on signal <v_cnt>.
Unit <color_bar> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 12-bit subtractor                                     : 1
# Counters                                             : 2
 12-bit up counter                                     : 2
# Accumulators                                         : 1
 22-bit up accumulator                                 : 1
# Registers                                            : 45
 Flip-Flops                                            : 45
# Comparators                                          : 2
 12-bit comparator greater                             : 1
 22-bit comparator lessequal                           : 1
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 17

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance video_pll_m0/pll_base_inst in unit video_pll_m0/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <rgb_r_reg_0> in Unit <color_bar> is equivalent to the following 7 FFs/Latches, which will be removed : <rgb_r_reg_1> <rgb_r_reg_2> <rgb_r_reg_3> <rgb_r_reg_4> <rgb_r_reg_5> <rgb_r_reg_6> <rgb_r_reg_7> 
INFO:Xst:2261 - The FF/Latch <rgb_g_reg_0> in Unit <color_bar> is equivalent to the following 7 FFs/Latches, which will be removed : <rgb_g_reg_1> <rgb_g_reg_2> <rgb_g_reg_3> <rgb_g_reg_4> <rgb_g_reg_5> <rgb_g_reg_6> <rgb_g_reg_7> 
INFO:Xst:2261 - The FF/Latch <rgb_b_reg_0> in Unit <color_bar> is equivalent to the following 7 FFs/Latches, which will be removed : <rgb_b_reg_1> <rgb_b_reg_2> <rgb_b_reg_3> <rgb_b_reg_4> <rgb_b_reg_5> <rgb_b_reg_6> <rgb_b_reg_7> 

Optimizing unit <top> ...

Optimizing unit <color_bar> ...
WARNING:Xst:1710 - FF/Latch <color_bar_m0/h_cnt_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <color_bar_m0/active_x_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <color_bar_m0/active_x_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 2.
WARNING:Xst:2957 - There are clock and non-clock loads on clock signal bufg_clk_BUFG. This is not a recommended design practice, that may cause excessive delay, skew or unroutable situations.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 242
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 49
#      LUT2                        : 6
#      LUT3                        : 3
#      LUT4                        : 20
#      LUT5                        : 16
#      LUT6                        : 28
#      MUXCY                       : 56
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 55
# FlipFlops/Latches                : 67
#      FDC                         : 42
#      FDCE                        : 25
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 31
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 29
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:              67  out of  11440     0%  
 Number of Slice LUTs:                  128  out of   5720     2%  
    Number used as Logic:               128  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    130
   Number with an unused Flip Flop:      63  out of    130    48%  
   Number with an unused LUT:             2  out of    130     1%  
   Number of fully used LUT-FF pairs:    65  out of    130    50%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    186    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUFG+BUFG             | 24    |
video_pll_m0/pll_base_inst/CLKOUT0 | BUFG                   | 43    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.490ns (Maximum Frequency: 182.149MHz)
   Minimum input arrival time before clock: 4.675ns
   Maximum output required time after clock: 4.380ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.907ns (frequency: 255.951MHz)
  Total number of paths / destination ports: 384 / 23
-------------------------------------------------------------------------
Delay:               3.907ns (Levels of Logic = 7)
  Source:            ax_pwm_m0/duty_r (FF)
  Destination:       ax_pwm_m0/pwm_r (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ax_pwm_m0/duty_r to ax_pwm_m0/pwm_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.525   1.528  ax_pwm_m0/duty_r (ax_pwm_m0/duty_r)
     LUT5:I0->O            0   0.254   0.000  ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_lutdi (ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_lutdi)
     MUXCY:DI->O           1   0.181   0.000  ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<0> (ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<1> (ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<2> (ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<3> (ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<3>)
     MUXCY:CI->O           1   0.235   0.790  ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<4> (ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<4>)
     LUT4:I2->O            1   0.250   0.000  ax_pwm_m0/Mcompar_duty_r[21]_period_cnt[21]_LessThan_8_o_cy<5> (ax_pwm_m0/duty_r[21]_period_cnt[21]_LessThan_8_o)
     FDC:D                     0.074          ax_pwm_m0/pwm_r
    ----------------------------------------
    Total                      3.907ns (1.589ns logic, 2.318ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'video_pll_m0/pll_base_inst/CLKOUT0'
  Clock period: 5.490ns (frequency: 182.149MHz)
  Total number of paths / destination ports: 974 / 68
-------------------------------------------------------------------------
Delay:               5.490ns (Levels of Logic = 4)
  Source:            color_bar_m0/h_cnt_8 (FF)
  Destination:       color_bar_m0/v_active (FF)
  Source Clock:      video_pll_m0/pll_base_inst/CLKOUT0 rising
  Destination Clock: video_pll_m0/pll_base_inst/CLKOUT0 rising

  Data Path: color_bar_m0/h_cnt_8 to color_bar_m0/v_active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.525   1.234  color_bar_m0/h_cnt_8 (color_bar_m0/h_cnt_8)
     LUT5:I0->O            4   0.254   0.804  color_bar_m0/GND_7_o_GND_7_o_equal_16_o<11>11 (color_bar_m0/GND_7_o_GND_7_o_equal_16_o<11>1)
     LUT6:I5->O           15   0.254   1.155  color_bar_m0/GND_7_o_GND_7_o_equal_16_o<11>21 (color_bar_m0/GND_7_o_GND_7_o_equal_16_o<11>2)
     LUT5:I4->O            1   0.254   0.682  color_bar_m0/_n0264_inv1 (color_bar_m0/_n0264_inv)
     LUT6:I5->O            1   0.254   0.000  color_bar_m0/v_active_rstpot (color_bar_m0/v_active_rstpot)
     FDC:D                     0.074          color_bar_m0/v_active
    ----------------------------------------
    Total                      5.490ns (1.615ns logic, 3.875ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              4.675ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       ax_pwm_m0/pwm_r (FF)
  Destination Clock: clk rising

  Data Path: rst_n to ax_pwm_m0/pwm_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             67   0.255   1.952  rst_n_INV_3_o1_INV_0 (rst_n_INV_3_o)
     FDC:CLR                   0.459          ax_pwm_m0/duty_r
    ----------------------------------------
    Total                      4.675ns (2.042ns logic, 2.633ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'video_pll_m0/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 43 / 43
-------------------------------------------------------------------------
Offset:              4.675ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       color_bar_m0/h_cnt_10 (FF)
  Destination Clock: video_pll_m0/pll_base_inst/CLKOUT0 rising

  Data Path: rst_n to color_bar_m0/h_cnt_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             67   0.255   1.952  rst_n_INV_3_o1_INV_0 (rst_n_INV_3_o)
     FDC:CLR                   0.459          color_bar_m0/video_active_d0
    ----------------------------------------
    Total                      4.675ns (2.042ns logic, 2.633ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'video_pll_m0/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              4.380ns (Levels of Logic = 1)
  Source:            color_bar_m0/rgb_r_reg_0 (FF)
  Destination:       lcd_r<7> (PAD)
  Source Clock:      video_pll_m0/pll_base_inst/CLKOUT0 rising

  Data Path: color_bar_m0/rgb_r_reg_0 to lcd_r<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.525   0.943  color_bar_m0/rgb_r_reg_0 (color_bar_m0/rgb_r_reg_0)
     OBUF:I->O                 2.912          lcd_r_7_OBUF (lcd_r<7>)
    ----------------------------------------
    Total                      4.380ns (3.437ns logic, 0.943ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            ax_pwm_m0/pwm_r (FF)
  Destination:       lcd_pwm (PAD)
  Source Clock:      clk rising

  Data Path: ax_pwm_m0/pwm_r to lcd_pwm
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.681  ax_pwm_m0/pwm_r (ax_pwm_m0/pwm_r)
     OBUF:I->O                 2.912          lcd_pwm_OBUF (lcd_pwm)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.907|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock video_pll_m0/pll_base_inst/CLKOUT0
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
video_pll_m0/pll_base_inst/CLKOUT0|    5.490|         |         |         |
----------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.19 secs
 
--> 

Total memory usage is 260780 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    5 (   0 filtered)

