

================================================================
== Vitis HLS Report for 'backProp_64_8_8_Pipeline_VITIS_LOOP_22_1'
================================================================
* Date:           Fri Mar 21 12:04:52 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.888 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       15|       15|  0.150 us|  0.150 us|    9|    9|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |       13|       13|         7|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    107|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|      88|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      88|    175|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |i_31_fu_96_p2          |         +|   0|  0|  12|           4|           1|
    |and_ln23_fu_146_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln22_fu_90_p2     |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln23_2_fu_136_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln23_fu_130_p2    |      icmp|   0|  0|  18|          11|           2|
    |or_ln23_fu_142_p2      |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 107|          74|          13|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_30    |   9|          2|    4|          8|
    |i_fu_42                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln23_reg_192                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |i_fu_42                           |   4|   0|    4|          0|
    |icmp_ln23_2_reg_187               |   1|   0|    1|          0|
    |icmp_ln23_reg_182                 |   1|   0|    1|          0|
    |zext_ln22_reg_167                 |   4|   0|   64|         60|
    |zext_ln22_reg_167                 |  64|  32|   64|         60|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  88|  32|  148|        120|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1|  return value|
|grp_fu_2398_p_din0       |  out|   64|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1|  return value|
|grp_fu_2398_p_din1       |  out|   64|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1|  return value|
|grp_fu_2398_p_opcode     |  out|    5|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1|  return value|
|grp_fu_2398_p_dout0      |   in|    1|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1|  return value|
|grp_fu_2398_p_ce         |  out|    1|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1|  return value|
|grp_fu_2402_p_din0       |  out|   32|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1|  return value|
|grp_fu_2402_p_dout0      |   in|   64|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1|  return value|
|grp_fu_2402_p_ce         |  out|    1|  ap_ctrl_hs|  backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1|  return value|
|net_0_address0           |  out|    3|   ap_memory|                                        net_0|         array|
|net_0_ce0                |  out|    1|   ap_memory|                                        net_0|         array|
|net_0_q0                 |   in|   64|   ap_memory|                                        net_0|         array|
|d_activation_0_address0  |  out|    3|   ap_memory|                               d_activation_0|         array|
|d_activation_0_ce0       |  out|    1|   ap_memory|                               d_activation_0|         array|
|d_activation_0_we0       |  out|    1|   ap_memory|                               d_activation_0|         array|
|d_activation_0_d0        |  out|   64|   ap_memory|                               d_activation_0|         array|
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../activation.cpp:22->../layer.h:274]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln22 = store i4 0, i4 %i" [../activation.cpp:22->../layer.h:274]   --->   Operation 11 'store' 'store_ln22' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i54"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_30 = load i4 %i" [../activation.cpp:22->../layer.h:274]   --->   Operation 13 'load' 'i_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.86ns)   --->   "%icmp_ln22 = icmp_eq  i4 %i_30, i4 8" [../activation.cpp:22->../layer.h:274]   --->   Operation 14 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.86ns)   --->   "%i_31 = add i4 %i_30, i4 1" [../activation.cpp:22->../layer.h:274]   --->   Operation 15 'add' 'i_31' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc.i54.split, void %VITIS_LOOP_285_4.preheader.exitStub" [../activation.cpp:22->../layer.h:274]   --->   Operation 16 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %i_30" [../activation.cpp:22->../layer.h:274]   --->   Operation 17 'zext' 'zext_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%net_0_addr = getelementptr i64 %net_0, i64 0, i64 %zext_ln22" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../activation.cpp:23->../layer.h:274]   --->   Operation 18 'getelementptr' 'net_0_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.79ns)   --->   "%net_0_load = load i3 %net_0_addr" [../activation.cpp:23->../layer.h:274]   --->   Operation 19 'load' 'net_0_load' <Predicate = (!icmp_ln22)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln22 = store i4 %i_31, i4 %i" [../activation.cpp:22->../layer.h:274]   --->   Operation 20 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 4.40>
ST_2 : Operation 21 [1/2] (0.79ns)   --->   "%net_0_load = load i3 %net_0_addr" [../activation.cpp:23->../layer.h:274]   --->   Operation 21 'load' 'net_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i64 %net_0_load" [../activation.cpp:23->../layer.h:274]   --->   Operation 22 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln23, i32 52, i32 62" [../activation.cpp:23->../layer.h:274]   --->   Operation 23 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i64 %bitcast_ln23" [../activation.cpp:23->../layer.h:274]   --->   Operation 24 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.94ns)   --->   "%icmp_ln23 = icmp_ne  i11 %tmp_s, i11 2047" [../activation.cpp:23->../layer.h:274]   --->   Operation 25 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.30ns)   --->   "%icmp_ln23_2 = icmp_eq  i52 %trunc_ln23, i52 0" [../activation.cpp:23->../layer.h:274]   --->   Operation 26 'icmp' 'icmp_ln23_2' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [2/2] (3.61ns)   --->   "%tmp_2 = fcmp_ogt  i64 %net_0_load, i64 0" [../activation.cpp:23->../layer.h:274]   --->   Operation 27 'dcmp' 'tmp_2' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.94>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln23)   --->   "%or_ln23 = or i1 %icmp_ln23_2, i1 %icmp_ln23" [../activation.cpp:23->../layer.h:274]   --->   Operation 28 'or' 'or_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/2] (3.61ns)   --->   "%tmp_2 = fcmp_ogt  i64 %net_0_load, i64 0" [../activation.cpp:23->../layer.h:274]   --->   Operation 29 'dcmp' 'tmp_2' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln23 = and i1 %or_ln23, i1 %tmp_2" [../activation.cpp:23->../layer.h:274]   --->   Operation 30 'and' 'and_ln23' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.09>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i1 %and_ln23" [../activation.cpp:23->../layer.h:274]   --->   Operation 31 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [4/4] (7.09ns)   --->   "%conv_i = sitodp i32 %zext_ln23" [../activation.cpp:23->../layer.h:274]   --->   Operation 32 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.09>
ST_5 : Operation 33 [3/4] (7.09ns)   --->   "%conv_i = sitodp i32 %zext_ln23" [../activation.cpp:23->../layer.h:274]   --->   Operation 33 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.09>
ST_6 : Operation 34 [2/4] (7.09ns)   --->   "%conv_i = sitodp i32 %zext_ln23" [../activation.cpp:23->../layer.h:274]   --->   Operation 34 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 0.48>

State 7 <SV = 6> <Delay = 7.88>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../activation.cpp:22->../layer.h:274]   --->   Operation 35 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [../activation.cpp:22->../layer.h:274]   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../activation.cpp:22->../layer.h:274]   --->   Operation 37 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/4] (7.09ns)   --->   "%conv_i = sitodp i32 %zext_ln23" [../activation.cpp:23->../layer.h:274]   --->   Operation 38 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%d_activation_0_addr = getelementptr i64 %d_activation_0, i64 0, i64 %zext_ln22" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../activation.cpp:23->../layer.h:274]   --->   Operation 39 'getelementptr' 'd_activation_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.79ns)   --->   "%store_ln23 = store i64 %conv_i, i3 %d_activation_0_addr" [../activation.cpp:23->../layer.h:274]   --->   Operation 40 'store' 'store_ln23' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc.i54" [../activation.cpp:22->../layer.h:274]   --->   Operation 41 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ net_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ d_activation_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01000000]
store_ln22             (store            ) [ 00000000]
br_ln0                 (br               ) [ 00000000]
i_30                   (load             ) [ 00000000]
icmp_ln22              (icmp             ) [ 01111110]
i_31                   (add              ) [ 00000000]
br_ln22                (br               ) [ 00000000]
zext_ln22              (zext             ) [ 01111111]
net_0_addr             (getelementptr    ) [ 01100000]
store_ln22             (store            ) [ 00000000]
net_0_load             (load             ) [ 01010000]
bitcast_ln23           (bitcast          ) [ 00000000]
tmp_s                  (partselect       ) [ 00000000]
trunc_ln23             (trunc            ) [ 00000000]
icmp_ln23              (icmp             ) [ 01010000]
icmp_ln23_2            (icmp             ) [ 01010000]
or_ln23                (or               ) [ 00000000]
tmp_2                  (dcmp             ) [ 00000000]
and_ln23               (and              ) [ 01001000]
zext_ln23              (zext             ) [ 01000111]
specpipeline_ln22      (specpipeline     ) [ 00000000]
speclooptripcount_ln22 (speclooptripcount) [ 00000000]
specloopname_ln22      (specloopname     ) [ 00000000]
conv_i                 (sitodp           ) [ 00000000]
d_activation_0_addr    (getelementptr    ) [ 00000000]
store_ln23             (store            ) [ 00000000]
br_ln22                (br               ) [ 00000000]
ret_ln0                (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="net_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_activation_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_activation_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="net_0_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="4" slack="0"/>
<pin id="50" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="net_0_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="3" slack="0"/>
<pin id="55" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="net_0_load/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="d_activation_0_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="64" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="4" slack="6"/>
<pin id="63" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_activation_0_addr/7 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln23_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="3" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/7 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv_i/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln22_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="4" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_30_load_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_30/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln22_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_31_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_31/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln22_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln22_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="0" index="1" bw="4" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="bitcast_ln23_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_s_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="11" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="0" index="2" bw="7" slack="0"/>
<pin id="120" dir="0" index="3" bw="7" slack="0"/>
<pin id="121" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="trunc_ln23_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln23_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="0"/>
<pin id="132" dir="0" index="1" bw="11" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln23_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="52" slack="0"/>
<pin id="138" dir="0" index="1" bw="52" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_2/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="or_ln23_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="1" slack="1"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="and_ln23_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln23_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/4 "/>
</bind>
</comp>

<comp id="156" class="1005" name="i_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="163" class="1005" name="icmp_ln22_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="5"/>
<pin id="165" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="167" class="1005" name="zext_ln22_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="6"/>
<pin id="169" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="172" class="1005" name="net_0_addr_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="1"/>
<pin id="174" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="net_0_addr "/>
</bind>
</comp>

<comp id="177" class="1005" name="net_0_load_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="1"/>
<pin id="179" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="net_0_load "/>
</bind>
</comp>

<comp id="182" class="1005" name="icmp_ln23_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="187" class="1005" name="icmp_ln23_2_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln23_2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="and_ln23_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln23 "/>
</bind>
</comp>

<comp id="197" class="1005" name="zext_ln23_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="53" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="78" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="87" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="87" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="87" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="111"><net_src comp="96" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="53" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="112" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="129"><net_src comp="112" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="116" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="126" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="150"><net_src comp="142" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="72" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="152" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="159"><net_src comp="42" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="162"><net_src comp="156" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="166"><net_src comp="90" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="102" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="175"><net_src comp="46" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="180"><net_src comp="53" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="185"><net_src comp="130" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="190"><net_src comp="136" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="195"><net_src comp="146" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="200"><net_src comp="152" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="78" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_activation_0 | {7 }
 - Input state : 
	Port: backProp<64, 8, 8>_Pipeline_VITIS_LOOP_22_1 : net_0 | {1 2 }
  - Chain level:
	State 1
		store_ln22 : 1
		i_30 : 1
		icmp_ln22 : 2
		i_31 : 2
		br_ln22 : 3
		zext_ln22 : 2
		net_0_addr : 3
		net_0_load : 4
		store_ln22 : 3
	State 2
		bitcast_ln23 : 1
		tmp_s : 2
		trunc_ln23 : 2
		icmp_ln23 : 3
		icmp_ln23_2 : 3
		tmp_2 : 1
	State 3
		and_ln23 : 1
	State 4
		conv_i : 1
	State 5
	State 6
	State 7
		store_ln23 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |   icmp_ln22_fu_90  |    0    |    12   |
|   icmp   |  icmp_ln23_fu_130  |    0    |    18   |
|          | icmp_ln23_2_fu_136 |    0    |    59   |
|----------|--------------------|---------|---------|
|    add   |     i_31_fu_96     |    0    |    12   |
|----------|--------------------|---------|---------|
|    or    |   or_ln23_fu_142   |    0    |    2    |
|----------|--------------------|---------|---------|
|    and   |   and_ln23_fu_146  |    0    |    2    |
|----------|--------------------|---------|---------|
|   dcmp   |      grp_fu_72     |    0    |    0    |
|----------|--------------------|---------|---------|
|  sitodp  |      grp_fu_78     |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln22_fu_102  |    0    |    0    |
|          |  zext_ln23_fu_152  |    0    |    0    |
|----------|--------------------|---------|---------|
|partselect|    tmp_s_fu_116    |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |  trunc_ln23_fu_126 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   105   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  and_ln23_reg_192 |    1   |
|     i_reg_156     |    4   |
| icmp_ln22_reg_163 |    1   |
|icmp_ln23_2_reg_187|    1   |
| icmp_ln23_reg_182 |    1   |
| net_0_addr_reg_172|    3   |
| net_0_load_reg_177|   64   |
| zext_ln22_reg_167 |   64   |
| zext_ln23_reg_197 |   32   |
+-------------------+--------+
|       Total       |   171  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_72    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_78    |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   136  ||  1.467  ||    0    ||    27   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   105  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |   27   |
|  Register |    -   |   171  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   171  |   132  |
+-----------+--------+--------+--------+
