Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fdd59c190105461b86a0aa8ce700d979 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fpga_top_behav xil_defaultlib.tb_fpga_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/akshi/Add_Jmp_up/Add_Jmp_up.srcs/sources_1/imports/all files for vivado/fpga_top.v" Line 7. Module fpga_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/akshi/Add_Jmp_up/Add_Jmp_up.srcs/sources_1/imports/all files for vivado/add_jump_cpu.v" Line 6. Module add_jump_cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/akshi/Add_Jmp_up/Add_Jmp_up.srcs/sources_1/imports/all files for vivado/assembler.v" Line 1. Module assembler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/akshi/Add_Jmp_up/Add_Jmp_up.srcs/sources_1/imports/all files for vivado/priorityencoder3.v" Line 1. Module priorityencoder3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/akshi/Add_Jmp_up/Add_Jmp_up.srcs/sources_1/imports/all files for vivado/eeprom.v" Line 1. Module eeprom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/akshi/Add_Jmp_up/Add_Jmp_up.srcs/sources_1/imports/all files for vivado/counter_with_preset.v" Line 1. Module counter_with_preset doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/akshi/Add_Jmp_up/Add_Jmp_up.srcs/sources_1/imports/all files for vivado/decoder.v" Line 1. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/akshi/Add_Jmp_up/Add_Jmp_up.srcs/sources_1/imports/all files for vivado/mux_2x1_nbits.v" Line 1. Module mux_2x1_nbits(bits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/akshi/Add_Jmp_up/Add_Jmp_up.srcs/sources_1/imports/all files for vivado/decoder-1x8.v" Line 1. Module decoder3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/akshi/Add_Jmp_up/Add_Jmp_up.srcs/sources_1/imports/all files for vivado/execute.v" Line 3. Module execute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/akshi/Add_Jmp_up/Add_Jmp_up.srcs/sources_1/imports/all files for vivado/adder_nbits.v" Line 1. Module adder_nbits doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/akshi/Add_Jmp_up/Add_Jmp_up.srcs/sources_1/imports/all files for vivado/mux_2x1_nbits.v" Line 1. Module mux_2x1_nbits(bits=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/akshi/Add_Jmp_up/Add_Jmp_up.srcs/sources_1/imports/all files for vivado/regfile.v" Line 3. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/akshi/Add_Jmp_up/Add_Jmp_up.srcs/sources_1/imports/all files for vivado/demux_nbits.v" Line 3. Module demux_nbits(bits=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/akshi/Add_Jmp_up/Add_Jmp_up.srcs/sources_1/imports/all files for vivado/decoder_1x4.v" Line 3. Module decoder_1x4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/akshi/Add_Jmp_up/Add_Jmp_up.srcs/sources_1/imports/all files for vivado/dff.v" Line 3. Module dff(bits=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/akshi/Add_Jmp_up/Add_Jmp_up.srcs/sources_1/imports/all files for vivado/dff.v" Line 3. Module dff(bits=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/akshi/Add_Jmp_up/Add_Jmp_up.srcs/sources_1/imports/all files for vivado/dff.v" Line 3. Module dff(bits=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/akshi/Add_Jmp_up/Add_Jmp_up.srcs/sources_1/imports/all files for vivado/dff.v" Line 3. Module dff(bits=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/akshi/Add_Jmp_up/Add_Jmp_up.srcs/sources_1/imports/all files for vivado/mux_4x1_nbits.v" Line 3. Module mux_4x1_nbits doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/akshi/Add_Jmp_up/Add_Jmp_up.srcs/sources_1/imports/all files for vivado/mux_2x1_nbits.v" Line 1. Module mux_2x1_nbits(bits=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/akshi/Add_Jmp_up/Add_Jmp_up.srcs/sources_1/imports/all files for vivado/mux_2x1_nbits.v" Line 1. Module mux_2x1_nbits(bits=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/akshi/Add_Jmp_up/Add_Jmp_up.srcs/sources_1/imports/all files for vivado/mux_2x1_nbits.v" Line 1. Module mux_2x1_nbits(bits=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/akshi/Add_Jmp_up/Add_Jmp_up.srcs/sources_1/new/probe_registers.v" Line 2. Module probe_registers doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.priorityencoder3
Compiling module xil_defaultlib.assembler
Compiling module xil_defaultlib.eeprom
Compiling module xil_defaultlib.counter_with_preset
Compiling module xil_defaultlib.mux_2x1_nbits(bits=32)
Compiling module xil_defaultlib.decoder3
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.adder_nbits
Compiling module xil_defaultlib.mux_2x1_nbits(bits=16)
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.demux_nbits(bits=16)
Compiling module xil_defaultlib.decoder_1x4
Compiling module xil_defaultlib.dff(bits=16)
Compiling module xil_defaultlib.mux_4x1_nbits
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.add_jump_cpu
Compiling module xil_defaultlib.probe_registers
Compiling module xil_defaultlib.fpga_top
Compiling module xil_defaultlib.tb_fpga_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fpga_top_behav
