Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Feb  4 00:25:24 2021
| Host         : noodle-box running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file us_arm_control_wrapper_timing_summary_routed.rpt -pb us_arm_control_wrapper_timing_summary_routed.pb -rpx us_arm_control_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : us_arm_control_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 133 register/latch pins with no clock driven by root clock pin: us_sensor_i/FSM_sequential_state_ff_reg[0]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: us_sensor_i/FSM_sequential_state_ff_reg[1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[32]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[33]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[34]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[35]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[36]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[37]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[38]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[39]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[40]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[41]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[42]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[43]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[44]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[45]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[46]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[47]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[48]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[49]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[50]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[51]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[52]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[53]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[54]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[55]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[56]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[57]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[58]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[59]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[60]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[61]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[62]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[63]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 133 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.024        0.000                      0                  335        0.050        0.000                      0                  335        4.500        0.000                       0                   404  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.024        0.000                      0                  335        0.050        0.000                      0                  335        4.500        0.000                       0                   404  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 4.140ns (59.344%)  route 2.836ns (40.656%))
  Logic Levels:           20  (CARRY4=18 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 15.445 - 10.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.861     5.935    arm_controller_i/rotate_arm_i/CLK
    SLICE_X112Y62        FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.478     6.413 f  arm_controller_i/rotate_arm_i/delay_ff_reg[3]/Q
                         net (fo=5, routed)           0.886     7.299    arm_controller_i/rotate_arm_i/delay_ff_reg_n_2_[3]
    SLICE_X113Y62        LUT2 (Prop_lut2_I1_O)        0.295     7.594 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_5/O
                         net (fo=1, routed)           0.000     7.594    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_5_n_2
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.144 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.144    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_2
    SLICE_X113Y63        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.301 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.949    10.250    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_4
    SLICE_X111Y49        LUT3 (Prop_lut3_I1_O)        0.329    10.579 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_1/O
                         net (fo=1, routed)           0.000    10.579    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_1_n_2
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.980 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.001    10.981    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_2
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.095    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_2
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.209    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_2
    SLICE_X111Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.323 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.323    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_2
    SLICE_X111Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.437    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_2
    SLICE_X111Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.551    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_2
    SLICE_X111Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.665    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_2
    SLICE_X111Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.779    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_2
    SLICE_X111Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.893    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_2
    SLICE_X111Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.007    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_2
    SLICE_X111Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.121 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.121    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_2
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.235 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.235    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_2
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.349 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.349    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_2
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.463 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.463    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_2
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.577 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.577    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_2
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.911 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14/O[1]
                         net (fo=1, routed)           0.000    12.911    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14_n_8
    SLICE_X111Y64        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.681    15.445    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y64        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[61]/C
                         clock pessimism              0.463    15.909    
                         clock uncertainty           -0.035    15.873    
    SLICE_X111Y64        FDCE (Setup_fdce_C_D)        0.062    15.935    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[61]
  -------------------------------------------------------------------
                         required time                         15.935    
                         arrival time                         -12.911    
  -------------------------------------------------------------------
                         slack                                  3.024    

Slack (MET) :             3.045ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 4.119ns (59.222%)  route 2.836ns (40.778%))
  Logic Levels:           20  (CARRY4=18 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 15.445 - 10.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.861     5.935    arm_controller_i/rotate_arm_i/CLK
    SLICE_X112Y62        FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.478     6.413 f  arm_controller_i/rotate_arm_i/delay_ff_reg[3]/Q
                         net (fo=5, routed)           0.886     7.299    arm_controller_i/rotate_arm_i/delay_ff_reg_n_2_[3]
    SLICE_X113Y62        LUT2 (Prop_lut2_I1_O)        0.295     7.594 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_5/O
                         net (fo=1, routed)           0.000     7.594    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_5_n_2
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.144 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.144    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_2
    SLICE_X113Y63        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.301 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.949    10.250    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_4
    SLICE_X111Y49        LUT3 (Prop_lut3_I1_O)        0.329    10.579 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_1/O
                         net (fo=1, routed)           0.000    10.579    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_1_n_2
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.980 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.001    10.981    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_2
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.095    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_2
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.209    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_2
    SLICE_X111Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.323 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.323    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_2
    SLICE_X111Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.437    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_2
    SLICE_X111Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.551    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_2
    SLICE_X111Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.665    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_2
    SLICE_X111Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.779    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_2
    SLICE_X111Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.893    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_2
    SLICE_X111Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.007    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_2
    SLICE_X111Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.121 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.121    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_2
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.235 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.235    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_2
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.349 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.349    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_2
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.463 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.463    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_2
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.577 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.577    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_2
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.890 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14/O[3]
                         net (fo=1, routed)           0.000    12.890    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14_n_6
    SLICE_X111Y64        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.681    15.445    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y64        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[63]/C
                         clock pessimism              0.463    15.909    
                         clock uncertainty           -0.035    15.873    
    SLICE_X111Y64        FDCE (Setup_fdce_C_D)        0.062    15.935    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[63]
  -------------------------------------------------------------------
                         required time                         15.935    
                         arrival time                         -12.890    
  -------------------------------------------------------------------
                         slack                                  3.045    

Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 4.045ns (58.783%)  route 2.836ns (41.217%))
  Logic Levels:           20  (CARRY4=18 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 15.445 - 10.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.861     5.935    arm_controller_i/rotate_arm_i/CLK
    SLICE_X112Y62        FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.478     6.413 f  arm_controller_i/rotate_arm_i/delay_ff_reg[3]/Q
                         net (fo=5, routed)           0.886     7.299    arm_controller_i/rotate_arm_i/delay_ff_reg_n_2_[3]
    SLICE_X113Y62        LUT2 (Prop_lut2_I1_O)        0.295     7.594 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_5/O
                         net (fo=1, routed)           0.000     7.594    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_5_n_2
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.144 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.144    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_2
    SLICE_X113Y63        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.301 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.949    10.250    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_4
    SLICE_X111Y49        LUT3 (Prop_lut3_I1_O)        0.329    10.579 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_1/O
                         net (fo=1, routed)           0.000    10.579    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_1_n_2
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.980 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.001    10.981    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_2
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.095    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_2
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.209    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_2
    SLICE_X111Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.323 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.323    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_2
    SLICE_X111Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.437    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_2
    SLICE_X111Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.551    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_2
    SLICE_X111Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.665    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_2
    SLICE_X111Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.779    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_2
    SLICE_X111Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.893    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_2
    SLICE_X111Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.007    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_2
    SLICE_X111Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.121 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.121    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_2
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.235 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.235    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_2
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.349 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.349    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_2
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.463 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.463    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_2
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.577 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.577    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_2
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.816 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14/O[2]
                         net (fo=1, routed)           0.000    12.816    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14_n_7
    SLICE_X111Y64        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.681    15.445    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y64        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[62]/C
                         clock pessimism              0.463    15.909    
                         clock uncertainty           -0.035    15.873    
    SLICE_X111Y64        FDCE (Setup_fdce_C_D)        0.062    15.935    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[62]
  -------------------------------------------------------------------
                         required time                         15.935    
                         arrival time                         -12.816    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.865ns  (logic 4.029ns (58.687%)  route 2.836ns (41.313%))
  Logic Levels:           20  (CARRY4=18 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 15.445 - 10.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.861     5.935    arm_controller_i/rotate_arm_i/CLK
    SLICE_X112Y62        FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.478     6.413 f  arm_controller_i/rotate_arm_i/delay_ff_reg[3]/Q
                         net (fo=5, routed)           0.886     7.299    arm_controller_i/rotate_arm_i/delay_ff_reg_n_2_[3]
    SLICE_X113Y62        LUT2 (Prop_lut2_I1_O)        0.295     7.594 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_5/O
                         net (fo=1, routed)           0.000     7.594    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_5_n_2
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.144 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.144    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_2
    SLICE_X113Y63        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.301 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.949    10.250    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_4
    SLICE_X111Y49        LUT3 (Prop_lut3_I1_O)        0.329    10.579 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_1/O
                         net (fo=1, routed)           0.000    10.579    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_1_n_2
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.980 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.001    10.981    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_2
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.095    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_2
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.209    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_2
    SLICE_X111Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.323 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.323    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_2
    SLICE_X111Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.437    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_2
    SLICE_X111Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.551    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_2
    SLICE_X111Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.665    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_2
    SLICE_X111Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.779    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_2
    SLICE_X111Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.893    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_2
    SLICE_X111Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.007    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_2
    SLICE_X111Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.121 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.121    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_2
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.235 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.235    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_2
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.349 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.349    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_2
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.463 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.463    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_2
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.577 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.577    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_2
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.800 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14/O[0]
                         net (fo=1, routed)           0.000    12.800    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__14_n_9
    SLICE_X111Y64        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.681    15.445    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y64        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[60]/C
                         clock pessimism              0.463    15.909    
                         clock uncertainty           -0.035    15.873    
    SLICE_X111Y64        FDCE (Setup_fdce_C_D)        0.062    15.935    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[60]
  -------------------------------------------------------------------
                         required time                         15.935    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 4.026ns (58.669%)  route 2.836ns (41.331%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 15.445 - 10.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.861     5.935    arm_controller_i/rotate_arm_i/CLK
    SLICE_X112Y62        FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.478     6.413 f  arm_controller_i/rotate_arm_i/delay_ff_reg[3]/Q
                         net (fo=5, routed)           0.886     7.299    arm_controller_i/rotate_arm_i/delay_ff_reg_n_2_[3]
    SLICE_X113Y62        LUT2 (Prop_lut2_I1_O)        0.295     7.594 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_5/O
                         net (fo=1, routed)           0.000     7.594    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_5_n_2
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.144 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.144    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_2
    SLICE_X113Y63        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.301 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.949    10.250    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_4
    SLICE_X111Y49        LUT3 (Prop_lut3_I1_O)        0.329    10.579 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_1/O
                         net (fo=1, routed)           0.000    10.579    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_1_n_2
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.980 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.001    10.981    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_2
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.095    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_2
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.209    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_2
    SLICE_X111Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.323 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.323    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_2
    SLICE_X111Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.437    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_2
    SLICE_X111Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.551    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_2
    SLICE_X111Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.665    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_2
    SLICE_X111Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.779    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_2
    SLICE_X111Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.893    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_2
    SLICE_X111Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.007    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_2
    SLICE_X111Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.121 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.121    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_2
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.235 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.235    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_2
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.349 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.349    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_2
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.463 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.463    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_2
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.797 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/O[1]
                         net (fo=1, routed)           0.000    12.797    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_8
    SLICE_X111Y63        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.681    15.445    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y63        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[57]/C
                         clock pessimism              0.463    15.909    
                         clock uncertainty           -0.035    15.873    
    SLICE_X111Y63        FDCE (Setup_fdce_C_D)        0.062    15.935    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[57]
  -------------------------------------------------------------------
                         required time                         15.935    
                         arrival time                         -12.797    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.841ns  (logic 4.005ns (58.542%)  route 2.836ns (41.458%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 15.445 - 10.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.861     5.935    arm_controller_i/rotate_arm_i/CLK
    SLICE_X112Y62        FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.478     6.413 f  arm_controller_i/rotate_arm_i/delay_ff_reg[3]/Q
                         net (fo=5, routed)           0.886     7.299    arm_controller_i/rotate_arm_i/delay_ff_reg_n_2_[3]
    SLICE_X113Y62        LUT2 (Prop_lut2_I1_O)        0.295     7.594 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_5/O
                         net (fo=1, routed)           0.000     7.594    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_5_n_2
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.144 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.144    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_2
    SLICE_X113Y63        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.301 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.949    10.250    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_4
    SLICE_X111Y49        LUT3 (Prop_lut3_I1_O)        0.329    10.579 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_1/O
                         net (fo=1, routed)           0.000    10.579    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_1_n_2
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.980 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.001    10.981    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_2
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.095    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_2
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.209    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_2
    SLICE_X111Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.323 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.323    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_2
    SLICE_X111Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.437    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_2
    SLICE_X111Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.551    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_2
    SLICE_X111Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.665    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_2
    SLICE_X111Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.779    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_2
    SLICE_X111Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.893    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_2
    SLICE_X111Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.007    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_2
    SLICE_X111Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.121 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.121    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_2
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.235 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.235    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_2
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.349 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.349    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_2
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.463 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.463    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_2
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.776 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/O[3]
                         net (fo=1, routed)           0.000    12.776    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_6
    SLICE_X111Y63        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.681    15.445    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y63        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[59]/C
                         clock pessimism              0.463    15.909    
                         clock uncertainty           -0.035    15.873    
    SLICE_X111Y63        FDCE (Setup_fdce_C_D)        0.062    15.935    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[59]
  -------------------------------------------------------------------
                         required time                         15.935    
                         arrival time                         -12.776    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 3.931ns (58.089%)  route 2.836ns (41.911%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 15.445 - 10.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.861     5.935    arm_controller_i/rotate_arm_i/CLK
    SLICE_X112Y62        FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.478     6.413 f  arm_controller_i/rotate_arm_i/delay_ff_reg[3]/Q
                         net (fo=5, routed)           0.886     7.299    arm_controller_i/rotate_arm_i/delay_ff_reg_n_2_[3]
    SLICE_X113Y62        LUT2 (Prop_lut2_I1_O)        0.295     7.594 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_5/O
                         net (fo=1, routed)           0.000     7.594    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_5_n_2
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.144 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.144    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_2
    SLICE_X113Y63        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.301 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.949    10.250    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_4
    SLICE_X111Y49        LUT3 (Prop_lut3_I1_O)        0.329    10.579 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_1/O
                         net (fo=1, routed)           0.000    10.579    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_1_n_2
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.980 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.001    10.981    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_2
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.095    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_2
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.209    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_2
    SLICE_X111Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.323 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.323    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_2
    SLICE_X111Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.437    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_2
    SLICE_X111Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.551    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_2
    SLICE_X111Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.665    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_2
    SLICE_X111Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.779    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_2
    SLICE_X111Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.893    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_2
    SLICE_X111Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.007    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_2
    SLICE_X111Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.121 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.121    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_2
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.235 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.235    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_2
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.349 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.349    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_2
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.463 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.463    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_2
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.702 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/O[2]
                         net (fo=1, routed)           0.000    12.702    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_7
    SLICE_X111Y63        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.681    15.445    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y63        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[58]/C
                         clock pessimism              0.463    15.909    
                         clock uncertainty           -0.035    15.873    
    SLICE_X111Y63        FDCE (Setup_fdce_C_D)        0.062    15.935    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[58]
  -------------------------------------------------------------------
                         required time                         15.935    
                         arrival time                         -12.702    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.751ns  (logic 3.915ns (57.989%)  route 2.836ns (42.011%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 15.445 - 10.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.861     5.935    arm_controller_i/rotate_arm_i/CLK
    SLICE_X112Y62        FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.478     6.413 f  arm_controller_i/rotate_arm_i/delay_ff_reg[3]/Q
                         net (fo=5, routed)           0.886     7.299    arm_controller_i/rotate_arm_i/delay_ff_reg_n_2_[3]
    SLICE_X113Y62        LUT2 (Prop_lut2_I1_O)        0.295     7.594 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_5/O
                         net (fo=1, routed)           0.000     7.594    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_5_n_2
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.144 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.144    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_2
    SLICE_X113Y63        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.301 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.949    10.250    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_4
    SLICE_X111Y49        LUT3 (Prop_lut3_I1_O)        0.329    10.579 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_1/O
                         net (fo=1, routed)           0.000    10.579    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_1_n_2
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.980 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.001    10.981    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_2
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.095    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_2
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.209    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_2
    SLICE_X111Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.323 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.323    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_2
    SLICE_X111Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.437    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_2
    SLICE_X111Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.551    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_2
    SLICE_X111Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.665    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_2
    SLICE_X111Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.779    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_2
    SLICE_X111Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.893    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_2
    SLICE_X111Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.007    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_2
    SLICE_X111Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.121 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.121    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_2
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.235 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.235    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_2
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.349 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.349    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_2
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.463 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    12.463    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_2
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.686 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13/O[0]
                         net (fo=1, routed)           0.000    12.686    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__13_n_9
    SLICE_X111Y63        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.681    15.445    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y63        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[56]/C
                         clock pessimism              0.463    15.909    
                         clock uncertainty           -0.035    15.873    
    SLICE_X111Y63        FDCE (Setup_fdce_C_D)        0.062    15.935    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[56]
  -------------------------------------------------------------------
                         required time                         15.935    
                         arrival time                         -12.686    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.253ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 3.912ns (57.971%)  route 2.836ns (42.029%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 15.446 - 10.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.861     5.935    arm_controller_i/rotate_arm_i/CLK
    SLICE_X112Y62        FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.478     6.413 f  arm_controller_i/rotate_arm_i/delay_ff_reg[3]/Q
                         net (fo=5, routed)           0.886     7.299    arm_controller_i/rotate_arm_i/delay_ff_reg_n_2_[3]
    SLICE_X113Y62        LUT2 (Prop_lut2_I1_O)        0.295     7.594 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_5/O
                         net (fo=1, routed)           0.000     7.594    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_5_n_2
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.144 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.144    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_2
    SLICE_X113Y63        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.301 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.949    10.250    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_4
    SLICE_X111Y49        LUT3 (Prop_lut3_I1_O)        0.329    10.579 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_1/O
                         net (fo=1, routed)           0.000    10.579    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_1_n_2
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.980 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.001    10.981    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_2
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.095    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_2
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.209    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_2
    SLICE_X111Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.323 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.323    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_2
    SLICE_X111Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.437    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_2
    SLICE_X111Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.551    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_2
    SLICE_X111Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.665    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_2
    SLICE_X111Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.779    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_2
    SLICE_X111Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.893    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_2
    SLICE_X111Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.007    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_2
    SLICE_X111Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.121 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.121    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_2
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.235 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.235    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_2
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.349 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.349    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_2
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.683 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/O[1]
                         net (fo=1, routed)           0.000    12.683    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_8
    SLICE_X111Y62        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.682    15.446    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y62        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[53]/C
                         clock pessimism              0.463    15.910    
                         clock uncertainty           -0.035    15.874    
    SLICE_X111Y62        FDCE (Setup_fdce_C_D)        0.062    15.936    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[53]
  -------------------------------------------------------------------
                         required time                         15.936    
                         arrival time                         -12.683    
  -------------------------------------------------------------------
                         slack                                  3.253    

Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 arm_controller_i/rotate_arm_i/delay_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 3.891ns (57.839%)  route 2.836ns (42.160%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 15.446 - 10.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.861     5.935    arm_controller_i/rotate_arm_i/CLK
    SLICE_X112Y62        FDCE                                         r  arm_controller_i/rotate_arm_i/delay_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.478     6.413 f  arm_controller_i/rotate_arm_i/delay_ff_reg[3]/Q
                         net (fo=5, routed)           0.886     7.299    arm_controller_i/rotate_arm_i/delay_ff_reg_n_2_[3]
    SLICE_X113Y62        LUT2 (Prop_lut2_I1_O)        0.295     7.594 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_5/O
                         net (fo=1, routed)           0.000     7.594    arm_controller_i/rotate_arm_i/delay_nxt1_carry_i_5_n_2
    SLICE_X113Y62        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.144 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.144    arm_controller_i/rotate_arm_i/delay_nxt1_carry_n_2
    SLICE_X113Y63        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.301 r  arm_controller_i/rotate_arm_i/delay_nxt1_carry__0/CO[1]
                         net (fo=76, routed)          1.949    10.250    arm_controller_i/rotate_arm_i/delay_nxt1_carry__0_n_4
    SLICE_X111Y49        LUT3 (Prop_lut3_I1_O)        0.329    10.579 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_1/O
                         net (fo=1, routed)           0.000    10.579    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_i_1_n_2
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.980 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.001    10.981    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_2
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.095    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_2
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.209    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_2
    SLICE_X111Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.323 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.323    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_2
    SLICE_X111Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.437 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.437    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__3_n_2
    SLICE_X111Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.551 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.551    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__4_n_2
    SLICE_X111Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.665 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.665    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__5_n_2
    SLICE_X111Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.779 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.779    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__6_n_2
    SLICE_X111Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.893 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.893    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__7_n_2
    SLICE_X111Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.007 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.007    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__8_n_2
    SLICE_X111Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.121 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.121    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__9_n_2
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.235 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    12.235    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__10_n_2
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.349 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    12.349    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__11_n_2
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.662 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12/O[3]
                         net (fo=1, routed)           0.000    12.662    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__12_n_6
    SLICE_X111Y62        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.682    15.446    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y62        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[55]/C
                         clock pessimism              0.463    15.910    
                         clock uncertainty           -0.035    15.874    
    SLICE_X111Y62        FDCE (Setup_fdce_C_D)        0.062    15.936    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[55]
  -------------------------------------------------------------------
                         required time                         15.936    
                         arrival time                         -12.662    
  -------------------------------------------------------------------
                         slack                                  3.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.342ns (81.063%)  route 0.080ns (18.937%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.643     1.729    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y49        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDCE (Prop_fdce_C_Q)         0.141     1.870 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/Q
                         net (fo=6, routed)           0.079     1.949    arm_controller_i/rotate_arm_i/pwm_hightime[1]
    SLICE_X111Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.096 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.001     2.097    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_2
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.151 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.151    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_9
    SLICE_X111Y50        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.909     2.251    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y50        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[4]/C
                         clock pessimism             -0.256     1.995    
    SLICE_X111Y50        FDCE (Hold_fdce_C_D)         0.105     2.100    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.353ns (81.544%)  route 0.080ns (18.456%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.643     1.729    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y49        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDCE (Prop_fdce_C_Q)         0.141     1.870 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/Q
                         net (fo=6, routed)           0.079     1.949    arm_controller_i/rotate_arm_i/pwm_hightime[1]
    SLICE_X111Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.096 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.001     2.097    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_2
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.162 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.162    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_7
    SLICE_X111Y50        FDPE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.909     2.251    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y50        FDPE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[6]/C
                         clock pessimism             -0.256     1.995    
    SLICE_X111Y50        FDPE (Hold_fdpe_C_D)         0.105     2.100    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.378ns (82.552%)  route 0.080ns (17.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.643     1.729    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y49        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDCE (Prop_fdce_C_Q)         0.141     1.870 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/Q
                         net (fo=6, routed)           0.079     1.949    arm_controller_i/rotate_arm_i/pwm_hightime[1]
    SLICE_X111Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.096 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.001     2.097    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_2
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.187 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.187    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_8
    SLICE_X111Y50        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.909     2.251    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y50        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[5]/C
                         clock pessimism             -0.256     1.995    
    SLICE_X111Y50        FDCE (Hold_fdce_C_D)         0.105     2.100    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.378ns (82.552%)  route 0.080ns (17.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.643     1.729    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y49        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDCE (Prop_fdce_C_Q)         0.141     1.870 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/Q
                         net (fo=6, routed)           0.079     1.949    arm_controller_i/rotate_arm_i/pwm_hightime[1]
    SLICE_X111Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.096 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.001     2.097    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_2
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.187 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.187    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_6
    SLICE_X111Y50        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.909     2.251    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y50        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[7]/C
                         clock pessimism             -0.256     1.995    
    SLICE_X111Y50        FDCE (Hold_fdce_C_D)         0.105     2.100    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.381ns (82.666%)  route 0.080ns (17.334%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.643     1.729    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y49        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDCE (Prop_fdce_C_Q)         0.141     1.870 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/Q
                         net (fo=6, routed)           0.079     1.949    arm_controller_i/rotate_arm_i/pwm_hightime[1]
    SLICE_X111Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.096 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.001     2.097    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_2
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.136 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.136    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_2
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.190 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.190    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_9
    SLICE_X111Y51        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.909     2.251    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y51        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[8]/C
                         clock pessimism             -0.256     1.995    
    SLICE_X111Y51        FDCE (Hold_fdce_C_D)         0.105     2.100    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.392ns (83.070%)  route 0.080ns (16.930%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.643     1.729    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y49        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDCE (Prop_fdce_C_Q)         0.141     1.870 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/Q
                         net (fo=6, routed)           0.079     1.949    arm_controller_i/rotate_arm_i/pwm_hightime[1]
    SLICE_X111Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.096 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.001     2.097    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_2
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.136 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.136    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_2
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.201 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.201    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_7
    SLICE_X111Y51        FDPE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.909     2.251    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y51        FDPE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[10]/C
                         clock pessimism             -0.256     1.995    
    SLICE_X111Y51        FDPE (Hold_fdpe_C_D)         0.105     2.100    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.417ns (83.921%)  route 0.080ns (16.079%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.643     1.729    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y49        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDCE (Prop_fdce_C_Q)         0.141     1.870 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/Q
                         net (fo=6, routed)           0.079     1.949    arm_controller_i/rotate_arm_i/pwm_hightime[1]
    SLICE_X111Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.096 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.001     2.097    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_2
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.136 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.136    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_2
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.226 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.226    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_6
    SLICE_X111Y51        FDPE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.909     2.251    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y51        FDPE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[11]/C
                         clock pessimism             -0.256     1.995    
    SLICE_X111Y51        FDPE (Hold_fdpe_C_D)         0.105     2.100    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.417ns (83.921%)  route 0.080ns (16.079%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.643     1.729    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y49        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDCE (Prop_fdce_C_Q)         0.141     1.870 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/Q
                         net (fo=6, routed)           0.079     1.949    arm_controller_i/rotate_arm_i/pwm_hightime[1]
    SLICE_X111Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.096 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.001     2.097    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_2
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.136 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.136    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_2
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.226 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.226    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_8
    SLICE_X111Y51        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.909     2.251    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y51        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[9]/C
                         clock pessimism             -0.256     1.995    
    SLICE_X111Y51        FDCE (Hold_fdce_C_D)         0.105     2.100    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.420ns (84.018%)  route 0.080ns (15.982%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.643     1.729    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y49        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDCE (Prop_fdce_C_Q)         0.141     1.870 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/Q
                         net (fo=6, routed)           0.079     1.949    arm_controller_i/rotate_arm_i/pwm_hightime[1]
    SLICE_X111Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.096 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.001     2.097    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_2
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.136 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.136    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_2
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.175 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.175    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_2
    SLICE_X111Y52        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.229 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.229    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_9
    SLICE_X111Y52        FDPE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.909     2.251    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y52        FDPE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[12]/C
                         clock pessimism             -0.256     1.995    
    SLICE_X111Y52        FDPE (Hold_fdpe_C_D)         0.105     2.100    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.431ns (84.362%)  route 0.080ns (15.638%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.643     1.729    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y49        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDCE (Prop_fdce_C_Q)         0.141     1.870 r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[1]/Q
                         net (fo=6, routed)           0.079     1.949    arm_controller_i/rotate_arm_i/pwm_hightime[1]
    SLICE_X111Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.096 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.001     2.097    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry_n_2
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.136 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.136    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__0_n_2
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.175 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.175    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__1_n_2
    SLICE_X111Y52        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.240 r  arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.240    arm_controller_i/rotate_arm_i/pwm_hightime_nxt0_carry__2_n_7
    SLICE_X111Y52        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.909     2.251    arm_controller_i/rotate_arm_i/CLK
    SLICE_X111Y52        FDCE                                         r  arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[14]/C
                         clock pessimism             -0.256     1.995    
    SLICE_X111Y52        FDCE (Hold_fdce_C_D)         0.105     2.100    arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y61   arm_controller_i/counter_i/counter_out_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y54   arm_controller_i/counter_i/counter_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y61   arm_controller_i/counter_i/counter_out_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y61   arm_controller_i/counter_i/counter_out_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y61   arm_controller_i/counter_i/counter_out_reg[32]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y62   arm_controller_i/counter_i/counter_out_reg[33]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y62   arm_controller_i/counter_i/counter_out_reg[34]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X108Y62   arm_controller_i/counter_i/counter_out_reg[35]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y62   arm_controller_i/counter_i/counter_out_reg[36]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y63   arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[56]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y63   arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[57]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y63   arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[58]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y63   arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[59]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y64   arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[60]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y64   arm_controller_i/rotate_arm_i/pwm_hightime_ff_reg[61]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y63   arm_controller_i/rotate_arm_i/delay_ff_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y63   arm_controller_i/rotate_arm_i/delay_ff_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y63   arm_controller_i/rotate_arm_i/delay_ff_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y63   arm_controller_i/rotate_arm_i/delay_ff_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y61   arm_controller_i/counter_i/counter_out_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y54   arm_controller_i/counter_i/counter_out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y54   arm_controller_i/counter_i/counter_out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y61   arm_controller_i/counter_i/counter_out_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y61   arm_controller_i/counter_i/counter_out_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y61   arm_controller_i/counter_i/counter_out_reg[32]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y62   arm_controller_i/counter_i/counter_out_reg[33]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y62   arm_controller_i/counter_i/counter_out_reg[34]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y62   arm_controller_i/counter_i/counter_out_reg[35]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y62   arm_controller_i/counter_i/counter_out_reg[36]/C



