[  0]    (= 0b00000000000000000000000000000000 u0_csc2_1)
[  1]    (= 0b00000000000000000000000000000000 u0_csc3_1)
[  2]    (= 0b00000000000000000000000000000000 u0_csc4_1)
[  3]    (= 0b00000000000000000000000000000000 u0_csc5_1)
[  4]    (= 0b00000000000000000000000000000000 u0_csc6_1)
[  5]    (= 0b00000000000000000000000000000000 u0_csc7_1)
[  6]    (= 0b0 u0_u2_cs_1)
[  7]    (= 0b00000000000000000000000000000000 u0_u2_csc_1)
[  8]    (= 0b0 u0_u2_init_req_1)
[  9]    (= 0b0 u0_u2_lmr_req_1)
[ 10]    (= 0b00000000000000000000000000000000 u0_u2_tms_1)
[ 11]    (= 0b0 u0_u2_wp_err_1)
[ 12]    (= 0b0 u0_u3_cs_1)
[ 13]    (= 0b00000000000000000000000000000000 u0_u3_csc_1)
[ 14]    (= 0b0 u0_u3_init_req_1)
[ 15]    (= 0b0 u0_u3_lmr_req_1)
[ 16]    (= 0b00000000000000000000000000000000 u0_u3_tms_1)
[ 17]    (= 0b0 u0_u3_wp_err_1)
[ 18]    (= 0b0 u0_u4_cs_1)
[ 19]    (= 0b00000000000000000000000000000000 u0_u4_csc_1)
[ 20]    (= 0b0 u0_u4_init_req_1)
[ 21]    (= 0b0 u0_u4_lmr_req_1)
[ 22]    (= 0b00000000000000000000000000000000 u0_u4_tms_1)
[ 23]    (= 0b0 u0_u4_wp_err_1)
[ 24]    (= 0b0 u0_u5_cs_1)
[ 25]    (= 0b00000000000000000000000000000000 u0_u5_csc_1)
[ 26]    (= 0b0 u0_u5_init_req_1)
[ 27]    (= 0b0 u0_u5_lmr_req_1)
[ 28]    (= 0b00000000000000000000000000000000 u0_u5_tms_1)
[ 29]    (= 0b0 u0_u5_wp_err_1)
[ 30]    (= 0b0 u0_u6_cs_1)
[ 31]    (= 0b00000000000000000000000000000000 u0_u6_csc_1)
[ 32]    (= 0b0 u0_u6_init_req_1)
[ 33]    (= 0b0 u0_u6_lmr_req_1)
[ 34]    (= 0b00000000000000000000000000000000 u0_u6_tms_1)
[ 35]    (= 0b0 u0_u6_wp_err_1)
[ 36]    (= 0b0 u0_u7_cs_1)
[ 37]    (= 0b00000000000000000000000000000000 u0_u7_csc_1)
[ 38]    (= 0b0 u0_u7_init_req_1)
[ 39]    (= 0b0 u0_u7_lmr_req_1)
[ 40]    (= 0b00000000000000000000000000000000 u0_u7_tms_1)
[ 41]    (= 0b0 u0_u7_wp_err_1)
[ 42]    (= 0b00000000000000000000000000000000 u1_u0_tmp_zeros_1)
[ 43]    (= 0b0 u2_u2_any_bank_open_1)
[ 44]    (= 0b0 u2_u2_bank_open_1)
[ 45]    (= 0b0 u2_u2_row_same_1)
[ 46]    (= 0b0 u2_u3_any_bank_open_1)
[ 47]    (= 0b0 u2_u3_bank_open_1)
[ 48]    (= 0b0 u2_u3_row_same_1)
[ 49]    (= 0b0 u2_u4_any_bank_open_1)
[ 50]    (= 0b0 u2_u4_bank_open_1)
[ 51]    (= 0b0 u2_u4_row_same_1)
[ 52]    (= 0b0 u2_u5_any_bank_open_1)
[ 53]    (= 0b0 u2_u5_bank_open_1)
[ 54]    (= 0b0 u2_u5_row_same_1)
[ 55]    (= 0b0 u2_u6_any_bank_open_1)
[ 56]    (= 0b0 u2_u6_bank_open_1)
[ 57]    (= 0b0 u2_u6_row_same_1)
[ 58]    (= 0b0 u2_u7_any_bank_open_1)
[ 59]    (= 0b0 u2_u7_bank_open_1)
[ 60]    (= 0b0 u2_u7_row_same_1)
[132]    (= 0b00000 (bv-extract 2 6 wb_addr_i_0))
[133]    (= u0_rf_dout_1 (bv-concat u0_csr_r_0 0b0000000000000 u0_csr_r2_0))
[ 69]    (= u2_cs_1 (ite (or (bit u5_rfr_ack_r_0 0) (bit u5_susp_sel_r_0 0)) (bool-to-bv (and (and (not (bit u0_u0_csc_0 1)) (and (not (bit u0_u0_csc_0 2)) (not (bit u0_u0_csc_0 3)))) (bit u0_u0_csc_0 0)) (and (and (not (bit u0_u1_csc_0 1)) (and (not (bit u0_u1_csc_0 2)) (not (bit u0_u1_csc_0 3)))) (bit u0_u1_csc_0 0)) (and (and (not (bit u0_csc2_1 1)) (and (not (bit u0_csc2_1 2)) (not (bit u0_csc2_1 3)))) (bit u0_csc2_1 0)) (and (and (not (bit u0_csc3_1 1)) (and (not (bit u0_csc3_1 2)) (not (bit u0_csc3_1 3)))) (bit u0_csc3_1 0)) (and (and (not (bit u0_csc4_1 1)) (and (not (bit u0_csc4_1 2)) (not (bit u0_csc4_1 3)))) (bit u0_csc4_1 0)) (and (and (not (bit u0_csc5_1 1)) (and (not (bit u0_csc5_1 2)) (not (bit u0_csc5_1 3)))) (bit u0_csc5_1 0)) (and (and (not (bit u0_csc6_1 1)) (and (not (bit u0_csc6_1 2)) (not (bit u0_csc6_1 3)))) (bit u0_csc6_1 0)) (and (and (not (bit u0_csc7_1 1)) (and (not (bit u0_csc7_1 2)) (not (bit u0_csc7_1 3)))) (bit u0_csc7_1 0))) (ite (or (bit u5_lmr_ack_0 0) (bit u...
[ 70]    (= u3_pen_1 (bool-to-bv (bit u0_csc_0 11)))
[ 66]    (= u1_csc_1 (ite (or (bit u5_lmr_ack_0 0) (bit u5_init_ack_0 0)) u0_sp_csc_0 u0_csc_0))
[ 71]    (= u5_csc_1 (ite (or (bit u5_lmr_ack_0 0) (bit u5_init_ack_0 0)) u0_sp_csc_0 u0_csc_0))
[ 76]    (= u7_cs_need_rfr_1 (bool-to-bv (and (and (not (bit u0_csc0_0 1)) (and (not (bit u0_csc0_0 2)) (not (bit u0_csc0_0 3)))) (bit u0_csc0_0 0)) (and (and (not (bit u0_csc1_0 1)) (and (not (bit u0_csc1_0 2)) (not (bit u0_csc1_0 3)))) (bit u0_csc1_0 0)) (and (and (not (bit u0_csc2_1 1)) (and (not (bit u0_csc2_1 2)) (not (bit u0_csc2_1 3)))) (bit u0_csc2_1 0)) (and (and (not (bit u0_csc3_1 1)) (and (not (bit u0_csc3_1 2)) (not (bit u0_csc3_1 3)))) (bit u0_csc3_1 0)) (and (and (not (bit u0_csc4_1 1)) (and (not (bit u0_csc4_1 2)) (not (bit u0_csc4_1 3)))) (bit u0_csc4_1 0)) (and (and (not (bit u0_csc5_1 1)) (and (not (bit u0_csc5_1 2)) (not (bit u0_csc5_1 3)))) (bit u0_csc5_1 0)) (and (and (not (bit u0_csc6_1 1)) (and (not (bit u0_csc6_1 2)) (not (bit u0_csc6_1 3)))) (bit u0_csc6_1 0)) (and (and (not (bit u0_csc7_1 1)) (and (not (bit u0_csc7_1 2)) (not (bit u0_csc7_1 3)))) (bit u0_csc7_1 0))))
[ 64]    (= u0_u0_csc_mask_1 (bv-zero-extend u0_csc_mask_r_0 21))
[ 65]    (= u0_u1_csc_mask_1 (bv-zero-extend u0_csc_mask_r_0 21))
[ 62]    (= mc_vpen_pad_o_1 (bool-to-bv (bit u0_csr_r_0 1)))
[ 96]    (= u0_csr_r2_0 u4_rfr_ps_val_1)
[ 63]    (= u0_spec_req_cs_t_1 (ite (bit u0_init_req_0 0) (bool-to-bv (bit u0_u0_init_req_0 0) (bit u0_u1_init_req_0 0) false false false false false false) (bool-to-bv (bit u0_u0_lmr_req_0 0) (bit u0_u1_lmr_req_0 0) false false false false false false)))
[1166]    (= u5_next_state_1 u5_state_0)
[1167]    (= 0b0 u5_cnt_next_1)
[1168]    (= u5_cmd_1 0b0111)
[1169]    (= u5_ap_en_0 u5_cmd_a10_1)
[1170]    (= 0b0 u5_oe_d_1)
[1171]    (= 0b0 u5_data_oe_d_1)
[1172]    (= u5_cke_d_1 0b1)
[1173]    (= u5_cke_rd_1 0b1)
[1174]    (= 0b0 u5_mc_adsc_1)
[1175]    (= 0b0 u5_mc_adv_1)
[1176]    (= 0b0 u5_bank_set_1)
[1177]    (= 0b0 u5_bank_clr_1)
[1178]    (= 0b0 u5_bank_clr_all_1)
[1179]    (= 0b0 u5_burst_cnt_ld_1)
[1180]    (= 0b0 u5_burst_cnt_ld_4_1)
[1181]    (= 0b0 u5_tmr_ld_trp_1)
[1182]    (= 0b0 u5_tmr_ld_trcd_1)
[1183]    (= 0b0 u5_tmr_ld_tcl_1)
[1184]    (= 0b0 u5_tmr_ld_trfc_1)
[1185]    (= 0b0 u5_tmr_ld_twr_1)
[1186]    (= 0b0 u5_tmr_ld_txsr_1)
[1187]    (= 0b0 u5_tmr_ld_trdv_1)
[1188]    (= 0b0 u5_tmr_ld_trdz_1)
[1189]    (= 0b0 u5_tmr_ld_twr2_1)
[1190]    (= 0b0 u5_tmr_ld_tavav_1)
[1191]    (= 0b0 u5_tmr2_ld_trdv_1)
[1192]    (= 0b0 u5_tmr2_ld_trdz_1)
[1193]    (= 0b0 u5_tmr2_ld_twpw_1)
[1194]    (= 0b0 u5_tmr2_ld_twd_1)
[1195]    (= 0b0 u5_tmr2_ld_twwd_1)
[1196]    (= 0b0 u5_tmr2_ld_tsrdv_1)
[1197]    (= 0b0 u5_tmr2_ld_tscsto_1)
[1198]    (= 0b0 u5_mem_ack_d_1)
[1199]    (= 0b0 u5_err_d_1)
[1200]    (= 0b0 u5_rfr_ack_d_1)
[1201]    (= 0b0 u5_lmr_ack_d_1)
[1202]    (= 0b0 u5_init_ack_1)
[1203]    (= 0b0 u5_ir_cnt_dec_1)
[1204]    (= 0b0 u5_ir_cnt_ld_1)
[1205]    (= 0b0 u5_row_sel_1)
[1206]    (= 0b0 u5_cs_le_d_1)
[1207]    (= 0b0 u5_wr_clr_1)
[1208]    (= 0b0 u5_wr_set_1)
[1209]    (= 0b0 u5_wb_cycle_set_1)
[1210]    (= 0b0 u5_dv_1)
[1211]    (= 0b0 u5_suspended_d_1)
[1212]    (= 0b0 u5_susp_sel_set_1)
[1213]    (= 0b0 u5_susp_sel_clr_1)
[1214]    (= 0b0 u5_mc_bg_1)
[1215]    (= 0b0 u5_next_adr_1)
[1216]    (= 0b0 u5_pack_le0_d_1)
[1217]    (= 0b0 u5_pack_le1_d_1)
[1218]    (= 0b0 u5_pack_le2_d_1)
[1219]    (= u5_mc_c_oe_d_1 0b1)
[ 78]    (= poc_o_1 u0_poc_0)
[ 80]    (= u0_poc_0 u0_u0_poc_1)
[ 86]    (= u0_poc_0 u0_u1_poc_1)
[ 67]    (= u1_tms_1 (ite (or (bit u5_lmr_ack_0 0) (bit u5_init_ack_1 0)) u0_sp_tms_0 u0_tms_0))
[ 72]    (= u5_tms_1 (ite (or (bit u5_lmr_ack_0 0) (bit u5_init_ack_1 0)) u0_sp_tms_0 u0_tms_0))
[ 74]    (= u5_tms_x_1 (ite (=> (bit u5_mc_c_oe_0 0) (or (bit u5_susp_sel_r_0 0) (or (bit u5_rfr_ack_r_0 0) (bit u5_rfr_ack_d_1 0)))) 0b11111111111111111111111111111111 (ite (or (bit u5_lmr_ack_0 0) (bit u5_init_ack_1 0)) u0_sp_tms_0 u0_tms_0)))
[ 79]    (= u0_csc0_1 u0_u0_csc_0)
[ 81]    (= u0_u0_cs_d_1 (bool-to-bv (and (bit u0_u0_csc_0 0) (and (and (and (= (or (not (bit u0_u0_csc_mask_1 0)) (not (bit wb_addr_i_0 21))) (or (not (bit u0_u0_csc_mask_1 0)) (not (bit u0_u0_csc_0 16)))) (= (or (not (bit u0_u0_csc_mask_1 1)) (not (bit wb_addr_i_0 22))) (or (not (bit u0_u0_csc_mask_1 1)) (not (bit u0_u0_csc_0 17))))) (and (= (or (not (bit u0_u0_csc_mask_1 2)) (not (bit wb_addr_i_0 23))) (or (not (bit u0_u0_csc_mask_1 2)) (not (bit u0_u0_csc_0 18)))) (= (or (not (bit u0_u0_csc_mask_1 3)) (not (bit wb_addr_i_0 24))) (or (not (bit u0_u0_csc_mask_1 3)) (not (bit u0_u0_csc_0 19)))))) (and (and (= (or (not (bit u0_u0_csc_mask_1 4)) (not (bit wb_addr_i_0 25))) (or (not (bit u0_u0_csc_mask_1 4)) (not (bit u0_u0_csc_0 20)))) (= (or (not (bit u0_u0_csc_mask_1 5)) (not (bit wb_addr_i_0 26))) (or (not (bit u0_u0_csc_mask_1 5)) (not (bit u0_u0_csc_0 21))))) (and (= (or (not (bit u0_u0_csc_mask_1 6)) (not (bit wb_addr_i_0 27))) (or (not (bit u0_u0_csc_mask_1 6)) (not (bit u0_u0_csc_0 22...
[ 82]    (= u0_u0_wp_1 (bool-to-bv (and (bit u0_u0_csc_0 8) (bit wb_we_i_0 0))))
[ 83]    (= u0_u0_wp_err_1 (bool-to-bv (and (and (bit u0_u0_csc_0 0) (and (and (and (= (or (not (bit u0_u0_csc_mask_1 0)) (not (bit wb_addr_i_0 21))) (or (not (bit u0_u0_csc_mask_1 0)) (not (bit u0_u0_csc_0 16)))) (= (or (not (bit u0_u0_csc_mask_1 1)) (not (bit wb_addr_i_0 22))) (or (not (bit u0_u0_csc_mask_1 1)) (not (bit u0_u0_csc_0 17))))) (and (= (or (not (bit u0_u0_csc_mask_1 2)) (not (bit wb_addr_i_0 23))) (or (not (bit u0_u0_csc_mask_1 2)) (not (bit u0_u0_csc_0 18)))) (= (or (not (bit u0_u0_csc_mask_1 3)) (not (bit wb_addr_i_0 24))) (or (not (bit u0_u0_csc_mask_1 3)) (not (bit u0_u0_csc_0 19)))))) (and (and (= (or (not (bit u0_u0_csc_mask_1 4)) (not (bit wb_addr_i_0 25))) (or (not (bit u0_u0_csc_mask_1 4)) (not (bit u0_u0_csc_0 20)))) (= (or (not (bit u0_u0_csc_mask_1 5)) (not (bit wb_addr_i_0 26))) (or (not (bit u0_u0_csc_mask_1 5)) (not (bit u0_u0_csc_0 21))))) (and (= (or (not (bit u0_u0_csc_mask_1 6)) (not (bit wb_addr_i_0 27))) (or (not (bit u0_u0_csc_mask_1 6)) (not (bit u0_u0_c...
[ 84]    (= u0_u0_cs_1 (bool-to-bv (and (and (bit u0_u0_csc_0 0) (and (and (and (= (or (not (bit u0_u0_csc_mask_1 0)) (not (bit wb_addr_i_0 21))) (or (not (bit u0_u0_csc_mask_1 0)) (not (bit u0_u0_csc_0 16)))) (= (or (not (bit u0_u0_csc_mask_1 1)) (not (bit wb_addr_i_0 22))) (or (not (bit u0_u0_csc_mask_1 1)) (not (bit u0_u0_csc_0 17))))) (and (= (or (not (bit u0_u0_csc_mask_1 2)) (not (bit wb_addr_i_0 23))) (or (not (bit u0_u0_csc_mask_1 2)) (not (bit u0_u0_csc_0 18)))) (= (or (not (bit u0_u0_csc_mask_1 3)) (not (bit wb_addr_i_0 24))) (or (not (bit u0_u0_csc_mask_1 3)) (not (bit u0_u0_csc_0 19)))))) (and (and (= (or (not (bit u0_u0_csc_mask_1 4)) (not (bit wb_addr_i_0 25))) (or (not (bit u0_u0_csc_mask_1 4)) (not (bit u0_u0_csc_0 20)))) (= (or (not (bit u0_u0_csc_mask_1 5)) (not (bit wb_addr_i_0 26))) (or (not (bit u0_u0_csc_mask_1 5)) (not (bit u0_u0_csc_0 21))))) (and (= (or (not (bit u0_u0_csc_mask_1 6)) (not (bit wb_addr_i_0 27))) (or (not (bit u0_u0_csc_mask_1 6)) (not (bit u0_u0_csc_0...
[ 85]    (= u0_csc1_1 u0_u1_csc_0)
[ 87]    (= u0_u1_cs_d_1 (bool-to-bv (and (bit u0_u1_csc_0 0) (and (and (and (= (or (not (bit wb_addr_i_0 21)) (not (bit u0_u1_csc_mask_1 0))) (or (not (bit u0_u1_csc_mask_1 0)) (not (bit u0_u1_csc_0 16)))) (= (or (not (bit wb_addr_i_0 22)) (not (bit u0_u1_csc_mask_1 1))) (or (not (bit u0_u1_csc_mask_1 1)) (not (bit u0_u1_csc_0 17))))) (and (= (or (not (bit wb_addr_i_0 23)) (not (bit u0_u1_csc_mask_1 2))) (or (not (bit u0_u1_csc_mask_1 2)) (not (bit u0_u1_csc_0 18)))) (= (or (not (bit wb_addr_i_0 24)) (not (bit u0_u1_csc_mask_1 3))) (or (not (bit u0_u1_csc_mask_1 3)) (not (bit u0_u1_csc_0 19)))))) (and (and (= (or (not (bit wb_addr_i_0 25)) (not (bit u0_u1_csc_mask_1 4))) (or (not (bit u0_u1_csc_mask_1 4)) (not (bit u0_u1_csc_0 20)))) (= (or (not (bit wb_addr_i_0 26)) (not (bit u0_u1_csc_mask_1 5))) (or (not (bit u0_u1_csc_mask_1 5)) (not (bit u0_u1_csc_0 21))))) (and (= (or (not (bit wb_addr_i_0 27)) (not (bit u0_u1_csc_mask_1 6))) (or (not (bit u0_u1_csc_mask_1 6)) (not (bit u0_u1_csc_0 22...
[ 88]    (= u0_u1_wp_1 (bool-to-bv (and (bit wb_we_i_0 0) (bit u0_u1_csc_0 8))))
[ 89]    (= u0_u1_wp_err_1 (bool-to-bv (and (and (bit u0_u1_csc_0 0) (and (and (and (= (or (not (bit wb_addr_i_0 21)) (not (bit u0_u1_csc_mask_1 0))) (or (not (bit u0_u1_csc_mask_1 0)) (not (bit u0_u1_csc_0 16)))) (= (or (not (bit wb_addr_i_0 22)) (not (bit u0_u1_csc_mask_1 1))) (or (not (bit u0_u1_csc_mask_1 1)) (not (bit u0_u1_csc_0 17))))) (and (= (or (not (bit wb_addr_i_0 23)) (not (bit u0_u1_csc_mask_1 2))) (or (not (bit u0_u1_csc_mask_1 2)) (not (bit u0_u1_csc_0 18)))) (= (or (not (bit wb_addr_i_0 24)) (not (bit u0_u1_csc_mask_1 3))) (or (not (bit u0_u1_csc_mask_1 3)) (not (bit u0_u1_csc_0 19)))))) (and (and (= (or (not (bit wb_addr_i_0 25)) (not (bit u0_u1_csc_mask_1 4))) (or (not (bit u0_u1_csc_mask_1 4)) (not (bit u0_u1_csc_0 20)))) (= (or (not (bit wb_addr_i_0 26)) (not (bit u0_u1_csc_mask_1 5))) (or (not (bit u0_u1_csc_mask_1 5)) (not (bit u0_u1_csc_0 21))))) (and (= (or (not (bit wb_addr_i_0 27)) (not (bit u0_u1_csc_mask_1 6))) (or (not (bit u0_u1_csc_mask_1 6)) (not (bit u0_u1_c...
[ 90]    (= u0_u1_cs_1 (bool-to-bv (and (and (bit u0_u1_csc_0 0) (and (and (and (= (or (not (bit wb_addr_i_0 21)) (not (bit u0_u1_csc_mask_1 0))) (or (not (bit u0_u1_csc_mask_1 0)) (not (bit u0_u1_csc_0 16)))) (= (or (not (bit wb_addr_i_0 22)) (not (bit u0_u1_csc_mask_1 1))) (or (not (bit u0_u1_csc_mask_1 1)) (not (bit u0_u1_csc_0 17))))) (and (= (or (not (bit wb_addr_i_0 23)) (not (bit u0_u1_csc_mask_1 2))) (or (not (bit u0_u1_csc_mask_1 2)) (not (bit u0_u1_csc_0 18)))) (= (or (not (bit wb_addr_i_0 24)) (not (bit u0_u1_csc_mask_1 3))) (or (not (bit u0_u1_csc_mask_1 3)) (not (bit u0_u1_csc_0 19)))))) (and (and (= (or (not (bit wb_addr_i_0 25)) (not (bit u0_u1_csc_mask_1 4))) (or (not (bit u0_u1_csc_mask_1 4)) (not (bit u0_u1_csc_0 20)))) (= (or (not (bit wb_addr_i_0 26)) (not (bit u0_u1_csc_mask_1 5))) (or (not (bit u0_u1_csc_mask_1 5)) (not (bit u0_u1_csc_0 21))))) (and (= (or (not (bit wb_addr_i_0 27)) (not (bit u0_u1_csc_mask_1 6))) (or (not (bit u0_u1_csc_mask_1 6)) (not (bit u0_u1_csc_0...
[ 91]    (= u1_acs_addr_0 u1_u0_inc_in_1)
[470]    (and (not (bit u1_csc_1 1)) (and (not (bit u1_csc_1 2)) (not (bit u1_csc_1 3))))
[472]    (= u1_mc_addr_d_1 (bv-concat (ite (=> (or (bit u5_lmr_ack_0 0) (bit u5_init_ack_1 0)) (bit u5_temp_cs_0 1)) (ite (= u5_row_sel_1 0b1) u1_row_adr_0 (bool-to-bv (bit u1_col_adr_0 0) (bit u1_col_adr_0 1) (bit u1_col_adr_0 2) (bit u1_col_adr_0 3) (bit u1_col_adr_0 4) (bit u1_col_adr_0 5) (bit u1_col_adr_0 6) (bit u1_col_adr_0 7) (bit u1_col_adr_0 8) (bit u1_col_adr_0 9) (bit u5_cmd_a10_1 0) false false)) (bv-extract 0 12 u1_tms_1)) u1_bank_adr_0 0b000000000))
[664]    (= u1_bank_adr_0 0b00)
[665]    (= u2_u0_bank0_open_0 u2_u0_bank_open_1)
[684]    (= u1_bank_adr_0 0b00)
[685]    (= u2_u0_row_same_1 (bool-to-bv (and (and (and (= (bit u2_u0_b0_last_row_0 0) (bit u1_row_adr_0 0)) (and (= (bit u2_u0_b0_last_row_0 1) (bit u1_row_adr_0 1)) (= (bit u2_u0_b0_last_row_0 2) (bit u1_row_adr_0 2)))) (and (= (bit u2_u0_b0_last_row_0 3) (bit u1_row_adr_0 3)) (and (= (bit u2_u0_b0_last_row_0 4) (bit u1_row_adr_0 4)) (= (bit u2_u0_b0_last_row_0 5) (bit u1_row_adr_0 5))))) (and (and (= (bit u2_u0_b0_last_row_0 6) (bit u1_row_adr_0 6)) (and (= (bit u2_u0_b0_last_row_0 7) (bit u1_row_adr_0 7)) (= (bit u2_u0_b0_last_row_0 8) (bit u1_row_adr_0 8)))) (and (and (= (bit u2_u0_b0_last_row_0 9) (bit u1_row_adr_0 9)) (= (bit u2_u0_b0_last_row_0 10) (bit u1_row_adr_0 10))) (and (= (bit u2_u0_b0_last_row_0 11) (bit u1_row_adr_0 11)) (= (bit u2_u0_b0_last_row_0 12) (bit u1_row_adr_0 12))))))))
[740]    (= u1_bank_adr_0 0b00)
[741]    (= u2_u1_bank0_open_0 u2_u1_bank_open_1)
[760]    (= u1_bank_adr_0 0b00)
[761]    (= u2_u1_row_same_1 (bool-to-bv (and (and (and (= (bit u1_row_adr_0 0) (bit u2_u1_b0_last_row_0 0)) (and (= (bit u1_row_adr_0 1) (bit u2_u1_b0_last_row_0 1)) (= (bit u1_row_adr_0 2) (bit u2_u1_b0_last_row_0 2)))) (and (= (bit u1_row_adr_0 3) (bit u2_u1_b0_last_row_0 3)) (and (= (bit u1_row_adr_0 4) (bit u2_u1_b0_last_row_0 4)) (= (bit u1_row_adr_0 5) (bit u2_u1_b0_last_row_0 5))))) (and (and (= (bit u1_row_adr_0 6) (bit u2_u1_b0_last_row_0 6)) (and (= (bit u1_row_adr_0 7) (bit u2_u1_b0_last_row_0 7)) (= (bit u1_row_adr_0 8) (bit u2_u1_b0_last_row_0 8)))) (and (and (= (bit u1_row_adr_0 9) (bit u2_u1_b0_last_row_0 9)) (= (bit u1_row_adr_0 10) (bit u2_u1_b0_last_row_0 10))) (and (= (bit u1_row_adr_0 11) (bit u2_u1_b0_last_row_0 11)) (= (bit u1_row_adr_0 12) (bit u2_u1_b0_last_row_0 12))))))))
[1123]    (= 0b111 (bv-extract 0 2 u5_tms_x_1))
[1124]    (= u1_page_size_0 u5_burst_val_1)
[ 68]    (= u1_u0_inc_next_1 (ite (bit u1_u0_out_r_0 12) (bv-concat 0b1 (bv-extract 0 10 u1_u0_tmp_zeros_1)) (bv-zero-extend (bv-extract 0 10 u1_u0_tmp_zeros_1) 1)))
[ 92]    (= u2_u0_any_bank_open_1 (bool-to-bv (or (or (or (bit u2_u0_bank0_open_0 0) (bit u2_u0_bank1_open_0 0)) (bit u2_u0_bank2_open_0 0)) (bit u2_u0_bank3_open_0 0))))
[ 93]    (= u2_u1_any_bank_open_1 (bool-to-bv (or (or (or (bit u2_u1_bank0_open_0 0) (bit u2_u1_bank1_open_0 0)) (bit u2_u1_bank2_open_0 0)) (bit u2_u1_bank3_open_0 0))))
[825]    (and (not (bit u0_csc_0 4)) (not (bit u0_csc_0 5)))
[827]    (= u3_mc_data_d_1 (bv-concat u3_byte0_0 u3_byte1_0 u3_byte2_0 (bv-extract 0 7 u7_mc_data_ir_0)))
[768]    (and (not (bit u0_csc_0 2)) (not (bit u0_csc_0 3)))
[770]    (= u3_wb_data_o_1 (bv-extract 0 31 u3_u0_dout_0))
[ 94]    (= u3_mem_ack_1 (bool-to-bv (and (or (bit u6_wb_read_go_0 0) (bit u6_wb_write_go_0 0)) (or (and (or (not (bit u5_wb_we_i_0 0)) (not (bit u5_wb_stb_i_0 0))) (and (and (not (bit u5_mem_ack_r_0 0)) (and (not (bit u5_wb_wait_0 0)) (or (or (bit u5_ack_cnt_0 0) (bit u5_ack_cnt_0 1)) (or (bit u5_ack_cnt_0 2) (bit u5_ack_cnt_0 3))))) (bit u5_wb_read_go_0 0))) (bit u5_mem_ack_d_1 0)))))
[105]    (= u5_mem_ack_s_1 (bool-to-bv (and (or (not (bit wb_we_i_0 0)) (not (bit wb_stb_i_0 0))) (and (bit u6_wb_read_go_0 0) (and (not (bit u5_mem_ack_r_0 0)) (and (or (or (bit u5_ack_cnt_0 0) (bit u5_ack_cnt_0 1)) (or (bit u5_ack_cnt_0 2) (bit u5_ack_cnt_0 3))) (not (bit u6_wb_wait_0 0))))))))
[126]    (= mc_cke_pad_o__1 u5_cke__0)
[ 61]    (= u5_temp_cs_1 (ite (= u5_wr_cycle_0 0b1) u5_cmd_del_0 u5_cmd_1))
[103]    (= rfr_ack_1 u5_rfr_ack_r_0)
[104]    (= u5_rfr_ack_1 u5_rfr_ack_r_0)
[102]    (= suspended_o_1 u5_suspended_0)
[ 73]    (= u5_cas__1 (bool-to-bv (bit u5_temp_cs_1 1)))
[113]    (= u6_wb_first_set_1 (bool-to-bv (and (and (not (bit u6_read_go_r_0 0)) (not (bit u6_write_go_r_0 0))) (and (bit wb_stb_i_0 0) (and (and (not (bit wb_addr_i_0 29)) (and (not (bit wb_addr_i_0 30)) (not (bit wb_addr_i_0 31)))) (bit wb_cyc_i_0 0))))))
[114]    (= u6_wb_first_1 (bool-to-bv (or (and (and (not (bit u6_read_go_r_0 0)) (not (bit u6_write_go_r_0 0))) (and (bit wb_stb_i_0 0) (and (and (not (bit wb_addr_i_0 29)) (and (not (bit wb_addr_i_0 30)) (not (bit wb_addr_i_0 31)))) (bit wb_cyc_i_0 0)))) (and (not (bit u6_wb_err_0 0)) (and (not (bit u6_wb_ack_o_0 0)) (bit u6_wb_first_r_0 0))))))
[ 99]    (= u5_wb_read_go_1 (bool-to-bv (and (bit wb_cyc_i_0 0) (and (and (=> (bit u6_rmw_en_0 0) (=> (bit wb_stb_i_0 0) (=> (bit wb_cyc_i_0 0) (=> (bit wb_we_i_0 0) (bit u6_wr_hold_0 0))))) (not (bit u6_rmw_r_0 0))) (bit u6_read_go_r1_0 0)))))
[101]    (= u5_wb_wait_1 (bool-to-bv (and (or (and (bit wb_cyc_i_0 0) (and (and (=> (bit u6_rmw_en_0 0) (=> (bit wb_stb_i_0 0) (=> (bit wb_cyc_i_0 0) (=> (bit wb_we_i_0 0) (bit u6_wr_hold_0 0))))) (not (bit u6_rmw_r_0 0))) (bit u6_read_go_r1_0 0))) (and (=> (bit wb_stb_i_0 0) (and (bit wb_we_i_0 0) (bit wb_stb_i_0 0))) (and (bit wb_cyc_i_0 0) (and (and (=> (bit u6_rmw_en_0 0) (=> (bit wb_stb_i_0 0) (=> (bit wb_cyc_i_0 0) (=> (bit wb_we_i_0 0) (bit u6_wr_hold_0 0))))) (not (bit u6_rmw_r_0 0))) (bit u6_write_go_r1_0 0))))) (and (not (bit wb_stb_i_0 0)) (bit wb_cyc_i_0 0)))))
[100]    (= u5_wb_write_go_1 (bool-to-bv (and (=> (bit wb_stb_i_0 0) (and (bit wb_we_i_0 0) (bit wb_stb_i_0 0))) (and (bit wb_cyc_i_0 0) (and (and (=> (bit u6_rmw_en_0 0) (=> (bit wb_stb_i_0 0) (=> (bit wb_cyc_i_0 0) (=> (bit wb_we_i_0 0) (bit u6_wr_hold_0 0))))) (not (bit u6_rmw_r_0 0))) (bit u6_write_go_r1_0 0))))))
[112]    (= u6_rmw_1 (bool-to-bv (or (and (and (bit wb_stb_i_0 0) (and (bit wb_cyc_i_0 0) (and (bit wb_we_i_0 0) (not (bit u6_wr_hold_0 0))))) (bit u6_rmw_en_0 0)) (bit u6_rmw_r_0 0))))
[109]    (= u6_wb_ack_o_0 wb_ack_o_1)
[111]    (= u6_wb_data_o_0 wb_data_o_1)
[110]    (= u6_wb_err_0 wb_err_o_1)
[117]    (= mc_addr_pad_o_1 u7_mc_addr_0)
[127]    (= mc_adsc_pad_o__1 u7_mc_adsc__0)
[128]    (= mc_adv_pad_o__1 u7_mc_adv__0)
[116]    (= mc_bg_pad_o_1 u7_mc_bg_0)
[130]    (= mc_coe_pad_coe_o_1 u7_mc_c_oe_0)
[124]    (= mc_cas_pad_o__1 u7_mc_cas__0)
[ 75]    (= mc_cs_pad_o__1 (bool-to-bv (bit u7_mc_cs_0_0 0) (bit u7_mc_cs_1_0 0) (bit u7_mc_cs_2_0 0) (bit u7_mc_cs_3_0 0) (bit u7_mc_cs_4_0 0) (bit u7_mc_cs_5_0 0) (bit u7_mc_cs_6_0 0) (bit u7_mc_cs_7_0 0)))
[ 77]    (= u7_mc_cs__1 (bool-to-bv (bit u7_mc_cs_0_0 0) (bit u7_mc_cs_1_0 0) (bit u7_mc_cs_2_0 0) (bit u7_mc_cs_3_0 0) (bit u7_mc_cs_4_0 0) (bit u7_mc_cs_5_0 0) (bit u7_mc_cs_6_0 0) (bit u7_mc_cs_7_0 0)))
[118]    (= mc_data_pad_o_1 u7_mc_data_o_0)
[120]    (= mc_doe_pad_doe_o_1 u7_mc_data_oe_0)
[119]    (= mc_dp_pad_o_1 u7_mc_dp_o_0)
[121]    (= mc_dqm_pad_o_1 u7_mc_dqm_0)
[122]    (= mc_oe_pad_o__1 u7_mc_oe__0)
[125]    (= mc_ras_pad_o__1 u7_mc_ras__0)
[115]    (= mc_rp_pad_o__1 u7_mc_rp_0)
[123]    (= mc_we_pad_o__1 u7_mc_we__0)
[129]    (= mc_zz_pad_o_1 u7_mc_zz_o_0)
[ 95]    (= u3_wb_we_i_1 wb_we_i_0)
[ 98]    (= u5_wb_we_i_1 wb_we_i_0)
[108]    (= u6_wb_we_i_1 wb_we_i_0)
[106]    (= u6_wb_cyc_i_1 wb_cyc_i_0)
[ 97]    (= u5_wb_stb_i_1 wb_stb_i_0)
[107]    (= u6_wb_stb_i_1 wb_stb_i_0)
[595]    (= 0b0000 (bv-concat (bv-extract 6 7 u1_csc_1) (bv-extract 4 5 u1_csc_1)))
[596]    (= u1_page_size_1 0b01000000000)
[470]    (and (not (bit u1_csc_1 1)) (and (not (bit u1_csc_1 2)) (not (bit u1_csc_1 3))))
[472]    (= u1_mc_addr_d_2 (bv-concat (ite (=> (or (bit u5_lmr_ack_0 0) (bit u5_init_ack_1 0)) (bit u5_temp_cs_1 1)) (ite (= u5_row_sel_1 0b1) u1_row_adr_0 (bool-to-bv (bit u1_col_adr_0 0) (bit u1_col_adr_0 1) (bit u1_col_adr_0 2) (bit u1_col_adr_0 3) (bit u1_col_adr_0 4) (bit u1_col_adr_0 5) (bit u1_col_adr_0 6) (bit u1_col_adr_0 7) (bit u1_col_adr_0 8) (bit u1_col_adr_0 9) (bit u5_cmd_a10_1 0) false false)) (bv-extract 0 12 u1_tms_1)) u1_bank_adr_0 0b000000000))
[1166]    (= u5_next_state_2 u5_state_0)
[1167]    (= 0b0 u5_cnt_next_2)
[1168]    (= u5_cmd_2 0b0111)
[1169]    (= u5_ap_en_0 u5_cmd_a10_2)
[1170]    (= 0b0 u5_oe_d_2)
[1171]    (= 0b0 u5_data_oe_d_2)
[1172]    (= u5_cke_d_2 0b1)
[1173]    (= u5_cke_rd_2 0b1)
[1174]    (= 0b0 u5_mc_adsc_2)
[1175]    (= 0b0 u5_mc_adv_2)
[1176]    (= 0b0 u5_bank_set_2)
[1177]    (= 0b0 u5_bank_clr_2)
[1178]    (= 0b0 u5_bank_clr_all_2)
[1179]    (= 0b0 u5_burst_cnt_ld_2)
[1180]    (= 0b0 u5_burst_cnt_ld_4_2)
[1181]    (= 0b0 u5_tmr_ld_trp_2)
[1182]    (= 0b0 u5_tmr_ld_trcd_2)
[1183]    (= 0b0 u5_tmr_ld_tcl_2)
[1184]    (= 0b0 u5_tmr_ld_trfc_2)
[1185]    (= 0b0 u5_tmr_ld_twr_2)
[1186]    (= 0b0 u5_tmr_ld_txsr_2)
[1187]    (= 0b0 u5_tmr_ld_trdv_2)
[1188]    (= 0b0 u5_tmr_ld_trdz_2)
[1189]    (= 0b0 u5_tmr_ld_twr2_2)
[1190]    (= 0b0 u5_tmr_ld_tavav_2)
[1191]    (= 0b0 u5_tmr2_ld_trdv_2)
[1192]    (= 0b0 u5_tmr2_ld_trdz_2)
[1193]    (= 0b0 u5_tmr2_ld_twpw_2)
[1194]    (= 0b0 u5_tmr2_ld_twd_2)
[1195]    (= 0b0 u5_tmr2_ld_twwd_2)
[1196]    (= 0b0 u5_tmr2_ld_tsrdv_2)
[1197]    (= 0b0 u5_tmr2_ld_tscsto_2)
[1198]    (= 0b0 u5_mem_ack_d_2)
[1199]    (= 0b0 u5_err_d_2)
[1200]    (= 0b0 u5_rfr_ack_d_2)
[1201]    (= 0b0 u5_lmr_ack_d_2)
[1202]    (= 0b0 u5_init_ack_2)
[1203]    (= 0b0 u5_ir_cnt_dec_2)
[1204]    (= 0b0 u5_ir_cnt_ld_2)
[1205]    (= 0b0 u5_row_sel_2)
[1206]    (= 0b0 u5_cs_le_d_2)
[1207]    (= 0b0 u5_wr_clr_2)
[1208]    (= 0b0 u5_wr_set_2)
[1209]    (= 0b0 u5_wb_cycle_set_2)
[1210]    (= 0b0 u5_dv_2)
[1211]    (= 0b0 u5_suspended_d_2)
[1212]    (= 0b0 u5_susp_sel_set_2)
[1213]    (= 0b0 u5_susp_sel_clr_2)
[1214]    (= 0b0 u5_mc_bg_2)
[1215]    (= 0b0 u5_next_adr_2)
[1216]    (= 0b0 u5_pack_le0_d_2)
[1217]    (= 0b0 u5_pack_le1_d_2)
[1218]    (= 0b0 u5_pack_le2_d_2)
[1219]    (= u5_mc_c_oe_d_2 0b1)
[1123]    (= 0b111 (bv-extract 0 2 u5_tms_x_1))
[1124]    (= u1_page_size_1 u5_burst_val_2)
[1166]    (= u5_next_state_3 u5_state_0)
[1167]    (= 0b0 u5_cnt_next_3)
[1168]    (= u5_cmd_3 0b0111)
[1169]    (= u5_ap_en_0 u5_cmd_a10_3)
[1170]    (= 0b0 u5_oe_d_3)
[1171]    (= 0b0 u5_data_oe_d_3)
[1172]    (= u5_cke_d_3 0b1)
[1173]    (= u5_cke_rd_3 0b1)
[1174]    (= 0b0 u5_mc_adsc_3)
[1175]    (= 0b0 u5_mc_adv_3)
[1176]    (= 0b0 u5_bank_set_3)
[1177]    (= 0b0 u5_bank_clr_3)
[1178]    (= 0b0 u5_bank_clr_all_3)
[1179]    (= 0b0 u5_burst_cnt_ld_3)
[1180]    (= 0b0 u5_burst_cnt_ld_4_3)
[1181]    (= 0b0 u5_tmr_ld_trp_3)
[1182]    (= 0b0 u5_tmr_ld_trcd_3)
[1183]    (= 0b0 u5_tmr_ld_tcl_3)
[1184]    (= 0b0 u5_tmr_ld_trfc_3)
[1185]    (= 0b0 u5_tmr_ld_twr_3)
[1186]    (= 0b0 u5_tmr_ld_txsr_3)
[1187]    (= 0b0 u5_tmr_ld_trdv_3)
[1188]    (= 0b0 u5_tmr_ld_trdz_3)
[1189]    (= 0b0 u5_tmr_ld_twr2_3)
[1190]    (= 0b0 u5_tmr_ld_tavav_3)
[1191]    (= 0b0 u5_tmr2_ld_trdv_3)
[1192]    (= 0b0 u5_tmr2_ld_trdz_3)
[1193]    (= 0b0 u5_tmr2_ld_twpw_3)
[1194]    (= 0b0 u5_tmr2_ld_twd_3)
[1195]    (= 0b0 u5_tmr2_ld_twwd_3)
[1196]    (= 0b0 u5_tmr2_ld_tsrdv_3)
[1197]    (= 0b0 u5_tmr2_ld_tscsto_3)
[1198]    (= 0b0 u5_mem_ack_d_3)
[1199]    (= 0b0 u5_err_d_3)
[1200]    (= 0b0 u5_rfr_ack_d_3)
[1201]    (= 0b0 u5_lmr_ack_d_3)
[1202]    (= 0b0 u5_init_ack_3)
[1203]    (= 0b0 u5_ir_cnt_dec_3)
[1204]    (= 0b0 u5_ir_cnt_ld_3)
[1205]    (= 0b0 u5_row_sel_3)
[1206]    (= 0b0 u5_cs_le_d_3)
[1207]    (= 0b0 u5_wr_clr_3)
[1208]    (= 0b0 u5_wr_set_3)
[1209]    (= 0b0 u5_wb_cycle_set_3)
[1210]    (= 0b0 u5_dv_3)
[1211]    (= 0b0 u5_suspended_d_3)
[1212]    (= 0b0 u5_susp_sel_set_3)
[1213]    (= 0b0 u5_susp_sel_clr_3)
[1214]    (= 0b0 u5_mc_bg_3)
[1215]    (= 0b0 u5_next_adr_3)
[1216]    (= 0b0 u5_pack_le0_d_3)
[1217]    (= 0b0 u5_pack_le1_d_3)
[1218]    (= 0b0 u5_pack_le2_d_3)
[1219]    (= u5_mc_c_oe_d_3 0b1)
[907]    (= 0b0 u5_rsts_0)
[909]    (= u5_mc_le_1 (bool-to-bv (not (bit u5_mc_le_0 0))))
[1904]    (= 0b0 u6_wb_err_1)
[1900]    (= 0b0 u6_wb_ack_o_1)
[1894]    (= 0b0 u6_wr_hold_1)
[1885]    (= 0b0 u6_wb_first_r_1)
[1881]    (= 0b0 u6_write_go_r_1)
[1877]    (= 0b0 u6_write_go_r1_1)
[1873]    (= 0b0 u6_read_go_r_1)
[1869]    (= 0b0 u6_read_go_r1_1)
[1865]    (= 0b0 u6_rmw_r_1)
[1856]    (= 0b0 u6_rmw_en_1)
[1164]    (= u5_state_1 0b000000000000000000000000000000000000000000000000000000000000000001)
[1155]    (= 0b0 u5_wb_stb_first_1)
[1149]    (= 0b0 u5_dv_r_1)
[1142]    (= 0b0 u5_ap_en_1)
[1136]    (= 0b0 u5_burst_fp_1)
[1106]    (= 0b0 u5_tmr_done_1)
[1070]    (= u5_timer_1 0b11111010)
[1066]    (= 0b0 u5_tmr2_done_1)
[1033]    (= 0b0 u5_susp_sel_r_1)
[1029]    (= 0b0 u5_rfr_ack_r_1)
[1025]    (= 0b0 u5_suspended_1)
[1021]    (= 0b0 u5_resume_req_r_1)
[1017]    (= 0b0 u5_susp_req_r_1)
[1004]    (= 0b0000 u5_ack_cnt_1)
[1000]    (= 0b0 u5_no_wb_cycle_1)
[991]    (= 0b0 u5_wb_cycle_1)
[982]    (= 0b0 u5_wr_cycle_1)
[978]    (= 0b0 u5_lookup_ready2_1)
[974]    (= 0b0 u5_lookup_ready1_1)
[963]    (= 0b0 u5_data_oe_1)
[959]    (= 0b0 u5_data_oe_r2_1)
[955]    (= 0b0 u5_data_oe_r_1)
[951]    (= u5_oe__1 0b1)
[945]    (= 0b0 u5_cmd_asserted2_1)
[939]    (= 0b0 u5_cmd_asserted_1)
[935]    (= u5_cmd_del_1 0b0111)
[931]    (= u5_cmd_r_1 0b0111)
[927]    (= 0b0 u5_mem_ack_r_1)
[921]    (= 0b0 u5_mc_adv_r_1)
[915]    (= 0b0 u5_mc_adv_r1_1)
[904]    (= 0b0 u5_mc_c_oe_1)
[900]    (= u5_rsts_1 0b1)
[883]    (= 0b0 u4_rfr_req_1)
[858]    (= 0b00000000 u4_rfr_cnt_1)
[854]    (= 0b0 u4_rfr_ce_1)
[850]    (= 0b0 u4_rfr_early_1)
[841]    (= 0b00000000 u4_ps_cnt_1)
[837]    (= 0b0 u4_rfr_en_1)
[783]    (= u3_u0_wr_adr_1 0b0001)
[774]    (= u3_u0_rd_adr_1 0b0001)
[730]    (= 0b0 u2_u1_bank3_open_1)
[718]    (= 0b0 u2_u1_bank2_open_1)
[706]    (= 0b0 u2_u1_bank1_open_1)
[694]    (= 0b0 u2_u1_bank0_open_1)
[654]    (= 0b0 u2_u0_bank3_open_1)
[642]    (= 0b0 u2_u0_bank2_open_1)
[630]    (= 0b0 u2_u0_bank1_open_1)
[618]    (= 0b0 u2_u0_bank0_open_1)
[466]    (= 0b0 u0_u1_inited_1)
[457]    (= 0b0 u0_u1_init_req_1)
[453]    (= 0b0 u0_u1_init_req_we_1)
[444]    (= 0b0 u0_u1_lmr_req_1)
[440]    (= 0b0 u0_u1_lmr_req_we_1)
[423]    (= u0_u1_rst_r2_1 0b1)
[419]    (= u0_u1_rst_r1_1 0b1)
[413]    (= 0b0 u0_u0_inited_1)
[404]    (= 0b0 u0_u0_init_req_1)
[400]    (= 0b0 u0_u0_init_req_we_1)
[391]    (= 0b0 u0_u0_lmr_req_1)
[387]    (= 0b0 u0_u0_lmr_req_we_1)
[370]    (= u0_u0_rst_r2_1 0b1)
[366]    (= u0_u0_rst_r1_1 0b1)
[362]    (= 0b0 u0_lmr_req_1)
[358]    (= 0b0 u0_init_req_1)
[354]    (= 0b0 u0_sreq_cs_le_1)
[348]    (= 0b00000000 u0_spec_req_cs_1)
[319]    (= u0_sp_tms_1 0b11111111111111111111111111111111)
[292]    (= 0b00000000000000000000000000000000 u0_sp_csc_1)
[265]    (= u0_tms_1 0b11111111111111111111111111111111)
[238]    (= 0b00000000000000000000000000000000 u0_csc_1)
[229]    (= 0b0 u0_wp_err_1)
[223]    (= 0b00000000 u0_cs_1)
[215]    (= u0_rst_r3_1 0b1)
[211]    (= u0_rst_r2_1 0b1)
[207]    (= u0_rst_r1_1 0b1)
[201]    (= u0_csc_mask_r_1 0b11111111111)
[195]    (= 0b0 u0_trig_1)
[189]    (= 0b00000000000 u0_csr_r_1)
[183]    (= 0b00000000 u0_csr_tj_val_1)
[177]    (= 0b00000000 u0_csr_r2_1)
[173]    (= 0b0 u0_rf_we_1)
[1925]    (= u7_mc_dqm_r_0 u7_mc_dqm_r2_1)
[1923]    (or (not (bit wb_stb_i_0 0)) (not (bit wb_cyc_i_0 0)))
[1906]    (= u6_wb_data_o_1 (ite (or (bit wb_addr_i_0 29) (or (bit wb_addr_i_0 30) (bit wb_addr_i_0 31))) u0_rf_dout_0 u3_wb_data_o_1))
[1152]    (= u5_wb_write_go_r_1 u6_wb_write_go_0)
[1151]    (= u5_cmd_a10_3 u5_cmd_a10_r_1)
[1146]    (= u5_burst_act_rd_1 (bool-to-bv (or (or (or (bit u5_burst_cnt_0 0) (bit u5_burst_cnt_0 1)) (or (bit u5_burst_cnt_0 2) (or (bit u5_burst_cnt_0 3) (bit u5_burst_cnt_0 4)))) (or (or (bit u5_burst_cnt_0 5) (or (bit u5_burst_cnt_0 6) (bit u5_burst_cnt_0 7))) (or (bit u5_burst_cnt_0 8) (or (bit u5_burst_cnt_0 9) (bit u5_burst_cnt_0 10)))))))
[1126]    (= 0b0 u5_burst_cnt_ld_4_3)
[1129]    (= 0b0 u5_burst_cnt_ld_3)
[1132]    (= 0b0 (ite (= u5_wr_cycle_0 0b1) u5_mem_ack_d_3 u5_dv_3))
[1114]    (= u5_ir_cnt_done_1 (bool-to-bv (and (and (not (bit u5_ir_cnt_0 0)) (not (bit u5_ir_cnt_0 1))) (and (not (bit u5_ir_cnt_0 2)) (not (bit u5_ir_cnt_0 3))))))
[1109]    (= 0b0 u5_ir_cnt_ld_3)
[1112]    (= 0b0 u5_ir_cnt_dec_3)
[1041]    (= 0b0 u5_tmr2_ld_tscsto_3)
[1044]    (= 0b0 u5_tmr2_ld_tsrdv_3)
[1047]    (= 0b0 u5_tmr2_ld_twpw_3)
[1050]    (= 0b0 u5_tmr2_ld_twd_3)
[1053]    (= 0b0 u5_tmr2_ld_twwd_3)
[1056]    (= 0b0 u5_tmr2_ld_trdz_3)
[1059]    (= 0b0 u5_tmr2_ld_trdv_3)
[1062]    (and (and (and (not (bit u5_timer2_0 0)) (not (bit u5_timer2_0 1))) (and (not (bit u5_timer2_0 2)) (not (bit u5_timer2_0 3)))) (and (and (not (bit u5_timer2_0 4)) (not (bit u5_timer2_0 5))) (and (not (bit u5_timer2_0 6)) (and (not (bit u5_timer2_0 7)) (not (bit u5_timer2_0 8))))))
[1014]    (= u5_cnt_1 u5_cnt_next_3)
[971]    (= u5_wb_wait_r_1 u5_wb_wait_r2_0)
[970]    (= u5_wb_wait_r2_1 u6_wb_wait_0)
[969]    (= u5_cke_o_del_1 u5_cke_o_r2_0)
[968]    (= u5_cke_o_r1_0 u5_cke_o_r2_1)
[967]    (= u5_cke__0 u5_cke_o_r1_1)
[966]    (= u5_cke__1 (bool-to-bv (and (bit u5_cke_r_0 0) (bit u5_cke_rd_3 0))))
[965]    (= u5_cke_d_3 u5_cke_r_1)
[912]    (= u5_pack_le2_1 u5_pack_le2_d_3)
[911]    (= u5_pack_le1_1 u5_pack_le1_d_3)
[910]    (= u5_pack_le0_1 u5_pack_le0_d_3)
[893]    (= u5_cs_le_1 u5_cs_le_d_3)
[892]    (= u5_cs_le_0 u5_cs_le_r1_1)
[891]    (= u5_cs_le_r_1 u5_cs_le_r1_0)
[890]    (= u5_lmr_ack_1 u5_lmr_ack_d_3)
[865]    (= 0b000 (bv-extract 8 10 u0_csr_r_0))
[866]    (= u4_rfr_clr_1 (bool-to-bv (and (bit u4_rfr_cnt_0 0) (bit u4_rfr_early_0 0))))
[833]    (and (and (not (bit u0_csc_0 1)) (and (not (bit u0_csc_0 2)) (not (bit u0_csc_0 3)))) (not (bit mem_ack_r_0 0)))
[823]    (= 0b0 u5_pack_le2_0)
[817]    (=> (bit u5_pack_le1_0 0) (or (bit u0_csc_0 4) (bit u0_csc_0 5)))
[820]    (=> (bit u5_pack_le0_0 0) (=> (bit u0_csc_0 4) (bit u0_csc_0 5)))
[814]    (= 0b0 u5_pack_le0_0)
[811]    (and (and (not (bit u0_csc_0 1)) (and (not (bit u0_csc_0 2)) (not (bit u0_csc_0 3)))) (not (bit mem_ack_r_0 0)))
[800]    (or (not (bit u3_u0_wr_adr_0 3)) (not (bit u5_dv_3 0)))
[797]    (or (not (bit u5_dv_3 0)) (not (bit u3_u0_wr_adr_0 2)))
[794]    (or (not (bit u5_dv_3 0)) (not (bit u3_u0_wr_adr_0 1)))
[791]    (or (not (bit u5_dv_3 0)) (not (bit u3_u0_wr_adr_0 0)))
[758]    (or (or (not (bit u2_cs_1 1)) (not (bit u5_bank_set_3 0))) (or (not (bit u1_bank_adr_0 0)) (not (bit u1_bank_adr_0 1))))
[755]    (=> (and (bit u2_cs_1 1) (bit u5_bank_set_3 0)) (=> (bit u1_bank_adr_0 1) (bit u1_bank_adr_0 0)))
[752]    (=> (and (bit u2_cs_1 1) (bit u5_bank_set_3 0)) (=> (bit u1_bank_adr_0 0) (bit u1_bank_adr_0 1)))
[749]    (=> (and (bit u2_cs_1 1) (bit u5_bank_set_3 0)) (or (bit u1_bank_adr_0 0) (bit u1_bank_adr_0 1)))
[682]    (or (or (not (bit u1_bank_adr_0 0)) (not (bit u1_bank_adr_0 1))) (or (not (bit u5_bank_set_3 0)) (not (bit u2_cs_1 0))))
[679]    (=> (and (bit u5_bank_set_3 0) (bit u2_cs_1 0)) (=> (bit u1_bank_adr_0 1) (bit u1_bank_adr_0 0)))
[676]    (=> (and (bit u5_bank_set_3 0) (bit u2_cs_1 0)) (=> (bit u1_bank_adr_0 0) (bit u1_bank_adr_0 1)))
[673]    (=> (and (bit u5_bank_set_3 0) (bit u2_cs_1 0)) (or (bit u1_bank_adr_0 0) (bit u1_bank_adr_0 1)))
[615]    (= u2_any_bank_open_1 (bool-to-bv (or (and (bit u2_cs_1 7) (bit u2_u7_any_bank_open_1 0)) (or (and (bit u2_cs_1 6) (bit u2_u6_any_bank_open_1 0)) (or (and (bit u2_cs_1 5) (bit u2_u5_any_bank_open_1 0)) (or (and (bit u2_cs_1 4) (bit u2_u4_any_bank_open_1 0)) (or (and (bit u2_cs_1 3) (bit u2_u3_any_bank_open_1 0)) (=> (and (or (not (bit u2_cs_1 1)) (not (bit u2_u1_any_bank_open_1 0))) (or (not (bit u2_cs_1 0)) (not (bit u2_u0_any_bank_open_1 0)))) (and (bit u2_cs_1 2) (bit u2_u2_any_bank_open_1 0))))))))))
[614]    (= u2_row_same_1 (bool-to-bv (or (and (bit u2_cs_1 7) (bit u2_u7_row_same_1 0)) (or (and (bit u2_cs_1 6) (bit u2_u6_row_same_1 0)) (or (and (bit u2_cs_1 5) (bit u2_u5_row_same_1 0)) (or (and (bit u2_cs_1 4) (bit u2_u4_row_same_1 0)) (or (and (bit u2_cs_1 3) (bit u2_u3_row_same_1 0)) (=> (and (or (not (bit u2_cs_1 1)) (not (bit u2_u1_row_same_1 0))) (or (not (bit u2_cs_1 0)) (not (bit u2_u0_row_same_1 0)))) (and (bit u2_cs_1 2) (bit u2_u2_row_same_1 0))))))))))
[613]    (= u2_bank_open_1 (bool-to-bv (or (and (bit u2_cs_1 7) (bit u2_u7_bank_open_1 0)) (or (and (bit u2_cs_1 6) (bit u2_u6_bank_open_1 0)) (or (and (bit u2_cs_1 5) (bit u2_u5_bank_open_1 0)) (or (and (bit u2_cs_1 4) (bit u2_u4_bank_open_1 0)) (or (and (bit u2_cs_1 3) (bit u2_u3_bank_open_1 0)) (=> (and (or (not (bit u2_cs_1 1)) (not (bit u2_u1_bank_open_1 0))) (or (not (bit u2_cs_1 0)) (not (bit u2_u0_bank_open_1 0)))) (and (bit u2_cs_1 2) (bit u2_u2_bank_open_1 0))))))))))
[556]    (= 0b0 u5_cs_le_0)
[516]    (= 0b0 u5_cs_le_0)
[496]    (= 0b0 (ite (= u5_wr_cycle_0 0b1) mem_ack_r_0 wb_stb_i_0))
[485]    (and (not (bit wb_we_i_0 0)) (not (bit u5_cs_le_0 0)))
[493]    (= 0b0 u5_next_adr_3)
[482]    (= 0b0 wb_stb_i_0)
[480]    (= u1_u0_out_r_1 (bv-add (bv-concat 0b1 (bv-extract 0 10 u1_u0_tmp_zeros_1) 0b0) (bv-zero-extend (bv-extract 0 11 u1_u0_inc_in_1) 1)))
[433]    (= 0b0 u0_u1_rst_r2_0)
[436]    (=> (bit u0_u1_addr_r_0 2) (=> (bit u0_rf_we_0 0) (=> (and (bit u0_u1_addr_r_0 3) (bit u0_u1_addr_r_0 4)) (or (bit u0_u1_addr_r_0 5) (bit u0_u1_addr_r_0 6)))))
[427]    (= 0b0 u0_u1_rst_r2_0)
[430]    (or (bit u0_u1_addr_r_0 2) (=> (bit u0_rf_we_0 0) (=> (and (bit u0_u1_addr_r_0 3) (bit u0_u1_addr_r_0 4)) (or (bit u0_u1_addr_r_0 5) (bit u0_u1_addr_r_0 6)))))
[425]    (= u0_u1_addr_r_1 (bv-extract 0 6 wb_addr_i_0))
[380]    (= 0b0 u0_u0_rst_r2_0)
[383]    (=> (bit u0_u0_addr_r_0 2) (=> (bit u0_rf_we_0 0) (or (=> (bit u0_u0_addr_r_0 4) (bit u0_u0_addr_r_0 3)) (or (bit u0_u0_addr_r_0 5) (bit u0_u0_addr_r_0 6)))))
[374]    (= 0b0 u0_u0_rst_r2_0)
[377]    (or (bit u0_u0_addr_r_0 2) (=> (bit u0_rf_we_0 0) (or (=> (bit u0_u0_addr_r_0 4) (bit u0_u0_addr_r_0 3)) (or (bit u0_u0_addr_r_0 5) (bit u0_u0_addr_r_0 6)))))
[372]    (= u0_u0_addr_r_1 (bv-extract 0 6 wb_addr_i_0))
[345]    (= u0_lmr_ack_r_1 u5_lmr_ack_0)
[344]    (= u0_init_ack_r_1 u5_init_ack_3)
[220]    (= u0_wb_ack_o_1 (bool-to-bv (and (not (bit u0_wb_ack_o_0 0)) (and (bit wb_stb_i_0 0) (and (bit wb_cyc_i_0 0) (and (bit wb_addr_i_0 29) (and (bit wb_addr_i_0 30) (not (bit wb_addr_i_0 31)))))))))
[218]    (= 0b0 u0_rst_r3_0)
[170]    (= u0_wb_addr_r_1 (bv-extract 0 6 wb_addr_i_0))
[131]    (= mem_ack_r_1 u5_mem_ack_0)
[1966]    (= u7_mc_cs_7_1 0b1)
[1962]    (= u7_mc_cs_6_1 0b1)
[1958]    (= u7_mc_cs_5_1 0b1)
[1954]    (= u7_mc_cs_4_1 0b1)
[1950]    (= u7_mc_cs_3_1 0b1)
[1946]    (= u7_mc_cs_2_1 0b1)
[1942]    (= u7_mc_cs_1_1 0b1)
[1938]    (= u7_mc_cs_0_1 0b1)
[1929]    (= u7_mc_oe__1 0b1)
[1917]    (= 0b0 u7_mc_data_oe_1)
[896]    (= u5_rsts1_1 0b1)
[1166]    (= u5_next_state_4 u5_state_1)
[1167]    (= 0b0 u5_cnt_next_4)
[1168]    (= u5_cmd_4 0b0111)
[1169]    (= u5_ap_en_1 u5_cmd_a10_4)
[1170]    (= 0b0 u5_oe_d_4)
[1171]    (= 0b0 u5_data_oe_d_4)
[1172]    (= u5_cke_d_4 0b1)
[1173]    (= u5_cke_rd_4 0b1)
[1174]    (= 0b0 u5_mc_adsc_4)
[1175]    (= 0b0 u5_mc_adv_4)
[1176]    (= 0b0 u5_bank_set_4)
[1177]    (= 0b0 u5_bank_clr_4)
[1178]    (= 0b0 u5_bank_clr_all_4)
[1179]    (= 0b0 u5_burst_cnt_ld_4)
[1180]    (= 0b0 u5_burst_cnt_ld_4_4)
[1181]    (= 0b0 u5_tmr_ld_trp_4)
[1182]    (= 0b0 u5_tmr_ld_trcd_4)
[1183]    (= 0b0 u5_tmr_ld_tcl_4)
[1184]    (= 0b0 u5_tmr_ld_trfc_4)
[1185]    (= 0b0 u5_tmr_ld_twr_4)
[1186]    (= 0b0 u5_tmr_ld_txsr_4)
[1187]    (= 0b0 u5_tmr_ld_trdv_4)
[1188]    (= 0b0 u5_tmr_ld_trdz_4)
[1189]    (= 0b0 u5_tmr_ld_twr2_4)
[1190]    (= 0b0 u5_tmr_ld_tavav_4)
[1191]    (= 0b0 u5_tmr2_ld_trdv_4)
[1192]    (= 0b0 u5_tmr2_ld_trdz_4)
[1193]    (= 0b0 u5_tmr2_ld_twpw_4)
[1194]    (= 0b0 u5_tmr2_ld_twd_4)
[1195]    (= 0b0 u5_tmr2_ld_twwd_4)
[1196]    (= 0b0 u5_tmr2_ld_tsrdv_4)
[1197]    (= 0b0 u5_tmr2_ld_tscsto_4)
[1198]    (= 0b0 u5_mem_ack_d_4)
[1199]    (= 0b0 u5_err_d_4)
[1200]    (= 0b0 u5_rfr_ack_d_4)
[1201]    (= 0b0 u5_lmr_ack_d_4)
[1202]    (= 0b0 u5_init_ack_4)
[1203]    (= 0b0 u5_ir_cnt_dec_4)
[1204]    (= 0b0 u5_ir_cnt_ld_4)
[1205]    (= 0b0 u5_row_sel_4)
[1206]    (= 0b0 u5_cs_le_d_4)
[1207]    (= 0b0 u5_wr_clr_4)
[1208]    (= 0b0 u5_wr_set_4)
[1209]    (= 0b0 u5_wb_cycle_set_4)
[1210]    (= 0b0 u5_dv_4)
[1211]    (= 0b0 u5_suspended_d_4)
[1212]    (= 0b0 u5_susp_sel_set_4)
[1213]    (= 0b0 u5_susp_sel_clr_4)
[1214]    (= 0b0 u5_mc_bg_4)
[1215]    (= 0b0 u5_next_adr_4)
[1216]    (= 0b0 u5_pack_le0_d_4)
[1217]    (= 0b0 u5_pack_le1_d_4)
[1218]    (= 0b0 u5_pack_le2_d_4)
[1219]    (= u5_mc_c_oe_d_4 0b1)
[1220]    (= u5_state_1 0b000000000000000000000000000000000000000000000000000000000000000001)
[1222]    (= 0b0 u5_tmr_done_1)
[ 61]    (= u5_temp_cs_2 (ite (= u5_wr_cycle_1 0b1) u5_cmd_del_1 u5_cmd_4))
[906]    (= u5_rsts_1 0b1)
[908]    (= 0b0 u5_mc_le_2)
[802]    (= u3_u0_rd_adr_1 0b0001)
[803]    (= u3_u0_dout_1 u3_u0_r0_0)
[ 72]    (= u5_tms_2 (ite (or (bit u5_lmr_ack_1 0) (bit u5_init_ack_4 0)) u0_sp_tms_1 u0_tms_1))
[ 67]    (= u1_tms_2 (ite (or (bit u5_lmr_ack_1 0) (bit u5_init_ack_4 0)) u0_sp_tms_1 u0_tms_1))
[ 74]    (= u5_tms_x_2 (ite (=> (bit u5_mc_c_oe_1 0) (or (or (bit u5_rfr_ack_d_4 0) (bit u5_rfr_ack_r_1 0)) (bit u5_susp_sel_r_1 0))) 0b11111111111111111111111111111111 (ite (or (bit u5_lmr_ack_1 0) (bit u5_init_ack_4 0)) u0_sp_tms_1 u0_tms_1)))
[ 65]    (= u0_u1_csc_mask_2 (bv-zero-extend u0_csc_mask_r_1 21))
[ 64]    (= u0_u0_csc_mask_2 (bv-zero-extend u0_csc_mask_r_1 21))
[470]    (and (not (bit u1_csc_1 1)) (and (not (bit u1_csc_1 2)) (not (bit u1_csc_1 3))))
[472]    (= u1_mc_addr_d_3 (bv-concat (ite (=> (or (bit u5_lmr_ack_1 0) (bit u5_init_ack_4 0)) (bit u5_temp_cs_2 1)) (ite (= u5_row_sel_4 0b1) u1_row_adr_0 (bool-to-bv (bit u1_col_adr_0 0) (bit u1_col_adr_0 1) (bit u1_col_adr_0 2) (bit u1_col_adr_0 3) (bit u1_col_adr_0 4) (bit u1_col_adr_0 5) (bit u1_col_adr_0 6) (bit u1_col_adr_0 7) (bit u1_col_adr_0 8) (bit u1_col_adr_0 9) (bit u5_cmd_a10_4 0) false false)) (bv-extract 0 12 u1_tms_2)) u1_bank_adr_0 0b000000000))
[595]    (= 0b0000 (bv-concat (bv-extract 6 7 u1_csc_1) (bv-extract 4 5 u1_csc_1)))
[596]    (= u1_page_size_2 0b01000000000)
[664]    (= u1_bank_adr_0 0b00)
[665]    (= u2_u0_bank0_open_1 u2_u0_bank_open_2)
[684]    (= u1_bank_adr_0 0b00)
[685]    (= u2_u0_row_same_2 (bool-to-bv (and (and (and (= (bit u2_u0_b0_last_row_0 0) (bit u1_row_adr_0 0)) (and (= (bit u2_u0_b0_last_row_0 1) (bit u1_row_adr_0 1)) (= (bit u2_u0_b0_last_row_0 2) (bit u1_row_adr_0 2)))) (and (= (bit u2_u0_b0_last_row_0 3) (bit u1_row_adr_0 3)) (and (= (bit u2_u0_b0_last_row_0 4) (bit u1_row_adr_0 4)) (= (bit u2_u0_b0_last_row_0 5) (bit u1_row_adr_0 5))))) (and (and (= (bit u2_u0_b0_last_row_0 6) (bit u1_row_adr_0 6)) (and (= (bit u2_u0_b0_last_row_0 7) (bit u1_row_adr_0 7)) (= (bit u2_u0_b0_last_row_0 8) (bit u1_row_adr_0 8)))) (and (and (= (bit u2_u0_b0_last_row_0 9) (bit u1_row_adr_0 9)) (= (bit u2_u0_b0_last_row_0 10) (bit u1_row_adr_0 10))) (and (= (bit u2_u0_b0_last_row_0 11) (bit u1_row_adr_0 11)) (= (bit u2_u0_b0_last_row_0 12) (bit u1_row_adr_0 12))))))))
[740]    (= u1_bank_adr_0 0b00)
[741]    (= u2_u1_bank0_open_1 u2_u1_bank_open_2)
[760]    (= u1_bank_adr_0 0b00)
[761]    (= u2_u1_row_same_2 (bool-to-bv (and (and (and (= (bit u1_row_adr_0 0) (bit u2_u1_b0_last_row_0 0)) (and (= (bit u1_row_adr_0 1) (bit u2_u1_b0_last_row_0 1)) (= (bit u1_row_adr_0 2) (bit u2_u1_b0_last_row_0 2)))) (and (= (bit u1_row_adr_0 3) (bit u2_u1_b0_last_row_0 3)) (and (= (bit u1_row_adr_0 4) (bit u2_u1_b0_last_row_0 4)) (= (bit u1_row_adr_0 5) (bit u2_u1_b0_last_row_0 5))))) (and (and (= (bit u1_row_adr_0 6) (bit u2_u1_b0_last_row_0 6)) (and (= (bit u1_row_adr_0 7) (bit u2_u1_b0_last_row_0 7)) (= (bit u1_row_adr_0 8) (bit u2_u1_b0_last_row_0 8)))) (and (and (= (bit u1_row_adr_0 9) (bit u2_u1_b0_last_row_0 9)) (= (bit u1_row_adr_0 10) (bit u2_u1_b0_last_row_0 10))) (and (= (bit u1_row_adr_0 11) (bit u2_u1_b0_last_row_0 11)) (= (bit u1_row_adr_0 12) (bit u2_u1_b0_last_row_0 12))))))))
[768]    (and (not (bit u0_csc_1 2)) (not (bit u0_csc_1 3)))
[770]    (= u3_wb_data_o_2 (bv-extract 0 31 u3_u0_dout_1))
[825]    (and (not (bit u0_csc_1 4)) (not (bit u0_csc_1 5)))
[827]    (= u3_mc_data_d_2 (bv-concat u3_byte0_0 u3_byte1_0 u3_byte2_0 (bv-extract 0 7 u7_mc_data_ir_0)))
[1123]    (= 0b111 (bv-extract 0 2 u5_tms_x_2))
[1124]    (= u1_page_size_2 u5_burst_val_3)
[896]    (= u5_rsts1_2 0b1)
[1917]    (= 0b0 u7_mc_data_oe_2)
[1929]    (= u7_mc_oe__2 0b1)
[1938]    (= u7_mc_cs_0_2 0b1)
[1942]    (= u7_mc_cs_1_2 0b1)
[1946]    (= u7_mc_cs_2_2 0b1)
[1950]    (= u7_mc_cs_3_2 0b1)
[1954]    (= u7_mc_cs_4_2 0b1)
[1958]    (= u7_mc_cs_5_2 0b1)
[1962]    (= u7_mc_cs_6_2 0b1)
[1966]    (= u7_mc_cs_7_2 0b1)
[1969]    (= u7_mc_adv__1 (bool-to-bv (not (bit u5_mc_adv_4 0))))
[1968]    (= u7_mc_adsc__1 (bool-to-bv (not (bit u5_mc_adsc_4 0))))
[1933]    (= u7_mc_ras__1 (bool-to-bv (bit u5_temp_cs_2 2)))
[1932]    (= u7_mc_cas__1 (bool-to-bv (bit u5_temp_cs_2 1)))
[1931]    (= u7_mc_we__1 (bool-to-bv (bit u5_temp_cs_2 0)))
[1926]    (= u7_mc_dqm_1 (ite (= u5_susp_sel_r_1 0b1) 0b1111 (ite (= u5_data_oe_1 0b1) (bool-to-bv (not (bit u7_mc_dqm_r2_1 0)) (not (bit u7_mc_dqm_r2_1 1)) (not (bit u7_mc_dqm_r2_1 2)) (not (bit u7_mc_dqm_r2_1 3))) (bool-to-bv (=> (bit u5_wb_cycle_1 0) (bit u5_wr_cycle_1 0)) (=> (bit u5_wb_cycle_1 0) (bit u5_wr_cycle_1 0)) (=> (bit u5_wb_cycle_1 0) (bit u5_wr_cycle_1 0)) (=> (bit u5_wb_cycle_1 0) (bit u5_wr_cycle_1 0))))))
[1921]    (= u7_mc_addr_1 (ite (= u5_rfr_ack_r_1 0b1) (bv-concat (bv-extract 0 9 u1_mc_addr_d_3) 0b1 (bv-extract 11 23 u1_mc_addr_d_3)) u1_mc_addr_d_3))
[1920]    (= u3_mc_dp_o_0 u7_mc_dp_o_1)
[1919]    (= u3_mc_data_o_0 u7_mc_data_o_1)
[1914]    (= u5_mc_bg_4 u7_mc_bg_1)
[1913]    (= mc_ack_pad_i_1 u7_mc_ack_r_1)
[1912]    (= mc_br_pad_i_1 u7_mc_br_r_1)
[1911]    (= u7_mc_rp_1 (bool-to-bv (and (and (not (bit u0_csr_r_1 2)) (not (bit u0_trig_1 0))) (not (bit suspended_o_1 0)))))
[1910]    (= u5_mc_c_oe_1 u7_mc_c_oe_1)
[1909]    (= u7_mc_data_ir_1 (bv-concat mc_data_pad_i_1 mc_dp_pad_i_1))
[1908]    (= mc_sts_pad_i_1 u7_mc_sts_ir_1)
[1907]    (= suspended_o_1 u7_mc_zz_o_1)
[ 81]    (= u0_u0_cs_d_2 (bool-to-bv (and (bit u0_u0_csc_0 0) (and (and (and (= (or (not (bit u0_u0_csc_mask_2 0)) (not (bit wb_addr_i_1 21))) (or (not (bit u0_u0_csc_0 16)) (not (bit u0_u0_csc_mask_2 0)))) (= (or (not (bit u0_u0_csc_mask_2 1)) (not (bit wb_addr_i_1 22))) (or (not (bit u0_u0_csc_0 17)) (not (bit u0_u0_csc_mask_2 1))))) (and (= (or (not (bit u0_u0_csc_mask_2 2)) (not (bit wb_addr_i_1 23))) (or (not (bit u0_u0_csc_0 18)) (not (bit u0_u0_csc_mask_2 2)))) (= (or (not (bit u0_u0_csc_mask_2 3)) (not (bit wb_addr_i_1 24))) (or (not (bit u0_u0_csc_0 19)) (not (bit u0_u0_csc_mask_2 3)))))) (and (and (= (or (not (bit u0_u0_csc_mask_2 4)) (not (bit wb_addr_i_1 25))) (or (not (bit u0_u0_csc_0 20)) (not (bit u0_u0_csc_mask_2 4)))) (= (or (not (bit u0_u0_csc_mask_2 5)) (not (bit wb_addr_i_1 26))) (or (not (bit u0_u0_csc_0 21)) (not (bit u0_u0_csc_mask_2 5))))) (and (= (or (not (bit u0_u0_csc_mask_2 6)) (not (bit wb_addr_i_1 27))) (or (not (bit u0_u0_csc_0 22)) (not (bit u0_u0_csc_mask_2 6...
[ 84]    (= u0_u0_cs_2 (bool-to-bv (and (and (bit u0_u0_csc_0 0) (and (and (and (= (or (not (bit u0_u0_csc_mask_2 0)) (not (bit wb_addr_i_1 21))) (or (not (bit u0_u0_csc_0 16)) (not (bit u0_u0_csc_mask_2 0)))) (= (or (not (bit u0_u0_csc_mask_2 1)) (not (bit wb_addr_i_1 22))) (or (not (bit u0_u0_csc_0 17)) (not (bit u0_u0_csc_mask_2 1))))) (and (= (or (not (bit u0_u0_csc_mask_2 2)) (not (bit wb_addr_i_1 23))) (or (not (bit u0_u0_csc_0 18)) (not (bit u0_u0_csc_mask_2 2)))) (= (or (not (bit u0_u0_csc_mask_2 3)) (not (bit wb_addr_i_1 24))) (or (not (bit u0_u0_csc_0 19)) (not (bit u0_u0_csc_mask_2 3)))))) (and (and (= (or (not (bit u0_u0_csc_mask_2 4)) (not (bit wb_addr_i_1 25))) (or (not (bit u0_u0_csc_0 20)) (not (bit u0_u0_csc_mask_2 4)))) (= (or (not (bit u0_u0_csc_mask_2 5)) (not (bit wb_addr_i_1 26))) (or (not (bit u0_u0_csc_0 21)) (not (bit u0_u0_csc_mask_2 5))))) (and (= (or (not (bit u0_u0_csc_mask_2 6)) (not (bit wb_addr_i_1 27))) (or (not (bit u0_u0_csc_0 22)) (not (bit u0_u0_csc_mask_...
[ 83]    (= u0_u0_wp_err_2 (bool-to-bv (and (and (bit u0_u0_csc_0 0) (and (and (and (= (or (not (bit u0_u0_csc_mask_2 0)) (not (bit wb_addr_i_1 21))) (or (not (bit u0_u0_csc_0 16)) (not (bit u0_u0_csc_mask_2 0)))) (= (or (not (bit u0_u0_csc_mask_2 1)) (not (bit wb_addr_i_1 22))) (or (not (bit u0_u0_csc_0 17)) (not (bit u0_u0_csc_mask_2 1))))) (and (= (or (not (bit u0_u0_csc_mask_2 2)) (not (bit wb_addr_i_1 23))) (or (not (bit u0_u0_csc_0 18)) (not (bit u0_u0_csc_mask_2 2)))) (= (or (not (bit u0_u0_csc_mask_2 3)) (not (bit wb_addr_i_1 24))) (or (not (bit u0_u0_csc_0 19)) (not (bit u0_u0_csc_mask_2 3)))))) (and (and (= (or (not (bit u0_u0_csc_mask_2 4)) (not (bit wb_addr_i_1 25))) (or (not (bit u0_u0_csc_0 20)) (not (bit u0_u0_csc_mask_2 4)))) (= (or (not (bit u0_u0_csc_mask_2 5)) (not (bit wb_addr_i_1 26))) (or (not (bit u0_u0_csc_0 21)) (not (bit u0_u0_csc_mask_2 5))))) (and (= (or (not (bit u0_u0_csc_mask_2 6)) (not (bit wb_addr_i_1 27))) (or (not (bit u0_u0_csc_0 22)) (not (bit u0_u0_csc_m...
[ 87]    (= u0_u1_cs_d_2 (bool-to-bv (and (bit u0_u1_csc_0 0) (and (and (and (= (or (not (bit wb_addr_i_1 21)) (not (bit u0_u1_csc_mask_2 0))) (or (not (bit u0_u1_csc_0 16)) (not (bit u0_u1_csc_mask_2 0)))) (= (or (not (bit wb_addr_i_1 22)) (not (bit u0_u1_csc_mask_2 1))) (or (not (bit u0_u1_csc_0 17)) (not (bit u0_u1_csc_mask_2 1))))) (and (= (or (not (bit wb_addr_i_1 23)) (not (bit u0_u1_csc_mask_2 2))) (or (not (bit u0_u1_csc_0 18)) (not (bit u0_u1_csc_mask_2 2)))) (= (or (not (bit wb_addr_i_1 24)) (not (bit u0_u1_csc_mask_2 3))) (or (not (bit u0_u1_csc_0 19)) (not (bit u0_u1_csc_mask_2 3)))))) (and (and (= (or (not (bit wb_addr_i_1 25)) (not (bit u0_u1_csc_mask_2 4))) (or (not (bit u0_u1_csc_0 20)) (not (bit u0_u1_csc_mask_2 4)))) (= (or (not (bit wb_addr_i_1 26)) (not (bit u0_u1_csc_mask_2 5))) (or (not (bit u0_u1_csc_0 21)) (not (bit u0_u1_csc_mask_2 5))))) (and (= (or (not (bit wb_addr_i_1 27)) (not (bit u0_u1_csc_mask_2 6))) (or (not (bit u0_u1_csc_0 22)) (not (bit u0_u1_csc_mask_2 6...
[ 90]    (= u0_u1_cs_2 (bool-to-bv (and (and (bit u0_u1_csc_0 0) (and (and (and (= (or (not (bit wb_addr_i_1 21)) (not (bit u0_u1_csc_mask_2 0))) (or (not (bit u0_u1_csc_0 16)) (not (bit u0_u1_csc_mask_2 0)))) (= (or (not (bit wb_addr_i_1 22)) (not (bit u0_u1_csc_mask_2 1))) (or (not (bit u0_u1_csc_0 17)) (not (bit u0_u1_csc_mask_2 1))))) (and (= (or (not (bit wb_addr_i_1 23)) (not (bit u0_u1_csc_mask_2 2))) (or (not (bit u0_u1_csc_0 18)) (not (bit u0_u1_csc_mask_2 2)))) (= (or (not (bit wb_addr_i_1 24)) (not (bit u0_u1_csc_mask_2 3))) (or (not (bit u0_u1_csc_0 19)) (not (bit u0_u1_csc_mask_2 3)))))) (and (and (= (or (not (bit wb_addr_i_1 25)) (not (bit u0_u1_csc_mask_2 4))) (or (not (bit u0_u1_csc_0 20)) (not (bit u0_u1_csc_mask_2 4)))) (= (or (not (bit wb_addr_i_1 26)) (not (bit u0_u1_csc_mask_2 5))) (or (not (bit u0_u1_csc_0 21)) (not (bit u0_u1_csc_mask_2 5))))) (and (= (or (not (bit wb_addr_i_1 27)) (not (bit u0_u1_csc_mask_2 6))) (or (not (bit u0_u1_csc_0 22)) (not (bit u0_u1_csc_mask_...
[ 89]    (= u0_u1_wp_err_2 (bool-to-bv (and (and (bit u0_u1_csc_0 0) (and (and (and (= (or (not (bit wb_addr_i_1 21)) (not (bit u0_u1_csc_mask_2 0))) (or (not (bit u0_u1_csc_0 16)) (not (bit u0_u1_csc_mask_2 0)))) (= (or (not (bit wb_addr_i_1 22)) (not (bit u0_u1_csc_mask_2 1))) (or (not (bit u0_u1_csc_0 17)) (not (bit u0_u1_csc_mask_2 1))))) (and (= (or (not (bit wb_addr_i_1 23)) (not (bit u0_u1_csc_mask_2 2))) (or (not (bit u0_u1_csc_0 18)) (not (bit u0_u1_csc_mask_2 2)))) (= (or (not (bit wb_addr_i_1 24)) (not (bit u0_u1_csc_mask_2 3))) (or (not (bit u0_u1_csc_0 19)) (not (bit u0_u1_csc_mask_2 3)))))) (and (and (= (or (not (bit wb_addr_i_1 25)) (not (bit u0_u1_csc_mask_2 4))) (or (not (bit u0_u1_csc_0 20)) (not (bit u0_u1_csc_mask_2 4)))) (= (or (not (bit wb_addr_i_1 26)) (not (bit u0_u1_csc_mask_2 5))) (or (not (bit u0_u1_csc_0 21)) (not (bit u0_u1_csc_mask_2 5))))) (and (= (or (not (bit wb_addr_i_1 27)) (not (bit u0_u1_csc_mask_2 6))) (or (not (bit u0_u1_csc_0 22)) (not (bit u0_u1_csc_m...
[113]    (= u6_wb_first_set_2 (bool-to-bv (and (and (not (bit u6_read_go_r_1 0)) (not (bit u6_write_go_r_1 0))) (and (and (and (not (bit wb_addr_i_1 29)) (and (not (bit wb_addr_i_1 30)) (not (bit wb_addr_i_1 31)))) (bit wb_cyc_i_1 0)) (bit wb_stb_i_1 0)))))
[114]    (= u6_wb_first_2 (bool-to-bv (or (and (and (not (bit u6_read_go_r_1 0)) (not (bit u6_write_go_r_1 0))) (and (and (and (not (bit wb_addr_i_1 29)) (and (not (bit wb_addr_i_1 30)) (not (bit wb_addr_i_1 31)))) (bit wb_cyc_i_1 0)) (bit wb_stb_i_1 0))) (and (not (bit u6_wb_err_1 0)) (and (not (bit u6_wb_ack_o_1 0)) (bit u6_wb_first_r_1 0))))))
[ 82]    (= u0_u0_wp_2 (bool-to-bv (and (bit u0_u0_csc_0 8) (bit wb_we_i_1 0))))
[ 88]    (= u0_u1_wp_2 (bool-to-bv (and (bit u0_u1_csc_0 8) (bit wb_we_i_1 0))))
[ 99]    (= u5_wb_read_go_2 (bool-to-bv (and (bit wb_cyc_i_1 0) (and (and (=> (bit u6_rmw_en_1 0) (=> (bit wb_stb_i_1 0) (=> (bit wb_cyc_i_1 0) (=> (bit wb_we_i_1 0) (bit u6_wr_hold_1 0))))) (not (bit u6_rmw_r_1 0))) (bit u6_read_go_r1_1 0)))))
[100]    (= u5_wb_write_go_2 (bool-to-bv (and (=> (bit wb_stb_i_1 0) (and (bit wb_we_i_1 0) (bit wb_stb_i_1 0))) (and (bit wb_cyc_i_1 0) (and (and (=> (bit u6_rmw_en_1 0) (=> (bit wb_stb_i_1 0) (=> (bit wb_cyc_i_1 0) (=> (bit wb_we_i_1 0) (bit u6_wr_hold_1 0))))) (not (bit u6_rmw_r_1 0))) (bit u6_write_go_r1_1 0))))))
[101]    (= u5_wb_wait_2 (bool-to-bv (and (or (and (bit wb_cyc_i_1 0) (and (and (=> (bit u6_rmw_en_1 0) (=> (bit wb_stb_i_1 0) (=> (bit wb_cyc_i_1 0) (=> (bit wb_we_i_1 0) (bit u6_wr_hold_1 0))))) (not (bit u6_rmw_r_1 0))) (bit u6_read_go_r1_1 0))) (and (=> (bit wb_stb_i_1 0) (and (bit wb_we_i_1 0) (bit wb_stb_i_1 0))) (and (bit wb_cyc_i_1 0) (and (and (=> (bit u6_rmw_en_1 0) (=> (bit wb_stb_i_1 0) (=> (bit wb_cyc_i_1 0) (=> (bit wb_we_i_1 0) (bit u6_wr_hold_1 0))))) (not (bit u6_rmw_r_1 0))) (bit u6_write_go_r1_1 0))))) (and (bit wb_cyc_i_1 0) (not (bit wb_stb_i_1 0))))))
[105]    (= u5_mem_ack_s_2 (bool-to-bv (and (or (not (bit wb_we_i_1 0)) (not (bit wb_stb_i_1 0))) (and (bit u6_wb_read_go_0 0) (and (not (bit u5_mem_ack_r_1 0)) (and (not (bit u6_wb_wait_0 0)) (or (or (bit u5_ack_cnt_1 0) (bit u5_ack_cnt_1 1)) (or (bit u5_ack_cnt_1 2) (bit u5_ack_cnt_1 3)))))))))
[108]    (= u6_wb_we_i_2 wb_we_i_1)
[ 98]    (= u5_wb_we_i_2 wb_we_i_1)
[ 95]    (= u3_wb_we_i_2 wb_we_i_1)
[112]    (= u6_rmw_2 (bool-to-bv (or (and (and (bit wb_stb_i_1 0) (and (bit wb_cyc_i_1 0) (and (bit wb_we_i_1 0) (not (bit u6_wr_hold_1 0))))) (bit u6_rmw_en_1 0)) (bit u6_rmw_r_1 0))))
[ 68]    (= u1_u0_inc_next_2 (ite (bit u1_u0_out_r_1 12) (bv-concat 0b1 (bv-extract 0 10 u1_u0_tmp_zeros_1)) (bv-zero-extend (bv-extract 0 10 u1_u0_tmp_zeros_1) 1)))
[ 77]    (= u7_mc_cs__2 (bool-to-bv (bit u7_mc_cs_0_1 0) (bit u7_mc_cs_1_1 0) (bit u7_mc_cs_2_1 0) (bit u7_mc_cs_3_1 0) (bit u7_mc_cs_4_1 0) (bit u7_mc_cs_5_1 0) (bit u7_mc_cs_6_1 0) (bit u7_mc_cs_7_1 0)))
[ 75]    (= mc_cs_pad_o__2 (bool-to-bv (bit u7_mc_cs_0_1 0) (bit u7_mc_cs_1_1 0) (bit u7_mc_cs_2_1 0) (bit u7_mc_cs_3_1 0) (bit u7_mc_cs_4_1 0) (bit u7_mc_cs_5_1 0) (bit u7_mc_cs_6_1 0) (bit u7_mc_cs_7_1 0)))
[122]    (= mc_oe_pad_o__2 u7_mc_oe__1)
[ 94]    (= u3_mem_ack_2 (bool-to-bv (and (or (bit u6_wb_read_go_0 0) (bit u6_wb_write_go_0 0)) (or (and (or (not (bit u5_wb_we_i_2 0)) (not (bit u5_wb_stb_i_1 0))) (and (and (not (bit u5_mem_ack_r_1 0)) (and (or (or (bit u5_ack_cnt_1 0) (bit u5_ack_cnt_1 1)) (or (bit u5_ack_cnt_1 2) (bit u5_ack_cnt_1 3))) (not (bit u5_wb_wait_2 0)))) (bit u5_wb_read_go_2 0))) (bit u5_mem_ack_d_4 0)))))
[128]    (= mc_adv_pad_o__2 u7_mc_adv__0)
[127]    (= mc_adsc_pad_o__2 u7_mc_adsc__0)
[125]    (= mc_ras_pad_o__2 u7_mc_ras__0)
[124]    (= mc_cas_pad_o__2 u7_mc_cas__0)
[123]    (= mc_we_pad_o__2 u7_mc_we__0)
[121]    (= mc_dqm_pad_o_2 u7_mc_dqm_0)
[115]    (= mc_rp_pad_o__2 u7_mc_rp_0)
[802]    (= u3_u0_rd_adr_1 0b0001)
[803]    (= u3_u0_dout_2 u3_u0_r0_0)
[825]    (and (not (bit u0_csc_1 4)) (not (bit u0_csc_1 5)))
[827]    (= u3_mc_data_d_3 (bv-concat u3_byte0_0 u3_byte1_0 u3_byte2_0 (bv-extract 0 7 u7_mc_data_ir_0)))
[768]    (and (not (bit u0_csc_1 2)) (not (bit u0_csc_1 3)))
[770]    (= u3_wb_data_o_3 (bv-extract 0 31 u3_u0_dout_2))
[906]    (= u5_rsts_1 0b1)
[908]    (= 0b0 u5_mc_le_3)
[174]    (= u0_rf_we_2 (bool-to-bv (and (not (bit u0_rf_we_1 0)) (and (bit wb_stb_i_1 0) (and (bit wb_cyc_i_1 0) (and (bit wb_we_i_1 0) (and (bit wb_addr_i_1 29) (and (bit wb_addr_i_1 30) (not (bit wb_addr_i_1 31))))))))))
[179]    (=> (bit u0_rf_we_1 0) (or (or (bit u0_wb_addr_r_1 2) (bit u0_wb_addr_r_1 3)) (or (bit u0_wb_addr_r_1 4) (or (bit u0_wb_addr_r_1 5) (bit u0_wb_addr_r_1 6)))))
[185]    (=> (bit u0_rf_we_1 0) (or (or (bit u0_wb_addr_r_1 2) (bit u0_wb_addr_r_1 3)) (or (bit u0_wb_addr_r_1 4) (or (bit u0_wb_addr_r_1 5) (bit u0_wb_addr_r_1 6)))))
[191]    (=> (bit u0_rf_we_1 0) (or (or (bit u0_wb_addr_r_1 2) (bit u0_wb_addr_r_1 3)) (or (bit u0_wb_addr_r_1 4) (or (bit u0_wb_addr_r_1 5) (bit u0_wb_addr_r_1 6)))))
[197]    (or (=> (and (bit u0_csr_tj_val_1 0) (bit u0_csr_tj_val_1 1)) (=> (bit u0_csr_tj_val_1 2) (bit u0_csr_tj_val_1 3))) (=> (and (bit u0_csr_tj_val_1 4) (bit u0_csr_tj_val_1 5)) (=> (bit u0_csr_tj_val_1 6) (bit u0_csr_tj_val_1 7))))
[203]    (=> (bit u0_rf_we_1 0) (or (or (bit u0_wb_addr_r_1 4) (or (bit u0_wb_addr_r_1 5) (bit u0_wb_addr_r_1 6))) (=> (bit u0_wb_addr_r_1 3) (bit u0_wb_addr_r_1 2))))
[208]    (= 0b0 u0_rst_r1_2)
[212]    (= u0_rst_r1_1 u0_rst_r2_2)
[216]    (= u0_rst_r2_1 u0_rst_r3_2)
[225]    (= 0b0 u5_cs_le_1)
[231]    (=> (and (bit wb_cyc_i_1 0) (bit u5_cs_le_1 0)) (not (bit wb_stb_i_1 0)))
[233]    (not (bit wb_cyc_i_1 0))
[235]    (= 0b0 u0_wp_err_2)
[240]    (=> (and (bit wb_cyc_i_1 0) (bit u5_cs_le_d_4 0)) (not (bit wb_stb_i_1 0)))
[267]    (=> (and (bit wb_cyc_i_1 0) (or (bit u0_rf_we_1 0) (bit u5_cs_le_d_4 0))) (not (bit wb_stb_i_1 0)))
[294]    (=> (and (bit wb_cyc_i_1 0) (bit u5_cs_le_d_4 0)) (not (bit wb_stb_i_1 0)))
[321]    (=> (and (bit wb_cyc_i_1 0) (or (bit u0_rf_we_1 0) (bit u5_cs_le_d_4 0))) (not (bit wb_stb_i_1 0)))
[350]    (= 0b0 u0_sreq_cs_le_1)
[355]    (= u0_sreq_cs_le_2 (bool-to-bv (=> (and (=> (bit u0_lmr_ack_r_1 0) (bit u5_lmr_ack_1 0)) (or (bit u0_lmr_req_1 0) (bit u0_init_req_1 0))) (and (not (bit u5_init_ack_4 0)) (bit u0_init_ack_r_1 0)))))
[359]    (= u0_init_req_2 (bool-to-bv (or (or (or (or (or (or (or (bit u0_u0_init_req_1 0) (bit u0_u1_init_req_1 0)) (bit u0_u2_init_req_1 0)) (bit u0_u3_init_req_1 0)) (bit u0_u4_init_req_1 0)) (bit u0_u5_init_req_1 0)) (bit u0_u6_init_req_1 0)) (bit u0_u7_init_req_1 0))))
[363]    (= u0_lmr_req_2 (bool-to-bv (or (or (or (or (or (or (or (bit u0_u0_lmr_req_1 0) (bit u0_u1_lmr_req_1 0)) (bit u0_u2_lmr_req_1 0)) (bit u0_u3_lmr_req_1 0)) (bit u0_u4_lmr_req_1 0)) (bit u0_u5_lmr_req_1 0)) (bit u0_u6_lmr_req_1 0)) (bit u0_u7_lmr_req_1 0))))
[367]    (= 0b0 u0_u0_rst_r1_2)
[371]    (= u0_u0_rst_r1_1 u0_u0_rst_r2_2)
[388]    (= u0_u0_lmr_req_we_2 (bool-to-bv (and (bit u0_u0_addr_r_1 2) (and (bit u0_rf_we_1 0) (and (and (not (bit u0_u0_addr_r_1 3)) (bit u0_u0_addr_r_1 4)) (and (not (bit u0_u0_addr_r_1 5)) (not (bit u0_u0_addr_r_1 6))))))))
[393]    (=> (bit u0_u0_lmr_req_we_1 0) (or (bit u0_u0_csc_0 1) (or (bit u0_u0_csc_0 2) (bit u0_u0_csc_0 3))))
[396]    (=> (bit u0_spec_req_cs_1 0) (=> (bit u0_lmr_ack_r_1 0) (bit u5_lmr_ack_1 0)))
[401]    (= u0_u0_init_req_we_2 (bool-to-bv (and (not (bit u0_u0_addr_r_1 2)) (and (bit u0_rf_we_1 0) (and (and (not (bit u0_u0_addr_r_1 3)) (bit u0_u0_addr_r_1 4)) (and (not (bit u0_u0_addr_r_1 5)) (not (bit u0_u0_addr_r_1 6))))))))
[406]    (or (bit u0_u0_inited_1 0) (=> (bit u0_u0_csc_0 0) (=> (bit u0_u0_init_req_we_1 0) (or (bit u0_u0_csc_0 1) (or (bit u0_u0_csc_0 2) (bit u0_u0_csc_0 3))))))
[409]    (=> (bit u0_spec_req_cs_1 0) (=> (bit u0_init_ack_r_1 0) (bit u5_init_ack_4 0)))
[415]    (=> (bit u0_spec_req_cs_1 0) (=> (bit u0_init_ack_r_1 0) (bit u5_init_ack_4 0)))
[420]    (= 0b0 u0_u1_rst_r1_2)
[424]    (= u0_u1_rst_r1_1 u0_u1_rst_r2_2)
[441]    (= u0_u1_lmr_req_we_2 (bool-to-bv (and (bit u0_u1_addr_r_1 2) (and (bit u0_rf_we_1 0) (and (and (bit u0_u1_addr_r_1 3) (bit u0_u1_addr_r_1 4)) (and (not (bit u0_u1_addr_r_1 5)) (not (bit u0_u1_addr_r_1 6))))))))
[446]    (=> (bit u0_u1_lmr_req_we_1 0) (or (bit u0_u1_csc_0 1) (or (bit u0_u1_csc_0 2) (bit u0_u1_csc_0 3))))
[449]    (=> (bit u0_spec_req_cs_1 1) (=> (bit u0_lmr_ack_r_1 0) (bit u5_lmr_ack_1 0)))
[454]    (= u0_u1_init_req_we_2 (bool-to-bv (and (not (bit u0_u1_addr_r_1 2)) (and (bit u0_rf_we_1 0) (and (and (bit u0_u1_addr_r_1 3) (bit u0_u1_addr_r_1 4)) (and (not (bit u0_u1_addr_r_1 5)) (not (bit u0_u1_addr_r_1 6))))))))
[459]    (or (bit u0_u1_inited_1 0) (=> (bit u0_u1_csc_0 0) (=> (bit u0_u1_init_req_we_1 0) (or (bit u0_u1_csc_0 1) (or (bit u0_u1_csc_0 2) (bit u0_u1_csc_0 3))))))
[462]    (=> (bit u0_spec_req_cs_1 1) (=> (bit u0_init_ack_r_1 0) (bit u5_init_ack_4 0)))
[468]    (=> (bit u0_spec_req_cs_1 1) (=> (bit u0_init_ack_r_1 0) (bit u5_init_ack_4 0)))
[620]    (=> (and (bit u2_cs_1 0) (bit u5_bank_set_4 0)) (or (bit u1_bank_adr_0 0) (bit u1_bank_adr_0 1)))
[623]    (=> (and (bit u2_cs_1 0) (bit u5_bank_clr_4 0)) (or (bit u1_bank_adr_0 0) (bit u1_bank_adr_0 1)))
[626]    (and (or (not (bit u2_cs_1 0)) (not (bit u5_bank_clr_all_4 0))) (not (bit u5_rfr_ack_1 0)))
[632]    (=> (and (bit u2_cs_1 0) (bit u5_bank_set_4 0)) (=> (bit u1_bank_adr_0 0) (bit u1_bank_adr_0 1)))
[635]    (=> (and (bit u2_cs_1 0) (bit u5_bank_clr_4 0)) (=> (bit u1_bank_adr_0 0) (bit u1_bank_adr_0 1)))
[638]    (and (or (not (bit u2_cs_1 0)) (not (bit u5_bank_clr_all_4 0))) (not (bit u5_rfr_ack_1 0)))
[644]    (=> (and (bit u2_cs_1 0) (bit u5_bank_set_4 0)) (=> (bit u1_bank_adr_0 1) (bit u1_bank_adr_0 0)))
[647]    (=> (and (bit u2_cs_1 0) (bit u5_bank_clr_4 0)) (=> (bit u1_bank_adr_0 1) (bit u1_bank_adr_0 0)))
[650]    (and (or (not (bit u2_cs_1 0)) (not (bit u5_bank_clr_all_4 0))) (not (bit u5_rfr_ack_1 0)))
[656]    (or (or (not (bit u1_bank_adr_0 0)) (not (bit u1_bank_adr_0 1))) (or (not (bit u2_cs_1 0)) (not (bit u5_bank_set_4 0))))
[659]    (or (or (not (bit u1_bank_adr_0 0)) (not (bit u1_bank_adr_0 1))) (or (not (bit u2_cs_1 0)) (not (bit u5_bank_clr_4 0))))
[662]    (and (or (not (bit u2_cs_1 0)) (not (bit u5_bank_clr_all_4 0))) (not (bit u5_rfr_ack_1 0)))
[696]    (=> (and (bit u2_cs_1 1) (bit u5_bank_set_4 0)) (or (bit u1_bank_adr_0 0) (bit u1_bank_adr_0 1)))
[699]    (=> (and (bit u2_cs_1 1) (bit u5_bank_clr_4 0)) (or (bit u1_bank_adr_0 0) (bit u1_bank_adr_0 1)))
[702]    (and (not (bit u5_rfr_ack_1 0)) (or (not (bit u2_cs_1 1)) (not (bit u5_bank_clr_all_4 0))))
[708]    (=> (and (bit u2_cs_1 1) (bit u5_bank_set_4 0)) (=> (bit u1_bank_adr_0 0) (bit u1_bank_adr_0 1)))
[711]    (=> (and (bit u2_cs_1 1) (bit u5_bank_clr_4 0)) (=> (bit u1_bank_adr_0 0) (bit u1_bank_adr_0 1)))
[714]    (and (not (bit u5_rfr_ack_1 0)) (or (not (bit u2_cs_1 1)) (not (bit u5_bank_clr_all_4 0))))
[720]    (=> (and (bit u2_cs_1 1) (bit u5_bank_set_4 0)) (=> (bit u1_bank_adr_0 1) (bit u1_bank_adr_0 0)))
[723]    (=> (and (bit u2_cs_1 1) (bit u5_bank_clr_4 0)) (=> (bit u1_bank_adr_0 1) (bit u1_bank_adr_0 0)))
[726]    (and (not (bit u5_rfr_ack_1 0)) (or (not (bit u2_cs_1 1)) (not (bit u5_bank_clr_all_4 0))))
[732]    (or (or (not (bit u1_bank_adr_0 0)) (not (bit u1_bank_adr_0 1))) (or (not (bit u2_cs_1 1)) (not (bit u5_bank_set_4 0))))
[735]    (or (or (not (bit u1_bank_adr_0 0)) (not (bit u1_bank_adr_0 1))) (or (not (bit u2_cs_1 1)) (not (bit u5_bank_clr_4 0))))
[738]    (and (not (bit u5_rfr_ack_1 0)) (or (not (bit u2_cs_1 1)) (not (bit u5_bank_clr_all_4 0))))
[775]    (=> (bit wb_cyc_i_1 0) (and (bit wb_we_i_1 0) (bit wb_stb_i_1 0)))
[777]    (= u3_u0_rd_adr_2 0b0001)
[784]    (=> (bit wb_cyc_i_1 0) (and (bit wb_we_i_1 0) (bit wb_stb_i_1 0)))
[786]    (= u3_u0_wr_adr_2 0b0001)
[838]    (= u4_rfr_en_2 (bool-to-bv (or (or (or (and (and (not (bit u0_csc1_1 1)) (and (not (bit u0_csc1_1 2)) (not (bit u0_csc1_1 3)))) (bit u0_csc1_1 0)) (and (and (not (bit u0_csc0_1 1)) (and (not (bit u0_csc0_1 2)) (not (bit u0_csc0_1 3)))) (bit u0_csc0_1 0))) (or (and (and (not (bit u0_csc3_1 1)) (and (not (bit u0_csc3_1 2)) (not (bit u0_csc3_1 3)))) (bit u0_csc3_1 0)) (and (and (not (bit u0_csc2_1 1)) (and (not (bit u0_csc2_1 2)) (not (bit u0_csc2_1 3)))) (bit u0_csc2_1 0)))) (or (or (and (and (not (bit u0_csc5_1 1)) (and (not (bit u0_csc5_1 2)) (not (bit u0_csc5_1 3)))) (bit u0_csc5_1 0)) (and (and (not (bit u0_csc4_1 1)) (and (not (bit u0_csc4_1 2)) (not (bit u0_csc4_1 3)))) (bit u0_csc4_1 0))) (or (and (and (not (bit u0_csc7_1 1)) (and (not (bit u0_csc7_1 2)) (not (bit u0_csc7_1 3)))) (bit u0_csc7_1 0)) (and (and (not (bit u0_csc6_1 1)) (and (not (bit u0_csc6_1 2)) (not (bit u0_csc6_1 3)))) (bit u0_csc6_1 0)))))))
[843]    (=> (or (or (or (bit u4_rfr_ps_val_1 0) (bit u4_rfr_ps_val_1 1)) (or (bit u4_rfr_ps_val_1 2) (bit u4_rfr_ps_val_1 3))) (or (or (bit u4_rfr_ps_val_1 4) (bit u4_rfr_ps_val_1 5)) (or (bit u4_rfr_ps_val_1 6) (bit u4_rfr_ps_val_1 7)))) (or (or (or (/= (bit u4_rfr_ps_val_1 0) (bit u4_ps_cnt_1 0)) (/= (bit u4_rfr_ps_val_1 1) (bit u4_ps_cnt_1 1))) (or (/= (bit u4_rfr_ps_val_1 2) (bit u4_ps_cnt_1 2)) (/= (bit u4_rfr_ps_val_1 3) (bit u4_ps_cnt_1 3)))) (or (or (/= (bit u4_rfr_ps_val_1 4) (bit u4_ps_cnt_1 4)) (/= (bit u4_rfr_ps_val_1 5) (bit u4_ps_cnt_1 5))) (or (/= (bit u4_rfr_ps_val_1 6) (bit u4_ps_cnt_1 6)) (/= (bit u4_rfr_ps_val_1 7) (bit u4_ps_cnt_1 7))))))
[846]    (= 0b0 u4_rfr_en_1)
[851]    (= u4_rfr_early_2 (bool-to-bv (and (and (and (= (bit u4_ps_cnt_1 0) (bit u0_csr_r2_1 0)) (= (bit u4_ps_cnt_1 1) (bit u0_csr_r2_1 1))) (and (= (bit u4_ps_cnt_1 2) (bit u0_csr_r2_1 2)) (= (bit u4_ps_cnt_1 3) (bit u0_csr_r2_1 3)))) (and (and (= (bit u4_ps_cnt_1 4) (bit u0_csr_r2_1 4)) (= (bit u4_ps_cnt_1 5) (bit u0_csr_r2_1 5))) (and (= (bit u4_ps_cnt_1 6) (bit u0_csr_r2_1 6)) (= (bit u4_ps_cnt_1 7) (bit u0_csr_r2_1 7)))))))
[855]    (= u4_rfr_ce_2 (bool-to-bv (and (and (and (and (= (bit u4_ps_cnt_1 0) (bit u0_csr_r2_1 0)) (= (bit u4_ps_cnt_1 1) (bit u0_csr_r2_1 1))) (and (= (bit u4_ps_cnt_1 2) (bit u0_csr_r2_1 2)) (= (bit u4_ps_cnt_1 3) (bit u0_csr_r2_1 3)))) (and (and (= (bit u4_ps_cnt_1 4) (bit u0_csr_r2_1 4)) (= (bit u4_ps_cnt_1 5) (bit u0_csr_r2_1 5))) (and (= (bit u4_ps_cnt_1 6) (bit u0_csr_r2_1 6)) (= (bit u4_ps_cnt_1 7) (bit u0_csr_r2_1 7))))) (or (or (or (bit u0_csr_r2_1 0) (bit u0_csr_r2_1 1)) (or (bit u0_csr_r2_1 2) (bit u0_csr_r2_1 3))) (or (or (bit u0_csr_r2_1 4) (bit u0_csr_r2_1 5)) (or (bit u0_csr_r2_1 6) (bit u0_csr_r2_1 7)))))))
[860]    (= 0b0 u5_rfr_ack_1)
[863]    (= 0b0 u4_rfr_ce_1)
[885]    (= 0b0 u5_rfr_ack_1)
[888]    (= 0b0 u4_rfr_clr_1)
[901]    (= u5_rsts_2 u5_rsts1_1)
[905]    (= u5_mc_c_oe_2 u5_mc_c_oe_d_4)
[916]    (not (bit u5_mc_le_1 0))
