version 3
/home/brandyn/fpga-image-registration/modules/gauss_elim/div1_test.vhd
div1_test
VHDL
VHDL
/home/brandyn/fpga-image-registration/modules/gauss_elim/div1_test_tbw.xwv
Clocked
-
-
1000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk
2000000
2000000
0
0
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
a
clk
b
clk
busy
clk
c
clk
oob
clk
rst
clk
valid_in
clk
valid_out
clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
busy_DIFF
c_DIFF
oob_DIFF
valid_out_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk
valid_in
a
b
oob
valid_out
c
rst
busy
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
