#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc1b7403410 .scope module, "main" "main" 2 7;
 .timescale -9 -9;
v0x7fc1b741d1b0_0 .var "addr", 10 0;
v0x7fc1b741d260_0 .var "clk", 0 0;
v0x7fc1b741d2f0_0 .var "data_i", 31 0;
v0x7fc1b741d3c0_0 .net "data_o", 31 0, v0x7fc1b741cea0_0;  1 drivers
v0x7fc1b741d470_0 .var "en", 0 0;
v0x7fc1b741d540_0 .var "wr", 0 0;
S_0x7fc1b740cde0 .scope module, "m" "mem_unit" 2 18, 3 13 0, S_0x7fc1b7403410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "en_i"
    .port_info 2 /INPUT 1 "wr_i"
    .port_info 3 /INPUT 11 "addr_i"
    .port_info 4 /INPUT 32 "data_i"
    .port_info 5 /OUTPUT 32 "data_o"
P_0x7fc1b74043e0 .param/l "ADDR_WIDTH" 0 3 23, +C4<00000000000000000000000000001011>;
v0x7fc1b740cfd0_0 .net "addr_i", 10 0, v0x7fc1b741d1b0_0;  1 drivers
v0x7fc1b741cd70_0 .net "clk_i", 0 0, v0x7fc1b741d260_0;  1 drivers
v0x7fc1b741ce10_0 .net "data_i", 31 0, v0x7fc1b741d2f0_0;  1 drivers
v0x7fc1b741cea0_0 .var "data_o", 31 0;
v0x7fc1b741cf30_0 .net "en_i", 0 0, v0x7fc1b741d470_0;  1 drivers
v0x7fc1b741d000 .array "mem_file", 0 10, 31 0;
v0x7fc1b741d090_0 .net "wr_i", 0 0, v0x7fc1b741d540_0;  1 drivers
E_0x7fc1b7406a10/0 .event negedge, v0x7fc1b741cd70_0;
E_0x7fc1b7406a10/1 .event posedge, v0x7fc1b741cd70_0;
E_0x7fc1b7406a10 .event/or E_0x7fc1b7406a10/0, E_0x7fc1b7406a10/1;
    .scope S_0x7fc1b740cde0;
T_0 ;
    %wait E_0x7fc1b7406a10;
    %load/vec4 v0x7fc1b741cf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fc1b741d090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fc1b741ce10_0;
    %ix/getv 3, v0x7fc1b740cfd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc1b741d000, 0, 4;
T_0.2 ;
    %ix/getv 4, v0x7fc1b740cfd0_0;
    %load/vec4a v0x7fc1b741d000, 4;
    %assign/vec4 v0x7fc1b741cea0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0x7fc1b741cea0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fc1b7403410;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1b741d260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1b741d470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1b741d540_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x7fc1b741d1b0_0, 0, 11;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc1b741d2f0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x7fc1b7403410;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x7fc1b741d260_0;
    %inv;
    %assign/vec4 v0x7fc1b741d260_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fc1b7403410;
T_3 ;
    %vpi_call 2 25 "$display", "Running mem_unit testbench..." {0 0 0};
    %vpi_call 2 26 "$dumpfile", "proc_dump.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc1b7403410 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc1b741d470_0, 0;
    %pushi/vec4 3, 0, 11;
    %assign/vec4 v0x7fc1b741d1b0_0, 0;
    %pushi/vec4 255, 0, 32;
    %assign/vec4 v0x7fc1b741d2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc1b741d540_0, 0;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc1b741d540_0, 0;
    %pushi/vec4 2, 0, 11;
    %assign/vec4 v0x7fc1b741d1b0_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc1b741d470_0, 0;
    %delay 16, 0;
    %vpi_call 2 42 "$display", "Finished." {0 0 0};
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "src/main.v";
    "src/mem.v";
