abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 2531465778
maxLevel = 4
n849 is replaced by n497 with estimated error 0
error = 0
area = 2736
delay = 69.4
#gates = 1119
output circuit appNtk/c7552_1_0_2736_69.4.blif
time = 27928362 us
--------------- round 2 ---------------
seed = 2531465778
maxLevel = 4
n770 is replaced by n430 with estimated error 0
error = 0
area = 2719
delay = 69.4
#gates = 1112
output circuit appNtk/c7552_2_0_2719_69.4.blif
time = 54631658 us
--------------- round 3 ---------------
seed = 2531465778
maxLevel = 4
n1169 is replaced by one with estimated error 0
error = 0
area = 2710
delay = 69.4
#gates = 1109
output circuit appNtk/c7552_3_0_2710_69.4.blif
time = 75326893 us
--------------- round 4 ---------------
seed = 2531465778
maxLevel = 4
n756 is replaced by zero with estimated error 0
error = 0
area = 2707
delay = 69.4
#gates = 1107
output circuit appNtk/c7552_4_0_2707_69.4.blif
time = 96207843 us
--------------- round 5 ---------------
seed = 2531465778
maxLevel = 4
n840 is replaced by n718 with estimated error 0
error = 0
area = 2704
delay = 69.4
#gates = 1106
output circuit appNtk/c7552_5_0_2704_69.4.blif
time = 112576867 us
--------------- round 6 ---------------
seed = 2531465778
maxLevel = 4
n1335 is replaced by n1230 with estimated error 0
error = 0
area = 2701
delay = 69.4
#gates = 1104
output circuit appNtk/c7552_6_0_2701_69.4.blif
time = 129027378 us
--------------- round 7 ---------------
seed = 2531465778
maxLevel = 4
n1136 is replaced by n1144 with estimated error 0
error = 0
area = 2698
delay = 69.4
#gates = 1103
output circuit appNtk/c7552_7_0_2698_69.4.blif
time = 143138208 us
--------------- round 8 ---------------
seed = 2531465778
maxLevel = 4
n1391 is replaced by n494 with estimated error 0
error = 0
area = 2695
delay = 69.4
#gates = 1101
output circuit appNtk/c7552_8_0_2695_69.4.blif
time = 156752566 us
--------------- round 9 ---------------
seed = 2531465778
maxLevel = 4
n826 is replaced by n947 with estimated error 0
error = 0
area = 2693
delay = 69.4
#gates = 1100
output circuit appNtk/c7552_9_0_2693_69.4.blif
time = 171196975 us
--------------- round 10 ---------------
seed = 2531465778
maxLevel = 4
n1187 is replaced by n593 with estimated error 0
error = 0
area = 2691
delay = 69.4
#gates = 1099
output circuit appNtk/c7552_10_0_2691_69.4.blif
time = 184962083 us
--------------- round 11 ---------------
seed = 2531465778
maxLevel = 4
n1188 is replaced by n1173 with estimated error 0
error = 0
area = 2689
delay = 69.4
#gates = 1098
output circuit appNtk/c7552_11_0_2689_69.4.blif
time = 198612526 us
--------------- round 12 ---------------
seed = 2531465778
maxLevel = 4
n782 is replaced by n538 with estimated error 0
error = 0
area = 2687
delay = 69.4
#gates = 1097
output circuit appNtk/c7552_12_0_2687_69.4.blif
time = 212173269 us
--------------- round 13 ---------------
seed = 2531465778
maxLevel = 4
n825 is replaced by n696 with inverter with estimated error 0
error = 0
area = 2682
delay = 69.4
#gates = 1096
output circuit appNtk/c7552_13_0_2682_69.4.blif
time = 226059336 us
--------------- round 14 ---------------
seed = 2531465778
maxLevel = 4
n1020 is replaced by n376 with estimated error 0
error = 0
area = 2680
delay = 69.4
#gates = 1095
output circuit appNtk/c7552_14_0_2680_69.4.blif
time = 239604845 us
--------------- round 15 ---------------
seed = 2531465778
maxLevel = 4
n823 is replaced by zero with estimated error 0
error = 0
area = 2678
delay = 69.4
#gates = 1094
output circuit appNtk/c7552_15_0_2678_69.4.blif
time = 253025450 us
--------------- round 16 ---------------
seed = 2531465778
maxLevel = 4
n777 is replaced by n380 with estimated error 0
error = 0
area = 2676
delay = 69.4
#gates = 1093
output circuit appNtk/c7552_16_0_2676_69.4.blif
time = 266217525 us
--------------- round 17 ---------------
seed = 2531465778
maxLevel = 4
n821 is replaced by n405 with inverter with estimated error 0
error = 0
area = 2674
delay = 69.4
#gates = 1093
output circuit appNtk/c7552_17_0_2674_69.4.blif
time = 279452845 us
--------------- round 18 ---------------
seed = 2531465778
maxLevel = 4
n1341 is replaced by n1330 with estimated error 0
error = 0
area = 2673
delay = 69.4
#gates = 1092
output circuit appNtk/c7552_18_0_2673_69.4.blif
time = 293064745 us
--------------- round 19 ---------------
seed = 2531465778
maxLevel = 4
n588 is replaced by n418 with estimated error 0
error = 0
area = 2672
delay = 65.9
#gates = 1091
output circuit appNtk/c7552_19_0_2672_65.9.blif
time = 305858602 us
--------------- round 20 ---------------
seed = 2531465778
maxLevel = 4
n1183 is replaced by n593 with estimated error 0
error = 0
area = 2671
delay = 65.9
#gates = 1090
output circuit appNtk/c7552_20_0_2671_65.9.blif
time = 318316406 us
--------------- round 21 ---------------
seed = 2531465778
maxLevel = 4
n822 is replaced by one with estimated error 1e-05
error = 1e-05
area = 2667
delay = 65.9
#gates = 1088
output circuit appNtk/c7552_21_1e-05_2667_65.9.blif
time = 330646238 us
--------------- round 22 ---------------
seed = 2531465778
maxLevel = 4
n1443 is replaced by n380 with estimated error 1e-05
error = 1e-05
area = 2666
delay = 65.9
#gates = 1087
output circuit appNtk/c7552_22_1e-05_2666_65.9.blif
time = 342905233 us
--------------- round 23 ---------------
seed = 2531465778
maxLevel = 4
n850 is replaced by n496 with estimated error 2e-05
error = 2e-05
area = 2663
delay = 65.9
#gates = 1086
output circuit appNtk/c7552_23_2e-05_2663_65.9.blif
time = 355153017 us
--------------- round 24 ---------------
seed = 2531465778
maxLevel = 4
n693 is replaced by n786 with estimated error 3e-05
error = 3e-05
area = 2661
delay = 65.9
#gates = 1085
output circuit appNtk/c7552_24_3e-05_2661_65.9.blif
time = 367403038 us
--------------- round 25 ---------------
seed = 2531465778
maxLevel = 4
n852 is replaced by n691 with estimated error 4e-05
error = 4e-05
area = 2659
delay = 65.9
#gates = 1084
output circuit appNtk/c7552_25_4e-05_2659_65.9.blif
time = 379649156 us
--------------- round 26 ---------------
seed = 2531465778
maxLevel = 4
n853 is replaced by n468 with estimated error 5e-05
error = 5e-05
area = 2657
delay = 65.9
#gates = 1083
output circuit appNtk/c7552_26_5e-05_2657_65.9.blif
time = 391850925 us
--------------- round 27 ---------------
seed = 2531465778
maxLevel = 4
n688 is replaced by n473 with estimated error 0.0001
error = 0.0001
area = 2655
delay = 65.9
#gates = 1082
output circuit appNtk/c7552_27_0.0001_2655_65.9.blif
time = 403954867 us
--------------- round 28 ---------------
seed = 2531465778
maxLevel = 4
n772 is replaced by one with estimated error 0.00011
error = 0.00011
area = 2650
delay = 65.9
#gates = 1080
output circuit appNtk/c7552_28_0.00011_2650_65.9.blif
time = 416014193 us
--------------- round 29 ---------------
seed = 2531465778
maxLevel = 4
n695 is replaced by n676 with estimated error 0.0001
error = 0.0001
area = 2645
delay = 65.9
#gates = 1078
output circuit appNtk/c7552_29_0.0001_2645_65.9.blif
time = 431843672 us
--------------- round 30 ---------------
seed = 2531465778
maxLevel = 4
n855 is replaced by n1054 with estimated error 0.0002
error = 0.0002
area = 2635
delay = 65.9
#gates = 1074
output circuit appNtk/c7552_30_0.0002_2635_65.9.blif
time = 447658379 us
--------------- round 31 ---------------
seed = 2531465778
maxLevel = 4
n827 is replaced by n518 with estimated error 0.00023
error = 0.00023
area = 2632
delay = 65.9
#gates = 1073
output circuit appNtk/c7552_31_0.00023_2632_65.9.blif
time = 463321780 us
--------------- round 32 ---------------
seed = 2531465778
maxLevel = 4
n820 is replaced by n405 with estimated error 0.00034
error = 0.00034
area = 2625
delay = 65.9
#gates = 1071
output circuit appNtk/c7552_32_0.00034_2625_65.9.blif
time = 479101144 us
--------------- round 33 ---------------
seed = 2531465778
maxLevel = 4
n673 is replaced by zero with estimated error 0.00034
error = 0.00034
area = 2623
delay = 65.9
#gates = 1070
output circuit appNtk/c7552_33_0.00034_2623_65.9.blif
time = 494812925 us
--------------- round 34 ---------------
seed = 2531465778
maxLevel = 4
n871 is replaced by n376 with estimated error 0.00041
error = 0.00041
area = 2616
delay = 65.9
#gates = 1067
output circuit appNtk/c7552_34_0.00041_2616_65.9.blif
time = 510517642 us
--------------- round 35 ---------------
seed = 2531465778
maxLevel = 4
n868 is replaced by zero with estimated error 0.00043
error = 0.00043
area = 2614
delay = 65.9
#gates = 1066
output circuit appNtk/c7552_35_0.00043_2614_65.9.blif
time = 526136099 us
--------------- round 36 ---------------
seed = 2531465778
maxLevel = 4
n808 is replaced by n667 with estimated error 0.00048
error = 0.00048
area = 2611
delay = 65.9
#gates = 1065
output circuit appNtk/c7552_36_0.00048_2611_65.9.blif
time = 541741387 us
--------------- round 37 ---------------
seed = 2531465778
maxLevel = 4
n872 is replaced by n789 with estimated error 0.00054
error = 0.00054
area = 2608
delay = 65.9
#gates = 1064
output circuit appNtk/c7552_37_0.00054_2608_65.9.blif
time = 557327324 us
--------------- round 38 ---------------
seed = 2531465778
maxLevel = 4
n828 is replaced by n330 with inverter with estimated error 0.00056
error = 0.00056
area = 2606
delay = 65.9
#gates = 1064
output circuit appNtk/c7552_38_0.00056_2606_65.9.blif
time = 572889216 us
--------------- round 39 ---------------
seed = 2531465778
maxLevel = 4
n858 is replaced by n678 with inverter with estimated error 0.00072
error = 0.00072
area = 2599
delay = 65.9
#gates = 1062
output circuit appNtk/c7552_39_0.00072_2599_65.9.blif
time = 588440115 us
--------------- round 40 ---------------
seed = 2531465778
maxLevel = 4
n876 is replaced by n791 with estimated error 0.00157
error = 0.00157
area = 2562
delay = 65.9
#gates = 1049
output circuit appNtk/c7552_40_0.00157_2562_65.9.blif
time = 603921633 us
--------------- round 41 ---------------
seed = 2531465778
maxLevel = 4
n1446 is replaced by n674 with estimated error 0.00166
error = 0.00166
area = 2559
delay = 65.9
#gates = 1047
output circuit appNtk/c7552_41_0.00166_2559_65.9.blif
time = 619109509 us
--------------- round 42 ---------------
seed = 2531465778
maxLevel = 4
n745 is replaced by one with estimated error 0.00227
error = 0.00227
area = 2549
delay = 65.9
#gates = 1043
output circuit appNtk/c7552_42_0.00227_2549_65.9.blif
time = 634197539 us
--------------- round 43 ---------------
seed = 2531465778
maxLevel = 4
n877 is replaced by n789 with estimated error 0.00346
error = 0.00346
area = 2532
delay = 65.9
#gates = 1037
output circuit appNtk/c7552_43_0.00346_2532_65.9.blif
time = 649210950 us
--------------- round 44 ---------------
seed = 2531465778
maxLevel = 4
n834 is replaced by n700 with estimated error 0.00404
error = 0.00404
area = 2526
delay = 65.9
#gates = 1035
output circuit appNtk/c7552_44_0.00404_2526_65.9.blif
time = 664070451 us
--------------- round 45 ---------------
seed = 2531465778
maxLevel = 4
n700 is replaced by n698 with estimated error 0.00428
error = 0.00428
area = 2524
delay = 65.9
#gates = 1034
output circuit appNtk/c7552_45_0.00428_2524_65.9.blif
time = 678867857 us
--------------- round 46 ---------------
seed = 2531465778
maxLevel = 4
n836 is replaced by n711 with estimated error 0.00605
error = 0.00605
area = 2517
delay = 65.9
#gates = 1031
output circuit appNtk/c7552_46_0.00605_2517_65.9.blif
time = 693637787 us
--------------- round 47 ---------------
seed = 2531465778
maxLevel = 4
n656 is replaced by n1074 with estimated error 0.00838
error = 0.00838
area = 2509
delay = 65.9
#gates = 1028
output circuit appNtk/c7552_47_0.00838_2509_65.9.blif
time = 708354311 us
--------------- round 48 ---------------
seed = 2531465778
maxLevel = 4
n1121 is replaced by n960 with estimated error 0.04735
error = 0.04735
area = 2423
delay = 65.9
#gates = 996
output circuit appNtk/c7552_48_0.04735_2423_65.9.blif
time = 722963935 us
--------------- round 49 ---------------
seed = 2531465778
maxLevel = 4
n1085 is replaced by n914 with estimated error 0.04744
error = 0.04744
area = 2387
delay = 65.9
#gates = 981
output circuit appNtk/c7552_49_0.04744_2387_65.9.blif
time = 736958310 us
--------------- round 50 ---------------
seed = 2531465778
maxLevel = 4
n1074 is replaced by n386 with estimated error 0.04948
error = 0.04948
area = 2383
delay = 65.9
#gates = 979
output circuit appNtk/c7552_50_0.04948_2383_65.9.blif
time = 750662611 us
--------------- round 51 ---------------
seed = 2531465778
maxLevel = 4
exceed error bound
