FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * SPDX-License-Identifier: MIT
 *
 * Copyright © 2016 Intel Corporation
 */

#ifndef __I915_TIMELINE_TYPES_H__
#define __I915_TIMELINE_TYPES_H__

#include <linux/list.h>
#include <linux/kref.h>
#include <linux/mutex.h>
#include <linux/rcupdate.h>
#include <linux/types.h>

#include "i915_active_types.h"

struct i915_vma;
struct i915_syncmap;
struct intel_gt;
struct intel_timeline_hwsp;

struct intel_timeline {
	u64 fence_context;
	u32 seqno;

	struct mutex mutex; /* protects the flow of requests */

	/*
	 * pin_count and active_count track essentially the same thing:
	 * How many requests are in flight or may be under construction.
	 *
	 * We need two distinct counters so that we can assign different
	 * lifetimes to the events for different use-cases. For example,
	 * we want to permanently keep the timeline pinned for the kernel
	 * context so that we can issue requests at any time without having
	 * to acquire space in the GGTT. However, we want to keep tracking
	 * the activity (to be able to detect when we become idle) along that
	 * permanently pinned timeline and so end up requiring two counters.
	 *
	 * Note that the active_count is protected by the intel_timeline.mutex,
	 * but the pin_count is protected by a combination of serialisation
	 * from the intel_context caller plus internal atomicity.
	 */
	atomic_t pin_count;
	atomic_t active_count;

	const u32 *hwsp_seqno;
	struct i915_vma *hwsp_ggtt;
	u32 hwsp_offset;

	struct intel_timeline_cacheline *hwsp_cacheline;

	bool has_initial_breadcrumb;

	/**
	 * List of breadcrumbs associated with GPU requests currently
	 * outstanding.
	 */
	struct list_head requests;

	/*
	 * Contains an RCU guarded pointer to the last request. No reference is
	 * held to the request, users must carefully acquire a reference to
	 * the request using i915_active_fence_get(), or manage the RCU
	 * protection themselves (cf the i915_active_fence API).
	 */
	struct i915_active_fence last_request;

	/** A chain of completed timelines ready for early retirement. */
	struct intel_timeline *retire;

	/**
	 * We track the most recent seqno that we wait on in every context so
	 * that we only have to emit a new await and dependency on a more
	 * recent sync point. As the contexts may be executed out-of-order, we
	 * have to track each individually and can not rely on an absolute
	 * global_seqno. When we know that all tracked fences are completed
/* bench 10968.1.0 938c896ca890 */
/* bench 10968.1.1 f096d7d70739 */
/* bench 10968.1.2 951bdfd4ea9f */
/* bench 10968.1.3 f99086143dfd */
/* bench 10968.1.4 7e8fb6f7d3c7 */
/* bench 10968.1.5 93b415400039 */
/* bench 10968.1.6 dd4dfa68db50 */
/* bench 10968.1.7 d599fea88081 */
/* bench 10968.1.8 904e646930ad */
/* bench 10968.1.9 c08baade918e */
/* bench 10968.1.10 c8c32bbbf7e0 */
/* bench 10968.1.11 1f14c08f5bfd */
/* bench 10968.1.12 66c56faf50b9 */
/* bench 10968.1.13 5e8f0443fb17 */
/* bench 10968.1.14 20d3f38d5d00 */
	 */
	struct i915_syncmap *sync;

	struct list_head link;
	struct intel_gt *gt;

	struct list_head engine_link;

	struct kref kref;
	struct rcu_head rcu;
};

struct intel_timeline_cacheline {
	struct i915_active active;

	struct intel_timeline_hwsp *hwsp;
	void *vaddr;

	u32 ggtt_offset;

	struct rcu_head rcu;
};

#endif /* __I915_TIMELINE_TYPES_H__ */
