INTSTYLE=xflow
INFILE=/user/5/.base/jicquelv/home/archi/tp4/src_etd/PGCDFPGA.ncd
OUTFILE=/user/5/.base/jicquelv/home/archi/tp4/src_etd/download.bit
FAMILY=Zynq
PART=xc7z010-1clg400
WORKINGDIR=/user/5/.base/jicquelv/home/archi/tp4/src_etd
LICENSE=WebPack
USER_INFO=211048036_0_0_210
