---
layout: default
title: "1.2ï½œFinFETæŠ€è¡“ã®ç¢ºç«‹ã¨5nmä¸–ä»£ã¾ã§ã®è¨­è¨ˆæ‰‹æ³• / Establishment of FinFET Technology and Design Methods up to 5nm"
---

---

# ğŸ—ï¸ 1.2ï½œFinFETæŠ€è¡“ã®ç¢ºç«‹ã¨5nmä¸–ä»£ã¾ã§ã®è¨­è¨ˆæ‰‹æ³•  
**1.2ï½œEstablishment of FinFET Technology and Design Methods up to 5nm**

---

## ğŸ“Œ æ¦‚è¦ / Overview

**JP:**  
FinFETï¼ˆFin Field-Effect Transistorï¼‰ã¯ã€å¾“æ¥ã®ãƒ—ãƒ¬ãƒ¼ãƒŠå‹MOSFETã®çŸ­ãƒãƒ£ãƒãƒ«åŠ¹æœã‚’æŠ‘åˆ¶ã™ã‚‹ãŸã‚ã«é–‹ç™ºã•ã‚ŒãŸ3æ¬¡å…ƒæ§‹é€ ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã§ã™ã€‚2010å¹´ä»£ä»¥é™ã€TSMCã¯16nmä¸–ä»£ã‹ã‚‰FinFETã‚’å°å…¥ã—ã€7nmãƒ»5nmã¾ã§æ€§èƒ½å‘ä¸Šã¨æ¶ˆè²»é›»åŠ›ä½æ¸›ã‚’ä¸¡ç«‹ã—ã¾ã—ãŸã€‚  

**EN:**  
FinFET (Fin Field-Effect Transistor) is a 3D transistor architecture developed to suppress short-channel effects in traditional planar MOSFETs. Since the 16nm generation, TSMC has adopted FinFET, achieving both performance improvements and power reduction through 7nm and 5nm nodes.

---

## ğŸ§¬ FinFETæ§‹é€ ã®ç‰¹å¾´ / Characteristics of FinFET Structure

| ç‰¹å¾´ / Feature (JP) | Feature (EN) | èª¬æ˜ / Description |
|---------------------|--------------|--------------------|
| 3Dæ§‹é€  / 3D Structure | 3D fin-shaped channel | ãƒãƒ£ãƒãƒ«ãŒç«‹ä½“åŒ–ã•ã‚Œã€ã‚²ãƒ¼ãƒˆãŒ3é¢ã‚’åŒ…ã¿è¾¼ã‚€ã“ã¨ã§åˆ¶å¾¡æ€§å‘ä¸Š / Channel is raised, with gate wrapping around three sides for better control |
| çŸ­ãƒãƒ£ãƒãƒ«åŠ¹æœæŠ‘åˆ¶ | Suppression of short-channel effects | DIBLãƒ»ãƒªãƒ¼ã‚¯é›»æµã®ä½æ¸› / Reduced DIBL and leakage current |
| é«˜ãƒ‰ãƒ©ã‚¤ãƒ–é›»æµ | High drive current | Finæ•°ã‚’å¢—ã‚„ã™ã“ã¨ã§é§†å‹•èƒ½åŠ›ã‚’èª¿æ•´å¯èƒ½ / Drive strength can be tuned by increasing number of fins |
| é«˜å¯†åº¦é›†ç© | High density integration | ã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°ã¨ã¨ã‚‚ã«é…ç·šå±¤ãƒ»ã‚»ãƒ«ãƒ©ã‚¤ãƒ–ãƒ©ãƒªè¨­è¨ˆãŒé€²åŒ– / Scaling accompanied by improved interconnect and cell library design |

---

## ğŸ› ï¸ è¨­è¨ˆæ‰‹æ³•ã®é€²åŒ– / Evolution of Design Methods

**16nmä¸–ä»£ï¼ˆåˆæœŸFinFETï¼‰ / 16nm Generation (Early FinFET):**
- DRCãƒ«ãƒ¼ãƒ«ãŒè¤‡é›‘åŒ–ï¼ˆFiné–“éš”ã€ã‚²ãƒ¼ãƒˆé•·ã®é‡å­åŒ–ï¼‰
- PDKã®Finå˜ä½ã§ã®ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿é¸æŠ
- é›»åŠ›ã¨é€Ÿåº¦ã®ãƒãƒ©ãƒ³ã‚¹ã‚’å–ã‚‹ãŸã‚ã®ã‚»ãƒ«ãƒ©ã‚¤ãƒ–ãƒ©ãƒªæ‹¡å……

**7nmä¸–ä»£ / 7nm Generation:**
- éƒ¨åˆ†çš„EUVå°å…¥ã«ã‚ˆã‚‹é…ç·šç²¾åº¦å‘ä¸Š
- RCé…å»¶å¯¾ç­–ã¨ã—ã¦ä½kææ–™ã¨é…ç·šå±¤æ§‹é€ æœ€é©åŒ–
- ãƒãƒ«ãƒãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚°ï¼ˆSAQPç­‰ï¼‰ã®è¨­è¨ˆå½±éŸ¿

**5nmä¸–ä»£ / 5nm Generation:**
- EUVæœ¬æ ¼å°å…¥ã«ã‚ˆã‚Šãƒ¬ã‚¤ãƒ¤ãƒ¼æ•°å‰Šæ¸›
- ã‚»ãƒ«é«˜ã•ãƒ»é…ç·šãƒ”ãƒƒãƒç¸®å°ï¼ˆ~48nm M0 pitchï¼‰
- é«˜å¯†åº¦æ¨™æº–ã‚»ãƒ«ãƒ©ã‚¤ãƒ–ãƒ©ãƒªï¼ˆHD/HP variantsï¼‰

---

## âš–ï¸ PPAãƒˆãƒ¬ãƒ¼ãƒ‰ã‚ªãƒ•ã®å¤‰åŒ– / PPA Trade-off Changes

| ãƒãƒ¼ãƒ‰ / Node | æ€§èƒ½å‘ä¸Š / Perf. Gain | æ¶ˆè²»é›»åŠ›ä½æ¸› / Power Reduction | ãƒ­ã‚¸ãƒƒã‚¯å¯†åº¦ / Logic Density |
|---------------|-----------------------|--------------------------------|------------------------------|
| 16nm â†’ 7nm    | ~35%                  | ~55%                           | ~3.3x                        |
| 7nm â†’ 5nm     | ~15â€“20%               | ~30%                           | ~1.8x                        |

---

## ğŸ” è¨­è¨ˆä¸Šã®èª²é¡Œ / Design Challenges

- **é…ç·šæŠµæŠ—ãƒ»å®¹é‡å¢—åŠ **ã«ã‚ˆã‚‹é…å»¶æ‚ªåŒ– â†’ BEOLæ”¹å–„ãŒå¿…é ˆ  
- **ãƒªãƒ¼ã‚¯é›»æµã®åˆ¶å¾¡**ï¼šã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°ã«ã‚ˆã‚‹Vthèª¿æ•´é›£åº¦å¢—åŠ   
- **EDAãƒ„ãƒ¼ãƒ«å¯¾å¿œ**ï¼šEUVãƒ»ãƒãƒ«ãƒãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚°ã«ä¼´ã†æ–°è¦DRC/DFMãƒ«ãƒ¼ãƒ«

---

## ğŸ“ é–¢é€£ãƒªãƒ³ã‚¯ / Related Links

- [1.1ï½œãƒãƒ¼ãƒ‰å¹´è¡¨ã¨ãƒãƒ¼ã‚±ãƒ†ã‚£ãƒ³ã‚°å‘½åã®å·®ç•°](1_1_node_timeline.md)
- [README (TSMC Insight)](../README.md)

---

## ğŸ”™ æˆ»ã‚‹ãƒ»é€²ã‚€ / Navigation
- **å‰ç¯€ / Previous:** [1.1ï½œãƒãƒ¼ãƒ‰å¹´è¡¨ã¨ãƒãƒ¼ã‚±ãƒ†ã‚£ãƒ³ã‚°å‘½åã®å·®ç•°](1_1_node_timeline.md)  
- **æ¬¡ç¯€ / Next:** [1.3ï½œEUVå°å…¥ã®èƒŒæ™¯ã¨7nmä»¥é™ã®è£½é€ æŠ€è¡“å¤‰åŒ–](1_3_euv_intro.md)  
- **ç« ãƒˆãƒƒãƒ— / Chapter Top:** [README](../README.md)
