# Script to demonstrate the Yosys synthesis bug
# This shows the structural bug in the synthesized circuit

read_verilog -sv minimal_bug.sv
hierarchy -top bug

# Show the circuit after proc pass - this will show the bug
proc

# Dump the circuit to show the incorrect clock connection
dump

# The bug is visible in the output:
# cell $dff has: connect \CLK 1'0
# This connects clock to CONSTANT 0 instead of the clk signal!

# Now test CXXRTL simulation to show the assertion actually fails
write_cxxrtl bug_test.cpp

# Reset design and test formal verification (which incorrectly passes)
design -reset
read_verilog -sv minimal_bug.sv
prep -top bug
chformal -lower
sat -prove-asserts -verify -tempinduct -seq 5
