// Seed: 3605650746
module module_0;
  reg  id_1;
  wire id_2;
  generate
    for (id_3 = 1; 1; id_1 = 1'b0) begin : LABEL_0
      always @(posedge -1 - "" or posedge -1 & id_1) $signed(37);
      ;
    end
  endgenerate
endmodule
module module_1 #(
    parameter id_6 = 32'd67
) (
    output tri id_0,
    output supply0 id_1,
    input tri id_2,
    output supply1 id_3,
    input wire id_4,
    output wire id_5
    , id_12,
    input tri1 _id_6,
    input uwire id_7,
    output uwire id_8,
    output uwire id_9,
    output wor id_10
);
  wire id_13[-1 'b0 : 1];
  module_0 modCall_1 ();
  logic [(  1  ) : id_6] id_14;
endmodule
