entity selectAndEncodeSubComponent1 is
	port(
		IRin										: in std_logic_vector(31 downto 0);
		Gra, Grb, Grc							: in std_logic;
	);
end entity;