m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/simulation/modelsim
vmax7219
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1597168965
!i10b 1
!s100 4BHGj:JX_zV^9`_NiWFW:1
I:zzPg2U_>^R8<kN5nndBo2
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 max_7219_sv_unit
S1
Z3 dC:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/simulation/modelsim/tb_w25q32
w1597076661
8C:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/max_7219.sv
FC:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/max_7219.sv
L0 4
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1597168965.000000
!s107 C:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/max_7219.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi|C:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/max_7219.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi
Z8 tCvgOpt 0
vspi
R0
Z9 !s110 1597240872
!i10b 1
!s100 4Sj=d1;NefNP=iHMzPh611
I:X8<ho7dzDXOC80kb^A<j0
R2
!s105 spi_sv_unit
S1
R3
w1597240426
8C:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/spi.sv
FC:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/spi.sv
L0 4
R4
r1
!s85 0
31
Z10 !s108 1597240872.000000
!s107 C:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/spi.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/spi.sv|
!i113 1
Z11 o-work work -sv
R8
vspi_top
R0
R1
!i10b 1
!s100 b3g^Y^BcoYL<oRU2]SemL0
IhgKI2kl?3Z@7JPafek07e1
R2
!s105 spi_top_sv_unit
S1
R3
w1597166555
8C:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/spi_top.sv
FC:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/spi_top.sv
L0 4
R4
r1
!s85 0
31
R5
!s107 C:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/spi_top.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi|C:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/spi_top.sv|
!i113 1
R6
R7
R8
vtb_w25q32
R0
R9
!i10b 1
!s100 o^^E7^LZeHfQjabFZD[1D0
I81iUFDVo4K>YjHeC2hc<k3
R2
!s105 tb_w25q32_sv_unit
S1
R3
w1597147999
8C:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/tb_w25q32.sv
FC:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/tb_w25q32.sv
L0 4
R4
r1
!s85 0
31
R10
!s107 C:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/tb_w25q32.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/tb_w25q32.sv|
!i113 1
R11
R8
vw25q32
R0
R9
!i10b 1
!s100 dhRf7>Nc7QGW1YN4@Z<gV1
IVSojdaNSf:Hn4iBJ>odQa1
R2
!s105 w25q32_sv_unit
S1
R3
w1597240850
8C:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/w25q32.sv
FC:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/w25q32.sv
L0 4
R4
r1
!s85 0
31
R10
!s107 C:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/w25q32.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/w25q32.sv|
!i113 1
R11
R8
