INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA_HW/final/BE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA_HW/final/PN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stages_bitonic_sorter
INFO: [VRFC 10-311] analyzing module LIFO
INFO: [VRFC 10-311] analyzing module PN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA_HW/final/stack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LIFO
WARNING: [VRFC 10-3609] overwriting previous definition of module 'LIFO' [C:/Users/User/Desktop/FPGA_HW/final/stack.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA_HW/final/two_stages_bitonic_sorter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_stages_bitonic_sorter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'two_stages_bitonic_sorter' [C:/Users/User/Desktop/FPGA_HW/final/two_stages_bitonic_sorter.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA_HW/final/TESTBED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TESTBED
