:=:=:=>HIER
::ign;::gen;::variants;::parent;::inst;::shortname;::lang;::entity;::arch;::use;::config;::comment;::descr
# Generated Intermediate Conn/Hier Data;;;;;;;;;;;;
# by: wig;;;;;;;;;;;;
# on: Fri Jul 15 14:50:36 2005;;;;;;;;;;;;
# cmd: h:/work/eclipse/mix/mix_0.pl -strip -nodelta ../sigport.xls;;;;;;;;;;;;
;;Default;W_NO_PARENT;TESTBENCH;;vhdl;W_NO_ENTITY;rtl;;W_NO_ENTITY_rtl_conf;;
;;Default;inst_t;inst_a;;VHDL;ent_a;rtl;;ent_a_RTL_CONF;;
;;Default;inst_a;inst_aa;;VHDL;ent_aa;rtl;;ent_aa_RTL_CONF;;
;;Default;inst_a;inst_ab;;VHDL;ent_ab;rtl;;ent_ab_RTL_CONF;;
;;Default;inst_a;inst_ac;;VHDL;ent_ac;rtl;;ent_ac_RTL_CONF;;
;;Default;inst_a;inst_ad;;VHDL;ent_ad;rtl;;ent_ad_RTL_CONF;;
;;Default;inst_a;inst_ae;;VHDL;ent_ae;rtl;;ent_ae_RTL_CONF;;
;;Default;inst_t;inst_b;;VHDL;ent_b;rtl;;ent_b_RTL_CONF;;
;;Default;inst_b;inst_ba;;VHDL;ent_ba;rtl;;ent_ba_RTL_CONF;;
;;Default;inst_b;inst_bb;;VHDL;ent_bb;rtl;;ent_bb_RTL_CONF;;
;;Default;TESTBENCH;inst_t;;VHDL;ent_t;rtl;;ent_t_RTL_CONF;;
:=:=:=>CONN
::ign;::gen;::bundle;::class;::clock;::type;::high;::low;::mode;::name;::shortname;::out;::in;::descr;::comment
# Generated Intermediate Conn/Hier Data;;;;;;;;;;;;;;
# by: wig;;;;;;;;;;;;;;
# on: Fri Jul 15 14:50:36 2005;;;;;;;;;;;;;;
# cmd: h:/work/eclipse/mix/mix_0.pl -strip -nodelta ../sigport.xls;;;;;;;;;;;;;;
;;TestPortExt;Test1;clk;std_ulogic;;;;sig_01;;"inst_aa/port_aa_1, 
inst_a/p_mix_sig_01_go";"inst_ab/port_ab_1, 
inst_b/port_b_1";Use internally test1Will create p_mix_sig_1_go port;
;;TestPortExt;Test2;clk;std_ulogic_vector;4;0;S;sig_02;;"inst_ad/port_ad_2(0:0)=(4:4), 
inst_ab/port_ab_2(0:0)=(1:1), 
inst_aa/port_aa_2(0:0)=(0:0), 
inst_ac/port_ac_2(0:0)=(3:3)";"inst_ae/port_ae_2(1:0)=(1:0), 
inst_ae/port_ae_2(4:3)=(4:3)";Use internally test2, no port generated;
;;TestPortExt;Test3;clk;std_ulogic;;;S;sig_03;;"inst_aa/port_aa_3, 
inst_a/p_mix_sig_03_go";inst_b/port_b_3;Interhierachy link, will create p_mix_sig_3_go;
;;TestPortExt;Test4;clk;std_ulogic;;;S;sig_04;;inst_b/port_b_4;"inst_aa/port_aa_4, 
inst_a/p_mix_sig_04_gi";Interhierachy link, will create p_mix_sig_4_gi;
;;TestPortExt;Test5;clk;std_ulogic_vector;3;0;S;sig_05;;"inst_aa/port_aa_5(3:0)=(3:0), 
inst_a/p_mix_sig_05_2_1_go(1:0)=(2:1)";"inst_b/port_b_5_1(0:0)=(2:2), 
inst_b/port_b_5_2(0:0)=(1:1), 
inst_ae/port_ae_5(3:0)=(3:0)";Bus, single bits go to outsideBus, single bits go to outside, will create p_mix_sig_5_2_2_goBus, single bits go to outside, will create P_MIX_sound_alarm_test5_1_1_GO;
;;TestPortExt;Test6;clk;std_ulogic_vector;3;0;S;sig_06;;"inst_aa/port_aa_6(3:0)=(3:0), 
inst_b/port_b_6o(3:0)=(3:0)";"inst_b/port_b_6i(3:0)=(3:0), 
inst_ae/port_ae_6(3:0)=(3:0), 
inst_a/p_mix_sig_06_gi(3:0)=(3:0)";Conflicting definition (X2);
;;TestPortExt;Test7;clk;std_ulogic_vector;5;0;S;sig_07;;inst_aa/sig_07(5:0)=(5:0);"inst_b/sig_07(5:0)=(5:0), 
inst_ae/sig_07(5:0)=(5:0), 
inst_a/sig_07(5:0)=(5:0)";Conflicting definition, IN false!;
;;TestPortExt;Test8;clk;std_ulogic_vector;8;2;S;sig_08;;"inst_aa/sig_08(8:2)=(8:2), 
inst_a/sig_08(8:2)=(8:2)";"inst_b/sig_08(8:2)=(8:2), 
inst_ae/sig_08(8:2)=(8:2)";VHDL intermediate needed (port name);
;;TestPortExt;Test13;clk;std_ulogic_vector;4;0;S;sig_13;;"inst_aa/sig_13(4:0)=(4:0), 
inst_a/sig_13(4:0)=(4:0)";inst_ab/sig_13(4:0)=(4:0);Create internal signal name;
;;TestPortExt;Test11;clk;std_ulogic;;;I;sig_i_a;;;"inst_a/port_i_a, 
inst_t/sig_i_a";Input Port;
;;TestPortExt;Test11;clk;std_ulogic;;;I;sig_i_a2;;;"inst_a/sig_i_a2, 
inst_t/sig_i_a2";Input Port;
;;TestPortExt;Test9;clk;std_ulogic_vector;6;0;I;sig_i_ae;;;"inst_t/sig_i_ae(6:0)=(6:0), 
inst_ae/sig_i_ae(6:0)=(6:0), 
inst_a/p_mix_sig_i_ae_gi(6:0)=(6:0)";Input Bus;
;;TestPortExt;Test12;clk;std_ulogic;;;O;sig_o_a;;"inst_a/port_o_a, 
inst_t/sig_o_a";;Output Port;
;;TestPortExt;Test12;clk;std_ulogic;;;O;sig_o_a2;;"inst_a/sig_o_a2, 
inst_t/sig_o_a2";;Output Port;
;;TestPortExt;Test10;clk;std_ulogic_vector;7;0;O;sig_o_ae;;"inst_t/sig_o_ae(7:0)=(7:0), 
inst_ae/sig_o_ae(7:0)=(7:0), 
inst_a/p_mix_sig_o_ae_go(7:0)=(7:0)";;Output Bus;
:=:=:=>CONF
MIXCFG;CONST_NR;0
MIXCFG;DELTA_INT_NR;0
MIXCFG;DELTA_NR;0
MIXCFG;DELTA_VER_NR;0
MIXCFG;ERROR;__ERROR__
MIXCFG;GENERIC_NR;0
MIXCFG;HIGH_NR;0
MIXCFG;LOW_NR;0
MIXCFG;OPEN_NR;0
MIXCFG;PRINTTIMING;1
MIXCFG;TYPECAST_NR;0
MIXCFG;WARN;__WARNING__
MIXCFG;check.defs;
MIXCFG;check.hdlout.delta;
MIXCFG;check.hdlout.extmask.arch;
MIXCFG;check.hdlout.extmask.conf;
MIXCFG;check.hdlout.extmask.entity;
MIXCFG;check.hdlout.filter.arch;
MIXCFG;check.hdlout.filter.conf;
MIXCFG;check.hdlout.filter.entity;
MIXCFG;check.hdlout.mode;entity,leaf,generated,ignorecase
MIXCFG;check.hdlout.path;
MIXCFG;check.inst;nomulti
MIXCFG;check.keywords.verilog;(register|net|wire|in|out|inout)
MIXCFG;check.keywords.vhdl;(open|instance|entity|signal)
MIXCFG;check.name.conf;check,lc
MIXCFG;check.name.conn;check,lc
MIXCFG;check.name.enty;check,lc
MIXCFG;check.name.inst;check,lc
MIXCFG;check.name.pad;check,lc
MIXCFG;check.name.port;check,lc
MIXCFG;check.signal;load,driver,check,top_open
MIXCFG;conf.parsed;0
MIXCFG;conf.req;optional
MIXCFG;conf.xls;CONF
MIXCFG;conn.ext;14
MIXNOCFG;conn.field.::bundle;ARRAY
MIXNOCFG;conn.field.::class;ARRAY
MIXNOCFG;conn.field.::clock;ARRAY
MIXNOCFG;conn.field.::comment;ARRAY
MIXNOCFG;conn.field.::debug;ARRAY
MIXNOCFG;conn.field.::default;ARRAY
MIXNOCFG;conn.field.::descr;ARRAY
MIXNOCFG;conn.field.::gen;ARRAY
MIXNOCFG;conn.field.::high;ARRAY
MIXNOCFG;conn.field.::ign;ARRAY
MIXNOCFG;conn.field.::in;ARRAY
MIXNOCFG;conn.field.::low;ARRAY
MIXNOCFG;conn.field.::mode;ARRAY
MIXNOCFG;conn.field.::name;ARRAY
MIXNOCFG;conn.field.::out;ARRAY
MIXNOCFG;conn.field.::shortname;ARRAY
MIXNOCFG;conn.field.::skip;ARRAY
MIXNOCFG;conn.field.::type;ARRAY
MIXCFG;conn.field._multorder_;0
MIXCFG;conn.field.nr;16
MIXCFG;conn.key;::name
MIXCFG;conn.parsed;1
MIXCFG;conn.req;mandatory
MIXCFG;conn.xls;CONN
MIXCFG;cwd;h:/work/eclipse/mix/test/xls_input/sigport
MIXCFG;drive;h:/
MIXCFG;dump;sigport.pld
MIXCFG;format.csv.cellsep;";"
MIXCFG;format.csv.quoting;""""
MIXCFG;format.csv.sheetsep;:=:=:=>
MIXCFG;format.csv.style;doublequote,autoquote,nowrapnl,maxwidth
MIXCFG;format.out;
MIXCFG;format.xls.maxcelllength;500
MIXCFG;hier.ext;9
MIXNOCFG;hier.field.::arch;ARRAY
MIXNOCFG;hier.field.::comment;ARRAY
MIXNOCFG;hier.field.::config;ARRAY
MIXNOCFG;hier.field.::debug;ARRAY
MIXNOCFG;hier.field.::default;ARRAY
MIXNOCFG;hier.field.::descr;ARRAY
MIXNOCFG;hier.field.::entity;ARRAY
MIXNOCFG;hier.field.::gen;ARRAY
MIXNOCFG;hier.field.::hierachy;ARRAY
MIXNOCFG;hier.field.::ign;ARRAY
MIXNOCFG;hier.field.::inst;ARRAY
MIXNOCFG;hier.field.::lang;ARRAY
MIXNOCFG;hier.field.::parent;ARRAY
MIXNOCFG;hier.field.::shortname;ARRAY
MIXNOCFG;hier.field.::skip;ARRAY
MIXNOCFG;hier.field.::udc;ARRAY
MIXNOCFG;hier.field.::use;ARRAY
MIXNOCFG;hier.field.::variants;ARRAY
MIXCFG;hier.field._multorder_;0
MIXCFG;hier.field.nr;14
MIXCFG;hier.key;::inst
MIXCFG;hier.parsed;1
MIXCFG;hier.req;mandatory
MIXCFG;hier.xls;HIER
MIXCFG;i2c.cols;0
MIXNOCFG;i2c.field.::auto;ARRAY
MIXNOCFG;i2c.field.::b;ARRAY
MIXNOCFG;i2c.field.::block;ARRAY
MIXNOCFG;i2c.field.::busy;ARRAY
MIXNOCFG;i2c.field.::clock;ARRAY
MIXNOCFG;i2c.field.::comment;ARRAY
MIXNOCFG;i2c.field.::default;ARRAY
MIXNOCFG;i2c.field.::dev;ARRAY
MIXNOCFG;i2c.field.::dir;ARRAY
MIXNOCFG;i2c.field.::ign;ARRAY
MIXNOCFG;i2c.field.::init;ARRAY
MIXNOCFG;i2c.field.::inst;ARRAY
MIXNOCFG;i2c.field.::interface;ARRAY
MIXNOCFG;i2c.field.::range;ARRAY
MIXNOCFG;i2c.field.::readDone;ARRAY
MIXNOCFG;i2c.field.::rec;ARRAY
MIXNOCFG;i2c.field.::reset;ARRAY
MIXNOCFG;i2c.field.::spec;ARRAY
MIXNOCFG;i2c.field.::sub;ARRAY
MIXNOCFG;i2c.field.::sync;ARRAY
MIXNOCFG;i2c.field.::update;ARRAY
MIXNOCFG;i2c.field.::variants;ARRAY
MIXNOCFG;i2c.field.::width;ARRAY
MIXCFG;i2c.field._multorder_;0
MIXCFG;i2c.field.nr;23
MIXCFG;i2c.parsed;0
MIXCFG;i2c.regmas_type;VGCA
MIXCFG;i2c.req;optional
MIXCFG;i2c.xls;I2C
MIXCFG;import.generate;stripio
MIXCFG;input.ext.csv;csv
MIXCFG;input.ext.excel;xls
MIXCFG;input.ext.soffice;sxc
MIXCFG;intermediate.ext;
MIXCFG;intermediate.format;prev
MIXCFG;intermediate.keep;3
MIXCFG;intermediate.order;input
MIXCFG;intermediate.path;.
MIXCFG;intermediate.strip;1
MIXCFG;internal.format;perl
MIXCFG;internal.order;input
MIXCFG;internal.path;.
MIXCFG;io.cols;0
MIXNOCFG;io.field.::class;ARRAY
MIXNOCFG;io.field.::comment;ARRAY
MIXNOCFG;io.field.::debug;ARRAY
MIXNOCFG;io.field.::default;ARRAY
MIXNOCFG;io.field.::ign;ARRAY
MIXNOCFG;io.field.::iocell;ARRAY
MIXNOCFG;io.field.::ispin;ARRAY
MIXNOCFG;io.field.::muxopt;ARRAY
MIXNOCFG;io.field.::name;ARRAY
MIXNOCFG;io.field.::pad;ARRAY
MIXNOCFG;io.field.::pin;ARRAY
MIXNOCFG;io.field.::port;ARRAY
MIXNOCFG;io.field.::skip;ARRAY
MIXNOCFG;io.field.::type;ARRAY
MIXCFG;io.field._multorder_;0
MIXCFG;io.field.nr;12
MIXCFG;io.parsed;0
MIXCFG;io.req;optional
MIXCFG;io.xls;IO
MIXCFG;iocell.auto;bus
MIXCFG;iocell.bus;_vector
MIXCFG;iocell.defaultdir;in
MIXCFG;iocell.embedded;
MIXCFG;iocell.in;do,en,pu,pd,xout
MIXCFG;iocell.inout;__NOINOUT__
MIXCFG;iocell.name;%::iocell%_%::pad%
MIXCFG;iocell.out;di,xin
MIXCFG;iocell.select;onehot,auto
MIXCFG;iswin;1
MIXCFG;macro.%0%;mix_0.pl
MIXCFG;macro.%ACOM%;--
MIXCFG;macro.%ARGV%;h:/work/eclipse/mix/mix_0.pl -strip -nodelta ../sigport.xls
MIXCFG;macro.%BODY%;__BODY__
MIXCFG;macro.%BUFFER%;buffer
MIXCFG;macro.%BUS%;__BUS__
MIXCFG;macro.%BUS_TYPE%;std_ulogic_vector
MIXCFG;macro.%CONST%;__CONST__
MIXCFG;macro.%CR%;\n
MIXCFG;macro.%DATE%;Fri Jul 15 14:50:36 2005
MIXCFG;macro.%DECL%;__DECL__
MIXCFG;macro.%DEFAULT_CONFIG%;%::entity%_%::arch%_conf
MIXCFG;macro.%DEFAULT_MODE%;S
MIXCFG;macro.%DEFINE%;`define
MIXCFG;macro.%EMPTY%;
MIXCFG;macro.%FOOT%;__FOOT__
MIXCFG;macro.%GENERIC%;__GENERIC__
MIXCFG;macro.%H%;$
MIXCFG;macro.%HEAD%;__HEAD__
MIXCFG;macro.%HIGH%;mix_logic1
MIXCFG;macro.%HIGH_BUS%;mix_logic1_bus
MIXCFG;macro.%HOME%;H:\
MIXCFG;macro.%IIC_IF%;iic_if_
MIXCFG;macro.%IIC_SYNC%;sync_
MIXCFG;macro.%IIC_TRANS%;transceiver_
MIXCFG;macro.%IMPORT%;__IMPORT__
MIXCFG;macro.%IMPORT_BUNDLE%;__IMPORT_BUNDLE__
MIXCFG;macro.%IMPORT_CLK%;__IMPORT_CLK__
MIXCFG;macro.%IMPORT_I%;I
MIXCFG;macro.%IMPORT_O%;O
MIXCFG;macro.%INCLUDE%;`include
MIXCFG;macro.%INT_VERILOG_DEFINES%;
MIXCFG;macro.%IOCELL_CLK%;CLK
MIXCFG;macro.%IOCELL_SELECT_PORT%;__I_default_select
MIXCFG;macro.%IOCELL_TYPE%;__E_DEFAULT_IOCELL__
MIXCFG;macro.%IOCR%;\n
MIXCFG;macro.%LANGUAGE%;vhdl
MIXCFG;macro.%LOW%;mix_logic0
MIXCFG;macro.%LOW_BUS%;mix_logic0_bus
MIXCFG;macro.%NCD%;__NOCOMPDEC__
MIXCFG;macro.%NOSEL%;__I_NOSEL__
MIXCFG;macro.%NOSELPORT%;__I_NOSELPORT__
MIXCFG;macro.%NO_COMP%;__NOCOMPDEC__
MIXCFG;macro.%NO_COMPONENT_DECLARATION%;__NOCOMPDEC__
MIXCFG;macro.%NO_CONFIG%;NO_CONFIG
MIXCFG;macro.%NULL%;0
MIXCFG;macro.%OPEN%;open
MIXCFG;macro.%OS%;MSWin32
MIXCFG;macro.%PAD_CLASS%;PAD
MIXCFG;macro.%PAD_TYPE%;__E_DEFAULT_PAD__
MIXCFG;macro.%PARAMETER%;__PARAMETER__
MIXCFG;macro.%POSTFIX_IIC_IN%;_iic_i
MIXCFG;macro.%POSTFIX_IIC_OUT%;_iic_o
MIXCFG;macro.%PREFIX_IIC_GEN%;iic_if_
MIXCFG;macro.%PROJECT%;NO_PROJECT_SET
MIXCFG;macro.%RREG%;read_reg_
MIXCFG;macro.%RWREG%;read_write_reg_
MIXCFG;macro.%S%;\t
MIXCFG;macro.%SIGNAL%;std_ulogic
MIXCFG;macro.%SPACE%; 
MIXCFG;macro.%TAB%;\t
MIXCFG;macro.%TBD%;__W_TO_BE_DEFINED
MIXCFG;macro.%TOP%;__TOP__
MIXCFG;macro.%TPYECAST_ENT%;__TYPECAST_ENT__
MIXCFG;macro.%TRISTATE%;tristate
MIXCFG;macro.%TYPECAST_CONF%;__TYPECAST_CONF__
MIXCFG;macro.%UAMN%;
MIXCFG;macro.%UNDEF%;ERROR_UNDEF
MIXCFG;macro.%UNDEF_1%;ERROR_UNDEF_1
MIXCFG;macro.%UNDEF_2%;ERROR_UNDEF_2
MIXCFG;macro.%UNDEF_3%;ERROR_UNDEF_3
MIXCFG;macro.%UNDEF_4%;ERROR_UNDEF_4
MIXCFG;macro.%USEASMODULENAME%;
MIXCFG;macro.%USER%;wig
MIXCFG;macro.%VERILOG_DEFINES%;\t// No `defines in this module
MIXCFG;macro.%VERILOG_HOOK_BODY%;
MIXCFG;macro.%VERILOG_TIMESCALE%;`timescale 1ns / 1ps
MIXCFG;macro.%VERILOG_USE_ARCH%;%EMPTY%
MIXCFG;macro.%VERSION%;Revision: 1.36 
MIXCFG;macro.%VHDL_HOOK_ARCH_BODY%;
MIXCFG;macro.%VHDL_HOOK_ARCH_DECL%;
MIXCFG;macro.%VHDL_HOOK_ARCH_FOOT%;
MIXCFG;macro.%VHDL_HOOK_ARCH_HEAD%;
MIXCFG;macro.%VHDL_HOOK_CONF_BODY%;
MIXCFG;macro.%VHDL_HOOK_CONF_FOOT%;
MIXCFG;macro.%VHDL_HOOK_CONF_HEAD%;
MIXCFG;macro.%VHDL_HOOK_ENTY_BODY%;
MIXCFG;macro.%VHDL_HOOK_ENTY_FOOT%;
MIXCFG;macro.%VHDL_HOOK_ENTY_HEAD%;
MIXCFG;macro.%VHDL_NOPROJ%;-- No project specific VHDL libraries
MIXCFG;macro.%VHDL_USE%;-- No project specific VHDL libraries
MIXCFG;macro.%VHDL_USE_ARCH%;%VHDL_USE_DEFAULT%\n%VHDL_USE%
MIXCFG;macro.%VHDL_USE_CONF%;%VHDL_USE_DEFAULT%\n%VHDL_USE%
MIXCFG;macro.%VHDL_USE_DEFAULT%;"library IEEE;\nuse IEEE.std_logic_1164.all;\n"
MIXCFG;macro.%VHDL_USE_ENTY%;%VHDL_USE_DEFAULT%\n%VHDL_USE%
MIXCFG;macro.%WREG%;write_reg_
MIXCFG;out;sigport-mixed.xls
MIXCFG;outarch;ARCH
MIXCFG;outconf;CONF
MIXCFG;outenty;ENTY
MIXCFG;output.comment.default;#
MIXCFG;output.comment.delta;#
MIXCFG;output.comment.intermediate;#
MIXCFG;output.comment.internal;#
MIXCFG;output.comment.verilog;//
MIXCFG;output.comment.vhdl;--
MIXCFG;output.delta;sort,remove
MIXCFG;output.ext.delta;.diff
MIXCFG;output.ext.intermediate;mixed
MIXCFG;output.ext.internal;pld
MIXCFG;output.ext.verify;.ediff
MIXCFG;output.ext.verilog;v
MIXCFG;output.ext.vhdl;vhd
MIXCFG;output.filename;useminus
MIXCFG;output.format;ext
MIXCFG;output.generate._logic_map_.%AND(1:N)%;and(1:N)
MIXCFG;output.generate._logic_map_.%NAND(1:N)%;nand(1:N)
MIXCFG;output.generate._logic_map_.%NOR(1:N)%;nor(1:N)
MIXCFG;output.generate._logic_map_.%NOT(1:1)%;not(1:1)
MIXCFG;output.generate._logic_map_.%OR(1:N)%;or(1:N)
MIXCFG;output.generate._logic_map_.%WIRE(1:1)%;wire(1:1)
MIXCFG;output.generate._logic_map_.%XOR(1:N)%;xor(1:N)
MIXCFG;output.generate._logiciocheck_.and.imax;1
MIXCFG;output.generate._logiciocheck_.and.omax;N
MIXCFG;output.generate._logiciocheck_.nand.imax;1
MIXCFG;output.generate._logiciocheck_.nand.omax;N
MIXCFG;output.generate._logiciocheck_.nor.imax;1
MIXCFG;output.generate._logiciocheck_.nor.omax;N
MIXCFG;output.generate._logiciocheck_.not.imax;1
MIXCFG;output.generate._logiciocheck_.not.omax;1
MIXCFG;output.generate._logiciocheck_.or.imax;1
MIXCFG;output.generate._logiciocheck_.or.omax;N
MIXCFG;output.generate._logiciocheck_.wire.imax;1
MIXCFG;output.generate._logiciocheck_.wire.omax;1
MIXCFG;output.generate._logiciocheck_.xor.imax;1
MIXCFG;output.generate._logiciocheck_.xor.omax;N
MIXCFG;output.generate._logicre_;^(__|%)?(wire|and|or|nand|xor|nor|not)(__|%)?$
MIXCFG;output.generate._re_xinout;^__NOEXCLUDESIGNAL__$
MIXCFG;output.generate.arch;leaf
MIXCFG;output.generate.bak;0
MIXCFG;output.generate.combine;0
MIXCFG;output.generate.conf;leaf
MIXCFG;output.generate.delta;0
MIXCFG;output.generate.enty;leaf
MIXCFG;output.generate.fold;signal
MIXCFG;output.generate.inout;mode,noxfix
MIXCFG;output.generate.logic;wire(1:1),and(1:N),or(1:N),nand(1:N),xor(1:N),nor(1:N),not(1:1)
MIXCFG;output.generate.logicmap;uc
MIXCFG;output.generate.portdescr;%::descr%
MIXCFG;output.generate.portdescrlength;100
MIXCFG;output.generate.portmapsort;alpha
MIXCFG;output.generate.use;enty
MIXCFG;output.generate.verilog;
MIXCFG;output.generate.workaround._magma_def_;\n`ifdef MAGMA\n    `define %::entity%_inst_name %::entity%\n`else\n    `define %::entity%_inst_name %::config%\n`endif\n
MIXCFG;output.generate.workaround._magma_mod_;`%::entity%_inst_name
MIXCFG;output.generate.workaround._magma_uamn_;
MIXCFG;output.generate.workaround.magma;useasmodulename_define
MIXCFG;output.generate.workaround.std_log_typecast;ignore
MIXCFG;output.generate.workaround.typecast;intsig
MIXCFG;output.generate.workaround.verilog;dummyopen
MIXCFG;output.generate.xinout;
MIXCFG;output.order;input
MIXCFG;output.path;.
MIXCFG;output.warnings;
MIXCFG;pad.PAD_ACTIVE_EN;1
MIXCFG;pad.PAD_ACTIVE_PD;1
MIXCFG;pad.PAD_ACTIVE_PU;1
MIXCFG;pad.PAD_DEFAULT_DO;0
MIXCFG;pad.name;%PREFIX_PAD_GEN%%::pad%
MIXCFG;port.generate.name;postfix
MIXCFG;port.generate.width;auto
MIXCFG;postfix.POSTFILE_ARCH;-a
MIXCFG;postfix.POSTFILE_CONF;-c
MIXCFG;postfix.POSTFILE_ENTY;-e
MIXCFG;postfix.POSTFIX_ARCH;%EMPTY%
MIXCFG;postfix.POSTFIX_CONF;%EMPTY%
MIXCFG;postfix.POSTFIX_CONSTANT;_c
MIXCFG;postfix.POSTFIX_ENTY;%EMPTY%
MIXCFG;postfix.POSTFIX_FIELD_IN;_par_i
MIXCFG;postfix.POSTFIX_FIELD_OUT;_par_o
MIXCFG;postfix.POSTFIX_GENERIC;_g
MIXCFG;postfix.POSTFIX_IIC_GEN;_i
MIXCFG;postfix.POSTFIX_IIC_IN;_iic_i
MIXCFG;postfix.POSTFIX_IIC_OUT;_iic_o
MIXCFG;postfix.POSTFIX_INSTANCE;%EMPTY%
MIXCFG;postfix.POSTFIX_IOC_GEN;%EMPTY%
MIXCFG;postfix.POSTFIX_PAD_GEN;%EMPTY%
MIXCFG;postfix.POSTFIX_PARAMETER;_p
MIXCFG;postfix.POSTFIX_PORT_GEN;_g%IO%
MIXCFG;postfix.POSTFIX_PORT_IN;_i
MIXCFG;postfix.POSTFIX_PORT_IO;_io
MIXCFG;postfix.POSTFIX_PORT_OUT;_o
MIXCFG;postfix.POSTFIX_SIGNAL;_s
MIXCFG;postfix.PREFIX_CONST;mix_const_
MIXCFG;postfix.PREFIX_GENERIC;mix_generic_
MIXCFG;postfix.PREFIX_IIC_GEN;iic_if_
MIXCFG;postfix.PREFIX_INSTANCE;i_
MIXCFG;postfix.PREFIX_IOC_GEN;ioc_
MIXCFG;postfix.PREFIX_KEYWORD;mix_key_
MIXCFG;postfix.PREFIX_PAD_GEN;pad_
MIXCFG;postfix.PREFIX_PARAMETER;mix_parameter_
MIXCFG;postfix.PREFIX_PORT_GEN;p_mix_
MIXCFG;postfix.PREFIX_SIG_INT;s_int_
MIXCFG;postfix.PREFIX_TC_INT;s_mix_tc_
MIXCFG;reg_shell.%IIC_PAR_REG%;iic_par_reg_
MIXCFG;reg_shell.%IIC_SER_REG%;iic_ser_reg_
MIXCFG;reg_shell.%IIC_SYNC%;sync_iic
MIXCFG;reg_shell.addrwidth;8
MIXCFG;reg_shell.cac_del;0
MIXCFG;reg_shell.datawidth;8
MIXCFG;reg_shell.dav_del;1
MIXCFG;reg_shell.mode;lcport
MIXCFG;reg_shell.reg_output;1
MIXCFG;reg_shell.regwidth;16
MIXCFG;reg_shell.reset_active;0
MIXCFG;reg_shell.syn_reset;0
MIXCFG;reg_shell.top_name;%PREFIX_IIC_GEN%%::interface%%POSTFIX_IIC_GEN%
MIXCFG;reg_shell.type;ser
MIXCFG;script.excel.alerts;off
MIXCFG;script.post;
MIXCFG;script.pre;
MIXCFG;sum.checkforce;0
MIXCFG;sum.checkunique;0
MIXCFG;sum.checkwarn;0
MIXCFG;sum.cmacros;0
MIXCFG;sum.conn;15
MIXCFG;sum.errors;0
MIXCFG;sum.genport;13
MIXCFG;sum.hdlfiles;0
MIXCFG;sum.inst;16
MIXCFG;sum.multdriver;0
MIXCFG;sum.nodriver;0
MIXCFG;sum.noload;0
MIXCFG;sum.openports;0
MIXCFG;sum.warnings;2
MIXCFG;template.verilog.arch.head;## Verilog Architecture Template String t.b.d.
MIXCFG;template.verilog.conf.head;## Verilog Configuration Template String t.b.d.
MIXCFG;template.verilog.enty.head;## Verilog Entity Template String t.b.d.
MIXCFG;template.verilog.file;##Verilog File Template String t.b.d.
MIXCFG;template.verilog.wrap;## Verilog Wrapper Template String t.b.d.
MIXCFG;template.vhdl.arch.head;## VHDL Architecture Template String t.b.d.
MIXCFG;template.vhdl.conf.head;## VHDL Configuration Template String t.b.d.
MIXCFG;template.vhdl.enty.head;## VHDL Entity Template String t.b.d.
MIXCFG;top;TESTBENCH
MIXCFG;typecast.std_logic.std_ulogic;"std_logic( %signal% );"
MIXCFG;typecast.std_logic_vector.std_ulogic_vector;"std_logic_vector( %signal% );"
MIXCFG;typecast.std_ulogic.std_logic;"std_ulogic( %signal% );"
MIXCFG;typecast.std_ulogic_vector.std_logic_vector;"std_ulogic_vector( %signal% );"
MIXCFG;variant;Default
MIXNOCFG;vi2c.field.::b;ARRAY
MIXNOCFG;vi2c.field.::comment;ARRAY
MIXNOCFG;vi2c.field.::debug;ARRAY
MIXNOCFG;vi2c.field.::default;ARRAY
MIXNOCFG;vi2c.field.::hierachy;ARRAY
MIXNOCFG;vi2c.field.::ign;ARRAY
MIXNOCFG;vi2c.field.::inst;ARRAY
MIXNOCFG;vi2c.field.::shortname;ARRAY
MIXNOCFG;vi2c.field.::skip;ARRAY
MIXNOCFG;vi2c.field.::type;ARRAY
MIXNOCFG;vi2c.field.::variants;ARRAY
MIXCFG;vi2c.field._multorder_;0
MIXCFG;vi2c.field.nr;8
MIXCFG;vi2c.parsed;0
MIXCFG;vi2c.req;optional
MIXCFG;vi2c.xls;VI2C
