WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000001 cycles: 250121 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 03 sec)
Warmup complete CPU 0 instructions: 1000001 cycles: 250121 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 03 sec)
Simulation finished CPU 0 instructions: 1000000 cycles: 446429 cumulative IPC: 2.24 (Simulation time: 00 hr 00 min 09 sec)
Simulation complete CPU 0 instructions: 1000000 cycles: 446429 cumulative IPC: 2.24 (Simulation time: 00 hr 00 min 09 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/bzip2_259B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.24 instructions: 1000000 cycles: 446429
CPU 0 Branch Prediction Accuracy: 92.52% MPKI: 13.75 Average ROB Occupancy at Mispredict: 31.51
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.003
BRANCH_INDIRECT: 0.123
BRANCH_CONDITIONAL: 13.6
BRANCH_DIRECT_CALL: 0.008
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.009

LLC TOTAL        ACCESS:       1183 HIT:          0 MISS:       1183
LLC LOAD         ACCESS:        154 HIT:          0 MISS:        154
LLC RFO          ACCESS:       1015 HIT:          0 MISS:       1015
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:         14 HIT:          0 MISS:         14
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 175.4 cycles
cpu0_DTLB TOTAL        ACCESS:     260702 HIT:     260506 MISS:        196
cpu0_DTLB LOAD         ACCESS:     260702 HIT:     260506 MISS:        196
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 26.81 cycles
cpu0_ITLB TOTAL        ACCESS:         63 HIT:         51 MISS:         12
cpu0_ITLB LOAD         ACCESS:         63 HIT:         51 MISS:         12
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 198.8 cycles
cpu0_L1D TOTAL        ACCESS:     332077 HIT:     320591 MISS:      11486
cpu0_L1D LOAD         ACCESS:     177911 HIT:     177404 MISS:        507
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     154135 HIT:     143171 MISS:      10964
cpu0_L1D TRANSLATION  ACCESS:         31 HIT:         16 MISS:         15
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 14.71 cycles
cpu0_L1I TOTAL        ACCESS:         73 HIT:         26 MISS:         47
cpu0_L1I LOAD         ACCESS:         73 HIT:         26 MISS:         47
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 157 cycles
cpu0_L2C TOTAL        ACCESS:       2404 HIT:       1221 MISS:       1183
cpu0_L2C LOAD         ACCESS:        202 HIT:         48 MISS:        154
cpu0_L2C RFO          ACCESS:       1080 HIT:         65 MISS:       1015
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       1107 HIT:       1107 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         15 HIT:          1 MISS:         14
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 196.4 cycles
cpu0_STLB TOTAL        ACCESS:         28 HIT:          0 MISS:         28
cpu0_STLB LOAD         ACCESS:         28 HIT:          0 MISS:         28
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 348.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1045
  ROW_BUFFER_MISS:        138
 AVG DBUS CONGESTED CYCLE: 3.83
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
