<stg><name>FIR_filter.1</name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:0 %FIR_delays_write_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_write

]]></Node>
<StgValue><ssdm name="FIR_delays_write_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:1 %FIR_coe_0_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %FIR_coe_0_2_val

]]></Node>
<StgValue><ssdm name="FIR_coe_0_2_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:2 %FIR_coe_0_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %FIR_coe_0_0_val

]]></Node>
<StgValue><ssdm name="FIR_coe_0_0_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3 %FIR_delays_read_25 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_28

]]></Node>
<StgValue><ssdm name="FIR_delays_read_25"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4 %FIR_delays_read_26 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read

]]></Node>
<StgValue><ssdm name="FIR_delays_read_26"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="29" op_0_bw="16">
<![CDATA[
entry:6 %FIR_delays_write_cast = sext i16 %FIR_delays_write_read

]]></Node>
<StgValue><ssdm name="FIR_delays_write_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="29" op_0_bw="13">
<![CDATA[
entry:7 %FIR_coe_0_0_val_cast = sext i13 %FIR_coe_0_0_val_read

]]></Node>
<StgValue><ssdm name="FIR_coe_0_0_val_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:8 %FIR_accu32 = mul i29 %FIR_delays_write_cast, i29 %FIR_coe_0_0_val_cast

]]></Node>
<StgValue><ssdm name="FIR_accu32"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:8 %FIR_accu32 = mul i29 %FIR_delays_write_cast, i29 %FIR_coe_0_0_val_cast

]]></Node>
<StgValue><ssdm name="FIR_accu32"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="16">
<![CDATA[
entry:10 %sext_ln66 = sext i16 %FIR_delays_read_25

]]></Node>
<StgValue><ssdm name="sext_ln66"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %mul_ln66 = mul i32 %sext_ln66, i32 30446

]]></Node>
<StgValue><ssdm name="mul_ln66"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="17" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:8 %FIR_accu32 = mul i29 %FIR_delays_write_cast, i29 %FIR_coe_0_0_val_cast

]]></Node>
<StgValue><ssdm name="FIR_accu32"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="29" op_0_bw="13">
<![CDATA[
entry:9 %sext_ln61 = sext i13 %FIR_coe_0_2_val_read

]]></Node>
<StgValue><ssdm name="sext_ln61"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %mul_ln66 = mul i32 %sext_ln66, i32 30446

]]></Node>
<StgValue><ssdm name="mul_ln66"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="29" op_0_bw="16">
<![CDATA[
entry:12 %FIR_delays_read_cast = sext i16 %FIR_delays_read_26

]]></Node>
<StgValue><ssdm name="FIR_delays_read_cast"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:13 %mul_ln66_1 = mul i29 %FIR_delays_read_cast, i29 %sext_ln61

]]></Node>
<StgValue><ssdm name="mul_ln66_1"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:14 %tmp = add i29 %mul_ln66_1, i29 %FIR_accu32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="23" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %mul_ln66 = mul i32 %sext_ln66, i32 30446

]]></Node>
<StgValue><ssdm name="mul_ln66"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry:14 %tmp = add i29 %mul_ln66_1, i29 %FIR_accu32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="30" op_0_bw="30" op_1_bw="29" op_2_bw="1">
<![CDATA[
entry:15 %tmp_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="30">
<![CDATA[
entry:16 %tmp1 = sext i30 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %FIR_accu32_2 = add i32 %tmp1, i32 %mul_ln66

]]></Node>
<StgValue><ssdm name="FIR_accu32_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:5 %specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln58"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %FIR_accu32_2 = add i32 %tmp1, i32 %mul_ln66

]]></Node>
<StgValue><ssdm name="FIR_accu32_2"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:18 %y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %FIR_accu32_2, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
entry:19 %newret = insertvalue i48 <undef>, i16 %y

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
entry:20 %newret2 = insertvalue i48 %newret, i16 %FIR_delays_read_25

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
entry:21 %newret4 = insertvalue i48 %newret2, i16 %FIR_delays_write_read

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="48">
<![CDATA[
entry:22 %ret_ln68 = ret i48 %newret4

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
