Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov 24 15:59:14 2024
| Host         : DESKTOP-HH8TCLA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sccomp_timing_summary_routed.rpt -pb sccomp_timing_summary_routed.pb -rpx sccomp_timing_summary_routed.rpx -warn_on_violation
| Design       : sccomp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clkdiv_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clkdiv_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_seg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.932        0.000                      0                   51        0.252        0.000                      0                   51       49.500        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        94.932        0.000                      0                   51        0.252        0.000                      0                   51       49.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       94.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.932ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 1.619ns (32.215%)  route 3.407ns (67.785%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.618     5.220    u_seg7x16/CLK
    SLICE_X46Y104        FDCE                                         r  u_seg7x16/i_data_store_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDCE (Prop_fdce_C_Q)         0.478     5.698 r  u_seg7x16/i_data_store_reg[54]/Q
                         net (fo=1, routed)           0.848     6.546    u_seg7x16/i_data_store_reg_n_0_[54]
    SLICE_X47Y104        LUT5 (Prop_lut5_I0_O)        0.329     6.875 r  u_seg7x16/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.583     7.459    u_seg7x16/o_seg_r[6]_i_6_n_0
    SLICE_X45Y104        LUT4 (Prop_lut4_I3_O)        0.361     7.820 r  u_seg7x16/o_seg_r[6]_i_2/O
                         net (fo=3, routed)           1.132     8.951    u_seg7x16/o_seg_r[6]_i_2_n_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I1_O)        0.327     9.278 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.844    10.122    u_seg7x16/o_seg_r[6]_i_3_n_0
    SLICE_X39Y102        LUT4 (Prop_lut4_I1_O)        0.124    10.246 r  u_seg7x16/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000    10.246    u_seg7x16/o_seg_r[5]_i_1_n_0
    SLICE_X39Y102        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503   104.925    u_seg7x16/CLK
    SLICE_X39Y102        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X39Y102        FDPE (Setup_fdpe_C_D)        0.029   105.178    u_seg7x16/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.178    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                 94.932    

Slack (MET) :             95.065ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 1.619ns (33.091%)  route 3.274ns (66.909%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.618     5.220    u_seg7x16/CLK
    SLICE_X46Y104        FDCE                                         r  u_seg7x16/i_data_store_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDCE (Prop_fdce_C_Q)         0.478     5.698 r  u_seg7x16/i_data_store_reg[54]/Q
                         net (fo=1, routed)           0.848     6.546    u_seg7x16/i_data_store_reg_n_0_[54]
    SLICE_X47Y104        LUT5 (Prop_lut5_I0_O)        0.329     6.875 r  u_seg7x16/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.583     7.459    u_seg7x16/o_seg_r[6]_i_6_n_0
    SLICE_X45Y104        LUT4 (Prop_lut4_I3_O)        0.361     7.820 r  u_seg7x16/o_seg_r[6]_i_2/O
                         net (fo=3, routed)           1.132     8.951    u_seg7x16/o_seg_r[6]_i_2_n_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I1_O)        0.327     9.278 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.711     9.989    u_seg7x16/o_seg_r[6]_i_3_n_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I1_O)        0.124    10.113 r  u_seg7x16/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000    10.113    u_seg7x16/o_seg_r[6]_i_1_n_0
    SLICE_X41Y102        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503   104.925    u_seg7x16/CLK
    SLICE_X41Y102        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X41Y102        FDPE (Setup_fdpe_C_D)        0.029   105.178    u_seg7x16/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.178    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                 95.065    

Slack (MET) :             95.197ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.323ns (27.780%)  route 3.439ns (72.220%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.618     5.220    u_seg7x16/CLK
    SLICE_X47Y104        FDCE                                         r  u_seg7x16/i_data_store_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.419     5.639 r  u_seg7x16/i_data_store_reg[6]/Q
                         net (fo=3, routed)           0.821     6.461    u_seg7x16/data1[2]
    SLICE_X48Y104        LUT6 (Prop_lut6_I3_O)        0.299     6.760 r  u_seg7x16/o_seg_r[3]_i_13/O
                         net (fo=1, routed)           0.804     7.564    u_seg7x16/o_seg_r[3]_i_13_n_0
    SLICE_X47Y104        LUT6 (Prop_lut6_I4_O)        0.124     7.688 r  u_seg7x16/o_seg_r[3]_i_3/O
                         net (fo=7, routed)           1.313     9.000    u_seg7x16/data0[2]
    SLICE_X40Y102        LUT4 (Prop_lut4_I2_O)        0.154     9.154 r  u_seg7x16/o_seg_r[4]_i_4/O
                         net (fo=1, routed)           0.501     9.656    u_seg7x16/o_seg_r[4]_i_4_n_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I2_O)        0.327     9.983 r  u_seg7x16/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     9.983    u_seg7x16/o_seg_r[4]_i_1_n_0
    SLICE_X41Y102        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503   104.925    u_seg7x16/CLK
    SLICE_X41Y102        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X41Y102        FDPE (Setup_fdpe_C_D)        0.031   105.180    u_seg7x16/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.180    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                 95.197    

Slack (MET) :             95.238ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.619ns (34.283%)  route 3.104ns (65.717%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.618     5.220    u_seg7x16/CLK
    SLICE_X46Y104        FDCE                                         r  u_seg7x16/i_data_store_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDCE (Prop_fdce_C_Q)         0.478     5.698 r  u_seg7x16/i_data_store_reg[54]/Q
                         net (fo=1, routed)           0.848     6.546    u_seg7x16/i_data_store_reg_n_0_[54]
    SLICE_X47Y104        LUT5 (Prop_lut5_I0_O)        0.329     6.875 r  u_seg7x16/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.583     7.459    u_seg7x16/o_seg_r[6]_i_6_n_0
    SLICE_X45Y104        LUT4 (Prop_lut4_I3_O)        0.361     7.820 r  u_seg7x16/o_seg_r[6]_i_2/O
                         net (fo=3, routed)           1.132     8.951    u_seg7x16/o_seg_r[6]_i_2_n_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I1_O)        0.327     9.278 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.541     9.819    u_seg7x16/o_seg_r[6]_i_3_n_0
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.943 r  u_seg7x16/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     9.943    u_seg7x16/o_seg_r[0]_i_1_n_0
    SLICE_X40Y102        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503   104.925    u_seg7x16/CLK
    SLICE_X40Y102        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X40Y102        FDPE (Setup_fdpe_C_D)        0.032   105.181    u_seg7x16/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.181    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                 95.238    

Slack (MET) :             95.368ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 1.619ns (35.273%)  route 2.971ns (64.727%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.618     5.220    u_seg7x16/CLK
    SLICE_X46Y104        FDCE                                         r  u_seg7x16/i_data_store_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDCE (Prop_fdce_C_Q)         0.478     5.698 r  u_seg7x16/i_data_store_reg[54]/Q
                         net (fo=1, routed)           0.848     6.546    u_seg7x16/i_data_store_reg_n_0_[54]
    SLICE_X47Y104        LUT5 (Prop_lut5_I0_O)        0.329     6.875 r  u_seg7x16/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.583     7.459    u_seg7x16/o_seg_r[6]_i_6_n_0
    SLICE_X45Y104        LUT4 (Prop_lut4_I3_O)        0.361     7.820 r  u_seg7x16/o_seg_r[6]_i_2/O
                         net (fo=3, routed)           1.132     8.951    u_seg7x16/o_seg_r[6]_i_2_n_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I1_O)        0.327     9.278 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.408     9.686    u_seg7x16/o_seg_r[6]_i_3_n_0
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  u_seg7x16/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     9.810    u_seg7x16/o_seg_r[1]_i_1_n_0
    SLICE_X40Y102        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503   104.925    u_seg7x16/CLK
    SLICE_X40Y102        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X40Y102        FDPE (Setup_fdpe_C_D)        0.029   105.178    u_seg7x16/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.178    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                 95.368    

Slack (MET) :             95.373ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 1.619ns (35.297%)  route 2.968ns (64.703%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 104.925 - 100.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.618     5.220    u_seg7x16/CLK
    SLICE_X46Y104        FDCE                                         r  u_seg7x16/i_data_store_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDCE (Prop_fdce_C_Q)         0.478     5.698 r  u_seg7x16/i_data_store_reg[54]/Q
                         net (fo=1, routed)           0.848     6.546    u_seg7x16/i_data_store_reg_n_0_[54]
    SLICE_X47Y104        LUT5 (Prop_lut5_I0_O)        0.329     6.875 r  u_seg7x16/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.583     7.459    u_seg7x16/o_seg_r[6]_i_6_n_0
    SLICE_X45Y104        LUT4 (Prop_lut4_I3_O)        0.361     7.820 r  u_seg7x16/o_seg_r[6]_i_2/O
                         net (fo=3, routed)           1.132     8.951    u_seg7x16/o_seg_r[6]_i_2_n_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I1_O)        0.327     9.278 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.405     9.683    u_seg7x16/o_seg_r[6]_i_3_n_0
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.807 r  u_seg7x16/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     9.807    u_seg7x16/o_seg_r[2]_i_1_n_0
    SLICE_X40Y102        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503   104.925    u_seg7x16/CLK
    SLICE_X40Y102        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X40Y102        FDPE (Setup_fdpe_C_D)        0.031   105.180    u_seg7x16/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.180    
                         arrival time                          -9.807    
  -------------------------------------------------------------------
                         slack                                 95.373    

Slack (MET) :             95.428ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 1.619ns (35.748%)  route 2.910ns (64.252%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.618     5.220    u_seg7x16/CLK
    SLICE_X46Y104        FDCE                                         r  u_seg7x16/i_data_store_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDCE (Prop_fdce_C_Q)         0.478     5.698 r  u_seg7x16/i_data_store_reg[54]/Q
                         net (fo=1, routed)           0.848     6.546    u_seg7x16/i_data_store_reg_n_0_[54]
    SLICE_X47Y104        LUT5 (Prop_lut5_I0_O)        0.329     6.875 r  u_seg7x16/o_seg_r[6]_i_6/O
                         net (fo=1, routed)           0.583     7.459    u_seg7x16/o_seg_r[6]_i_6_n_0
    SLICE_X45Y104        LUT4 (Prop_lut4_I3_O)        0.361     7.820 r  u_seg7x16/o_seg_r[6]_i_2/O
                         net (fo=3, routed)           1.132     8.951    u_seg7x16/o_seg_r[6]_i_2_n_0
    SLICE_X41Y102        LUT4 (Prop_lut4_I1_O)        0.327     9.278 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.347     9.625    u_seg7x16/o_seg_r[6]_i_3_n_0
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.124     9.749 r  u_seg7x16/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     9.749    u_seg7x16/o_seg_r[3]_i_1_n_0
    SLICE_X40Y103        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.502   104.924    u_seg7x16/CLK
    SLICE_X40Y103        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.183    
                         clock uncertainty           -0.035   105.148    
    SLICE_X40Y103        FDPE (Setup_fdpe_C_D)        0.029   105.177    u_seg7x16/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.177    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                 95.428    

Slack (MET) :             95.482ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.313ns (29.644%)  route 3.116ns (70.356%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.619     5.221    u_seg7x16/CLK
    SLICE_X44Y104        FDCE                                         r  u_seg7x16/i_data_store_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDCE (Prop_fdce_C_Q)         0.456     5.677 r  u_seg7x16/i_data_store_reg[15]/Q
                         net (fo=3, routed)           0.841     6.519    u_seg7x16/data3[3]
    SLICE_X41Y104        LUT4 (Prop_lut4_I1_O)        0.154     6.673 r  u_seg7x16/o_seg_r[7]_i_3/O
                         net (fo=1, routed)           0.818     7.491    u_seg7x16/o_seg_r[7]_i_3_n_0
    SLICE_X42Y103        LUT4 (Prop_lut4_I1_O)        0.355     7.846 r  u_seg7x16/o_seg_r[7]_i_2/O
                         net (fo=3, routed)           0.841     8.687    u_seg7x16/o_seg_r[7]_i_2_n_0
    SLICE_X42Y102        LUT2 (Prop_lut2_I0_O)        0.348     9.035 r  u_seg7x16/o_seg_r[7]_i_1/O
                         net (fo=1, routed)           0.615     9.651    u_seg7x16/o_seg_r[7]_i_1_n_0
    SLICE_X42Y105        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.499   104.921    u_seg7x16/CLK
    SLICE_X42Y105        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/C
                         clock pessimism              0.275   105.196    
                         clock uncertainty           -0.035   105.161    
    SLICE_X42Y105        FDPE (Setup_fdpe_C_D)       -0.028   105.133    u_seg7x16/o_seg_r_reg[7]
  -------------------------------------------------------------------
                         required time                        105.133    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                 95.482    

Slack (MET) :             97.489ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X47Y92         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.172    clkdiv_reg_n_0_[1]
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.846 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.846    clkdiv_reg[0]_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.960    clkdiv_reg[4]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.074 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    clkdiv_reg[8]_i_1_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    clkdiv_reg[12]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    clkdiv_reg[16]_i_1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    clkdiv_reg[20]_i_1_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.750 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.750    clkdiv_reg[24]_i_1_n_6
    SLICE_X47Y98         FDCE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.514   104.937    clk_IBUF_BUFG
    SLICE_X47Y98         FDCE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.276   105.213    
                         clock uncertainty           -0.035   105.177    
    SLICE_X47Y98         FDCE (Setup_fdce_C_D)        0.062   105.239    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.239    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                 97.489    

Slack (MET) :             97.510ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 2.013ns (80.730%)  route 0.480ns (19.270%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.633     5.236    clk_IBUF_BUFG
    SLICE_X47Y92         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDCE (Prop_fdce_C_Q)         0.456     5.692 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.172    clkdiv_reg_n_0_[1]
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.846 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.846    clkdiv_reg[0]_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.960    clkdiv_reg[4]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.074 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    clkdiv_reg[8]_i_1_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    clkdiv_reg[12]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    clkdiv_reg[16]_i_1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    clkdiv_reg[20]_i_1_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.729 r  clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.729    clkdiv_reg[24]_i_1_n_4
    SLICE_X47Y98         FDCE                                         r  clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.514   104.937    clk_IBUF_BUFG
    SLICE_X47Y98         FDCE                                         r  clkdiv_reg[27]/C
                         clock pessimism              0.276   105.213    
                         clock uncertainty           -0.035   105.177    
    SLICE_X47Y98         FDCE (Setup_fdce_C_D)        0.062   105.239    clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.239    
                         arrival time                          -7.729    
  -------------------------------------------------------------------
                         slack                                 97.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X47Y94         FDCE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_0_[11]
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    clkdiv_reg[8]_i_1_n_4
    SLICE_X47Y94         FDCE                                         r  clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.837     2.002    clk_IBUF_BUFG
    SLICE_X47Y94         FDCE                                         r  clkdiv_reg[11]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X47Y94         FDCE (Hold_fdce_C_D)         0.105     1.590    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X47Y95         FDCE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_0_[15]
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    clkdiv_reg[12]_i_1_n_4
    SLICE_X47Y95         FDCE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.837     2.002    clk_IBUF_BUFG
    SLICE_X47Y95         FDCE                                         r  clkdiv_reg[15]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X47Y95         FDCE (Hold_fdce_C_D)         0.105     1.590    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X47Y96         FDCE                                         r  clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[19]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_0_[19]
    SLICE_X47Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    clkdiv_reg[16]_i_1_n_4
    SLICE_X47Y96         FDCE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.837     2.002    clk_IBUF_BUFG
    SLICE_X47Y96         FDCE                                         r  clkdiv_reg[19]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X47Y96         FDCE (Hold_fdce_C_D)         0.105     1.590    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X47Y97         FDCE                                         r  clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  clkdiv_reg[23]/Q
                         net (fo=1, routed)           0.108     1.736    clkdiv_reg_n_0_[23]
    SLICE_X47Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    clkdiv_reg[20]_i_1_n_4
    SLICE_X47Y97         FDCE                                         r  clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.838     2.003    clk_IBUF_BUFG
    SLICE_X47Y97         FDCE                                         r  clkdiv_reg[23]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X47Y97         FDCE (Hold_fdce_C_D)         0.105     1.591    clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X47Y92         FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.734    clkdiv_reg_n_0_[3]
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clkdiv_reg[0]_i_1_n_4
    SLICE_X47Y92         FDCE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.836     2.001    clk_IBUF_BUFG
    SLICE_X47Y92         FDCE                                         r  clkdiv_reg[3]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X47Y92         FDCE (Hold_fdce_C_D)         0.105     1.589    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.735    clkdiv_reg_n_0_[7]
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    clkdiv_reg[4]_i_1_n_4
    SLICE_X47Y93         FDCE                                         r  clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.837     2.002    clk_IBUF_BUFG
    SLICE_X47Y93         FDCE                                         r  clkdiv_reg[7]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X47Y93         FDCE (Hold_fdce_C_D)         0.105     1.590    clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.562     1.481    u_seg7x16/CLK
    SLICE_X43Y104        FDCE                                         r  u_seg7x16/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDCE (Prop_fdce_C_Q)         0.141     1.622 r  u_seg7x16/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.731    u_seg7x16/cnt_reg_n_0_[11]
    SLICE_X43Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  u_seg7x16/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    u_seg7x16/cnt_reg[8]_i_1_n_4
    SLICE_X43Y104        FDCE                                         r  u_seg7x16/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.831     1.997    u_seg7x16/CLK
    SLICE_X43Y104        FDCE                                         r  u_seg7x16/cnt_reg[11]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X43Y104        FDCE (Hold_fdce_C_D)         0.105     1.586    u_seg7x16/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.563     1.482    u_seg7x16/CLK
    SLICE_X43Y102        FDCE                                         r  u_seg7x16/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        FDCE (Prop_fdce_C_Q)         0.141     1.623 r  u_seg7x16/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.732    u_seg7x16/cnt_reg_n_0_[3]
    SLICE_X43Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  u_seg7x16/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    u_seg7x16/cnt_reg[0]_i_1_n_4
    SLICE_X43Y102        FDCE                                         r  u_seg7x16/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.833     1.998    u_seg7x16/CLK
    SLICE_X43Y102        FDCE                                         r  u_seg7x16/cnt_reg[3]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X43Y102        FDCE (Hold_fdce_C_D)         0.105     1.587    u_seg7x16/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.562     1.481    u_seg7x16/CLK
    SLICE_X43Y103        FDCE                                         r  u_seg7x16/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDCE (Prop_fdce_C_Q)         0.141     1.622 r  u_seg7x16/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.731    u_seg7x16/cnt_reg_n_0_[7]
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  u_seg7x16/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    u_seg7x16/cnt_reg[4]_i_1_n_4
    SLICE_X43Y103        FDCE                                         r  u_seg7x16/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.831     1.997    u_seg7x16/CLK
    SLICE_X43Y103        FDCE                                         r  u_seg7x16/cnt_reg[7]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X43Y103        FDCE (Hold_fdce_C_D)         0.105     1.586    u_seg7x16/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X47Y95         FDCE                                         r  clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.105     1.732    clkdiv_reg_n_0_[12]
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    clkdiv_reg[12]_i_1_n_7
    SLICE_X47Y95         FDCE                                         r  clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.837     2.002    clk_IBUF_BUFG
    SLICE_X47Y95         FDCE                                         r  clkdiv_reg[12]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X47Y95         FDCE (Hold_fdce_C_D)         0.105     1.590    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X47Y92    clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X47Y94    clkdiv_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X47Y94    clkdiv_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X47Y95    clkdiv_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X47Y95    clkdiv_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X47Y95    clkdiv_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X47Y95    clkdiv_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X47Y96    clkdiv_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X47Y96    clkdiv_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X47Y94    clkdiv_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X47Y94    clkdiv_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X47Y95    clkdiv_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X47Y95    clkdiv_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X47Y95    clkdiv_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X47Y95    clkdiv_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X47Y96    clkdiv_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X47Y96    clkdiv_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X47Y96    clkdiv_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X47Y96    clkdiv_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X43Y102   u_seg7x16/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X43Y102   u_seg7x16/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X43Y102   u_seg7x16/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X43Y102   u_seg7x16/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X44Y102   u_seg7x16/i_data_store_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X44Y102   u_seg7x16/i_data_store_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X44Y102   u_seg7x16/i_data_store_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X44Y102   u_seg7x16/i_data_store_reg[49]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X44Y102   u_seg7x16/i_data_store_reg[52]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X44Y102   u_seg7x16/i_data_store_reg[57]/C



