{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "19", "@year": "2019", "@timestamp": "2019-11-19T11:01:10.000010-05:00", "@month": "11"}, "ait:date-sort": {"@day": "23", "@year": "2007", "@month": "08"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@afid": "60024825", "@country": "prt", "organization": [{"$": "Department of Electronics, Telecommunications and Informatics"}, {"$": "IEETA University of Aveiro"}], "affiliation-id": [{"@afid": "60024825", "@dptid": "104251901"}, {"@afid": "60079336"}], "@dptid": "104251901"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Bruno", "preferred-name": {"ce:given-name": "Bruno", "ce:initials": "B.", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}, "@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "@auid": "57197404644", "ce:indexed-name": "Pimentel B."}]}, "citation-title": "FPGA-based implementation of graph colouring algorithms", "abstracts": "The chapter suggests an FPGA-based implementation of graph colouring algorithms formulated over ternary matrices. First, software models (described in C++) and the respective hardware circuits (synthesised from Handel-C specifications) for getting exact solutions are discussed, analysed and compared. Then it is shown that the exact algorithm can serve as a base for a number of approximate algorithms, which permit to improve incrementally the results until some predefined criteria are satisfied. Characteristics and capabilities of the approximate algorithms are also examined. \u00a9 2007 Springer-Verlag Berlin Heidelberg.", "correspondence": {"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "Department of Electronics, Telecommunications and Informatics"}, {"$": "IEETA University of Aveiro"}]}, "person": {"ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Stud. Comput. Intell.", "@country": "deu", "issuetitle": "Autonomous Robots and Agents", "issn": {"$": "1860949X", "@type": "print"}, "volisspag": {"voliss": {"@volume": "76"}, "pagerange": {"@first": "225", "@last": "231"}}, "@type": "k", "publicationyear": {"@first": "2007"}, "isbn": [{"@level": "volume", "$": "3540734236", "@length": "10"}, {"@level": "volume", "$": "9783540734239", "@length": "13"}], "sourcetitle": "Studies in Computational Intelligence", "contributor-group": [{"contributor": {"ce:given-name": "Subhas", "@seq": "1", "ce:initials": "S.C.", "ce:e-address": {"$": "S.C.Mukhopadhyay@massey.ac.nz", "@type": "email"}, "ce:surname": "Mukhopadhyay", "@role": "edit", "ce:indexed-name": "Mukhopadhyay S.C."}, "affiliation": {"city-group": "Palmerston North", "@country": "nzl", "organization": [{"$": "Massey University"}, {"$": "Turitea Campus"}, {"$": "Inst. of Information Sciences and Te"}]}}, {"contributor": {"ce:given-name": "Gourab", "@seq": "1", "ce:initials": "G.", "ce:e-address": {"$": "Sengupta@sp.edu.org", "@type": "email"}, "ce:surname": "Sen Gupta", "@role": "edit", "ce:indexed-name": "Sen Gupta G."}, "affiliation": {"city-group": "Singapore", "@country": "sgp", "organization": [{"$": "Singapore Polytechnic"}, {"$": "School of Electrical and Electronic"}]}}], "@srcid": "4900152708", "publicationdate": {"year": "2007", "date-text": {"@xfab-added": "true", "$": "2007"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": "1702"}, {"@type": "SUBJABBR", "classification": "COMP"}]}}}, "item-info": {"copyright": {"$": "Copyright 2008 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "SNCPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "23", "@year": "2007", "@month": "08"}}, "itemidlist": {"itemid": [{"$": "47272669", "@idtype": "PUI"}, {"$": "2007037108", "@idtype": "SNCPX"}, {"$": "34547990688", "@idtype": "SCP"}, {"$": "34547990688", "@idtype": "SGR"}], "ce:doi": "10.1007/978-3-540-73424-6_26"}}, "tail": {"bibliography": {"@refcount": "14", "reference": [{"ref-fulltext": "Celoxica products (visited on 03/04/2007). [Online] http://www.celoxica.com", "@id": "1", "ref-info": {"refd-itemidlist": {"itemid": {"$": "34547967668", "@idtype": "SGR"}}, "ref-text": "Celoxica products (visited on 03/04/2007). [Online] http://www.celoxica.com"}}, {"ref-fulltext": "Culberson J (visited on 03/04/2007) Graph coloring page. [Online] http://www.cs.ualberta.ca/~joe/Coloring/index.html", "@id": "2", "ref-info": {"refd-itemidlist": {"itemid": {"$": "34547963172", "@idtype": "SGR"}}, "ref-text": "Culberson J (visited on 03/04/2007) Graph coloring page. [Online] http://www.cs.ualberta.ca/~joe/Coloring/index.html"}}, {"ref-fulltext": "Ezick J (visited on 03/04/2007) Robotics. [Online] http://dimacs.rutgers.edu/REU/1996/ezick.html", "@id": "3", "ref-info": {"refd-itemidlist": {"itemid": {"$": "34547996876", "@idtype": "SGR"}}, "ref-text": "Ezick J (visited on 03/04/2007) Robotics. [Online] http://dimacs.rutgers.edu/REU/1996/ezick.html"}}, {"ref-fulltext": "Goossens G, Van Praet J, Lanneer D, Geurts W, Kifli A, Liem C, Paulin PG (1997) Embedded software in real-time signal processing systems: Design technologies. Proceedings of the IEEE, 85(3):436-454", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "ref-title": {"ref-titletext": "Embedded software in real-time signal processing systems: Design technologies"}, "refd-itemidlist": {"itemid": {"$": "0031098939", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "85", "@issue": "3"}, "pagerange": {"@first": "436", "@last": "454"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Goossens", "ce:indexed-name": "Goossens G."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Van Praet", "ce:indexed-name": "Van Praet J."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Lanneer", "ce:indexed-name": "Lanneer D."}, {"@seq": "4", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Geurts", "ce:indexed-name": "Geurts W."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Kifli", "ce:indexed-name": "Kifli A."}, {"@seq": "6", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Liem", "ce:indexed-name": "Liem C."}, {"@seq": "7", "ce:initials": "P.G.", "@_fa": "true", "ce:surname": "Paulin", "ce:indexed-name": "Paulin P.G."}]}, "ref-sourcetitle": "Proceedings of the IEEE"}}, {"ref-fulltext": "Lee TK, Leong PHW, Lee KH, Chan KT, Hui SK, Yeung HK, Lo MF, Lee JHM (1998) An FPGA implementation of GENNET for solving graph coloring problems. In: Proc. IEEE Symposium on Field-Programmable Custom Computing Machines-FCCM, USA, pp 284-285", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "An FPGA implementation of GENNET for solving graph coloring problems"}, "refd-itemidlist": {"itemid": {"$": "34547978545", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "284", "@last": "285"}}, "ref-text": "USA, pp", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.K.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee T.K."}, {"@seq": "2", "ce:initials": "P.H.W.", "@_fa": "true", "ce:surname": "Leong", "ce:indexed-name": "Leong P.H.W."}, {"@seq": "3", "ce:initials": "K.H.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee K.H."}, {"@seq": "4", "ce:initials": "K.T.", "@_fa": "true", "ce:surname": "Chan", "ce:indexed-name": "Chan K.T."}, {"@seq": "5", "ce:initials": "S.K.", "@_fa": "true", "ce:surname": "Hui", "ce:indexed-name": "Hui S.K."}, {"@seq": "6", "ce:initials": "H.K.", "@_fa": "true", "ce:surname": "Yeung", "ce:indexed-name": "Yeung H.K."}, {"@seq": "7", "ce:initials": "M.F.", "@_fa": "true", "ce:surname": "Lo", "ce:indexed-name": "Lo M.F."}, {"@seq": "8", "ce:initials": "J.H.M.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee J.H.M."}]}, "ref-sourcetitle": "Proc. IEEE Symposium on Field-Programmable Custom Computing Machines-FCCM"}}, {"ref-fulltext": "Pochet LM, Linderman M, Kohler R, Drager S (visited on 03/04/2007) An FPGA based graph coloring accelerator. [Online] http://klabs.org/ richcontent/MAPLDCon00/Papers/Session_A/A2_Pochet_P.pdf", "@id": "6", "ref-info": {"refd-itemidlist": {"itemid": {"$": "34547963563", "@idtype": "SGR"}}, "ref-text": "Pochet LM, Linderman M, Kohler R, Drager S (visited on 03/04/2007) An FPGA based graph coloring accelerator. [Online] http://klabs.org/ richcontent/MAPLDCon00/Papers/Session_A/A2_Pochet_P.pdf"}}, {"ref-fulltext": "Rosen KH (ed) (2000) Handbook of Discrete and Combinatorial Mathematics. CRC Press, USA", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "refd-itemidlist": {"itemid": {"$": "0003442186", "@idtype": "SGR"}}, "ref-text": "Rosen KH ed, CRC Press, USA", "ref-sourcetitle": "Handbook of Discrete and Combinatorial Mathematics"}}, {"ref-fulltext": "Skliarova I (2004) Reconfigurable Architectures for Combinatorial Optimization Problems. Ph.D. thesis, University of Aveiro, Portugal", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "refd-itemidlist": {"itemid": {"$": "34547996706", "@idtype": "SGR"}}, "ref-text": "Ph.D. thesis, University of Aveiro, Portugal", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Reconfigurable Architectures for Combinatorial Optimization Problems"}}, {"ref-fulltext": "Sklyarov V (2004) FPGA-based implementation of recursive algorithms. Microprocessors and Microsystems, Special Issue on FPGAs: Applications and Designs, 28(5-6):197-211", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "FPGA-based implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "2642529592", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "5-6"}, "pagerange": {"@first": "197", "@last": "211"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}}, {"ref-fulltext": "Sklyarov V, Skliarova I, Pimentel B (2006) Modeling and FPGA-based implementation of graph coloring algorithms. In: Proc. 3rd International Conference on Autonomous Robots and Agents-ICARA'2006, Palmerston North, New Zealand, pp 443-448", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "Modeling and FPGA-based implementation of graph coloring algorithms"}, "refd-itemidlist": {"itemid": {"$": "34547982798", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "443", "@last": "448"}}, "ref-text": "Palmerston North, New Zealand, pp", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}]}, "ref-sourcetitle": "Proc. 3rd International Conference on Autonomous Robots and Agents-ICARA"}}, {"ref-fulltext": "Subramonian V, Huang HM, Xing G, Gill C, Lu C, Cytron R (visited on 03/ 04/2007) Middleware specialization for memory-constrained networked embedded systems. [Online] http://www.cs.wustl.edu/~venkita/publications/ rtsj_norb.pdf", "@id": "11", "ref-info": {"refd-itemidlist": {"itemid": {"$": "34547976377", "@idtype": "SGR"}}, "ref-text": "Subramonian V, Huang HM, Xing G, Gill C, Lu C, Cytron R (visited on 03/ 04/2007) Middleware specialization for memory-constrained networked embedded systems. [Online] http://www.cs.wustl.edu/~venkita/publications/ rtsj_norb.pdf"}}, {"ref-fulltext": "Wu YL, Marek-Sadowska M (1993) Graph based analysis of FPGA routing. In: Proc. European Design Automation Conference, Germany, pp 104-109", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "1993"}, "ref-title": {"ref-titletext": "Graph based analysis of FPGA routing"}, "refd-itemidlist": {"itemid": {"$": "0027810731", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "104", "@last": "109"}}, "ref-text": "Germany, pp", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Y.L.", "@_fa": "true", "ce:surname": "Wu", "ce:indexed-name": "Wu Y.L."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Marek-Sadowska", "ce:indexed-name": "Marek-Sadowska M."}]}, "ref-sourcetitle": "Proc. European Design Automation Conference"}}, {"ref-fulltext": "Xilinx products (visited on 03/04/2007). [Online] http://www.xilinx.com", "@id": "13", "ref-info": {"refd-itemidlist": {"itemid": {"$": "34547983893", "@idtype": "SGR"}}, "ref-text": "Xilinx products (visited on 03/04/2007). [Online] http://www.xilinx.com"}}, {"ref-fulltext": "Zakrevskij AD (1981) Logical Synthesis of Cascade Networks. Science, Moscow", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "1981"}, "refd-itemidlist": {"itemid": {"$": "0004151344", "@idtype": "SGR"}}, "ref-text": "Moscow", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.D.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A.D."}]}, "ref-sourcetitle": "Logical Synthesis of Cascade Networks. Science"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60024825", "affilname": "Universidade de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825", "affiliation-country": "Portugal"}, "coredata": {"srctype": "k", "eid": "2-s2.0-34547990688", "dc:description": "The chapter suggests an FPGA-based implementation of graph colouring algorithms formulated over ternary matrices. First, software models (described in C++) and the respective hardware circuits (synthesised from Handel-C specifications) for getting exact solutions are discussed, analysed and compared. Then it is shown that the exact algorithm can serve as a base for a number of approximate algorithms, which permit to improve incrementally the results until some predefined criteria are satisfied. Characteristics and capabilities of the approximate algorithms are also examined. \u00a9 2007 Springer-Verlag Berlin Heidelberg.", "prism:coverDate": "2007-08-23", "prism:aggregationType": "Book Series", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/34547990688", "subtypeDescription": "Article", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/34547990688"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=34547990688&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=34547990688&origin=inward"}], "prism:isbn": [{"$": "3540734236"}, {"$": "9783540734239"}], "prism:publicationName": "Studies in Computational Intelligence", "source-id": "4900152708", "citedby-count": "1", "prism:volume": "76", "subtype": "ar", "prism:pageRange": "225-231", "dc:title": "FPGA-based implementation of graph colouring algorithms", "prism:endingPage": "231", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1007/978-3-540-73424-6_26", "prism:issn": "1860949X", "prism:startingPage": "225", "dc:identifier": "SCOPUS_ID:34547990688"}, "idxterms": null, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Artificial Intelligence", "@code": "1702", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Bruno", "preferred-name": {"ce:given-name": "Bruno", "ce:initials": "B.", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}, "@seq": "3", "ce:initials": "B.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Pimentel", "@auid": "57197404644", "author-url": "https://api.elsevier.com/content/author/author_id/57197404644", "ce:indexed-name": "Pimentel B."}]}}