-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             jd4691@newnano.poly.edu                             
-- Generated date:           Sat Sep 11 23:33:28 EDT 2021                        

Solution Settings: peaseNTT.v1
  Current state: extract
  Project: Catapult_2_1
  
  Design Input Files Specified
    $PROJECT_HOME/src/utils.cpp
      $PROJECT_HOME/include/utils.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/mc_scverify.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/include/utils.h
          $MGC_HOME/shared/include/mc_scverify.h
          $MGC_HOME/shared/include/ac_sync.h
            $MGC_HOME/shared/include/ac_channel.h
    $PROJECT_HOME/src/main.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/include/utils.h
          $MGC_HOME/shared/include/mc_scverify.h
          $MGC_HOME/shared/include/ac_sync.h
            $MGC_HOME/shared/include/ac_channel.h
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /peaseNTT/core                      72   74250      74252            0  0          
    Design Total:                       72   74250      74252            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                             Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ---------------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                       
    BLOCK_1R1W_RBW(17,10,32,1024,1024,32,1)                         0.000     0.000      0.000            0.000 0.100          0           1 
    BLOCK_1R1W_RBW_rwport(17,10,32,1024,1024,32,1)                  0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(17,10,32,1024,1024,32,1)               0.000     0.000      0.000            0.000 0.100          1           0 
    [Lib: amba]                                                                                                                              
    ccs_axi4_slave_mem(12,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)    960.000     0.000      0.000            0.000 0.950          1           1 
    ccs_axi4_slave_mem(15,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)    960.000     0.000      0.000            0.000 0.950          1           1 
    ccs_axi4_slave_mem(16,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)    960.000     0.000      0.000            0.000 0.950          1           1 
    [Lib: ccs_ioport]                                                                                                                        
    ccs_in(13,32)                                                   0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_in(14,32)                                                   0.000     0.000      0.000            0.000 0.000          1           0 
    [Lib: cluster]                                                                                                                           
    modulo_add_97cb7d6ad622a5f581172b2bf5ebdd7b605c()              97.000     0.000      0.000            0.000 0.390          1           1 
    modulo_sub_d22d4e56d0fd87f6f51ef32934ff0f756384()              64.000     0.000      0.000            0.000 0.390          1           1 
    mult_b8e95c9af18dbe611a0083cdf405ba8270ef()                  6650.000     0.000      0.000            0.000 0.390          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-1_beh]                                                                                                         
    mgc_add(3,0,1,1,3)                                              3.000     0.000      3.000            2.000 1.020          1           0 
    mgc_add(32,0,32,0,32)                                          32.000     0.000     32.000           31.000 1.455          2           2 
    mgc_add(9,0,2,1,10)                                             9.000     0.000      9.000            8.000 1.110          1           1 
    mgc_and(1,2)                                                    1.000     0.000      1.000            0.000 0.560          0          72 
    mgc_and(1,3)                                                    1.000     0.000      1.000            0.000 0.560          0          12 
    mgc_and(1,4)                                                    1.000     0.000      1.000            0.000 0.560          0           3 
    mgc_and(1,5)                                                    1.000     0.000      1.000            0.000 0.560          0           1 
    mgc_and(1,6)                                                    1.000     0.000      1.000            0.000 0.560          0           1 
    mgc_and(10,2)                                                  10.000     0.000     10.000            0.000 0.560          0           2 
    mgc_and(2,2)                                                    2.000     0.000      2.000            0.000 0.560          1           1 
    mgc_and(3,2)                                                    3.000     0.000      3.000            0.000 0.560          1           1 
    mgc_and(32,2)                                                  32.000     0.000     32.000            0.000 0.560          0           1 
    mgc_and(8,2)                                                    8.000     0.000      8.000            0.000 0.560          1           1 
    mgc_and(9,2)                                                    9.000     0.000      9.000            0.000 0.560          1           4 
    mgc_mux(1,1,2)                                                  1.000     0.000      1.000            0.000 0.090          0          30 
    mgc_mux(3,1,2)                                                  3.000     0.000      3.000            0.000 0.090          0           1 
    mgc_mux(32,1,2)                                                32.000     0.000     32.000            0.000 0.090          0           8 
    mgc_mux(9,1,2)                                                  9.000     0.000      9.000            0.000 0.090          0           1 
    mgc_mux1hot(1,4)                                                1.830     0.000      1.830            0.000 1.520          0           1 
    mgc_mux1hot(2,4)                                                3.661     0.000      3.661            0.000 1.520          0           1 
    mgc_mux1hot(2,5)                                                4.429     0.000      4.429            0.000 1.520          0           1 
    mgc_mux1hot(32,3)                                              46.282     0.000     46.282            0.000 0.560          0           1 
    mgc_mux1hot(5,3)                                                7.232     0.000      7.232            0.000 0.560          0           1 
    mgc_nand(1,2)                                                   1.000     0.000      1.000            0.000 0.560          0           6 
    mgc_nand(1,3)                                                   1.000     0.000      1.000            0.000 0.560          0           1 
    mgc_nor(1,2)                                                    1.000     0.000      1.000            0.000 0.560          0          13 
    mgc_nor(1,3)                                                    1.000     0.000      1.000            0.000 0.560          0           7 
    mgc_nor(1,4)                                                    1.000     0.000      1.000            0.000 0.560          0           1 
    mgc_nor(1,5)                                                    1.000     0.000      1.000            0.000 0.560          0           2 
    mgc_not(1)                                                      0.000     0.000      0.000            0.000 0.000          0          68 
    mgc_not(32)                                                     0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_or(1,2)                                                     1.000     0.000      1.000            0.000 0.560          0          14 
    mgc_or(1,3)                                                     1.000     0.000      1.000            0.000 0.560          0           9 
    mgc_or(1,5)                                                     1.000     0.000      1.000            0.000 0.560          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                                      0.000     0.000      0.000            0.000 0.390          0           5 
    mgc_reg_pos(1,0,0,1,1,0,0)                                      0.000     0.000      0.000            0.000 0.390          0           5 
    mgc_reg_pos(1,0,0,1,1,1,1)                                      0.000     0.000      0.000            0.000 0.390          0           9 
    mgc_reg_pos(10,0,0,1,1,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(2,0,0,0,0,1,1)                                      0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(2,0,0,1,1,1,1)                                      0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           8 
    mgc_reg_pos(5,0,0,0,0,1,1)                                      0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(8,0,0,0,0,1,1)                                      0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(9,0,0,0,0,1,1)                                      0.000     0.000      0.000            0.000 0.390          0           2 
    mgc_shift_bl(1,1,3,2)                                           0.359     0.000      0.359            0.000 0.560          1           1 
    mgc_shift_bl(1,1,3,3)                                           1.198     0.000      1.198            0.000 0.560          1           1 
    mgc_shift_l(1,1,4,9)                                            7.870     0.000      7.870            0.000 0.560          1           1 
    mgc_xnor(1,2)                                                   1.000     0.000      1.000            0.000 0.560          0           2 
    mgc_xor(1,2)                                                    1.000     0.000      1.000            0.000 0.560          0           4 
    [Lib: mgc_ioport]                                                                                                                        
    mgc_io_sync(0)                                                  0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                             
    TOTAL AREA (After Assignment):                              10384.861     0.000    694.000           70.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   9798.4         10343.1         10391.9        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           9798.4 (100%)  10336.1 (100%)  10384.9 (100%) 
      MUX:                 0.0           367.8   (4%)    361.4   (3%) 
      FUNC:             6896.4  (70%)   6840.3  (66%)   6893.4  (66%) 
      LOGIC:              22.0   (0%)    248.0   (2%)    250.0   (2%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:              2880.0  (29%)   2880.0  (28%)   2880.0  (28%) 
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             7.0   (0%)      7.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             7.0 (100%)      7.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                                 Size(bits) Gated Register CG Opt Done Variables                                             
    ---------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    butterFly1#1:f1.sva                              32         Y           Y      butterFly1#1:f1.sva                                   
                                                                                   butterFly1:f1.sva                                     
                                                                                   butterFly2#1:f1.sva                                   
                                                                                   butterFly2:f1.sva                                     
                                                                                   butterFly1#1:f2:asn.itm                               
                                                                                   butterFly1#1:modulo_add(return).sva                   
                                                                                   butterFly1:modulo_add(return).sva                     
                                                                                   butterFly2#1:f2:asn.itm                               
                                                                                   butterFly2#1:modulo_add(return).sva                   
                                                                                   butterFly2:modulo_add(return).sva                     
    butterFly1#1:f2:mult(tw).sva                     32         Y                  butterFly1#1:f2:mult(tw).sva                          
    butterFly1#1:f2:mult(tw_h).sva                   32         Y                  butterFly1#1:f2:mult(tw_h).sva                        
    p.sva                                            32         Y           Y      p.sva                                                 
    twiddle:rsci.s_din.bfwt                          32         Y           Y      twiddle:rsci.s_din.bfwt                               
    twiddle_h:rsci.s_din.bfwt                        32         Y           Y      twiddle_h:rsci.s_din.bfwt                             
    xt:rsci.s_din.bfwt                               32         Y           Y      xt:rsci.s_din.bfwt                                    
    xt:rsci.s_dout.core                              32         Y                  xt:rsci.s_dout.core                                   
    INNER_LOOP1:r(9:0).sva#1                         10         Y           Y      INNER_LOOP1:r(9:0).sva#1                              
                                                                                   INNER_LOOP2:r(9:0).sva#1                              
                                                                                   INNER_LOOP3:r(9:0).sva#1                              
                                                                                   INNER_LOOP4:r(9:0).sva#1                              
    INNER_LOOP1:r(9:0).sva(8:0)                       9         Y           Y      INNER_LOOP1:r(9:0).sva(8:0)                           
                                                                                   INNER_LOOP2:r(9:0).sva(8:0)                           
                                                                                   INNER_LOOP3:r(9:0).sva(8:0)                           
                                                                                   INNER_LOOP4:r(9:0).sva(8:0)                           
    reg(xt:rsci.s_raddr.core(9:1)).cse                9         Y                  reg(xt:rsci.s_raddr.core(9:1)).cse                    
    operator<<<33,true>:return(8:0).sva(7:0)          8         Y           Y      operator<<<33,true>:return(8:0).sva                   
                                                                                   operator<<<33,true>#1:lshift.psp(7:0).sva             
    reg(twiddle:rsci.s_raddr.core(7:3)).cse           5         Y                  reg(twiddle:rsci.s_raddr.core(7:3)).cse               
    reg(operator-<20,false>:acc).ftd#1                2         Y           Y      reg(operator-<20,false>:acc).ftd#1                    
    reg(twiddle:rsci.s_raddr.core(1:0)).cse           2         Y                  reg(twiddle:rsci.s_raddr.core(1:0)).cse               
    c(1).sva                                          1         Y           Y      c(1).sva                                              
                                                                                   c(1).sva#1                                            
    core.wten                                         1                            core.wten                                             
    operator<<<33,true>:return(8:0).sva(8)            1         Y           Y      operator<<<33,true>:return(8:0).sva                   
                                                                                   operator<<<33,true>#1:lshift.psp(7:0).sva             
    reg(ensig.cgo#2).cse                              1         Y                  reg(ensig.cgo#2).cse                                  
    reg(ensig.cgo).cse                                1         Y                  reg(ensig.cgo).cse                                    
    reg(operator-<20,false>:acc).ftd                  1         Y           Y      reg(operator-<20,false>:acc).ftd                      
    reg(twiddle:rsci.oswt).cse                        1         Y                  reg(twiddle:rsci.oswt).cse                            
    reg(twiddle:rsci.s_raddr.core(2)).cse             1         Y                  reg(twiddle:rsci.s_raddr.core(2)).cse                 
    reg(twiddle:rsci.s_raddr.core(8)).cse             1         Y                  reg(twiddle:rsci.s_raddr.core(8)).cse                 
    reg(xt:rsc.triosy:obj.iswt0).cse                  1         Y                  reg(xt:rsc.triosy:obj.iswt0).cse                      
    reg(xt:rsci.oswt#1).cse                           1         Y                  reg(xt:rsci.oswt#1).cse                               
    reg(xt:rsci.oswt).cse                             1         Y                  reg(xt:rsci.oswt).cse                                 
    reg(yt:rsc.@.cgo).cse                             1         Y                  reg(yt:rsc.@.cgo).cse                                 
    twiddle:rsci.bcwt                                 1                            twiddle:rsci.bcwt                                     
    twiddle_h:rsci.bcwt                               1                            twiddle_h:rsci.bcwt                                   
    xt:rsci.bcwt                                      1                            xt:rsci.bcwt                                          
    xt:rsci.bcwt#1                                    1                            xt:rsci.bcwt#1                                        
    xt:rsci.s_raddr.core(0)                           1         Y                  xt:rsci.s_raddr.core(0)                               
    xt:rsci.s_waddr.core(9)                           1         Y                  xt:rsci.s_waddr.core(9)                               
                                                                                                                                         
    Total:                                          320            315         192 (Total Gating Ratio: 0.98, CG Opt Gating Ratio: 0.60) 
    
  Timing Report
    Critical Path
      Max Delay:  4.422002
      Slack:      0.577998
      
      Path                                                                                Startpoint                                                                    Endpoint                 Delay  Slack  
      ----------------------------------------------------------------------------------- ----------------------------------------------------------------------------- ------------------------ ------ ------
      1                                                                                   peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/reg(xt:rsci.bcwt)                      peaseNTT:core/mult():cmp 4.4220 0.5780 
                                                                                                                                                                                                               
        Instance                                                                          Component                                                                                              Delta  Delay  
        --------                                                                          ---------                                                                                              -----  -----  
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/reg(xt:rsci.bcwt)                          mgc_reg_pos_1_0_0_1_1_0_0                                                                              0.3900 0.3900 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/xt:rsci.bcwt                                                                                                                                      0.0000 0.3900 
        peaseNTT:core:xt:rsci/xt:rsci.bcwt                                                                                                                                                       0.0000 0.3900 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/xt:rsci.bcwt                                                                                                                                    0.0000 0.3900 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/butterFly1:f1:not#1                      mgc_not_1                                                                                              0.0000 0.3900 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/butterFly1:f1:not#1.itm                                                                                                                         0.0000 0.3900 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/butterFly1:f1:and#3                      mgc_and_1_2                                                                                            0.5600 0.9500 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/xt:rsci.ogwt                                                                                                                                    0.0000 0.9500 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/butterFly1:f1:and#1                      mgc_and_1_2                                                                                            0.5600 1.5100 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/xt:rsci.biwt                                                                                                                                    0.0000 1.5100 
        peaseNTT:core:xt:rsci/xt:rsci.biwt                                                                                                                                                       0.0000 1.5100 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/xt:rsci.biwt                                                                                                                                      0.0000 1.5100 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/butterFly1:f1:or#1                         mgc_or_1_3                                                                                             0.5600 2.0700 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/xt:rsci.wen_comp                                                                                                                                  0.0000 2.0700 
        peaseNTT:core:xt:rsci/xt:rsci.wen_comp                                                                                                                                                   0.0000 2.0700 
        peaseNTT:core/xt:rsci.wen_comp                                                                                                                                                           0.0000 2.0700 
        peaseNTT:core:staller/xt:rsci.wen_comp                                                                                                                                                   0.0000 2.0700 
        peaseNTT:core:staller/and                                                         mgc_and_1_4                                                                                            0.0000 2.0700 
        peaseNTT:core:staller/core.wen                                                                                                                                                           0.0000 2.0700 
        peaseNTT:core/core.wen                                                                                                                                                                   0.0000 2.0700 
        peaseNTT:core:wait_dp/core.wen                                                                                                                                                           0.0000 2.0700 
        peaseNTT:core:wait_dp/butterFly1:f2:and                                           mgc_and_1_2                                                                                            0.5600 2.6300 
        peaseNTT:core:wait_dp/mult():cmp.ccs_ccore_en                                                                                                                                            0.0000 2.6300 
        peaseNTT:core/mult():cmp.ccs_ccore_en                                                                                                                                                    0.0000 2.6300 
        peaseNTT:core/mult():cmp                                                          mult                                                                                                   0.0000 4.4220 
                                                                                                                                                                                                               
      2                                                                                   peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/reg(xt:rsci.bcwt#1)                    peaseNTT:core/mult():cmp 4.4220 0.5780 
                                                                                                                                                                                                               
        Instance                                                                          Component                                                                                              Delta  Delay  
        --------                                                                          ---------                                                                                              -----  -----  
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/reg(xt:rsci.bcwt#1)                        mgc_reg_pos_1_0_0_1_1_0_0                                                                              0.3900 0.3900 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/xt:rsci.bcwt#1                                                                                                                                    0.0000 0.3900 
        peaseNTT:core:xt:rsci/xt:rsci.bcwt#1                                                                                                                                                     0.0000 0.3900 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/xt:rsci.bcwt#1                                                                                                                                  0.0000 0.3900 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/butterFly1:f1:not#4                      mgc_not_1                                                                                              0.0000 0.3900 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/butterFly1:f1:not#4.itm                                                                                                                         0.0000 0.3900 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/butterFly1:f1:and#8                      mgc_and_1_2                                                                                            0.5600 0.9500 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/xt:rsci.ogwt#1                                                                                                                                  0.0000 0.9500 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/butterFly1:f1:and#6                      mgc_and_1_2                                                                                            0.5600 1.5100 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/xt:rsci.biwt#1                                                                                                                                  0.0000 1.5100 
        peaseNTT:core:xt:rsci/xt:rsci.biwt#1                                                                                                                                                     0.0000 1.5100 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/xt:rsci.biwt#1                                                                                                                                    0.0000 1.5100 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/butterFly1:f1:or#3                         mgc_or_1_3                                                                                             0.5600 2.0700 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/xt:rsci.wen_comp#1                                                                                                                                0.0000 2.0700 
        peaseNTT:core:xt:rsci/xt:rsci.wen_comp#1                                                                                                                                                 0.0000 2.0700 
        peaseNTT:core/xt:rsci.wen_comp#1                                                                                                                                                         0.0000 2.0700 
        peaseNTT:core:staller/xt:rsci.wen_comp#1                                                                                                                                                 0.0000 2.0700 
        peaseNTT:core:staller/and                                                         mgc_and_1_4                                                                                            0.0000 2.0700 
        peaseNTT:core:staller/core.wen                                                                                                                                                           0.0000 2.0700 
        peaseNTT:core/core.wen                                                                                                                                                                   0.0000 2.0700 
        peaseNTT:core:wait_dp/core.wen                                                                                                                                                           0.0000 2.0700 
        peaseNTT:core:wait_dp/butterFly1:f2:and                                           mgc_and_1_2                                                                                            0.5600 2.6300 
        peaseNTT:core:wait_dp/mult():cmp.ccs_ccore_en                                                                                                                                            0.0000 2.6300 
        peaseNTT:core/mult():cmp.ccs_ccore_en                                                                                                                                                    0.0000 2.6300 
        peaseNTT:core/mult():cmp                                                          mult                                                                                                   0.0000 4.4220 
                                                                                                                                                                                                               
      3                                                                                   peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)       peaseNTT:core/mult():cmp 4.4220 0.5780 
                                                                                                                                                                                                               
        Instance                                                                          Component                                                                                              Delta  Delay  
        --------                                                                          ---------                                                                                              -----  -----  
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)           mgc_reg_pos_1_0_0_1_1_0_0                                                                              0.3900 0.3900 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt                                                                                                                       0.0000 0.3900 
        peaseNTT:core:twiddle:rsci/twiddle:rsci.bcwt                                                                                                                                             0.0000 0.3900 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bcwt                                                                                                                     0.0000 0.3900 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/INNER_LOOP1:tw:not#1           mgc_not_1                                                                                              0.0000 0.3900 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/INNER_LOOP1:tw:not#1.itm                                                                                                              0.0000 0.3900 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/INNER_LOOP1:tw:and#3           mgc_and_1_2                                                                                            0.5600 0.9500 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.ogwt                                                                                                                     0.0000 0.9500 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/INNER_LOOP1:tw:and#1           mgc_and_1_2                                                                                            0.5600 1.5100 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt                                                                                                                     0.0000 1.5100 
        peaseNTT:core:twiddle:rsci/twiddle:rsci.biwt                                                                                                                                             0.0000 1.5100 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt                                                                                                                       0.0000 1.5100 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP1:tw:or#1              mgc_or_1_3                                                                                             0.5600 2.0700 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.wen_comp                                                                                                                   0.0000 2.0700 
        peaseNTT:core:twiddle:rsci/twiddle:rsci.wen_comp                                                                                                                                         0.0000 2.0700 
        peaseNTT:core/twiddle:rsci.wen_comp                                                                                                                                                      0.0000 2.0700 
        peaseNTT:core:staller/twiddle:rsci.wen_comp                                                                                                                                              0.0000 2.0700 
        peaseNTT:core:staller/and                                                         mgc_and_1_4                                                                                            0.0000 2.0700 
        peaseNTT:core:staller/core.wen                                                                                                                                                           0.0000 2.0700 
        peaseNTT:core/core.wen                                                                                                                                                                   0.0000 2.0700 
        peaseNTT:core:wait_dp/core.wen                                                                                                                                                           0.0000 2.0700 
        peaseNTT:core:wait_dp/butterFly1:f2:and                                           mgc_and_1_2                                                                                            0.5600 2.6300 
        peaseNTT:core:wait_dp/mult():cmp.ccs_ccore_en                                                                                                                                            0.0000 2.6300 
        peaseNTT:core/mult():cmp.ccs_ccore_en                                                                                                                                                    0.0000 2.6300 
        peaseNTT:core/mult():cmp                                                          mult                                                                                                   0.0000 4.4220 
                                                                                                                                                                                                               
      4                                                                                   peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt) peaseNTT:core/mult():cmp 4.4220 0.5780 
                                                                                                                                                                                                               
        Instance                                                                          Component                                                                                              Delta  Delay  
        --------                                                                          ---------                                                                                              -----  -----  
        peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)     mgc_reg_pos_1_0_0_1_1_0_0                                                                              0.3900 0.3900 
        peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt                                                                                                                 0.0000 0.3900 
        peaseNTT:core:twiddle_h:rsci/twiddle_h:rsci.bcwt                                                                                                                                         0.0000 0.3900 
        peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bcwt                                                                                                               0.0000 0.3900 
        peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/INNER_LOOP1:tw_h:not#1     mgc_not_1                                                                                              0.0000 0.3900 
        peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/INNER_LOOP1:tw_h:not#1.itm                                                                                                        0.0000 0.3900 
        peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/INNER_LOOP1:tw_h:and#3     mgc_and_1_2                                                                                            0.5600 0.9500 
        peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.ogwt                                                                                                               0.0000 0.9500 
        peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/INNER_LOOP1:tw_h:and#1     mgc_and_1_2                                                                                            0.5600 1.5100 
        peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt                                                                                                               0.0000 1.5100 
        peaseNTT:core:twiddle_h:rsci/twiddle_h:rsci.biwt                                                                                                                                         0.0000 1.5100 
        peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt                                                                                                                 0.0000 1.5100 
        peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP1:tw_h:or#1        mgc_or_1_3                                                                                             0.5600 2.0700 
        peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.wen_comp                                                                                                             0.0000 2.0700 
        peaseNTT:core:twiddle_h:rsci/twiddle_h:rsci.wen_comp                                                                                                                                     0.0000 2.0700 
        peaseNTT:core/twiddle_h:rsci.wen_comp                                                                                                                                                    0.0000 2.0700 
        peaseNTT:core:staller/twiddle_h:rsci.wen_comp                                                                                                                                            0.0000 2.0700 
        peaseNTT:core:staller/and                                                         mgc_and_1_4                                                                                            0.0000 2.0700 
        peaseNTT:core:staller/core.wen                                                                                                                                                           0.0000 2.0700 
        peaseNTT:core/core.wen                                                                                                                                                                   0.0000 2.0700 
        peaseNTT:core:wait_dp/core.wen                                                                                                                                                           0.0000 2.0700 
        peaseNTT:core:wait_dp/butterFly1:f2:and                                           mgc_and_1_2                                                                                            0.5600 2.6300 
        peaseNTT:core:wait_dp/mult():cmp.ccs_ccore_en                                                                                                                                            0.0000 2.6300 
        peaseNTT:core/mult():cmp.ccs_ccore_en                                                                                                                                                    0.0000 2.6300 
        peaseNTT:core/mult():cmp                                                          mult                                                                                                   0.0000 4.4220 
                                                                                                                                                                                                               
      5                                                                                   peaseNTT:core:xt:rsci/xt:rsci                                                 peaseNTT:core/mult():cmp 4.4220 0.5780 
                                                                                                                                                                                                               
        Instance                                                                          Component                                                                                              Delta  Delay  
        --------                                                                          ---------                                                                                              -----  -----  
        peaseNTT:core:xt:rsci/xt:rsci                                                     ccs_axi4_slave_mem_12_0_1024_32_32_10_0_0_12_32_1_1_1_0_0                                              0.9500 0.9500 
        peaseNTT:core:xt:rsci/xt:rsci.s_rrdy                                                                                                                                                     0.0000 0.9500 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/xt:rsci.s_rrdy                                                                                                                                  0.0000 0.9500 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/butterFly1:f1:and#1                      mgc_and_1_2                                                                                            0.5600 1.5100 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/xt:rsci.biwt                                                                                                                                    0.0000 1.5100 
        peaseNTT:core:xt:rsci/xt:rsci.biwt                                                                                                                                                       0.0000 1.5100 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/xt:rsci.biwt                                                                                                                                      0.0000 1.5100 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/butterFly1:f1:or#1                         mgc_or_1_3                                                                                             0.5600 2.0700 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/xt:rsci.wen_comp                                                                                                                                  0.0000 2.0700 
        peaseNTT:core:xt:rsci/xt:rsci.wen_comp                                                                                                                                                   0.0000 2.0700 
        peaseNTT:core/xt:rsci.wen_comp                                                                                                                                                           0.0000 2.0700 
        peaseNTT:core:staller/xt:rsci.wen_comp                                                                                                                                                   0.0000 2.0700 
        peaseNTT:core:staller/and                                                         mgc_and_1_4                                                                                            0.0000 2.0700 
        peaseNTT:core:staller/core.wen                                                                                                                                                           0.0000 2.0700 
        peaseNTT:core/core.wen                                                                                                                                                                   0.0000 2.0700 
        peaseNTT:core:wait_dp/core.wen                                                                                                                                                           0.0000 2.0700 
        peaseNTT:core:wait_dp/butterFly1:f2:and                                           mgc_and_1_2                                                                                            0.5600 2.6300 
        peaseNTT:core:wait_dp/mult():cmp.ccs_ccore_en                                                                                                                                            0.0000 2.6300 
        peaseNTT:core/mult():cmp.ccs_ccore_en                                                                                                                                                    0.0000 2.6300 
        peaseNTT:core/mult():cmp                                                          mult                                                                                                   0.0000 4.4220 
                                                                                                                                                                                                               
      6                                                                                   peaseNTT:core:xt:rsci/xt:rsci                                                 peaseNTT:core/mult():cmp 4.4220 0.5780 
                                                                                                                                                                                                               
        Instance                                                                          Component                                                                                              Delta  Delay  
        --------                                                                          ---------                                                                                              -----  -----  
        peaseNTT:core:xt:rsci/xt:rsci                                                     ccs_axi4_slave_mem_12_0_1024_32_32_10_0_0_12_32_1_1_1_0_0                                              0.9500 0.9500 
        peaseNTT:core:xt:rsci/xt:rsci.s_wrdy                                                                                                                                                     0.0000 0.9500 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/xt:rsci.s_wrdy                                                                                                                                  0.0000 0.9500 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/butterFly1:f1:and#6                      mgc_and_1_2                                                                                            0.5600 1.5100 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/xt:rsci.biwt#1                                                                                                                                  0.0000 1.5100 
        peaseNTT:core:xt:rsci/xt:rsci.biwt#1                                                                                                                                                     0.0000 1.5100 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/xt:rsci.biwt#1                                                                                                                                    0.0000 1.5100 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/butterFly1:f1:or#3                         mgc_or_1_3                                                                                             0.5600 2.0700 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/xt:rsci.wen_comp#1                                                                                                                                0.0000 2.0700 
        peaseNTT:core:xt:rsci/xt:rsci.wen_comp#1                                                                                                                                                 0.0000 2.0700 
        peaseNTT:core/xt:rsci.wen_comp#1                                                                                                                                                         0.0000 2.0700 
        peaseNTT:core:staller/xt:rsci.wen_comp#1                                                                                                                                                 0.0000 2.0700 
        peaseNTT:core:staller/and                                                         mgc_and_1_4                                                                                            0.0000 2.0700 
        peaseNTT:core:staller/core.wen                                                                                                                                                           0.0000 2.0700 
        peaseNTT:core/core.wen                                                                                                                                                                   0.0000 2.0700 
        peaseNTT:core:wait_dp/core.wen                                                                                                                                                           0.0000 2.0700 
        peaseNTT:core:wait_dp/butterFly1:f2:and                                           mgc_and_1_2                                                                                            0.5600 2.6300 
        peaseNTT:core:wait_dp/mult():cmp.ccs_ccore_en                                                                                                                                            0.0000 2.6300 
        peaseNTT:core/mult():cmp.ccs_ccore_en                                                                                                                                                    0.0000 2.6300 
        peaseNTT:core/mult():cmp                                                          mult                                                                                                   0.0000 4.4220 
                                                                                                                                                                                                               
      7                                                                                   peaseNTT:core/reg(xt:rsci.oswt#1)                                             peaseNTT:core/mult():cmp 4.4220 0.5780 
                                                                                                                                                                                                               
        Instance                                                                          Component                                                                                              Delta  Delay  
        --------                                                                          ---------                                                                                              -----  -----  
        peaseNTT:core/reg(xt:rsci.oswt#1)                                                 mgc_reg_pos_1_0_0_1_1_1_1                                                                              0.3900 0.3900 
        peaseNTT:core/reg(xt:rsci.oswt#1).cse                                                                                                                                                    0.0000 0.3900 
        peaseNTT:core:xt:rsci/xt:rsci.oswt#1                                                                                                                                                     0.0000 0.3900 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/xt:rsci.oswt#1                                                                                                                                  0.0000 0.3900 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/butterFly1:f1:and#8                      mgc_and_1_2                                                                                            0.5600 0.9500 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/xt:rsci.ogwt#1                                                                                                                                  0.0000 0.9500 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/butterFly1:f1:and#6                      mgc_and_1_2                                                                                            0.5600 1.5100 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_ctrl/xt:rsci.biwt#1                                                                                                                                  0.0000 1.5100 
        peaseNTT:core:xt:rsci/xt:rsci.biwt#1                                                                                                                                                     0.0000 1.5100 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/xt:rsci.biwt#1                                                                                                                                    0.0000 1.5100 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/butterFly1:f1:or#3                         mgc_or_1_3                                                                                             0.5600 2.0700 
        peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/xt:rsci.wen_comp#1                                                                                                                                0.0000 2.0700 
        peaseNTT:core:xt:rsci/xt:rsci.wen_comp#1                                                                                                                                                 0.0000 2.0700 
        peaseNTT:core/xt:rsci.wen_comp#1                                                                                                                                                         0.0000 2.0700 
        peaseNTT:core:staller/xt:rsci.wen_comp#1                                                                                                                                                 0.0000 2.0700 
        peaseNTT:core:staller/and                                                         mgc_and_1_4                                                                                            0.0000 2.0700 
        peaseNTT:core:staller/core.wen                                                                                                                                                           0.0000 2.0700 
        peaseNTT:core/core.wen                                                                                                                                                                   0.0000 2.0700 
        peaseNTT:core:wait_dp/core.wen                                                                                                                                                           0.0000 2.0700 
        peaseNTT:core:wait_dp/butterFly1:f2:and                                           mgc_and_1_2                                                                                            0.5600 2.6300 
        peaseNTT:core:wait_dp/mult():cmp.ccs_ccore_en                                                                                                                                            0.0000 2.6300 
        peaseNTT:core/mult():cmp.ccs_ccore_en                                                                                                                                                    0.0000 2.6300 
        peaseNTT:core/mult():cmp                                                          mult                                                                                                   0.0000 4.4220 
                                                                                                                                                                                                               
      8                                                                                   peaseNTT:core:twiddle:rsci/twiddle:rsci                                       peaseNTT:core/mult():cmp 4.4220 0.5780 
                                                                                                                                                                                                               
        Instance                                                                          Component                                                                                              Delta  Delay  
        --------                                                                          ---------                                                                                              -----  -----  
        peaseNTT:core:twiddle:rsci/twiddle:rsci                                           ccs_axi4_slave_mem_15_0_1024_32_32_10_0_0_12_32_1_1_1_0_0                                              0.9500 0.9500 
        peaseNTT:core:twiddle:rsci/twiddle:rsci.s_rrdy                                                                                                                                           0.0000 0.9500 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.s_rrdy                                                                                                                   0.0000 0.9500 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/INNER_LOOP1:tw:and#1           mgc_and_1_2                                                                                            0.5600 1.5100 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt                                                                                                                     0.0000 1.5100 
        peaseNTT:core:twiddle:rsci/twiddle:rsci.biwt                                                                                                                                             0.0000 1.5100 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt                                                                                                                       0.0000 1.5100 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP1:tw:or#1              mgc_or_1_3                                                                                             0.5600 2.0700 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.wen_comp                                                                                                                   0.0000 2.0700 
        peaseNTT:core:twiddle:rsci/twiddle:rsci.wen_comp                                                                                                                                         0.0000 2.0700 
        peaseNTT:core/twiddle:rsci.wen_comp                                                                                                                                                      0.0000 2.0700 
        peaseNTT:core:staller/twiddle:rsci.wen_comp                                                                                                                                              0.0000 2.0700 
        peaseNTT:core:staller/and                                                         mgc_and_1_4                                                                                            0.0000 2.0700 
        peaseNTT:core:staller/core.wen                                                                                                                                                           0.0000 2.0700 
        peaseNTT:core/core.wen                                                                                                                                                                   0.0000 2.0700 
        peaseNTT:core:wait_dp/core.wen                                                                                                                                                           0.0000 2.0700 
        peaseNTT:core:wait_dp/butterFly1:f2:and                                           mgc_and_1_2                                                                                            0.5600 2.6300 
        peaseNTT:core:wait_dp/mult():cmp.ccs_ccore_en                                                                                                                                            0.0000 2.6300 
        peaseNTT:core/mult():cmp.ccs_ccore_en                                                                                                                                                    0.0000 2.6300 
        peaseNTT:core/mult():cmp                                                          mult                                                                                                   0.0000 4.4220 
                                                                                                                                                                                                               
      9                                                                                   peaseNTT:core/reg(twiddle:rsci.oswt)                                          peaseNTT:core/mult():cmp 4.4220 0.5780 
                                                                                                                                                                                                               
        Instance                                                                          Component                                                                                              Delta  Delay  
        --------                                                                          ---------                                                                                              -----  -----  
        peaseNTT:core/reg(twiddle:rsci.oswt)                                              mgc_reg_pos_1_0_0_1_1_1_1                                                                              0.3900 0.3900 
        peaseNTT:core/reg(twiddle:rsci.oswt).cse                                                                                                                                                 0.0000 0.3900 
        peaseNTT:core:twiddle_h:rsci/twiddle_h:rsci.oswt                                                                                                                                         0.0000 0.3900 
        peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt                                                                                                               0.0000 0.3900 
        peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/INNER_LOOP1:tw_h:and#3     mgc_and_1_2                                                                                            0.5600 0.9500 
        peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.ogwt                                                                                                               0.0000 0.9500 
        peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/INNER_LOOP1:tw_h:and#1     mgc_and_1_2                                                                                            0.5600 1.5100 
        peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt                                                                                                               0.0000 1.5100 
        peaseNTT:core:twiddle_h:rsci/twiddle_h:rsci.biwt                                                                                                                                         0.0000 1.5100 
        peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt                                                                                                                 0.0000 1.5100 
        peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP1:tw_h:or#1        mgc_or_1_3                                                                                             0.5600 2.0700 
        peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.wen_comp                                                                                                             0.0000 2.0700 
        peaseNTT:core:twiddle_h:rsci/twiddle_h:rsci.wen_comp                                                                                                                                     0.0000 2.0700 
        peaseNTT:core/twiddle_h:rsci.wen_comp                                                                                                                                                    0.0000 2.0700 
        peaseNTT:core:staller/twiddle_h:rsci.wen_comp                                                                                                                                            0.0000 2.0700 
        peaseNTT:core:staller/and                                                         mgc_and_1_4                                                                                            0.0000 2.0700 
        peaseNTT:core:staller/core.wen                                                                                                                                                           0.0000 2.0700 
        peaseNTT:core/core.wen                                                                                                                                                                   0.0000 2.0700 
        peaseNTT:core:wait_dp/core.wen                                                                                                                                                           0.0000 2.0700 
        peaseNTT:core:wait_dp/butterFly1:f2:and                                           mgc_and_1_2                                                                                            0.5600 2.6300 
        peaseNTT:core:wait_dp/mult():cmp.ccs_ccore_en                                                                                                                                            0.0000 2.6300 
        peaseNTT:core/mult():cmp.ccs_ccore_en                                                                                                                                                    0.0000 2.6300 
        peaseNTT:core/mult():cmp                                                          mult                                                                                                   0.0000 4.4220 
                                                                                                                                                                                                               
      10                                                                                  peaseNTT:core/reg(twiddle:rsci.oswt)                                          peaseNTT:core/mult():cmp 4.4220 0.5780 
                                                                                                                                                                                                               
        Instance                                                                          Component                                                                                              Delta  Delay  
        --------                                                                          ---------                                                                                              -----  -----  
        peaseNTT:core/reg(twiddle:rsci.oswt)                                              mgc_reg_pos_1_0_0_1_1_1_1                                                                              0.3900 0.3900 
        peaseNTT:core/reg(twiddle:rsci.oswt).cse                                                                                                                                                 0.0000 0.3900 
        peaseNTT:core:twiddle:rsci/twiddle:rsci.oswt                                                                                                                                             0.0000 0.3900 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt                                                                                                                     0.0000 0.3900 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/INNER_LOOP1:tw:and#3           mgc_and_1_2                                                                                            0.5600 0.9500 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.ogwt                                                                                                                     0.0000 0.9500 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/INNER_LOOP1:tw:and#1           mgc_and_1_2                                                                                            0.5600 1.5100 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt                                                                                                                     0.0000 1.5100 
        peaseNTT:core:twiddle:rsci/twiddle:rsci.biwt                                                                                                                                             0.0000 1.5100 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt                                                                                                                       0.0000 1.5100 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP1:tw:or#1              mgc_or_1_3                                                                                             0.5600 2.0700 
        peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.wen_comp                                                                                                                   0.0000 2.0700 
        peaseNTT:core:twiddle:rsci/twiddle:rsci.wen_comp                                                                                                                                         0.0000 2.0700 
        peaseNTT:core/twiddle:rsci.wen_comp                                                                                                                                                      0.0000 2.0700 
        peaseNTT:core:staller/twiddle:rsci.wen_comp                                                                                                                                              0.0000 2.0700 
        peaseNTT:core:staller/and                                                         mgc_and_1_4                                                                                            0.0000 2.0700 
        peaseNTT:core:staller/core.wen                                                                                                                                                           0.0000 2.0700 
        peaseNTT:core/core.wen                                                                                                                                                                   0.0000 2.0700 
        peaseNTT:core:wait_dp/core.wen                                                                                                                                                           0.0000 2.0700 
        peaseNTT:core:wait_dp/butterFly1:f2:and                                           mgc_and_1_2                                                                                            0.5600 2.6300 
        peaseNTT:core:wait_dp/mult():cmp.ccs_ccore_en                                                                                                                                            0.0000 2.6300 
        peaseNTT:core/mult():cmp.ccs_ccore_en                                                                                                                                                    0.0000 2.6300 
        peaseNTT:core/mult():cmp                                                          mult                                                                                                   0.0000 4.4220 
                                                                                                                                                                                                               
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 5.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                            Port                                                   Slack (Delay) Messages 
      ----------------------------------------------------------------------------------- ----------------------------------------------------- ------ ------- --------
      peaseNTT:core/reg(p)                                                                p:rsci.idat                                           5.0000  0.0000          
      peaseNTT:core/reg(c(1))                                                             STAGE_LOOP:STAGE_LOOP:or.itm                          3.2300  1.7700          
      peaseNTT:core/reg(xt:rsci.oswt)                                                     and#27.itm                                            3.8800  1.1200          
      peaseNTT:core/reg(xt:rsci.oswt#1)                                                   and#29.itm                                            3.8800  1.1200          
      peaseNTT:core/reg(xt:rsci.s_raddr.core(0))                                          butterFly1:f1:nor#1.itm                               3.7900  1.2100          
      peaseNTT:core/reg(xt:rsci.s_raddr.core(9:1))                                        INNER_LOOP1:r(9:0).sva(8:0)                           1.8900  3.1100          
      peaseNTT:core/reg(xt:rsci.s_waddr.core(9))                                          butterFly1:f1:nor.itm                                 3.8800  1.1200          
      peaseNTT:core/reg(xt:rsci.s_dout.core)                                              butterFly1:mux.itm                                    3.7000  1.3000          
      peaseNTT:core/reg(twiddle:rsci.oswt)                                                and#31.itm                                            3.2300  1.7700          
      peaseNTT:core/reg(twiddle:rsci.s_raddr.core(2))                                     INNER_LOOP1:tw_h:mux1h.itm                            1.8000  3.2000          
      peaseNTT:core/reg(twiddle:rsci.s_raddr.core(7:3))                                   INNER_LOOP1:tw_h:mux1h#1.itm                          3.3200  1.6800          
      peaseNTT:core/reg(twiddle:rsci.s_raddr.core(1:0))                                   INNER_LOOP1:tw_h:mux1h#2.itm                          1.8000  3.2000          
      peaseNTT:core/reg(twiddle:rsci.s_raddr.core(8))                                     INNER_LOOP1:tw_h:mux.itm                              3.7000  1.3000          
      peaseNTT:core/reg(yt:rsc.@.cgo)                                                     and#48.rmff                                           3.2300  1.7700          
      peaseNTT:core/reg(xt:rsc.triosy:obj.iswt0)                                          and#59.itm                                            3.4900  1.5100          
      peaseNTT:core/reg(ensig.cgo)                                                        and#60.rmff                                           1.6700  3.3300          
      peaseNTT:core/reg(ensig.cgo#2)                                                      not#164.itm                                           4.1700  0.8300          
      peaseNTT:core/reg(operator-<20,false>:acc)                                          operator-<20,false>:operator-<20,false>:mux.itm       2.4100  2.5900          
      peaseNTT:core/reg(operator-<20,false>:acc)#1                                        operator-<20,false>:mux1h#3.itm                       0.9800  4.0200          
      peaseNTT:core/reg(INNER_LOOP1:r(9:0).sva(8:0))                                      INNER_LOOP1:r:INNER_LOOP1:r:and.itm                   3.6100  1.3900          
      peaseNTT:core/reg(operator<<<33,true>:return(8:0))                                  slc(STAGE_LOOP:base:STAGE_LOOP:base:mux.rgt)(8).itm   1.8500  3.1500          
      peaseNTT:core/reg(operator<<<33,true>:return(8:0))#1                                slc(STAGE_LOOP:base:STAGE_LOOP:base:mux.rgt)(7-0).itm 1.8500  3.1500          
      peaseNTT:core/reg(INNER_LOOP1:r(9:0))                                               z.out#1                                               0.9800  4.0200          
      peaseNTT:core/reg(butterFly1#1:f1)                                                  butterFly1:f1:mux1h.itm                               3.2300  1.7700          
      peaseNTT:core/reg(butterFly1#1:f2:mult(tw_h))                                       twiddle_h:rsci.s_din.mxwt                             2.0780  2.9220          
      peaseNTT:core/reg(butterFly1#1:f2:mult(tw))                                         twiddle:rsci.s_din.mxwt                               2.0780  2.9220          
      peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/reg(xt:rsci.bcwt)                            butterFly1:f1:nor.itm                                 1.8100  3.1900          
      peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/reg(xt:rsci.bcwt#1)                          butterFly1:f1:nor#3.itm                               1.8100  3.1900          
      peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/reg(xt:rsci.s_din.bfwt)                      xt:rsci.s_din                                         3.9600  1.0400          
      peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)             INNER_LOOP1:tw:nor.itm                                1.8100  3.1900          
      peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.s_din.bfwt)       twiddle:rsci.s_din                                    3.9600  1.0400          
      peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)       INNER_LOOP1:tw_h:nor.itm                              1.8100  3.1900          
      peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.s_din.bfwt) twiddle_h:rsci.s_din                                  3.9600  1.0400          
      peaseNTT:core:staller/reg(core.wten)                                                not.itm                                               2.9300  2.0700          
      peaseNTT                                                                            xt:rsc.RVALID                                         4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.RUSER                                          4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.RLAST                                          4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.RRESP                                          4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.RDATA                                          4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.RID                                            4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.ARREADY                                        4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.BVALID                                         4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.BUSER                                          4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.BRESP                                          4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.BID                                            4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.WREADY                                         4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.AWREADY                                        4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.triosy.lz                                      4.0500  0.9500          
      peaseNTT                                                                            p:rsc.triosy.lz                                       4.0500  0.9500          
      peaseNTT                                                                            r:rsc.triosy.lz                                       4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.RVALID                                    4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.RUSER                                     4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.RLAST                                     4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.RRESP                                     4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.RDATA                                     4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.RID                                       4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.ARREADY                                   4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.BVALID                                    4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.BUSER                                     4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.BRESP                                     4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.BID                                       4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.WREADY                                    4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.AWREADY                                   4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.triosy.lz                                 4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.RVALID                                  4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.RUSER                                   4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.RLAST                                   4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.RRESP                                   4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.RDATA                                   4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.RID                                     4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.ARREADY                                 4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.BVALID                                  4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.BUSER                                   4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.BRESP                                   4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.BID                                     4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.WREADY                                  4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.AWREADY                                 4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.triosy.lz                               4.0500  0.9500          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                        32     2 
    -                                                        10     1 
    and                                                               
    -                                                         9     4 
    -                                                         8     1 
    -                                                        32     1 
    -                                                         3     1 
    -                                                         2     1 
    -                                                        10     2 
    -                                                         1    89 
    lshift                                                            
    -                                                         9     1 
    -                                                         3     1 
    -                                                         2     1 
    modulo_add_97cb7d6ad622a5f581172b2bf5ebdd7b605c                   
    -                                                        32     1 
    modulo_sub_d22d4e56d0fd87f6f51ef32934ff0f756384                   
    -                                                        32     1 
    mult_b8e95c9af18dbe611a0083cdf405ba8270ef                         
    -                                                        32     1 
    mux                                                               
    -                                                         9     1 
    -                                                        32     8 
    -                                                         3     1 
    -                                                         1    30 
    mux1h                                                             
    -                                                         5     1 
    -                                                        32     1 
    -                                                         2     2 
    -                                                         1     1 
    nand                                                              
    -                                                         1     7 
    nor                                                               
    -                                                         1    23 
    not                                                               
    -                                                        32     1 
    -                                                         1    68 
    or                                                                
    -                                                         1    24 
    read_port                                                         
    -                                                        32     1 
    read_ram                                                          
    -                                                        32     3 
    read_sync                                                         
    -                                                         0     5 
    reg                                                               
    -                                                         9     2 
    -                                                         8     1 
    -                                                         5     1 
    -                                                        32     8 
    -                                                         2     2 
    -                                                        10     1 
    -                                                         1    19 
    write_ram                                                         
    -                                                         0     1 
    xnor                                                              
    -                                                         1     2 
    xor                                                               
    -                                                         1     4 
    
  End of Report
