--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 20.706 ns
From           : STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7]
To             : ron[7]
From Clock     : clk
To Clock       : --
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : 36.21 MHz ( period = 27.618 ns )
From           : STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4]
To             : lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Hold: 'clk'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]
To             : STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6]
From Clock     : clk
To Clock       : clk
Failed Paths   : 6192

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 6192

--------------------------------------------------------------------------------------

