0.7
2020.2
May 22 2024
19:03:11
F:/Git Projects/EIT/P7---Bsc/Code/VHDL/Sample_MEM/Sample_MEM.srcs/sources_1/new/comm_port.vhd,1728763923,vhdl,,,,comm_port,,,,,,,,
F:/Git Projects/EIT/P7---Bsc/Code/VHDL/Sample_MEM/Sample_MEM.srcs/sources_1/new/internal_ram.vhd,1728774612,vhdl,,,,internal_ram,,,,,,,,
F:/Git Projects/EIT/P7---Bsc/Code/VHDL/Sample_MEM/Sample_MEM.srcs/sources_1/new/logic_reset.vhd,1728773523,vhdl,,,,logic_reset,,,,,,,,
F:/Git Projects/EIT/P7---Bsc/Code/VHDL/Sample_MEM/Sample_MEM.srcs/sources_1/new/sample_control_TOP.vhd,1728773705,vhdl,,,,sample_control_top,,,,,,,,
