Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /ad/eng/support/software/linux/opt/xilinx/Vivado/2019.1/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 1a90a0d32f2541b680a84e73545d498a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c_in' [/ad/eng/users/r/y/ryanbs/Desktop/EC413_Lab5/EC413_Lab5.srcs/sources_1/new/FS_p.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c_in' [/ad/eng/users/r/y/ryanbs/Desktop/EC413_Lab5/EC413_Lab5.srcs/sources_1/new/FS_p.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.OR_str
Compiling module xil_defaultlib.OR_p_default
Compiling module xil_defaultlib.AND_str
Compiling module xil_defaultlib.AND_p_default
Compiling module xil_defaultlib.NOT_str
Compiling module xil_defaultlib.NOT_p_default
Compiling module xil_defaultlib.FA_str
Compiling module xil_defaultlib.FA_default
Compiling module xil_defaultlib.FS_p
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.REG_p_default
Compiling module xil_defaultlib.ALU_32bit
Compiling module xil_defaultlib.ALU_verification
Compiling module xil_defaultlib.tb_ALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ALU_behav
