<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\Integer_Division\data\integer_division_wrap.v<br>
C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\Integer_Division\data\integer_division.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jun 19 20:44:20 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Integer_Division_Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.159s, Peak memory usage = 89.906MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.04s, Peak memory usage = 89.906MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.081s, Peak memory usage = 89.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.025s, Peak memory usage = 89.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.044s, Peak memory usage = 89.906MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 89.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 89.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.011s, Peak memory usage = 89.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.032s, Peak memory usage = 89.906MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.096s, Peak memory usage = 89.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.019s, Peak memory usage = 89.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.012s, Peak memory usage = 89.906MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.755s, Peak memory usage = 116.195MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.042s, Peak memory usage = 116.195MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.152s, Peak memory usage = 116.195MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 0.417s, Elapsed time = 0h 0m 1s, Peak memory usage = 116.195MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>98</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>98</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>50</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>48</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>2722</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>2722</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>298</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>37</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>130</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>131</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>1093</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>1093</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>59</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>59</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1450(357 LUT, 1093 ALU) / 20736</td>
<td>7%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>2722 / 15750</td>
<td>18%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15750</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>2722 / 15750</td>
<td>18%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 46</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>151.990(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2722</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_0_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_0_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3422_s/I1</td>
</tr>
<tr>
<td>1.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3422_s/COUT</td>
</tr>
<tr>
<td>1.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3421_s/CIN</td>
</tr>
<tr>
<td>1.671</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3421_s/COUT</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3420_s/CIN</td>
</tr>
<tr>
<td>1.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3420_s/COUT</td>
</tr>
<tr>
<td>1.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3419_s/CIN</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3419_s/COUT</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3418_s/CIN</td>
</tr>
<tr>
<td>1.777</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3418_s/COUT</td>
</tr>
<tr>
<td>1.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3417_s/CIN</td>
</tr>
<tr>
<td>1.812</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3417_s/COUT</td>
</tr>
<tr>
<td>1.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3416_s/CIN</td>
</tr>
<tr>
<td>1.847</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3416_s/COUT</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3415_s/CIN</td>
</tr>
<tr>
<td>1.882</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3415_s/COUT</td>
</tr>
<tr>
<td>1.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3414_s/CIN</td>
</tr>
<tr>
<td>2.352</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3414_s/SUM</td>
</tr>
<tr>
<td>2.826</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3710_s3/I1</td>
</tr>
<tr>
<td>3.381</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3710_s3/F</td>
</tr>
<tr>
<td>3.855</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3703_s6/I1</td>
</tr>
<tr>
<td>4.410</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3703_s6/F</td>
</tr>
<tr>
<td>4.884</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3704_s4/I0</td>
</tr>
<tr>
<td>5.401</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3704_s4/F</td>
</tr>
<tr>
<td>5.875</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3704_s2/I1</td>
</tr>
<tr>
<td>6.430</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3704_s2/F</td>
</tr>
<tr>
<td>6.904</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_14_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2722</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_14_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_14_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.468, 52.998%; route: 2.844, 43.457%; tC2Q: 0.232, 3.545%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2722</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_0_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_0_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3422_s/I1</td>
</tr>
<tr>
<td>1.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3422_s/COUT</td>
</tr>
<tr>
<td>1.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3421_s/CIN</td>
</tr>
<tr>
<td>1.671</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3421_s/COUT</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3420_s/CIN</td>
</tr>
<tr>
<td>1.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3420_s/COUT</td>
</tr>
<tr>
<td>1.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3419_s/CIN</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3419_s/COUT</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3418_s/CIN</td>
</tr>
<tr>
<td>1.777</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3418_s/COUT</td>
</tr>
<tr>
<td>1.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3417_s/CIN</td>
</tr>
<tr>
<td>1.812</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3417_s/COUT</td>
</tr>
<tr>
<td>1.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3416_s/CIN</td>
</tr>
<tr>
<td>1.847</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3416_s/COUT</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3415_s/CIN</td>
</tr>
<tr>
<td>1.882</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3415_s/COUT</td>
</tr>
<tr>
<td>1.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3414_s/CIN</td>
</tr>
<tr>
<td>1.918</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3414_s/COUT</td>
</tr>
<tr>
<td>1.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3413_s/CIN</td>
</tr>
<tr>
<td>1.953</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3413_s/COUT</td>
</tr>
<tr>
<td>1.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3412_s/CIN</td>
</tr>
<tr>
<td>1.988</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3412_s/COUT</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3411_s/CIN</td>
</tr>
<tr>
<td>2.023</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3411_s/COUT</td>
</tr>
<tr>
<td>2.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3410_s/CIN</td>
</tr>
<tr>
<td>2.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3410_s/COUT</td>
</tr>
<tr>
<td>2.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3409_s/CIN</td>
</tr>
<tr>
<td>2.094</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3409_s/COUT</td>
</tr>
<tr>
<td>2.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3408_s/CIN</td>
</tr>
<tr>
<td>2.564</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3408_s/SUM</td>
</tr>
<tr>
<td>3.038</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3704_s5/I1</td>
</tr>
<tr>
<td>3.593</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3704_s5/F</td>
</tr>
<tr>
<td>4.067</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3703_s7/I2</td>
</tr>
<tr>
<td>4.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3703_s7/F</td>
</tr>
<tr>
<td>4.994</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3703_s3/I3</td>
</tr>
<tr>
<td>5.365</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3703_s3/F</td>
</tr>
<tr>
<td>5.839</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3703_s2/I0</td>
</tr>
<tr>
<td>6.356</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3703_s2/F</td>
</tr>
<tr>
<td>6.830</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_15_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2722</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_15_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_15_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.394, 52.455%; route: 2.844, 43.959%; tC2Q: 0.232, 3.586%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2722</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_0_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_0_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3422_s/I1</td>
</tr>
<tr>
<td>1.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3422_s/COUT</td>
</tr>
<tr>
<td>1.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3421_s/CIN</td>
</tr>
<tr>
<td>1.671</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3421_s/COUT</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3420_s/CIN</td>
</tr>
<tr>
<td>1.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3420_s/COUT</td>
</tr>
<tr>
<td>1.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3419_s/CIN</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3419_s/COUT</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3418_s/CIN</td>
</tr>
<tr>
<td>1.777</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3418_s/COUT</td>
</tr>
<tr>
<td>1.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3417_s/CIN</td>
</tr>
<tr>
<td>1.812</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3417_s/COUT</td>
</tr>
<tr>
<td>1.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3416_s/CIN</td>
</tr>
<tr>
<td>1.847</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3416_s/COUT</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3415_s/CIN</td>
</tr>
<tr>
<td>1.882</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3415_s/COUT</td>
</tr>
<tr>
<td>1.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3414_s/CIN</td>
</tr>
<tr>
<td>2.352</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3414_s/SUM</td>
</tr>
<tr>
<td>2.826</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3710_s3/I1</td>
</tr>
<tr>
<td>3.381</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3710_s3/F</td>
</tr>
<tr>
<td>3.855</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3703_s6/I1</td>
</tr>
<tr>
<td>4.410</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3703_s6/F</td>
</tr>
<tr>
<td>4.884</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3705_s3/I2</td>
</tr>
<tr>
<td>5.337</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3705_s3/F</td>
</tr>
<tr>
<td>5.811</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3705_s2/I0</td>
</tr>
<tr>
<td>6.328</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3705_s2/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_13_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2722</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_13_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_13_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.366, 52.254%; route: 2.844, 44.145%; tC2Q: 0.232, 3.601%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2722</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_0_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_0_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3422_s/I1</td>
</tr>
<tr>
<td>1.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3422_s/COUT</td>
</tr>
<tr>
<td>1.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3421_s/CIN</td>
</tr>
<tr>
<td>1.671</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3421_s/COUT</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3420_s/CIN</td>
</tr>
<tr>
<td>1.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3420_s/COUT</td>
</tr>
<tr>
<td>1.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3419_s/CIN</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3419_s/COUT</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3418_s/CIN</td>
</tr>
<tr>
<td>2.212</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3418_s/SUM</td>
</tr>
<tr>
<td>2.686</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3714_s4/I1</td>
</tr>
<tr>
<td>3.241</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3714_s4/F</td>
</tr>
<tr>
<td>3.715</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3711_s4/I1</td>
</tr>
<tr>
<td>4.270</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3711_s4/F</td>
</tr>
<tr>
<td>4.744</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3711_s3/I1</td>
</tr>
<tr>
<td>5.299</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3711_s3/F</td>
</tr>
<tr>
<td>5.773</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3711_s2/I1</td>
</tr>
<tr>
<td>6.328</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3711_s2/F</td>
</tr>
<tr>
<td>6.802</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2722</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_7_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.366, 52.247%; route: 2.844, 44.151%; tC2Q: 0.232, 3.602%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2722</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_0_s0/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_0_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3422_s/I1</td>
</tr>
<tr>
<td>1.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3422_s/COUT</td>
</tr>
<tr>
<td>1.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3421_s/CIN</td>
</tr>
<tr>
<td>1.671</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3421_s/COUT</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3420_s/CIN</td>
</tr>
<tr>
<td>1.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3420_s/COUT</td>
</tr>
<tr>
<td>1.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3419_s/CIN</td>
</tr>
<tr>
<td>1.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3419_s/COUT</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3418_s/CIN</td>
</tr>
<tr>
<td>1.777</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3418_s/COUT</td>
</tr>
<tr>
<td>1.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3417_s/CIN</td>
</tr>
<tr>
<td>1.812</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3417_s/COUT</td>
</tr>
<tr>
<td>1.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3416_s/CIN</td>
</tr>
<tr>
<td>1.847</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3416_s/COUT</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3415_s/CIN</td>
</tr>
<tr>
<td>1.882</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3415_s/COUT</td>
</tr>
<tr>
<td>1.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3414_s/CIN</td>
</tr>
<tr>
<td>2.352</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3414_s/SUM</td>
</tr>
<tr>
<td>2.826</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3710_s3/I1</td>
</tr>
<tr>
<td>3.381</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3710_s3/F</td>
</tr>
<tr>
<td>3.855</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3703_s6/I1</td>
</tr>
<tr>
<td>4.410</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3703_s6/F</td>
</tr>
<tr>
<td>4.884</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3707_s4/I2</td>
</tr>
<tr>
<td>5.337</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3707_s4/F</td>
</tr>
<tr>
<td>5.811</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3707_s2/I2</td>
</tr>
<tr>
<td>6.264</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n3707_s2/F</td>
</tr>
<tr>
<td>6.738</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_11_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2722</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_11_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_11_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.302, 51.775%; route: 2.844, 44.588%; tC2Q: 0.232, 3.637%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
