Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/VLSI/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 98c836b132f84e3cb75bf083147fcd05 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot day4tb_behav xil_defaultlib.day4tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.day4seqdec
Compiling module xil_defaultlib.day4tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot day4tb_behav
