RISCV MP+[ws-rf]-fence.rw.rw+addr
"WsLeave RfBack Fence.rw.rwdRW Rfe DpAddrdR Fre"
Cycle=Rfe DpAddrdR Fre WsLeave RfBack Fence.rw.rwdRW
Relax=
Safe=Rfe Fre Fence.rw.rwdRW DpAddrdR WsLeave RfBack
Generator=diy7 (version 7.51+4(dev))
Prefetch=0:x=F,0:y=W,2:y=F,2:x=T
Com=Rf Rf Fr
Orig=WsLeave RfBack Fence.rw.rwdRW Rfe DpAddrdR Fre
{
0:x5=1; 0:x6=x; 0:x8=y;
1:x5=2; 1:x6=x;
2:x6=y; 2:x9=x;
}
 P0          | P1          | P2            ;
 sw x5,0(x6) | sw x5,0(x6) | lw x5,0(x6)   ;
 lw x7,0(x6) |             | xor x7,x5,x5  ;
 fence rw,rw |             | add x10,x9,x7 ;
 sw x5,0(x8) |             | lw x8,0(x10)  ;
exists
(x=2 /\ 0:x7=2 /\ 2:x5=1 /\ 2:x8=0)
