@W: MT529 :"c:\users\z585\desktop\ldtrecias\ld3\schemaplis.vhd":146:3:146:5|Found inferred clock SCHEMAPLIS|clock which controls 0 sequential elements including I14. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
