#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jan 11 16:02:06 2023
# Process ID: 26452
# Current directory: C:/Users/pault/Desktop/semI/SSC/Microblaze
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30896 C:\Users\pault\Desktop\semI\SSC\Microblaze\Microblaze.xpr
# Log file: C:/Users/pault/Desktop/semI/SSC/Microblaze/vivado.log
# Journal file: C:/Users/pault/Desktop/semI/SSC/Microblaze\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/My Shit/facultate/an3/sem I/SSC/vivado-library-2016.4-1/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 876.340 ; gain = 204.109
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.sdk -hwspec C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.sdk/Microblaze_Block_Design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.sdk -hwspec C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.sdk/Microblaze_Block_Design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.srcs/sources_1/bd/Microblaze_Block_Design/Microblaze_Block_Design.bd}
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- digilentinc.com:IP:PmodTMP3:1.0 - PmodTMP3_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <Microblaze_Block_Design> from BD file <C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.srcs/sources_1/bd/Microblaze_Block_Design/Microblaze_Block_Design.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 967.094 ; gain = 78.641
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_intc_0/s_axi]
</axi_intc_0/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x41200000 [ 64K ]>
connect_bd_net [get_bd_pins PmodTMP3_0/I2C_Interrupt] [get_bd_pins axi_intc_0/intr]
connect_bd_intf_net [get_bd_intf_pins axi_intc_0/interrupt] [get_bd_intf_pins microblaze_0/INTERRUPT]
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /PmodTMP3_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.312 ; gain = 0.000
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.srcs/sources_1/bd/Microblaze_Block_Design/Microblaze_Block_Design.bd> 
Wrote  : <C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.srcs/sources_1/bd/Microblaze_Block_Design/ui/bd_3031ae91.ui> 
reset_run synth_1
reset_run Microblaze_Block_Design_microblaze_0_0_synth_1
reset_run Microblaze_Block_Design_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'Microblaze_Block_Design.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.srcs/sources_1/bd/Microblaze_Block_Design/synth/Microblaze_Block_Design.v
VHDL Output written to : C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.srcs/sources_1/bd/Microblaze_Block_Design/sim/Microblaze_Block_Design.v
VHDL Output written to : C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.srcs/sources_1/bd/Microblaze_Block_Design/hdl/Microblaze_Block_Design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodTMP3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
Exporting to file C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.srcs/sources_1/bd/Microblaze_Block_Design/hw_handoff/Microblaze_Block_Design.hwh
Generated Block Design Tcl file C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.srcs/sources_1/bd/Microblaze_Block_Design/hw_handoff/Microblaze_Block_Design_bd.tcl
Generated Hardware Definition File C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.srcs/sources_1/bd/Microblaze_Block_Design/synth/Microblaze_Block_Design.hwdef
[Wed Jan 11 17:21:26 2023] Launched Microblaze_Block_Design_microblaze_0_0_synth_1, Microblaze_Block_Design_xbar_0_synth_1, Microblaze_Block_Design_axi_intc_0_0_synth_1, synth_1...
Run output will be captured here:
Microblaze_Block_Design_microblaze_0_0_synth_1: C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.runs/Microblaze_Block_Design_microblaze_0_0_synth_1/runme.log
Microblaze_Block_Design_xbar_0_synth_1: C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.runs/Microblaze_Block_Design_xbar_0_synth_1/runme.log
Microblaze_Block_Design_axi_intc_0_0_synth_1: C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.runs/Microblaze_Block_Design_axi_intc_0_0_synth_1/runme.log
synth_1: C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.runs/synth_1/runme.log
[Wed Jan 11 17:21:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1147.312 ; gain = 101.738
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
open_hw
file copy -force C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.runs/impl_1/Microblaze_Block_Design_wrapper.sysdef C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.sdk/Microblaze_Block_Design_wrapper.hdf

launch_sdk -workspace C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.sdk -hwspec C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.sdk/Microblaze_Block_Design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.sdk -hwspec C:/Users/pault/Desktop/semI/SSC/Microblaze/Microblaze.sdk/Microblaze_Block_Design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 11 17:37:34 2023...
