{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562359050151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562359050153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul  5 17:37:29 2019 " "Processing started: Fri Jul  5 17:37:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562359050153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562359050153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off input2ssd -c input2ssd " "Command: quartus_map --read_settings_files=on --write_settings_files=off input2ssd -c input2ssd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562359050154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1562359050392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input2ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input2ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input2ssd-rtl " "Found design unit 1: input2ssd-rtl" {  } { { "input2ssd.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/input2ssd.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562359050906 ""} { "Info" "ISGN_ENTITY_NAME" "1 input2ssd " "Found entity 1: input2ssd" {  } { { "input2ssd.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/input2ssd.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562359050906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562359050906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel2serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parallel2serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallel2serial-rtl " "Found design unit 1: parallel2serial-rtl" {  } { { "parallel2serial.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/parallel2serial.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562359050907 ""} { "Info" "ISGN_ENTITY_NAME" "1 parallel2serial " "Found entity 1: parallel2serial" {  } { { "parallel2serial.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/parallel2serial.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562359050907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562359050907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parity_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parity_generator-rtl " "Found design unit 1: parity_generator-rtl" {  } { { "parity_generator.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/parity_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562359050908 ""} { "Info" "ISGN_ENTITY_NAME" "1 parity_generator " "Found entity 1: parity_generator" {  } { { "parity_generator.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/parity_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562359050908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562359050908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baudrate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baudrate_generator-rtl " "Found design unit 1: baudrate_generator-rtl" {  } { { "baudrate_generator.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/baudrate_generator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562359050909 ""} { "Info" "ISGN_ENTITY_NAME" "1 baudrate_generator " "Found entity 1: baudrate_generator" {  } { { "baudrate_generator.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/baudrate_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562359050909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562359050909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-rtl " "Found design unit 1: main-rtl" {  } { { "main.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/main.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562359050910 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562359050910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562359050910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmitter-arch " "Found design unit 1: transmitter-arch" {  } { { "transmitter.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/transmitter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562359050910 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/transmitter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562359050910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562359050910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parity_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parity_checker-rtl " "Found design unit 1: parity_checker-rtl" {  } { { "parity_checker.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/parity_checker.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562359050911 ""} { "Info" "ISGN_ENTITY_NAME" "1 parity_checker " "Found entity 1: parity_checker" {  } { { "parity_checker.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/parity_checker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562359050911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562359050911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial2parallel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial2parallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial2parallel-rtl " "Found design unit 1: serial2parallel-rtl" {  } { { "serial2parallel.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/serial2parallel.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562359050912 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial2parallel " "Found entity 1: serial2parallel" {  } { { "serial2parallel.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/serial2parallel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562359050912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562359050912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector-rtl " "Found design unit 1: selector-rtl" {  } { { "selector.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/selector.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562359050913 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "selector.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/selector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562359050913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562359050913 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1562359050974 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ssd_sign main.vhd(103) " "Verilog HDL or VHDL warning at main.vhd(103): object \"ssd_sign\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/main.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1562359050976 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel2serial parallel2serial:paralelo_serial " "Elaborating entity \"parallel2serial\" for hierarchy \"parallel2serial:paralelo_serial\"" {  } { { "main.vhd" "paralelo_serial" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/main.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562359050987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input2ssd input2ssd:to_ssd " "Elaborating entity \"input2ssd\" for hierarchy \"input2ssd:to_ssd\"" {  } { { "main.vhd" "to_ssd" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/main.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562359050989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity_generator parity_generator:parityGenerator " "Elaborating entity \"parity_generator\" for hierarchy \"parity_generator:parityGenerator\"" {  } { { "main.vhd" "parityGenerator" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/main.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562359050990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate_generator baudrate_generator:gerador_baudrate " "Elaborating entity \"baudrate_generator\" for hierarchy \"baudrate_generator:gerador_baudrate\"" {  } { { "main.vhd" "gerador_baudrate" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/main.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562359050991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter transmitter:transmissor " "Elaborating entity \"transmitter\" for hierarchy \"transmitter:transmissor\"" {  } { { "main.vhd" "transmissor" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/main.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562359050993 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a transmitter.vhd(53) " "VHDL Process Statement warning at transmitter.vhd(53): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "transmitter.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/transmitter.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562359050993 "|main|transmitter:transmissor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a transmitter.vhd(56) " "VHDL Process Statement warning at transmitter.vhd(56): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "transmitter.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/transmitter.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562359050994 "|main|transmitter:transmissor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a transmitter.vhd(59) " "VHDL Process Statement warning at transmitter.vhd(59): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "transmitter.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/transmitter.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562359050994 "|main|transmitter:transmissor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a transmitter.vhd(62) " "VHDL Process Statement warning at transmitter.vhd(62): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "transmitter.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/transmitter.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562359050994 "|main|transmitter:transmissor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a transmitter.vhd(65) " "VHDL Process Statement warning at transmitter.vhd(65): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "transmitter.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/transmitter.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562359050994 "|main|transmitter:transmissor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a transmitter.vhd(68) " "VHDL Process Statement warning at transmitter.vhd(68): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "transmitter.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/transmitter.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562359050994 "|main|transmitter:transmissor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a transmitter.vhd(71) " "VHDL Process Statement warning at transmitter.vhd(71): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "transmitter.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/transmitter.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562359050994 "|main|transmitter:transmissor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a transmitter.vhd(75) " "VHDL Process Statement warning at transmitter.vhd(75): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "transmitter.vhd" "" { Text "/home/aluno/DLP1-final/qar/fina_suy_v2_restored/transmitter.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562359050994 "|main|transmitter:transmissor"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1562359051641 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1562359051974 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562359051974 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1562359052025 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1562359052025 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1562359052025 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1562359052025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562359052035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul  5 17:37:32 2019 " "Processing ended: Fri Jul  5 17:37:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562359052035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562359052035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562359052035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562359052035 ""}
