
stm32_h7_reto_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009584  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ec  08009824  08009824  0000a824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a10  08009a10  0000b0cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009a10  08009a10  0000aa10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009a18  08009a18  0000b0cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a18  08009a18  0000aa18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009a1c  08009a1c  0000aa1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000cc  24000000  08009a20  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000418  240000cc  08009aec  0000b0cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  240004e4  08009aec  0000b4e4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000b0cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000199e6  00000000  00000000  0000b0fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bdb  00000000  00000000  00024ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001438  00000000  00000000  000276c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fd0  00000000  00000000  00028af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c81a  00000000  00000000  00029ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a08a  00000000  00000000  000662e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00191cca  00000000  00000000  0008036c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00212036  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ed0  00000000  00000000  0021207c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  00217f4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240000cc 	.word	0x240000cc
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800980c 	.word	0x0800980c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240000d0 	.word	0x240000d0
 80002dc:	0800980c 	.word	0x0800980c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006b0:	4b49      	ldr	r3, [pc, #292]	@ (80007d8 <SystemInit+0x12c>)
 80006b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006b6:	4a48      	ldr	r2, [pc, #288]	@ (80007d8 <SystemInit+0x12c>)
 80006b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006c0:	4b45      	ldr	r3, [pc, #276]	@ (80007d8 <SystemInit+0x12c>)
 80006c2:	691b      	ldr	r3, [r3, #16]
 80006c4:	4a44      	ldr	r2, [pc, #272]	@ (80007d8 <SystemInit+0x12c>)
 80006c6:	f043 0310 	orr.w	r3, r3, #16
 80006ca:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006cc:	4b43      	ldr	r3, [pc, #268]	@ (80007dc <SystemInit+0x130>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	f003 030f 	and.w	r3, r3, #15
 80006d4:	2b06      	cmp	r3, #6
 80006d6:	d807      	bhi.n	80006e8 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006d8:	4b40      	ldr	r3, [pc, #256]	@ (80007dc <SystemInit+0x130>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	f023 030f 	bic.w	r3, r3, #15
 80006e0:	4a3e      	ldr	r2, [pc, #248]	@ (80007dc <SystemInit+0x130>)
 80006e2:	f043 0307 	orr.w	r3, r3, #7
 80006e6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006e8:	4b3d      	ldr	r3, [pc, #244]	@ (80007e0 <SystemInit+0x134>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a3c      	ldr	r2, [pc, #240]	@ (80007e0 <SystemInit+0x134>)
 80006ee:	f043 0301 	orr.w	r3, r3, #1
 80006f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006f4:	4b3a      	ldr	r3, [pc, #232]	@ (80007e0 <SystemInit+0x134>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006fa:	4b39      	ldr	r3, [pc, #228]	@ (80007e0 <SystemInit+0x134>)
 80006fc:	681a      	ldr	r2, [r3, #0]
 80006fe:	4938      	ldr	r1, [pc, #224]	@ (80007e0 <SystemInit+0x134>)
 8000700:	4b38      	ldr	r3, [pc, #224]	@ (80007e4 <SystemInit+0x138>)
 8000702:	4013      	ands	r3, r2
 8000704:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000706:	4b35      	ldr	r3, [pc, #212]	@ (80007dc <SystemInit+0x130>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	f003 0308 	and.w	r3, r3, #8
 800070e:	2b00      	cmp	r3, #0
 8000710:	d007      	beq.n	8000722 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000712:	4b32      	ldr	r3, [pc, #200]	@ (80007dc <SystemInit+0x130>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	f023 030f 	bic.w	r3, r3, #15
 800071a:	4a30      	ldr	r2, [pc, #192]	@ (80007dc <SystemInit+0x130>)
 800071c:	f043 0307 	orr.w	r3, r3, #7
 8000720:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000722:	4b2f      	ldr	r3, [pc, #188]	@ (80007e0 <SystemInit+0x134>)
 8000724:	2200      	movs	r2, #0
 8000726:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000728:	4b2d      	ldr	r3, [pc, #180]	@ (80007e0 <SystemInit+0x134>)
 800072a:	2200      	movs	r2, #0
 800072c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800072e:	4b2c      	ldr	r3, [pc, #176]	@ (80007e0 <SystemInit+0x134>)
 8000730:	2200      	movs	r2, #0
 8000732:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000734:	4b2a      	ldr	r3, [pc, #168]	@ (80007e0 <SystemInit+0x134>)
 8000736:	4a2c      	ldr	r2, [pc, #176]	@ (80007e8 <SystemInit+0x13c>)
 8000738:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800073a:	4b29      	ldr	r3, [pc, #164]	@ (80007e0 <SystemInit+0x134>)
 800073c:	4a2b      	ldr	r2, [pc, #172]	@ (80007ec <SystemInit+0x140>)
 800073e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000740:	4b27      	ldr	r3, [pc, #156]	@ (80007e0 <SystemInit+0x134>)
 8000742:	4a2b      	ldr	r2, [pc, #172]	@ (80007f0 <SystemInit+0x144>)
 8000744:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000746:	4b26      	ldr	r3, [pc, #152]	@ (80007e0 <SystemInit+0x134>)
 8000748:	2200      	movs	r2, #0
 800074a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800074c:	4b24      	ldr	r3, [pc, #144]	@ (80007e0 <SystemInit+0x134>)
 800074e:	4a28      	ldr	r2, [pc, #160]	@ (80007f0 <SystemInit+0x144>)
 8000750:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000752:	4b23      	ldr	r3, [pc, #140]	@ (80007e0 <SystemInit+0x134>)
 8000754:	2200      	movs	r2, #0
 8000756:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000758:	4b21      	ldr	r3, [pc, #132]	@ (80007e0 <SystemInit+0x134>)
 800075a:	4a25      	ldr	r2, [pc, #148]	@ (80007f0 <SystemInit+0x144>)
 800075c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800075e:	4b20      	ldr	r3, [pc, #128]	@ (80007e0 <SystemInit+0x134>)
 8000760:	2200      	movs	r2, #0
 8000762:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000764:	4b1e      	ldr	r3, [pc, #120]	@ (80007e0 <SystemInit+0x134>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a1d      	ldr	r2, [pc, #116]	@ (80007e0 <SystemInit+0x134>)
 800076a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800076e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000770:	4b1b      	ldr	r3, [pc, #108]	@ (80007e0 <SystemInit+0x134>)
 8000772:	2200      	movs	r2, #0
 8000774:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000776:	4b1f      	ldr	r3, [pc, #124]	@ (80007f4 <SystemInit+0x148>)
 8000778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800077a:	4a1e      	ldr	r2, [pc, #120]	@ (80007f4 <SystemInit+0x148>)
 800077c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000780:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000782:	4b1d      	ldr	r3, [pc, #116]	@ (80007f8 <SystemInit+0x14c>)
 8000784:	681a      	ldr	r2, [r3, #0]
 8000786:	4b1d      	ldr	r3, [pc, #116]	@ (80007fc <SystemInit+0x150>)
 8000788:	4013      	ands	r3, r2
 800078a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800078e:	d202      	bcs.n	8000796 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000790:	4b1b      	ldr	r3, [pc, #108]	@ (8000800 <SystemInit+0x154>)
 8000792:	2201      	movs	r2, #1
 8000794:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000796:	4b12      	ldr	r3, [pc, #72]	@ (80007e0 <SystemInit+0x134>)
 8000798:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800079c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d113      	bne.n	80007cc <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007a4:	4b0e      	ldr	r3, [pc, #56]	@ (80007e0 <SystemInit+0x134>)
 80007a6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007aa:	4a0d      	ldr	r2, [pc, #52]	@ (80007e0 <SystemInit+0x134>)
 80007ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007b0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80007b4:	4b13      	ldr	r3, [pc, #76]	@ (8000804 <SystemInit+0x158>)
 80007b6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80007ba:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007bc:	4b08      	ldr	r3, [pc, #32]	@ (80007e0 <SystemInit+0x134>)
 80007be:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007c2:	4a07      	ldr	r2, [pc, #28]	@ (80007e0 <SystemInit+0x134>)
 80007c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80007c8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80007cc:	bf00      	nop
 80007ce:	46bd      	mov	sp, r7
 80007d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d4:	4770      	bx	lr
 80007d6:	bf00      	nop
 80007d8:	e000ed00 	.word	0xe000ed00
 80007dc:	52002000 	.word	0x52002000
 80007e0:	58024400 	.word	0x58024400
 80007e4:	eaf6ed7f 	.word	0xeaf6ed7f
 80007e8:	02020200 	.word	0x02020200
 80007ec:	01ff0000 	.word	0x01ff0000
 80007f0:	01010280 	.word	0x01010280
 80007f4:	580000c0 	.word	0x580000c0
 80007f8:	5c001000 	.word	0x5c001000
 80007fc:	ffff0000 	.word	0xffff0000
 8000800:	51008108 	.word	0x51008108
 8000804:	52004000 	.word	0x52004000

08000808 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800080c:	4b09      	ldr	r3, [pc, #36]	@ (8000834 <ExitRun0Mode+0x2c>)
 800080e:	68db      	ldr	r3, [r3, #12]
 8000810:	4a08      	ldr	r2, [pc, #32]	@ (8000834 <ExitRun0Mode+0x2c>)
 8000812:	f023 0302 	bic.w	r3, r3, #2
 8000816:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000818:	bf00      	nop
 800081a:	4b06      	ldr	r3, [pc, #24]	@ (8000834 <ExitRun0Mode+0x2c>)
 800081c:	685b      	ldr	r3, [r3, #4]
 800081e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000822:	2b00      	cmp	r3, #0
 8000824:	d0f9      	beq.n	800081a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000826:	bf00      	nop
 8000828:	bf00      	nop
 800082a:	46bd      	mov	sp, r7
 800082c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop
 8000834:	58024800 	.word	0x58024800

08000838 <dlc_to_bytes>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// --- helpers ---

static inline uint8_t dlc_to_bytes(uint32_t dlc)
{
 8000838:	b480      	push	{r7}
 800083a:	b083      	sub	sp, #12
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
    static const uint8_t map[16] =
        {0,1,2,3,4,5,6,7,8, 12,16,20,24,32,48,64};
    return (dlc < 16) ? map[dlc] : 0;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	2b0f      	cmp	r3, #15
 8000844:	d804      	bhi.n	8000850 <dlc_to_bytes+0x18>
 8000846:	4a06      	ldr	r2, [pc, #24]	@ (8000860 <dlc_to_bytes+0x28>)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	4413      	add	r3, r2
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	e000      	b.n	8000852 <dlc_to_bytes+0x1a>
 8000850:	2300      	movs	r3, #0
}
 8000852:	4618      	mov	r0, r3
 8000854:	370c      	adds	r7, #12
 8000856:	46bd      	mov	sp, r7
 8000858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085c:	4770      	bx	lr
 800085e:	bf00      	nop
 8000860:	08009994 	.word	0x08009994

08000864 <header_payload_len_bytes>:
static inline uint8_t header_payload_len_bytes(const FDCAN_RxHeaderTypeDef *h)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b084      	sub	sp, #16
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
    uint32_t raw = h->DataLength;
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	68db      	ldr	r3, [r3, #12]
 8000870:	60fb      	str	r3, [r7, #12]
    return (raw <= 64U) ? (uint8_t)raw : dlc_to_bytes(raw >> 16);
 8000872:	68fb      	ldr	r3, [r7, #12]
 8000874:	2b40      	cmp	r3, #64	@ 0x40
 8000876:	d802      	bhi.n	800087e <header_payload_len_bytes+0x1a>
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	b2db      	uxtb	r3, r3
 800087c:	e005      	b.n	800088a <header_payload_len_bytes+0x26>
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	0c1b      	lsrs	r3, r3, #16
 8000882:	4618      	mov	r0, r3
 8000884:	f7ff ffd8 	bl	8000838 <dlc_to_bytes>
 8000888:	4603      	mov	r3, r0
}
 800088a:	4618      	mov	r0, r3
 800088c:	3710      	adds	r7, #16
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
	...

08000894 <consumeCAN>:
void consumeCAN(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b092      	sub	sp, #72	@ 0x48
 8000898:	af00      	add	r7, sp, #0
    uint8_t rxData[8];              // classic CAN only (0..8 bytes)
    HAL_StatusTypeDef st;

    // Drain FIFO0 completely
    do {
        st = HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &rxh, rxData);
 800089a:	1d3b      	adds	r3, r7, #4
 800089c:	f107 020c 	add.w	r2, r7, #12
 80008a0:	2140      	movs	r1, #64	@ 0x40
 80008a2:	4852      	ldr	r0, [pc, #328]	@ (80009ec <consumeCAN+0x158>)
 80008a4:	f002 f9aa 	bl	8002bfc <HAL_FDCAN_GetRxMessage>
 80008a8:	4603      	mov	r3, r0
 80008aa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        if (st != HAL_OK) break;
 80008ae:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	f040 8095 	bne.w	80009e2 <consumeCAN+0x14e>

        if (rxh.IdType != FDCAN_STANDARD_ID) {
 80008b8:	693b      	ldr	r3, [r7, #16]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	f040 808a 	bne.w	80009d4 <consumeCAN+0x140>
            // We only track 11-bit IDs in this build
            continue;
        }

        uint16_t id = (uint16_t)rxh.Identifier; // 0..2047
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	86bb      	strh	r3, [r7, #52]	@ 0x34
        uint8_t  n  = header_payload_len_bytes(&rxh);
 80008c4:	f107 030c 	add.w	r3, r7, #12
 80008c8:	4618      	mov	r0, r3
 80008ca:	f7ff ffcb 	bl	8000864 <header_payload_len_bytes>
 80008ce:	4603      	mov	r3, r0
 80008d0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        if (n > 8U) n = 8U;                     // just in case
 80008d4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80008d8:	2b08      	cmp	r3, #8
 80008da:	d902      	bls.n	80008e2 <consumeCAN+0x4e>
 80008dc:	2308      	movs	r3, #8
 80008de:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

        // 1) Try to update an existing slot
        int idx = -1;
 80008e2:	f04f 33ff 	mov.w	r3, #4294967295
 80008e6:	643b      	str	r3, [r7, #64]	@ 0x40
        for (int i = 0; i < MAX_CAN_IDS; ++i) {
 80008e8:	2300      	movs	r3, #0
 80008ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80008ec:	e010      	b.n	8000910 <consumeCAN+0x7c>
            if (latestCANVals[i].id == id) { idx = i; break; }
 80008ee:	4940      	ldr	r1, [pc, #256]	@ (80009f0 <consumeCAN+0x15c>)
 80008f0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80008f2:	4613      	mov	r3, r2
 80008f4:	005b      	lsls	r3, r3, #1
 80008f6:	4413      	add	r3, r2
 80008f8:	009b      	lsls	r3, r3, #2
 80008fa:	440b      	add	r3, r1
 80008fc:	881b      	ldrh	r3, [r3, #0]
 80008fe:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8000900:	429a      	cmp	r2, r3
 8000902:	d102      	bne.n	800090a <consumeCAN+0x76>
 8000904:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000906:	643b      	str	r3, [r7, #64]	@ 0x40
 8000908:	e005      	b.n	8000916 <consumeCAN+0x82>
        for (int i = 0; i < MAX_CAN_IDS; ++i) {
 800090a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800090c:	3301      	adds	r3, #1
 800090e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000910:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000912:	2b07      	cmp	r3, #7
 8000914:	ddeb      	ble.n	80008ee <consumeCAN+0x5a>
        }

        if (idx >= 0) {
 8000916:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000918:	2b00      	cmp	r3, #0
 800091a:	db1d      	blt.n	8000958 <consumeCAN+0xc4>
            if (n) memcpy(latestCANVals[idx].data, rxData, n);
 800091c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000920:	2b00      	cmp	r3, #0
 8000922:	d00d      	beq.n	8000940 <consumeCAN+0xac>
 8000924:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000926:	4613      	mov	r3, r2
 8000928:	005b      	lsls	r3, r3, #1
 800092a:	4413      	add	r3, r2
 800092c:	009b      	lsls	r3, r3, #2
 800092e:	4a30      	ldr	r2, [pc, #192]	@ (80009f0 <consumeCAN+0x15c>)
 8000930:	4413      	add	r3, r2
 8000932:	3303      	adds	r3, #3
 8000934:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8000938:	1d39      	adds	r1, r7, #4
 800093a:	4618      	mov	r0, r3
 800093c:	f008 f9bd 	bl	8008cba <memcpy>
            latestCANVals[idx].len = n;
 8000940:	492b      	ldr	r1, [pc, #172]	@ (80009f0 <consumeCAN+0x15c>)
 8000942:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000944:	4613      	mov	r3, r2
 8000946:	005b      	lsls	r3, r3, #1
 8000948:	4413      	add	r3, r2
 800094a:	009b      	lsls	r3, r3, #2
 800094c:	440b      	add	r3, r1
 800094e:	3302      	adds	r3, #2
 8000950:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8000954:	701a      	strb	r2, [r3, #0]
            continue;
 8000956:	e03e      	b.n	80009d6 <consumeCAN+0x142>
        }

        // 2) Not found: insert into the first empty slot
        for (int i = 0; i < MAX_CAN_IDS; ++i) {
 8000958:	2300      	movs	r3, #0
 800095a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800095c:	e036      	b.n	80009cc <consumeCAN+0x138>
            if (latestCANVals[i].id == CAN_ID_EMPTY) {
 800095e:	4924      	ldr	r1, [pc, #144]	@ (80009f0 <consumeCAN+0x15c>)
 8000960:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000962:	4613      	mov	r3, r2
 8000964:	005b      	lsls	r3, r3, #1
 8000966:	4413      	add	r3, r2
 8000968:	009b      	lsls	r3, r3, #2
 800096a:	440b      	add	r3, r1
 800096c:	881b      	ldrh	r3, [r3, #0]
 800096e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000972:	d128      	bne.n	80009c6 <consumeCAN+0x132>
                if (n) memcpy(latestCANVals[i].data, rxData, n);
 8000974:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000978:	2b00      	cmp	r3, #0
 800097a:	d00d      	beq.n	8000998 <consumeCAN+0x104>
 800097c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800097e:	4613      	mov	r3, r2
 8000980:	005b      	lsls	r3, r3, #1
 8000982:	4413      	add	r3, r2
 8000984:	009b      	lsls	r3, r3, #2
 8000986:	4a1a      	ldr	r2, [pc, #104]	@ (80009f0 <consumeCAN+0x15c>)
 8000988:	4413      	add	r3, r2
 800098a:	3303      	adds	r3, #3
 800098c:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8000990:	1d39      	adds	r1, r7, #4
 8000992:	4618      	mov	r0, r3
 8000994:	f008 f991 	bl	8008cba <memcpy>
                latestCANVals[i].len = n;
 8000998:	4915      	ldr	r1, [pc, #84]	@ (80009f0 <consumeCAN+0x15c>)
 800099a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800099c:	4613      	mov	r3, r2
 800099e:	005b      	lsls	r3, r3, #1
 80009a0:	4413      	add	r3, r2
 80009a2:	009b      	lsls	r3, r3, #2
 80009a4:	440b      	add	r3, r1
 80009a6:	3302      	adds	r3, #2
 80009a8:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 80009ac:	701a      	strb	r2, [r3, #0]
                latestCANVals[i].id  = id;
 80009ae:	4910      	ldr	r1, [pc, #64]	@ (80009f0 <consumeCAN+0x15c>)
 80009b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80009b2:	4613      	mov	r3, r2
 80009b4:	005b      	lsls	r3, r3, #1
 80009b6:	4413      	add	r3, r2
 80009b8:	009b      	lsls	r3, r3, #2
 80009ba:	440b      	add	r3, r1
 80009bc:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80009be:	801a      	strh	r2, [r3, #0]
                idx = i;
 80009c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80009c2:	643b      	str	r3, [r7, #64]	@ 0x40
                break;
 80009c4:	e007      	b.n	80009d6 <consumeCAN+0x142>
        for (int i = 0; i < MAX_CAN_IDS; ++i) {
 80009c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80009c8:	3301      	adds	r3, #1
 80009ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 80009cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80009ce:	2b07      	cmp	r3, #7
 80009d0:	ddc5      	ble.n	800095e <consumeCAN+0xca>
 80009d2:	e000      	b.n	80009d6 <consumeCAN+0x142>
            continue;
 80009d4:	bf00      	nop

        // 3) If idx still < 0, the table is full — but per your guarantee (<=8 IDs),
        // this should never happen. You can add a debug hook if you like:
        // if (idx < 0) { /* DEBUG: unexpected extra ID; ignore or assert */ }

    } while (st == HAL_OK);
 80009d6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80009da:	2b00      	cmp	r3, #0
 80009dc:	f43f af5d 	beq.w	800089a <consumeCAN+0x6>
}
 80009e0:	e000      	b.n	80009e4 <consumeCAN+0x150>
        if (st != HAL_OK) break;
 80009e2:	bf00      	nop
}
 80009e4:	bf00      	nop
 80009e6:	3748      	adds	r7, #72	@ 0x48
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	240000e8 	.word	0x240000e8
 80009f0:	24000008 	.word	0x24000008

080009f4 <le32_to_s32>:
        }
        HAL_Delay(1);
    }
}
static inline int32_t le32_to_s32(const uint8_t *p)
{
 80009f4:	b480      	push	{r7}
 80009f6:	b085      	sub	sp, #20
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
    uint32_t u = (uint32_t)p[0]
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	461a      	mov	r2, r3
               | ((uint32_t)p[1] << 8)
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	3301      	adds	r3, #1
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	021b      	lsls	r3, r3, #8
 8000a0a:	431a      	orrs	r2, r3
               | ((uint32_t)p[2] << 16)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	3302      	adds	r3, #2
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	041b      	lsls	r3, r3, #16
 8000a14:	431a      	orrs	r2, r3
               | ((uint32_t)p[3] << 24);
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	3303      	adds	r3, #3
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	061b      	lsls	r3, r3, #24
    uint32_t u = (uint32_t)p[0]
 8000a1e:	4313      	orrs	r3, r2
 8000a20:	60fb      	str	r3, [r7, #12]
    return (int32_t)u;
 8000a22:	68fb      	ldr	r3, [r7, #12]
}
 8000a24:	4618      	mov	r0, r3
 8000a26:	3714      	adds	r7, #20
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2e:	4770      	bx	lr

08000a30 <readEncoder>:

// SENSORS
int32_t readEncoder(int32_t timeoutMs /* = -1 */)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b084      	sub	sp, #16
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
    (void)timeoutMs;  // Not used in the polling-only model

    static int32_t last = 0;

    // Linear scan (N<=8 → effectively O(1))
    for (int i = 0; i < MAX_CAN_IDS; ++i) {
 8000a38:	2300      	movs	r3, #0
 8000a3a:	60fb      	str	r3, [r7, #12]
 8000a3c:	e035      	b.n	8000aaa <readEncoder+0x7a>
        if (latestCANVals[i].id == ENCODER_ID) {
 8000a3e:	4920      	ldr	r1, [pc, #128]	@ (8000ac0 <readEncoder+0x90>)
 8000a40:	68fa      	ldr	r2, [r7, #12]
 8000a42:	4613      	mov	r3, r2
 8000a44:	005b      	lsls	r3, r3, #1
 8000a46:	4413      	add	r3, r2
 8000a48:	009b      	lsls	r3, r3, #2
 8000a4a:	440b      	add	r3, r1
 8000a4c:	881b      	ldrh	r3, [r3, #0]
 8000a4e:	f240 1223 	movw	r2, #291	@ 0x123
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d11b      	bne.n	8000a8e <readEncoder+0x5e>
            // Expect at least 4 bytes for a 32-bit count
            if (latestCANVals[i].len >= 4) {
 8000a56:	491a      	ldr	r1, [pc, #104]	@ (8000ac0 <readEncoder+0x90>)
 8000a58:	68fa      	ldr	r2, [r7, #12]
 8000a5a:	4613      	mov	r3, r2
 8000a5c:	005b      	lsls	r3, r3, #1
 8000a5e:	4413      	add	r3, r2
 8000a60:	009b      	lsls	r3, r3, #2
 8000a62:	440b      	add	r3, r1
 8000a64:	3302      	adds	r3, #2
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	2b03      	cmp	r3, #3
 8000a6a:	d90d      	bls.n	8000a88 <readEncoder+0x58>
                last = le32_to_s32(latestCANVals[i].data);
 8000a6c:	68fa      	ldr	r2, [r7, #12]
 8000a6e:	4613      	mov	r3, r2
 8000a70:	005b      	lsls	r3, r3, #1
 8000a72:	4413      	add	r3, r2
 8000a74:	009b      	lsls	r3, r3, #2
 8000a76:	4a12      	ldr	r2, [pc, #72]	@ (8000ac0 <readEncoder+0x90>)
 8000a78:	4413      	add	r3, r2
 8000a7a:	3303      	adds	r3, #3
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f7ff ffb9 	bl	80009f4 <le32_to_s32>
 8000a82:	4603      	mov	r3, r0
 8000a84:	4a0f      	ldr	r2, [pc, #60]	@ (8000ac4 <readEncoder+0x94>)
 8000a86:	6013      	str	r3, [r2, #0]
            }
            return last; // return latest (updated or previous)
 8000a88:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac4 <readEncoder+0x94>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	e014      	b.n	8000ab8 <readEncoder+0x88>
        }
        if (latestCANVals[i].id == CAN_ID_EMPTY) {
 8000a8e:	490c      	ldr	r1, [pc, #48]	@ (8000ac0 <readEncoder+0x90>)
 8000a90:	68fa      	ldr	r2, [r7, #12]
 8000a92:	4613      	mov	r3, r2
 8000a94:	005b      	lsls	r3, r3, #1
 8000a96:	4413      	add	r3, r2
 8000a98:	009b      	lsls	r3, r3, #2
 8000a9a:	440b      	add	r3, r1
 8000a9c:	881b      	ldrh	r3, [r3, #0]
 8000a9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000aa2:	d006      	beq.n	8000ab2 <readEncoder+0x82>
    for (int i = 0; i < MAX_CAN_IDS; ++i) {
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	3301      	adds	r3, #1
 8000aa8:	60fb      	str	r3, [r7, #12]
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	2b07      	cmp	r3, #7
 8000aae:	ddc6      	ble.n	8000a3e <readEncoder+0xe>
 8000ab0:	e000      	b.n	8000ab4 <readEncoder+0x84>
            // Table not fully populated yet and ID not found
            break;
 8000ab2:	bf00      	nop
        }
    }

    // If we haven't seen ENCODER_ID yet, return the previous value (defaults to 0)
    return last;
 8000ab4:	4b03      	ldr	r3, [pc, #12]	@ (8000ac4 <readEncoder+0x94>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
}
 8000ab8:	4618      	mov	r0, r3
 8000aba:	3710      	adds	r7, #16
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	24000008 	.word	0x24000008
 8000ac4:	2400038c 	.word	0x2400038c

08000ac8 <loopPrintEncoder>:
void loopPrintEncoder(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b086      	sub	sp, #24
 8000acc:	af00      	add	r7, sp, #0
    const uint32_t printIntervalMs     = 100;   // print every 100 ms
 8000ace:	2364      	movs	r3, #100	@ 0x64
 8000ad0:	60fb      	str	r3, [r7, #12]
    const uint32_t heartbeatIntervalMs = 1000;  // heartbeat every 1 s
 8000ad2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ad6:	60bb      	str	r3, [r7, #8]
    uint32_t lastPrint     = HAL_GetTick();
 8000ad8:	f000 ff34 	bl	8001944 <HAL_GetTick>
 8000adc:	6178      	str	r0, [r7, #20]
    uint32_t lastHeartbeat = HAL_GetTick();
 8000ade:	f000 ff31 	bl	8001944 <HAL_GetTick>
 8000ae2:	6138      	str	r0, [r7, #16]

    printf("\n\r[Encoder Monitor] Starting (latest-value architecture)...\n\r");
 8000ae4:	4814      	ldr	r0, [pc, #80]	@ (8000b38 <loopPrintEncoder+0x70>)
 8000ae6:	f008 f817 	bl	8008b18 <iprintf>

    while (1)
    {
        uint32_t now = HAL_GetTick();
 8000aea:	f000 ff2b 	bl	8001944 <HAL_GetTick>
 8000aee:	6078      	str	r0, [r7, #4]

        // 1) Drain CAN FIFO and update registry
        consumeCAN();   // this keeps latestCANVals[] up to date
 8000af0:	f7ff fed0 	bl	8000894 <consumeCAN>

        // 2) Periodically print encoder value
        if ((uint32_t)(now - lastPrint) >= printIntervalMs)
 8000af4:	687a      	ldr	r2, [r7, #4]
 8000af6:	697b      	ldr	r3, [r7, #20]
 8000af8:	1ad3      	subs	r3, r2, r3
 8000afa:	68fa      	ldr	r2, [r7, #12]
 8000afc:	429a      	cmp	r2, r3
 8000afe:	d80a      	bhi.n	8000b16 <loopPrintEncoder+0x4e>
        {
            int32_t enc = readEncoder(-1);
 8000b00:	f04f 30ff 	mov.w	r0, #4294967295
 8000b04:	f7ff ff94 	bl	8000a30 <readEncoder>
 8000b08:	6038      	str	r0, [r7, #0]
            printf("Encoder: %ld\n\r", (long)enc);
 8000b0a:	6839      	ldr	r1, [r7, #0]
 8000b0c:	480b      	ldr	r0, [pc, #44]	@ (8000b3c <loopPrintEncoder+0x74>)
 8000b0e:	f008 f803 	bl	8008b18 <iprintf>
            lastPrint = now;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	617b      	str	r3, [r7, #20]
        }

        // 3) Heartbeat every second
        if ((uint32_t)(now - lastHeartbeat) >= heartbeatIntervalMs)
 8000b16:	687a      	ldr	r2, [r7, #4]
 8000b18:	693b      	ldr	r3, [r7, #16]
 8000b1a:	1ad3      	subs	r3, r2, r3
 8000b1c:	68ba      	ldr	r2, [r7, #8]
 8000b1e:	429a      	cmp	r2, r3
 8000b20:	d805      	bhi.n	8000b2e <loopPrintEncoder+0x66>
        {
            printf("[Encoder Monitor] Alive (%lu ms)\n\r", (unsigned long)now);
 8000b22:	6879      	ldr	r1, [r7, #4]
 8000b24:	4806      	ldr	r0, [pc, #24]	@ (8000b40 <loopPrintEncoder+0x78>)
 8000b26:	f007 fff7 	bl	8008b18 <iprintf>
            lastHeartbeat = now;
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	613b      	str	r3, [r7, #16]
        }

        HAL_Delay(1);  // small sleep to avoid 100% CPU
 8000b2e:	2001      	movs	r0, #1
 8000b30:	f000 ff14 	bl	800195c <HAL_Delay>
    {
 8000b34:	e7d9      	b.n	8000aea <loopPrintEncoder+0x22>
 8000b36:	bf00      	nop
 8000b38:	080098c4 	.word	0x080098c4
 8000b3c:	08009904 	.word	0x08009904
 8000b40:	08009914 	.word	0x08009914

08000b44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000b4a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b4e:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000b50:	bf00      	nop
 8000b52:	4b27      	ldr	r3, [pc, #156]	@ (8000bf0 <main+0xac>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d004      	beq.n	8000b68 <main+0x24>
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	1e5a      	subs	r2, r3, #1
 8000b62:	607a      	str	r2, [r7, #4]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	dcf4      	bgt.n	8000b52 <main+0xe>
  if ( timeout < 0 )
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	da01      	bge.n	8000b72 <main+0x2e>
  {
  Error_Handler();
 8000b6e:	f000 fb37 	bl	80011e0 <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b72:	f000 fe61 	bl	8001838 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b76:	f000 f83d 	bl	8000bf4 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000b7a:	4b1d      	ldr	r3, [pc, #116]	@ (8000bf0 <main+0xac>)
 8000b7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b80:	4a1b      	ldr	r2, [pc, #108]	@ (8000bf0 <main+0xac>)
 8000b82:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000b86:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b8a:	4b19      	ldr	r3, [pc, #100]	@ (8000bf0 <main+0xac>)
 8000b8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000b94:	603b      	str	r3, [r7, #0]
 8000b96:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000b98:	2000      	movs	r0, #0
 8000b9a:	f002 fd65 	bl	8003668 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	2000      	movs	r0, #0
 8000ba2:	f002 fd7b 	bl	800369c <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000ba6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000baa:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000bac:	bf00      	nop
 8000bae:	4b10      	ldr	r3, [pc, #64]	@ (8000bf0 <main+0xac>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d104      	bne.n	8000bc4 <main+0x80>
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	1e5a      	subs	r2, r3, #1
 8000bbe:	607a      	str	r2, [r7, #4]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	dcf4      	bgt.n	8000bae <main+0x6a>
if ( timeout < 0 )
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	da01      	bge.n	8000bce <main+0x8a>
{
Error_Handler();
 8000bca:	f000 fb09 	bl	80011e0 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bce:	f000 fa75 	bl	80010bc <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000bd2:	f000 fa27 	bl	8001024 <MX_USART3_UART_Init>
  MX_FDCAN1_Init();
 8000bd6:	f000 f889 	bl	8000cec <MX_FDCAN1_Init>
  MX_TIM13_Init();
 8000bda:	f000 f93b 	bl	8000e54 <MX_TIM13_Init>
  MX_TIM14_Init();
 8000bde:	f000 f987 	bl	8000ef0 <MX_TIM14_Init>
  MX_USART2_UART_Init();
 8000be2:	f000 f9d3 	bl	8000f8c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
//  HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
//  HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
//  loopPrintAllCAN();
  loopPrintEncoder();
 8000be6:	f7ff ff6f 	bl	8000ac8 <loopPrintEncoder>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000bea:	bf00      	nop
 8000bec:	e7fd      	b.n	8000bea <main+0xa6>
 8000bee:	bf00      	nop
 8000bf0:	58024400 	.word	0x58024400

08000bf4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b09c      	sub	sp, #112	@ 0x70
 8000bf8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bfa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bfe:	224c      	movs	r2, #76	@ 0x4c
 8000c00:	2100      	movs	r1, #0
 8000c02:	4618      	mov	r0, r3
 8000c04:	f007 ffdd 	bl	8008bc2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c08:	1d3b      	adds	r3, r7, #4
 8000c0a:	2220      	movs	r2, #32
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f007 ffd7 	bl	8008bc2 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000c14:	2004      	movs	r0, #4
 8000c16:	f002 fd55 	bl	80036c4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	603b      	str	r3, [r7, #0]
 8000c1e:	4b31      	ldr	r3, [pc, #196]	@ (8000ce4 <SystemClock_Config+0xf0>)
 8000c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c22:	4a30      	ldr	r2, [pc, #192]	@ (8000ce4 <SystemClock_Config+0xf0>)
 8000c24:	f023 0301 	bic.w	r3, r3, #1
 8000c28:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000c2a:	4b2e      	ldr	r3, [pc, #184]	@ (8000ce4 <SystemClock_Config+0xf0>)
 8000c2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c2e:	f003 0301 	and.w	r3, r3, #1
 8000c32:	603b      	str	r3, [r7, #0]
 8000c34:	4b2c      	ldr	r3, [pc, #176]	@ (8000ce8 <SystemClock_Config+0xf4>)
 8000c36:	699b      	ldr	r3, [r3, #24]
 8000c38:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000c3c:	4a2a      	ldr	r2, [pc, #168]	@ (8000ce8 <SystemClock_Config+0xf4>)
 8000c3e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c42:	6193      	str	r3, [r2, #24]
 8000c44:	4b28      	ldr	r3, [pc, #160]	@ (8000ce8 <SystemClock_Config+0xf4>)
 8000c46:	699b      	ldr	r3, [r3, #24]
 8000c48:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c4c:	603b      	str	r3, [r7, #0]
 8000c4e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000c50:	bf00      	nop
 8000c52:	4b25      	ldr	r3, [pc, #148]	@ (8000ce8 <SystemClock_Config+0xf4>)
 8000c54:	699b      	ldr	r3, [r3, #24]
 8000c56:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000c5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000c5e:	d1f8      	bne.n	8000c52 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c60:	2302      	movs	r3, #2
 8000c62:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000c64:	2301      	movs	r3, #1
 8000c66:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c68:	2340      	movs	r3, #64	@ 0x40
 8000c6a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c6c:	2302      	movs	r3, #2
 8000c6e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c70:	2300      	movs	r3, #0
 8000c72:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000c74:	2304      	movs	r3, #4
 8000c76:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000c78:	230a      	movs	r3, #10
 8000c7a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000c7c:	2302      	movs	r3, #2
 8000c7e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c80:	2304      	movs	r3, #4
 8000c82:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000c84:	2302      	movs	r3, #2
 8000c86:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000c88:	230c      	movs	r3, #12
 8000c8a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000c8c:	2302      	movs	r3, #2
 8000c8e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000c90:	2300      	movs	r3, #0
 8000c92:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f002 fd6d 	bl	8003778 <HAL_RCC_OscConfig>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d001      	beq.n	8000ca8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000ca4:	f000 fa9c 	bl	80011e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ca8:	233f      	movs	r3, #63	@ 0x3f
 8000caa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cac:	2303      	movs	r3, #3
 8000cae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000cbc:	2340      	movs	r3, #64	@ 0x40
 8000cbe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000cc8:	1d3b      	adds	r3, r7, #4
 8000cca:	2101      	movs	r1, #1
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f003 f9ad 	bl	800402c <HAL_RCC_ClockConfig>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000cd8:	f000 fa82 	bl	80011e0 <Error_Handler>
  }
}
 8000cdc:	bf00      	nop
 8000cde:	3770      	adds	r7, #112	@ 0x70
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	58000400 	.word	0x58000400
 8000ce8:	58024800 	.word	0x58024800

08000cec <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000cf2:	4b54      	ldr	r3, [pc, #336]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000cf4:	4a54      	ldr	r2, [pc, #336]	@ (8000e48 <MX_FDCAN1_Init+0x15c>)
 8000cf6:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000cf8:	4b52      	ldr	r3, [pc, #328]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000cfe:	4b51      	ldr	r3, [pc, #324]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000d04:	4b4f      	ldr	r3, [pc, #316]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000d0a:	4b4e      	ldr	r3, [pc, #312]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 8000d10:	4b4c      	ldr	r3, [pc, #304]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d12:	2201      	movs	r2, #1
 8000d14:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8000d16:	4b4b      	ldr	r3, [pc, #300]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d18:	2202      	movs	r2, #2
 8000d1a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 8;
 8000d1c:	4b49      	ldr	r3, [pc, #292]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d1e:	2208      	movs	r2, #8
 8000d20:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 0x1F;
 8000d22:	4b48      	ldr	r3, [pc, #288]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d24:	221f      	movs	r2, #31
 8000d26:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 8000d28:	4b46      	ldr	r3, [pc, #280]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d2a:	2208      	movs	r2, #8
 8000d2c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000d2e:	4b45      	ldr	r3, [pc, #276]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d30:	2201      	movs	r2, #1
 8000d32:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000d34:	4b43      	ldr	r3, [pc, #268]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d36:	2201      	movs	r2, #1
 8000d38:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000d3a:	4b42      	ldr	r3, [pc, #264]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000d40:	4b40      	ldr	r3, [pc, #256]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d42:	2201      	movs	r2, #1
 8000d44:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000d46:	4b3f      	ldr	r3, [pc, #252]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000d4c:	4b3d      	ldr	r3, [pc, #244]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d4e:	2201      	movs	r2, #1
 8000d50:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000d52:	4b3c      	ldr	r3, [pc, #240]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 50;
 8000d58:	4b3a      	ldr	r3, [pc, #232]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d5a:	2232      	movs	r2, #50	@ 0x32
 8000d5c:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000d5e:	4b39      	ldr	r3, [pc, #228]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d60:	2204      	movs	r2, #4
 8000d62:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000d64:	4b37      	ldr	r3, [pc, #220]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000d6a:	4b36      	ldr	r3, [pc, #216]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d6c:	2204      	movs	r2, #4
 8000d6e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000d70:	4b34      	ldr	r3, [pc, #208]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000d76:	4b33      	ldr	r3, [pc, #204]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d78:	2204      	movs	r2, #4
 8000d7a:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000d7c:	4b31      	ldr	r3, [pc, #196]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000d82:	4b30      	ldr	r3, [pc, #192]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8000d88:	4b2e      	ldr	r3, [pc, #184]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000d8e:	4b2d      	ldr	r3, [pc, #180]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000d94:	4b2b      	ldr	r3, [pc, #172]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d96:	2204      	movs	r2, #4
 8000d98:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000d9a:	482a      	ldr	r0, [pc, #168]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000d9c:	f001 fc82 	bl	80026a4 <HAL_FDCAN_Init>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d001      	beq.n	8000daa <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8000da6:	f000 fa1b 	bl	80011e0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
    sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000daa:	4b28      	ldr	r3, [pc, #160]	@ (8000e4c <MX_FDCAN1_Init+0x160>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	601a      	str	r2, [r3, #0]
    sFilterConfig.FilterIndex = 0;
 8000db0:	4b26      	ldr	r3, [pc, #152]	@ (8000e4c <MX_FDCAN1_Init+0x160>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	605a      	str	r2, [r3, #4]
    sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000db6:	4b25      	ldr	r3, [pc, #148]	@ (8000e4c <MX_FDCAN1_Init+0x160>)
 8000db8:	2202      	movs	r2, #2
 8000dba:	609a      	str	r2, [r3, #8]
    sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000dbc:	4b23      	ldr	r3, [pc, #140]	@ (8000e4c <MX_FDCAN1_Init+0x160>)
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	60da      	str	r2, [r3, #12]
    sFilterConfig.FilterID1 = 0x000;   // base ID (don't care)
 8000dc2:	4b22      	ldr	r3, [pc, #136]	@ (8000e4c <MX_FDCAN1_Init+0x160>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	611a      	str	r2, [r3, #16]
    sFilterConfig.FilterID2 = 0x000;   // mask = 0 → accept all messages
 8000dc8:	4b20      	ldr	r3, [pc, #128]	@ (8000e4c <MX_FDCAN1_Init+0x160>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	615a      	str	r2, [r3, #20]

    /* Configure global filter to reject all non-matching frames */
    HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT,
 8000dce:	2301      	movs	r3, #1
 8000dd0:	9300      	str	r3, [sp, #0]
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	2202      	movs	r2, #2
 8000dd6:	2102      	movs	r1, #2
 8000dd8:	481a      	ldr	r0, [pc, #104]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000dda:	f001 feb7 	bl	8002b4c <HAL_FDCAN_ConfigGlobalFilter>
                                 FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);

    if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8000dde:	491b      	ldr	r1, [pc, #108]	@ (8000e4c <MX_FDCAN1_Init+0x160>)
 8000de0:	4818      	ldr	r0, [pc, #96]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000de2:	f001 fe3d 	bl	8002a60 <HAL_FDCAN_ConfigFilter>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <MX_FDCAN1_Init+0x104>
      {
         /* Filter configuration Error */
         Error_Handler();
 8000dec:	f000 f9f8 	bl	80011e0 <Error_Handler>
      }
     /* Start the FDCAN module */
    if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8000df0:	4814      	ldr	r0, [pc, #80]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000df2:	f001 fed8 	bl	8002ba6 <HAL_FDCAN_Start>
      }
         /* Start Error */
    if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8000df6:	2200      	movs	r2, #0
 8000df8:	2101      	movs	r1, #1
 8000dfa:	4812      	ldr	r0, [pc, #72]	@ (8000e44 <MX_FDCAN1_Init+0x158>)
 8000dfc:	f002 f86a 	bl	8002ed4 <HAL_FDCAN_ActivateNotification>
      }
         /* Notification Error */

     /* Configure Tx buffer message */
    TxHeader.Identifier = 0x111;
 8000e00:	4b13      	ldr	r3, [pc, #76]	@ (8000e50 <MX_FDCAN1_Init+0x164>)
 8000e02:	f240 1211 	movw	r2, #273	@ 0x111
 8000e06:	601a      	str	r2, [r3, #0]
    TxHeader.IdType = FDCAN_STANDARD_ID;
 8000e08:	4b11      	ldr	r3, [pc, #68]	@ (8000e50 <MX_FDCAN1_Init+0x164>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	605a      	str	r2, [r3, #4]
    TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000e0e:	4b10      	ldr	r3, [pc, #64]	@ (8000e50 <MX_FDCAN1_Init+0x164>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	609a      	str	r2, [r3, #8]
    TxHeader.DataLength = FDCAN_DLC_BYTES_12;
 8000e14:	4b0e      	ldr	r3, [pc, #56]	@ (8000e50 <MX_FDCAN1_Init+0x164>)
 8000e16:	2209      	movs	r2, #9
 8000e18:	60da      	str	r2, [r3, #12]
    TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000e1a:	4b0d      	ldr	r3, [pc, #52]	@ (8000e50 <MX_FDCAN1_Init+0x164>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	611a      	str	r2, [r3, #16]
    TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 8000e20:	4b0b      	ldr	r3, [pc, #44]	@ (8000e50 <MX_FDCAN1_Init+0x164>)
 8000e22:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000e26:	615a      	str	r2, [r3, #20]
    TxHeader.FDFormat = FDCAN_FD_CAN;
 8000e28:	4b09      	ldr	r3, [pc, #36]	@ (8000e50 <MX_FDCAN1_Init+0x164>)
 8000e2a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000e2e:	619a      	str	r2, [r3, #24]
    TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000e30:	4b07      	ldr	r3, [pc, #28]	@ (8000e50 <MX_FDCAN1_Init+0x164>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	61da      	str	r2, [r3, #28]
    TxHeader.MessageMarker = 0x00;
 8000e36:	4b06      	ldr	r3, [pc, #24]	@ (8000e50 <MX_FDCAN1_Init+0x164>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	621a      	str	r2, [r3, #32]
  /* USER CODE END FDCAN1_Init 2 */

}
 8000e3c:	bf00      	nop
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	240000e8 	.word	0x240000e8
 8000e48:	4000a000 	.word	0x4000a000
 8000e4c:	24000348 	.word	0x24000348
 8000e50:	24000368 	.word	0x24000368

08000e54 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b088      	sub	sp, #32
 8000e58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e5a:	1d3b      	adds	r3, r7, #4
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	601a      	str	r2, [r3, #0]
 8000e60:	605a      	str	r2, [r3, #4]
 8000e62:	609a      	str	r2, [r3, #8]
 8000e64:	60da      	str	r2, [r3, #12]
 8000e66:	611a      	str	r2, [r3, #16]
 8000e68:	615a      	str	r2, [r3, #20]
 8000e6a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8000e6c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ee8 <MX_TIM13_Init+0x94>)
 8000e6e:	4a1f      	ldr	r2, [pc, #124]	@ (8000eec <MX_TIM13_Init+0x98>)
 8000e70:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 79;
 8000e72:	4b1d      	ldr	r3, [pc, #116]	@ (8000ee8 <MX_TIM13_Init+0x94>)
 8000e74:	224f      	movs	r2, #79	@ 0x4f
 8000e76:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e78:	4b1b      	ldr	r3, [pc, #108]	@ (8000ee8 <MX_TIM13_Init+0x94>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 19999;
 8000e7e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ee8 <MX_TIM13_Init+0x94>)
 8000e80:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000e84:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e86:	4b18      	ldr	r3, [pc, #96]	@ (8000ee8 <MX_TIM13_Init+0x94>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e8c:	4b16      	ldr	r3, [pc, #88]	@ (8000ee8 <MX_TIM13_Init+0x94>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8000e92:	4815      	ldr	r0, [pc, #84]	@ (8000ee8 <MX_TIM13_Init+0x94>)
 8000e94:	f005 fa82 	bl	800639c <HAL_TIM_Base_Init>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8000e9e:	f000 f99f 	bl	80011e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8000ea2:	4811      	ldr	r0, [pc, #68]	@ (8000ee8 <MX_TIM13_Init+0x94>)
 8000ea4:	f005 fad1 	bl	800644a <HAL_TIM_PWM_Init>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8000eae:	f000 f997 	bl	80011e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000eb2:	2360      	movs	r3, #96	@ 0x60
 8000eb4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8000eb6:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000eba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ec4:	1d3b      	adds	r3, r7, #4
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	4619      	mov	r1, r3
 8000eca:	4807      	ldr	r0, [pc, #28]	@ (8000ee8 <MX_TIM13_Init+0x94>)
 8000ecc:	f005 fb1e 	bl	800650c <HAL_TIM_PWM_ConfigChannel>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <MX_TIM13_Init+0x86>
  {
    Error_Handler();
 8000ed6:	f000 f983 	bl	80011e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8000eda:	4803      	ldr	r0, [pc, #12]	@ (8000ee8 <MX_TIM13_Init+0x94>)
 8000edc:	f000 fa6a 	bl	80013b4 <HAL_TIM_MspPostInit>

}
 8000ee0:	bf00      	nop
 8000ee2:	3720      	adds	r7, #32
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	24000188 	.word	0x24000188
 8000eec:	40001c00 	.word	0x40001c00

08000ef0 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b088      	sub	sp, #32
 8000ef4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ef6:	1d3b      	adds	r3, r7, #4
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	60da      	str	r2, [r3, #12]
 8000f02:	611a      	str	r2, [r3, #16]
 8000f04:	615a      	str	r2, [r3, #20]
 8000f06:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000f08:	4b1e      	ldr	r3, [pc, #120]	@ (8000f84 <MX_TIM14_Init+0x94>)
 8000f0a:	4a1f      	ldr	r2, [pc, #124]	@ (8000f88 <MX_TIM14_Init+0x98>)
 8000f0c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 79;
 8000f0e:	4b1d      	ldr	r3, [pc, #116]	@ (8000f84 <MX_TIM14_Init+0x94>)
 8000f10:	224f      	movs	r2, #79	@ 0x4f
 8000f12:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f14:	4b1b      	ldr	r3, [pc, #108]	@ (8000f84 <MX_TIM14_Init+0x94>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 19999;
 8000f1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000f84 <MX_TIM14_Init+0x94>)
 8000f1c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000f20:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f22:	4b18      	ldr	r3, [pc, #96]	@ (8000f84 <MX_TIM14_Init+0x94>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f28:	4b16      	ldr	r3, [pc, #88]	@ (8000f84 <MX_TIM14_Init+0x94>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000f2e:	4815      	ldr	r0, [pc, #84]	@ (8000f84 <MX_TIM14_Init+0x94>)
 8000f30:	f005 fa34 	bl	800639c <HAL_TIM_Base_Init>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8000f3a:	f000 f951 	bl	80011e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8000f3e:	4811      	ldr	r0, [pc, #68]	@ (8000f84 <MX_TIM14_Init+0x94>)
 8000f40:	f005 fa83 	bl	800644a <HAL_TIM_PWM_Init>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8000f4a:	f000 f949 	bl	80011e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f4e:	2360      	movs	r3, #96	@ 0x60
 8000f50:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8000f52:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000f56:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f60:	1d3b      	adds	r3, r7, #4
 8000f62:	2200      	movs	r2, #0
 8000f64:	4619      	mov	r1, r3
 8000f66:	4807      	ldr	r0, [pc, #28]	@ (8000f84 <MX_TIM14_Init+0x94>)
 8000f68:	f005 fad0 	bl	800650c <HAL_TIM_PWM_ConfigChannel>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8000f72:	f000 f935 	bl	80011e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8000f76:	4803      	ldr	r0, [pc, #12]	@ (8000f84 <MX_TIM14_Init+0x94>)
 8000f78:	f000 fa1c 	bl	80013b4 <HAL_TIM_MspPostInit>

}
 8000f7c:	bf00      	nop
 8000f7e:	3720      	adds	r7, #32
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	240001d4 	.word	0x240001d4
 8000f88:	40002000 	.word	0x40002000

08000f8c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f90:	4b22      	ldr	r3, [pc, #136]	@ (800101c <MX_USART2_UART_Init+0x90>)
 8000f92:	4a23      	ldr	r2, [pc, #140]	@ (8001020 <MX_USART2_UART_Init+0x94>)
 8000f94:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000f96:	4b21      	ldr	r3, [pc, #132]	@ (800101c <MX_USART2_UART_Init+0x90>)
 8000f98:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000f9c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f9e:	4b1f      	ldr	r3, [pc, #124]	@ (800101c <MX_USART2_UART_Init+0x90>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000fa4:	4b1d      	ldr	r3, [pc, #116]	@ (800101c <MX_USART2_UART_Init+0x90>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000faa:	4b1c      	ldr	r3, [pc, #112]	@ (800101c <MX_USART2_UART_Init+0x90>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000fb0:	4b1a      	ldr	r3, [pc, #104]	@ (800101c <MX_USART2_UART_Init+0x90>)
 8000fb2:	220c      	movs	r2, #12
 8000fb4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fb6:	4b19      	ldr	r3, [pc, #100]	@ (800101c <MX_USART2_UART_Init+0x90>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fbc:	4b17      	ldr	r3, [pc, #92]	@ (800101c <MX_USART2_UART_Init+0x90>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fc2:	4b16      	ldr	r3, [pc, #88]	@ (800101c <MX_USART2_UART_Init+0x90>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000fc8:	4b14      	ldr	r3, [pc, #80]	@ (800101c <MX_USART2_UART_Init+0x90>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fce:	4b13      	ldr	r3, [pc, #76]	@ (800101c <MX_USART2_UART_Init+0x90>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000fd4:	4811      	ldr	r0, [pc, #68]	@ (800101c <MX_USART2_UART_Init+0x90>)
 8000fd6:	f005 ff23 	bl	8006e20 <HAL_UART_Init>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000fe0:	f000 f8fe 	bl	80011e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	480d      	ldr	r0, [pc, #52]	@ (800101c <MX_USART2_UART_Init+0x90>)
 8000fe8:	f007 fc0a 	bl	8008800 <HAL_UARTEx_SetTxFifoThreshold>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000ff2:	f000 f8f5 	bl	80011e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	4808      	ldr	r0, [pc, #32]	@ (800101c <MX_USART2_UART_Init+0x90>)
 8000ffa:	f007 fc3f 	bl	800887c <HAL_UARTEx_SetRxFifoThreshold>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001004:	f000 f8ec 	bl	80011e0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001008:	4804      	ldr	r0, [pc, #16]	@ (800101c <MX_USART2_UART_Init+0x90>)
 800100a:	f007 fbc0 	bl	800878e <HAL_UARTEx_DisableFifoMode>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001014:	f000 f8e4 	bl	80011e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001018:	bf00      	nop
 800101a:	bd80      	pop	{r7, pc}
 800101c:	24000220 	.word	0x24000220
 8001020:	40004400 	.word	0x40004400

08001024 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001028:	4b22      	ldr	r3, [pc, #136]	@ (80010b4 <MX_USART3_UART_Init+0x90>)
 800102a:	4a23      	ldr	r2, [pc, #140]	@ (80010b8 <MX_USART3_UART_Init+0x94>)
 800102c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800102e:	4b21      	ldr	r3, [pc, #132]	@ (80010b4 <MX_USART3_UART_Init+0x90>)
 8001030:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001034:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001036:	4b1f      	ldr	r3, [pc, #124]	@ (80010b4 <MX_USART3_UART_Init+0x90>)
 8001038:	2200      	movs	r2, #0
 800103a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800103c:	4b1d      	ldr	r3, [pc, #116]	@ (80010b4 <MX_USART3_UART_Init+0x90>)
 800103e:	2200      	movs	r2, #0
 8001040:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001042:	4b1c      	ldr	r3, [pc, #112]	@ (80010b4 <MX_USART3_UART_Init+0x90>)
 8001044:	2200      	movs	r2, #0
 8001046:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001048:	4b1a      	ldr	r3, [pc, #104]	@ (80010b4 <MX_USART3_UART_Init+0x90>)
 800104a:	220c      	movs	r2, #12
 800104c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800104e:	4b19      	ldr	r3, [pc, #100]	@ (80010b4 <MX_USART3_UART_Init+0x90>)
 8001050:	2200      	movs	r2, #0
 8001052:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001054:	4b17      	ldr	r3, [pc, #92]	@ (80010b4 <MX_USART3_UART_Init+0x90>)
 8001056:	2200      	movs	r2, #0
 8001058:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800105a:	4b16      	ldr	r3, [pc, #88]	@ (80010b4 <MX_USART3_UART_Init+0x90>)
 800105c:	2200      	movs	r2, #0
 800105e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001060:	4b14      	ldr	r3, [pc, #80]	@ (80010b4 <MX_USART3_UART_Init+0x90>)
 8001062:	2200      	movs	r2, #0
 8001064:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001066:	4b13      	ldr	r3, [pc, #76]	@ (80010b4 <MX_USART3_UART_Init+0x90>)
 8001068:	2200      	movs	r2, #0
 800106a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800106c:	4811      	ldr	r0, [pc, #68]	@ (80010b4 <MX_USART3_UART_Init+0x90>)
 800106e:	f005 fed7 	bl	8006e20 <HAL_UART_Init>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001078:	f000 f8b2 	bl	80011e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800107c:	2100      	movs	r1, #0
 800107e:	480d      	ldr	r0, [pc, #52]	@ (80010b4 <MX_USART3_UART_Init+0x90>)
 8001080:	f007 fbbe 	bl	8008800 <HAL_UARTEx_SetTxFifoThreshold>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800108a:	f000 f8a9 	bl	80011e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800108e:	2100      	movs	r1, #0
 8001090:	4808      	ldr	r0, [pc, #32]	@ (80010b4 <MX_USART3_UART_Init+0x90>)
 8001092:	f007 fbf3 	bl	800887c <HAL_UARTEx_SetRxFifoThreshold>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800109c:	f000 f8a0 	bl	80011e0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80010a0:	4804      	ldr	r0, [pc, #16]	@ (80010b4 <MX_USART3_UART_Init+0x90>)
 80010a2:	f007 fb74 	bl	800878e <HAL_UARTEx_DisableFifoMode>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80010ac:	f000 f898 	bl	80011e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80010b0:	bf00      	nop
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	240002b4 	.word	0x240002b4
 80010b8:	40004800 	.word	0x40004800

080010bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b08c      	sub	sp, #48	@ 0x30
 80010c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c2:	f107 031c 	add.w	r3, r7, #28
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]
 80010ca:	605a      	str	r2, [r3, #4]
 80010cc:	609a      	str	r2, [r3, #8]
 80010ce:	60da      	str	r2, [r3, #12]
 80010d0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010d2:	4b40      	ldr	r3, [pc, #256]	@ (80011d4 <MX_GPIO_Init+0x118>)
 80010d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010d8:	4a3e      	ldr	r2, [pc, #248]	@ (80011d4 <MX_GPIO_Init+0x118>)
 80010da:	f043 0304 	orr.w	r3, r3, #4
 80010de:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010e2:	4b3c      	ldr	r3, [pc, #240]	@ (80011d4 <MX_GPIO_Init+0x118>)
 80010e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010e8:	f003 0304 	and.w	r3, r3, #4
 80010ec:	61bb      	str	r3, [r7, #24]
 80010ee:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010f0:	4b38      	ldr	r3, [pc, #224]	@ (80011d4 <MX_GPIO_Init+0x118>)
 80010f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010f6:	4a37      	ldr	r2, [pc, #220]	@ (80011d4 <MX_GPIO_Init+0x118>)
 80010f8:	f043 0320 	orr.w	r3, r3, #32
 80010fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001100:	4b34      	ldr	r3, [pc, #208]	@ (80011d4 <MX_GPIO_Init+0x118>)
 8001102:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001106:	f003 0320 	and.w	r3, r3, #32
 800110a:	617b      	str	r3, [r7, #20]
 800110c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800110e:	4b31      	ldr	r3, [pc, #196]	@ (80011d4 <MX_GPIO_Init+0x118>)
 8001110:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001114:	4a2f      	ldr	r2, [pc, #188]	@ (80011d4 <MX_GPIO_Init+0x118>)
 8001116:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800111a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800111e:	4b2d      	ldr	r3, [pc, #180]	@ (80011d4 <MX_GPIO_Init+0x118>)
 8001120:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001124:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001128:	613b      	str	r3, [r7, #16]
 800112a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800112c:	4b29      	ldr	r3, [pc, #164]	@ (80011d4 <MX_GPIO_Init+0x118>)
 800112e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001132:	4a28      	ldr	r2, [pc, #160]	@ (80011d4 <MX_GPIO_Init+0x118>)
 8001134:	f043 0301 	orr.w	r3, r3, #1
 8001138:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800113c:	4b25      	ldr	r3, [pc, #148]	@ (80011d4 <MX_GPIO_Init+0x118>)
 800113e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001142:	f003 0301 	and.w	r3, r3, #1
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800114a:	4b22      	ldr	r3, [pc, #136]	@ (80011d4 <MX_GPIO_Init+0x118>)
 800114c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001150:	4a20      	ldr	r2, [pc, #128]	@ (80011d4 <MX_GPIO_Init+0x118>)
 8001152:	f043 0302 	orr.w	r3, r3, #2
 8001156:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800115a:	4b1e      	ldr	r3, [pc, #120]	@ (80011d4 <MX_GPIO_Init+0x118>)
 800115c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001160:	f003 0302 	and.w	r3, r3, #2
 8001164:	60bb      	str	r3, [r7, #8]
 8001166:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001168:	4b1a      	ldr	r3, [pc, #104]	@ (80011d4 <MX_GPIO_Init+0x118>)
 800116a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800116e:	4a19      	ldr	r2, [pc, #100]	@ (80011d4 <MX_GPIO_Init+0x118>)
 8001170:	f043 0308 	orr.w	r3, r3, #8
 8001174:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001178:	4b16      	ldr	r3, [pc, #88]	@ (80011d4 <MX_GPIO_Init+0x118>)
 800117a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800117e:	f003 0308 	and.w	r3, r3, #8
 8001182:	607b      	str	r3, [r7, #4]
 8001184:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001186:	2200      	movs	r2, #0
 8001188:	f244 0101 	movw	r1, #16385	@ 0x4001
 800118c:	4812      	ldr	r0, [pc, #72]	@ (80011d8 <MX_GPIO_Init+0x11c>)
 800118e:	f002 fa51 	bl	8003634 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001192:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001196:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001198:	2300      	movs	r3, #0
 800119a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119c:	2300      	movs	r3, #0
 800119e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80011a0:	f107 031c 	add.w	r3, r7, #28
 80011a4:	4619      	mov	r1, r3
 80011a6:	480d      	ldr	r0, [pc, #52]	@ (80011dc <MX_GPIO_Init+0x120>)
 80011a8:	f002 f894 	bl	80032d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin;
 80011ac:	f244 0301 	movw	r3, #16385	@ 0x4001
 80011b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b2:	2301      	movs	r3, #1
 80011b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b6:	2300      	movs	r3, #0
 80011b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ba:	2300      	movs	r3, #0
 80011bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011be:	f107 031c 	add.w	r3, r7, #28
 80011c2:	4619      	mov	r1, r3
 80011c4:	4804      	ldr	r0, [pc, #16]	@ (80011d8 <MX_GPIO_Init+0x11c>)
 80011c6:	f002 f885 	bl	80032d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80011ca:	bf00      	nop
 80011cc:	3730      	adds	r7, #48	@ 0x30
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	58024400 	.word	0x58024400
 80011d8:	58020400 	.word	0x58020400
 80011dc:	58020800 	.word	0x58020800

080011e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011e4:	b672      	cpsid	i
}
 80011e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011e8:	bf00      	nop
 80011ea:	e7fd      	b.n	80011e8 <Error_Handler+0x8>

080011ec <__io_putchar>:
/**
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE {
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  /* write a character to the USART3 and Loop until the end of transmission*/
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80011f4:	1d39      	adds	r1, r7, #4
 80011f6:	f04f 33ff 	mov.w	r3, #4294967295
 80011fa:	2201      	movs	r2, #1
 80011fc:	4803      	ldr	r0, [pc, #12]	@ (800120c <__io_putchar+0x20>)
 80011fe:	f005 fe5f 	bl	8006ec0 <HAL_UART_Transmit>
  return ch;
 8001202:	687b      	ldr	r3, [r7, #4]
}
 8001204:	4618      	mov	r0, r3
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	240002b4 	.word	0x240002b4

08001210 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001216:	4b0a      	ldr	r3, [pc, #40]	@ (8001240 <HAL_MspInit+0x30>)
 8001218:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800121c:	4a08      	ldr	r2, [pc, #32]	@ (8001240 <HAL_MspInit+0x30>)
 800121e:	f043 0302 	orr.w	r3, r3, #2
 8001222:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001226:	4b06      	ldr	r3, [pc, #24]	@ (8001240 <HAL_MspInit+0x30>)
 8001228:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800122c:	f003 0302 	and.w	r3, r3, #2
 8001230:	607b      	str	r3, [r7, #4]
 8001232:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001234:	bf00      	nop
 8001236:	370c      	adds	r7, #12
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr
 8001240:	58024400 	.word	0x58024400

08001244 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b0ba      	sub	sp, #232	@ 0xe8
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800124c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001250:	2200      	movs	r2, #0
 8001252:	601a      	str	r2, [r3, #0]
 8001254:	605a      	str	r2, [r3, #4]
 8001256:	609a      	str	r2, [r3, #8]
 8001258:	60da      	str	r2, [r3, #12]
 800125a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800125c:	f107 0310 	add.w	r3, r7, #16
 8001260:	22c0      	movs	r2, #192	@ 0xc0
 8001262:	2100      	movs	r1, #0
 8001264:	4618      	mov	r0, r3
 8001266:	f007 fcac 	bl	8008bc2 <memset>
  if(hfdcan->Instance==FDCAN1)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4a31      	ldr	r2, [pc, #196]	@ (8001334 <HAL_FDCAN_MspInit+0xf0>)
 8001270:	4293      	cmp	r3, r2
 8001272:	d15b      	bne.n	800132c <HAL_FDCAN_MspInit+0xe8>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001274:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001278:	f04f 0300 	mov.w	r3, #0
 800127c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001280:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001284:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001288:	f107 0310 	add.w	r3, r7, #16
 800128c:	4618      	mov	r0, r3
 800128e:	f003 fa59 	bl	8004744 <HAL_RCCEx_PeriphCLKConfig>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8001298:	f7ff ffa2 	bl	80011e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800129c:	4b26      	ldr	r3, [pc, #152]	@ (8001338 <HAL_FDCAN_MspInit+0xf4>)
 800129e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80012a2:	4a25      	ldr	r2, [pc, #148]	@ (8001338 <HAL_FDCAN_MspInit+0xf4>)
 80012a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012a8:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80012ac:	4b22      	ldr	r3, [pc, #136]	@ (8001338 <HAL_FDCAN_MspInit+0xf4>)
 80012ae:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80012b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012b6:	60fb      	str	r3, [r7, #12]
 80012b8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001338 <HAL_FDCAN_MspInit+0xf4>)
 80012bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012c0:	4a1d      	ldr	r2, [pc, #116]	@ (8001338 <HAL_FDCAN_MspInit+0xf4>)
 80012c2:	f043 0308 	orr.w	r3, r3, #8
 80012c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012ca:	4b1b      	ldr	r3, [pc, #108]	@ (8001338 <HAL_FDCAN_MspInit+0xf4>)
 80012cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012d0:	f003 0308 	and.w	r3, r3, #8
 80012d4:	60bb      	str	r3, [r7, #8]
 80012d6:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN1_RX_Pin;
 80012d8:	2301      	movs	r3, #1
 80012da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012de:	2302      	movs	r3, #2
 80012e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e4:	2300      	movs	r3, #0
 80012e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ea:	2303      	movs	r3, #3
 80012ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80012f0:	2309      	movs	r3, #9
 80012f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_RX_GPIO_Port, &GPIO_InitStruct);
 80012f6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80012fa:	4619      	mov	r1, r3
 80012fc:	480f      	ldr	r0, [pc, #60]	@ (800133c <HAL_FDCAN_MspInit+0xf8>)
 80012fe:	f001 ffe9 	bl	80032d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FDCAN1_TX_Pin;
 8001302:	2302      	movs	r3, #2
 8001304:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001308:	2302      	movs	r3, #2
 800130a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800130e:	2301      	movs	r3, #1
 8001310:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001314:	2303      	movs	r3, #3
 8001316:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800131a:	2309      	movs	r3, #9
 800131c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_TX_GPIO_Port, &GPIO_InitStruct);
 8001320:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001324:	4619      	mov	r1, r3
 8001326:	4805      	ldr	r0, [pc, #20]	@ (800133c <HAL_FDCAN_MspInit+0xf8>)
 8001328:	f001 ffd4 	bl	80032d4 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 800132c:	bf00      	nop
 800132e:	37e8      	adds	r7, #232	@ 0xe8
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	4000a000 	.word	0x4000a000
 8001338:	58024400 	.word	0x58024400
 800133c:	58020c00 	.word	0x58020c00

08001340 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001340:	b480      	push	{r7}
 8001342:	b085      	sub	sp, #20
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a16      	ldr	r2, [pc, #88]	@ (80013a8 <HAL_TIM_Base_MspInit+0x68>)
 800134e:	4293      	cmp	r3, r2
 8001350:	d10f      	bne.n	8001372 <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM13_MspInit 0 */

    /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 8001352:	4b16      	ldr	r3, [pc, #88]	@ (80013ac <HAL_TIM_Base_MspInit+0x6c>)
 8001354:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001358:	4a14      	ldr	r2, [pc, #80]	@ (80013ac <HAL_TIM_Base_MspInit+0x6c>)
 800135a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800135e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001362:	4b12      	ldr	r3, [pc, #72]	@ (80013ac <HAL_TIM_Base_MspInit+0x6c>)
 8001364:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001368:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800136c:	60fb      	str	r3, [r7, #12]
 800136e:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001370:	e013      	b.n	800139a <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM14)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a0e      	ldr	r2, [pc, #56]	@ (80013b0 <HAL_TIM_Base_MspInit+0x70>)
 8001378:	4293      	cmp	r3, r2
 800137a:	d10e      	bne.n	800139a <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800137c:	4b0b      	ldr	r3, [pc, #44]	@ (80013ac <HAL_TIM_Base_MspInit+0x6c>)
 800137e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001382:	4a0a      	ldr	r2, [pc, #40]	@ (80013ac <HAL_TIM_Base_MspInit+0x6c>)
 8001384:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001388:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800138c:	4b07      	ldr	r3, [pc, #28]	@ (80013ac <HAL_TIM_Base_MspInit+0x6c>)
 800138e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001392:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001396:	60bb      	str	r3, [r7, #8]
 8001398:	68bb      	ldr	r3, [r7, #8]
}
 800139a:	bf00      	nop
 800139c:	3714      	adds	r7, #20
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	40001c00 	.word	0x40001c00
 80013ac:	58024400 	.word	0x58024400
 80013b0:	40002000 	.word	0x40002000

080013b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b08a      	sub	sp, #40	@ 0x28
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013bc:	f107 0314 	add.w	r3, r7, #20
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	605a      	str	r2, [r3, #4]
 80013c6:	609a      	str	r2, [r3, #8]
 80013c8:	60da      	str	r2, [r3, #12]
 80013ca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM13)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a26      	ldr	r2, [pc, #152]	@ (800146c <HAL_TIM_MspPostInit+0xb8>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d120      	bne.n	8001418 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM13_MspPostInit 0 */

    /* USER CODE END TIM13_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80013d6:	4b26      	ldr	r3, [pc, #152]	@ (8001470 <HAL_TIM_MspPostInit+0xbc>)
 80013d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013dc:	4a24      	ldr	r2, [pc, #144]	@ (8001470 <HAL_TIM_MspPostInit+0xbc>)
 80013de:	f043 0320 	orr.w	r3, r3, #32
 80013e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013e6:	4b22      	ldr	r3, [pc, #136]	@ (8001470 <HAL_TIM_MspPostInit+0xbc>)
 80013e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013ec:	f003 0320 	and.w	r3, r3, #32
 80013f0:	613b      	str	r3, [r7, #16]
 80013f2:	693b      	ldr	r3, [r7, #16]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80013f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013fa:	2302      	movs	r3, #2
 80013fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fe:	2300      	movs	r3, #0
 8001400:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001402:	2300      	movs	r3, #0
 8001404:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8001406:	2309      	movs	r3, #9
 8001408:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800140a:	f107 0314 	add.w	r3, r7, #20
 800140e:	4619      	mov	r1, r3
 8001410:	4818      	ldr	r0, [pc, #96]	@ (8001474 <HAL_TIM_MspPostInit+0xc0>)
 8001412:	f001 ff5f 	bl	80032d4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM14_MspPostInit 1 */

    /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8001416:	e024      	b.n	8001462 <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM14)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a16      	ldr	r2, [pc, #88]	@ (8001478 <HAL_TIM_MspPostInit+0xc4>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d11f      	bne.n	8001462 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001422:	4b13      	ldr	r3, [pc, #76]	@ (8001470 <HAL_TIM_MspPostInit+0xbc>)
 8001424:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001428:	4a11      	ldr	r2, [pc, #68]	@ (8001470 <HAL_TIM_MspPostInit+0xbc>)
 800142a:	f043 0320 	orr.w	r3, r3, #32
 800142e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001432:	4b0f      	ldr	r3, [pc, #60]	@ (8001470 <HAL_TIM_MspPostInit+0xbc>)
 8001434:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001438:	f003 0320 	and.w	r3, r3, #32
 800143c:	60fb      	str	r3, [r7, #12]
 800143e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001440:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001444:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001446:	2302      	movs	r3, #2
 8001448:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144a:	2300      	movs	r3, #0
 800144c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800144e:	2300      	movs	r3, #0
 8001450:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8001452:	2309      	movs	r3, #9
 8001454:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001456:	f107 0314 	add.w	r3, r7, #20
 800145a:	4619      	mov	r1, r3
 800145c:	4805      	ldr	r0, [pc, #20]	@ (8001474 <HAL_TIM_MspPostInit+0xc0>)
 800145e:	f001 ff39 	bl	80032d4 <HAL_GPIO_Init>
}
 8001462:	bf00      	nop
 8001464:	3728      	adds	r7, #40	@ 0x28
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	40001c00 	.word	0x40001c00
 8001470:	58024400 	.word	0x58024400
 8001474:	58021400 	.word	0x58021400
 8001478:	40002000 	.word	0x40002000

0800147c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b0bc      	sub	sp, #240	@ 0xf0
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001484:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
 800148c:	605a      	str	r2, [r3, #4]
 800148e:	609a      	str	r2, [r3, #8]
 8001490:	60da      	str	r2, [r3, #12]
 8001492:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001494:	f107 0318 	add.w	r3, r7, #24
 8001498:	22c0      	movs	r2, #192	@ 0xc0
 800149a:	2100      	movs	r1, #0
 800149c:	4618      	mov	r0, r3
 800149e:	f007 fb90 	bl	8008bc2 <memset>
  if(huart->Instance==USART2)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4a55      	ldr	r2, [pc, #340]	@ (80015fc <HAL_UART_MspInit+0x180>)
 80014a8:	4293      	cmp	r3, r2
 80014aa:	d14e      	bne.n	800154a <HAL_UART_MspInit+0xce>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80014ac:	f04f 0202 	mov.w	r2, #2
 80014b0:	f04f 0300 	mov.w	r3, #0
 80014b4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80014b8:	2300      	movs	r3, #0
 80014ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014be:	f107 0318 	add.w	r3, r7, #24
 80014c2:	4618      	mov	r0, r3
 80014c4:	f003 f93e 	bl	8004744 <HAL_RCCEx_PeriphCLKConfig>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80014ce:	f7ff fe87 	bl	80011e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80014d2:	4b4b      	ldr	r3, [pc, #300]	@ (8001600 <HAL_UART_MspInit+0x184>)
 80014d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80014d8:	4a49      	ldr	r2, [pc, #292]	@ (8001600 <HAL_UART_MspInit+0x184>)
 80014da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014de:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80014e2:	4b47      	ldr	r3, [pc, #284]	@ (8001600 <HAL_UART_MspInit+0x184>)
 80014e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80014e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014ec:	617b      	str	r3, [r7, #20]
 80014ee:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f0:	4b43      	ldr	r3, [pc, #268]	@ (8001600 <HAL_UART_MspInit+0x184>)
 80014f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014f6:	4a42      	ldr	r2, [pc, #264]	@ (8001600 <HAL_UART_MspInit+0x184>)
 80014f8:	f043 0301 	orr.w	r3, r3, #1
 80014fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001500:	4b3f      	ldr	r3, [pc, #252]	@ (8001600 <HAL_UART_MspInit+0x184>)
 8001502:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001506:	f003 0301 	and.w	r3, r3, #1
 800150a:	613b      	str	r3, [r7, #16]
 800150c:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800150e:	230c      	movs	r3, #12
 8001510:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001514:	2302      	movs	r3, #2
 8001516:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151a:	2300      	movs	r3, #0
 800151c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001520:	2300      	movs	r3, #0
 8001522:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001526:	2307      	movs	r3, #7
 8001528:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800152c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001530:	4619      	mov	r1, r3
 8001532:	4834      	ldr	r0, [pc, #208]	@ (8001604 <HAL_UART_MspInit+0x188>)
 8001534:	f001 fece 	bl	80032d4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001538:	2200      	movs	r2, #0
 800153a:	2100      	movs	r1, #0
 800153c:	2026      	movs	r0, #38	@ 0x26
 800153e:	f000 fb18 	bl	8001b72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001542:	2026      	movs	r0, #38	@ 0x26
 8001544:	f000 fb2f 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001548:	e053      	b.n	80015f2 <HAL_UART_MspInit+0x176>
  else if(huart->Instance==USART3)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	4a2e      	ldr	r2, [pc, #184]	@ (8001608 <HAL_UART_MspInit+0x18c>)
 8001550:	4293      	cmp	r3, r2
 8001552:	d14e      	bne.n	80015f2 <HAL_UART_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001554:	f04f 0202 	mov.w	r2, #2
 8001558:	f04f 0300 	mov.w	r3, #0
 800155c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001560:	2300      	movs	r3, #0
 8001562:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001566:	f107 0318 	add.w	r3, r7, #24
 800156a:	4618      	mov	r0, r3
 800156c:	f003 f8ea 	bl	8004744 <HAL_RCCEx_PeriphCLKConfig>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <HAL_UART_MspInit+0xfe>
      Error_Handler();
 8001576:	f7ff fe33 	bl	80011e0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800157a:	4b21      	ldr	r3, [pc, #132]	@ (8001600 <HAL_UART_MspInit+0x184>)
 800157c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001580:	4a1f      	ldr	r2, [pc, #124]	@ (8001600 <HAL_UART_MspInit+0x184>)
 8001582:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001586:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800158a:	4b1d      	ldr	r3, [pc, #116]	@ (8001600 <HAL_UART_MspInit+0x184>)
 800158c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001590:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001594:	60fb      	str	r3, [r7, #12]
 8001596:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001598:	4b19      	ldr	r3, [pc, #100]	@ (8001600 <HAL_UART_MspInit+0x184>)
 800159a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800159e:	4a18      	ldr	r2, [pc, #96]	@ (8001600 <HAL_UART_MspInit+0x184>)
 80015a0:	f043 0308 	orr.w	r3, r3, #8
 80015a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015a8:	4b15      	ldr	r3, [pc, #84]	@ (8001600 <HAL_UART_MspInit+0x184>)
 80015aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015ae:	f003 0308 	and.w	r3, r3, #8
 80015b2:	60bb      	str	r3, [r7, #8]
 80015b4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80015b6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80015ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015be:	2302      	movs	r3, #2
 80015c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c4:	2300      	movs	r3, #0
 80015c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ca:	2300      	movs	r3, #0
 80015cc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80015d0:	2307      	movs	r3, #7
 80015d2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015d6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80015da:	4619      	mov	r1, r3
 80015dc:	480b      	ldr	r0, [pc, #44]	@ (800160c <HAL_UART_MspInit+0x190>)
 80015de:	f001 fe79 	bl	80032d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80015e2:	2200      	movs	r2, #0
 80015e4:	2100      	movs	r1, #0
 80015e6:	2027      	movs	r0, #39	@ 0x27
 80015e8:	f000 fac3 	bl	8001b72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80015ec:	2027      	movs	r0, #39	@ 0x27
 80015ee:	f000 fada 	bl	8001ba6 <HAL_NVIC_EnableIRQ>
}
 80015f2:	bf00      	nop
 80015f4:	37f0      	adds	r7, #240	@ 0xf0
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40004400 	.word	0x40004400
 8001600:	58024400 	.word	0x58024400
 8001604:	58020000 	.word	0x58020000
 8001608:	40004800 	.word	0x40004800
 800160c:	58020c00 	.word	0x58020c00

08001610 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001614:	bf00      	nop
 8001616:	e7fd      	b.n	8001614 <NMI_Handler+0x4>

08001618 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800161c:	bf00      	nop
 800161e:	e7fd      	b.n	800161c <HardFault_Handler+0x4>

08001620 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001624:	bf00      	nop
 8001626:	e7fd      	b.n	8001624 <MemManage_Handler+0x4>

08001628 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800162c:	bf00      	nop
 800162e:	e7fd      	b.n	800162c <BusFault_Handler+0x4>

08001630 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001634:	bf00      	nop
 8001636:	e7fd      	b.n	8001634 <UsageFault_Handler+0x4>

08001638 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800163c:	bf00      	nop
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr

08001646 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001646:	b480      	push	{r7}
 8001648:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800164a:	bf00      	nop
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr

08001654 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001658:	bf00      	nop
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr

08001662 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001662:	b580      	push	{r7, lr}
 8001664:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001666:	f000 f959 	bl	800191c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800166a:	bf00      	nop
 800166c:	bd80      	pop	{r7, pc}
	...

08001670 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001674:	4802      	ldr	r0, [pc, #8]	@ (8001680 <USART2_IRQHandler+0x10>)
 8001676:	f005 fcb1 	bl	8006fdc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800167a:	bf00      	nop
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	24000220 	.word	0x24000220

08001684 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001688:	4802      	ldr	r0, [pc, #8]	@ (8001694 <USART3_IRQHandler+0x10>)
 800168a:	f005 fca7 	bl	8006fdc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800168e:	bf00      	nop
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	240002b4 	.word	0x240002b4

08001698 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af00      	add	r7, sp, #0
 800169e:	60f8      	str	r0, [r7, #12]
 80016a0:	60b9      	str	r1, [r7, #8]
 80016a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016a4:	2300      	movs	r3, #0
 80016a6:	617b      	str	r3, [r7, #20]
 80016a8:	e00a      	b.n	80016c0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016aa:	f3af 8000 	nop.w
 80016ae:	4601      	mov	r1, r0
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	1c5a      	adds	r2, r3, #1
 80016b4:	60ba      	str	r2, [r7, #8]
 80016b6:	b2ca      	uxtb	r2, r1
 80016b8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	3301      	adds	r3, #1
 80016be:	617b      	str	r3, [r7, #20]
 80016c0:	697a      	ldr	r2, [r7, #20]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	dbf0      	blt.n	80016aa <_read+0x12>
  }

  return len;
 80016c8:	687b      	ldr	r3, [r7, #4]
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3718      	adds	r7, #24
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}

080016d2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016d2:	b580      	push	{r7, lr}
 80016d4:	b086      	sub	sp, #24
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	60f8      	str	r0, [r7, #12]
 80016da:	60b9      	str	r1, [r7, #8]
 80016dc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016de:	2300      	movs	r3, #0
 80016e0:	617b      	str	r3, [r7, #20]
 80016e2:	e009      	b.n	80016f8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	1c5a      	adds	r2, r3, #1
 80016e8:	60ba      	str	r2, [r7, #8]
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7ff fd7d 	bl	80011ec <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	3301      	adds	r3, #1
 80016f6:	617b      	str	r3, [r7, #20]
 80016f8:	697a      	ldr	r2, [r7, #20]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	dbf1      	blt.n	80016e4 <_write+0x12>
  }
  return len;
 8001700:	687b      	ldr	r3, [r7, #4]
}
 8001702:	4618      	mov	r0, r3
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}

0800170a <_close>:

int _close(int file)
{
 800170a:	b480      	push	{r7}
 800170c:	b083      	sub	sp, #12
 800170e:	af00      	add	r7, sp, #0
 8001710:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001712:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001716:	4618      	mov	r0, r3
 8001718:	370c      	adds	r7, #12
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr

08001722 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001722:	b480      	push	{r7}
 8001724:	b083      	sub	sp, #12
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
 800172a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001732:	605a      	str	r2, [r3, #4]
  return 0;
 8001734:	2300      	movs	r3, #0
}
 8001736:	4618      	mov	r0, r3
 8001738:	370c      	adds	r7, #12
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr

08001742 <_isatty>:

int _isatty(int file)
{
 8001742:	b480      	push	{r7}
 8001744:	b083      	sub	sp, #12
 8001746:	af00      	add	r7, sp, #0
 8001748:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800174a:	2301      	movs	r3, #1
}
 800174c:	4618      	mov	r0, r3
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001758:	b480      	push	{r7}
 800175a:	b085      	sub	sp, #20
 800175c:	af00      	add	r7, sp, #0
 800175e:	60f8      	str	r0, [r7, #12]
 8001760:	60b9      	str	r1, [r7, #8]
 8001762:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001764:	2300      	movs	r3, #0
}
 8001766:	4618      	mov	r0, r3
 8001768:	3714      	adds	r7, #20
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
	...

08001774 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b086      	sub	sp, #24
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800177c:	4a14      	ldr	r2, [pc, #80]	@ (80017d0 <_sbrk+0x5c>)
 800177e:	4b15      	ldr	r3, [pc, #84]	@ (80017d4 <_sbrk+0x60>)
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001788:	4b13      	ldr	r3, [pc, #76]	@ (80017d8 <_sbrk+0x64>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d102      	bne.n	8001796 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001790:	4b11      	ldr	r3, [pc, #68]	@ (80017d8 <_sbrk+0x64>)
 8001792:	4a12      	ldr	r2, [pc, #72]	@ (80017dc <_sbrk+0x68>)
 8001794:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001796:	4b10      	ldr	r3, [pc, #64]	@ (80017d8 <_sbrk+0x64>)
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	4413      	add	r3, r2
 800179e:	693a      	ldr	r2, [r7, #16]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d207      	bcs.n	80017b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017a4:	f007 fa5c 	bl	8008c60 <__errno>
 80017a8:	4603      	mov	r3, r0
 80017aa:	220c      	movs	r2, #12
 80017ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017ae:	f04f 33ff 	mov.w	r3, #4294967295
 80017b2:	e009      	b.n	80017c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017b4:	4b08      	ldr	r3, [pc, #32]	@ (80017d8 <_sbrk+0x64>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017ba:	4b07      	ldr	r3, [pc, #28]	@ (80017d8 <_sbrk+0x64>)
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4413      	add	r3, r2
 80017c2:	4a05      	ldr	r2, [pc, #20]	@ (80017d8 <_sbrk+0x64>)
 80017c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017c6:	68fb      	ldr	r3, [r7, #12]
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3718      	adds	r7, #24
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	24080000 	.word	0x24080000
 80017d4:	00000400 	.word	0x00000400
 80017d8:	24000390 	.word	0x24000390
 80017dc:	240004e8 	.word	0x240004e8

080017e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80017e0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800181c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80017e4:	f7ff f810 	bl	8000808 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80017e8:	f7fe ff60 	bl	80006ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017ec:	480c      	ldr	r0, [pc, #48]	@ (8001820 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017ee:	490d      	ldr	r1, [pc, #52]	@ (8001824 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001828 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017f4:	e002      	b.n	80017fc <LoopCopyDataInit>

080017f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017fa:	3304      	adds	r3, #4

080017fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001800:	d3f9      	bcc.n	80017f6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001802:	4a0a      	ldr	r2, [pc, #40]	@ (800182c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001804:	4c0a      	ldr	r4, [pc, #40]	@ (8001830 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001806:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001808:	e001      	b.n	800180e <LoopFillZerobss>

0800180a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800180a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800180c:	3204      	adds	r2, #4

0800180e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800180e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001810:	d3fb      	bcc.n	800180a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001812:	f007 fa2b 	bl	8008c6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001816:	f7ff f995 	bl	8000b44 <main>
  bx  lr
 800181a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800181c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001820:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001824:	240000cc 	.word	0x240000cc
  ldr r2, =_sidata
 8001828:	08009a20 	.word	0x08009a20
  ldr r2, =_sbss
 800182c:	240000cc 	.word	0x240000cc
  ldr r4, =_ebss
 8001830:	240004e4 	.word	0x240004e4

08001834 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001834:	e7fe      	b.n	8001834 <ADC3_IRQHandler>
	...

08001838 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800183e:	2003      	movs	r0, #3
 8001840:	f000 f98c 	bl	8001b5c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001844:	f002 fda8 	bl	8004398 <HAL_RCC_GetSysClockFreq>
 8001848:	4602      	mov	r2, r0
 800184a:	4b15      	ldr	r3, [pc, #84]	@ (80018a0 <HAL_Init+0x68>)
 800184c:	699b      	ldr	r3, [r3, #24]
 800184e:	0a1b      	lsrs	r3, r3, #8
 8001850:	f003 030f 	and.w	r3, r3, #15
 8001854:	4913      	ldr	r1, [pc, #76]	@ (80018a4 <HAL_Init+0x6c>)
 8001856:	5ccb      	ldrb	r3, [r1, r3]
 8001858:	f003 031f 	and.w	r3, r3, #31
 800185c:	fa22 f303 	lsr.w	r3, r2, r3
 8001860:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001862:	4b0f      	ldr	r3, [pc, #60]	@ (80018a0 <HAL_Init+0x68>)
 8001864:	699b      	ldr	r3, [r3, #24]
 8001866:	f003 030f 	and.w	r3, r3, #15
 800186a:	4a0e      	ldr	r2, [pc, #56]	@ (80018a4 <HAL_Init+0x6c>)
 800186c:	5cd3      	ldrb	r3, [r2, r3]
 800186e:	f003 031f 	and.w	r3, r3, #31
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	fa22 f303 	lsr.w	r3, r2, r3
 8001878:	4a0b      	ldr	r2, [pc, #44]	@ (80018a8 <HAL_Init+0x70>)
 800187a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800187c:	4a0b      	ldr	r2, [pc, #44]	@ (80018ac <HAL_Init+0x74>)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001882:	200f      	movs	r0, #15
 8001884:	f000 f814 	bl	80018b0 <HAL_InitTick>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d001      	beq.n	8001892 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800188e:	2301      	movs	r3, #1
 8001890:	e002      	b.n	8001898 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001892:	f7ff fcbd 	bl	8001210 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001896:	2300      	movs	r3, #0
}
 8001898:	4618      	mov	r0, r3
 800189a:	3708      	adds	r7, #8
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	58024400 	.word	0x58024400
 80018a4:	08009984 	.word	0x08009984
 80018a8:	24000004 	.word	0x24000004
 80018ac:	24000000 	.word	0x24000000

080018b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80018b8:	4b15      	ldr	r3, [pc, #84]	@ (8001910 <HAL_InitTick+0x60>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d101      	bne.n	80018c4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	e021      	b.n	8001908 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80018c4:	4b13      	ldr	r3, [pc, #76]	@ (8001914 <HAL_InitTick+0x64>)
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	4b11      	ldr	r3, [pc, #68]	@ (8001910 <HAL_InitTick+0x60>)
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	4619      	mov	r1, r3
 80018ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80018d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018da:	4618      	mov	r0, r3
 80018dc:	f000 f971 	bl	8001bc2 <HAL_SYSTICK_Config>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e00e      	b.n	8001908 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2b0f      	cmp	r3, #15
 80018ee:	d80a      	bhi.n	8001906 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018f0:	2200      	movs	r2, #0
 80018f2:	6879      	ldr	r1, [r7, #4]
 80018f4:	f04f 30ff 	mov.w	r0, #4294967295
 80018f8:	f000 f93b 	bl	8001b72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018fc:	4a06      	ldr	r2, [pc, #24]	@ (8001918 <HAL_InitTick+0x68>)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001902:	2300      	movs	r3, #0
 8001904:	e000      	b.n	8001908 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001906:	2301      	movs	r3, #1
}
 8001908:	4618      	mov	r0, r3
 800190a:	3708      	adds	r7, #8
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	2400006c 	.word	0x2400006c
 8001914:	24000000 	.word	0x24000000
 8001918:	24000068 	.word	0x24000068

0800191c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001920:	4b06      	ldr	r3, [pc, #24]	@ (800193c <HAL_IncTick+0x20>)
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	461a      	mov	r2, r3
 8001926:	4b06      	ldr	r3, [pc, #24]	@ (8001940 <HAL_IncTick+0x24>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4413      	add	r3, r2
 800192c:	4a04      	ldr	r2, [pc, #16]	@ (8001940 <HAL_IncTick+0x24>)
 800192e:	6013      	str	r3, [r2, #0]
}
 8001930:	bf00      	nop
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	2400006c 	.word	0x2400006c
 8001940:	24000394 	.word	0x24000394

08001944 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  return uwTick;
 8001948:	4b03      	ldr	r3, [pc, #12]	@ (8001958 <HAL_GetTick+0x14>)
 800194a:	681b      	ldr	r3, [r3, #0]
}
 800194c:	4618      	mov	r0, r3
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	24000394 	.word	0x24000394

0800195c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001964:	f7ff ffee 	bl	8001944 <HAL_GetTick>
 8001968:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001974:	d005      	beq.n	8001982 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001976:	4b0a      	ldr	r3, [pc, #40]	@ (80019a0 <HAL_Delay+0x44>)
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	461a      	mov	r2, r3
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	4413      	add	r3, r2
 8001980:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001982:	bf00      	nop
 8001984:	f7ff ffde 	bl	8001944 <HAL_GetTick>
 8001988:	4602      	mov	r2, r0
 800198a:	68bb      	ldr	r3, [r7, #8]
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	68fa      	ldr	r2, [r7, #12]
 8001990:	429a      	cmp	r2, r3
 8001992:	d8f7      	bhi.n	8001984 <HAL_Delay+0x28>
  {
  }
}
 8001994:	bf00      	nop
 8001996:	bf00      	nop
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	2400006c 	.word	0x2400006c

080019a4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80019a8:	4b03      	ldr	r3, [pc, #12]	@ (80019b8 <HAL_GetREVID+0x14>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	0c1b      	lsrs	r3, r3, #16
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	5c001000 	.word	0x5c001000

080019bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019bc:	b480      	push	{r7}
 80019be:	b085      	sub	sp, #20
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	f003 0307 	and.w	r3, r3, #7
 80019ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019cc:	4b0b      	ldr	r3, [pc, #44]	@ (80019fc <__NVIC_SetPriorityGrouping+0x40>)
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019d2:	68ba      	ldr	r2, [r7, #8]
 80019d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019d8:	4013      	ands	r3, r2
 80019da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80019e4:	4b06      	ldr	r3, [pc, #24]	@ (8001a00 <__NVIC_SetPriorityGrouping+0x44>)
 80019e6:	4313      	orrs	r3, r2
 80019e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019ea:	4a04      	ldr	r2, [pc, #16]	@ (80019fc <__NVIC_SetPriorityGrouping+0x40>)
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	60d3      	str	r3, [r2, #12]
}
 80019f0:	bf00      	nop
 80019f2:	3714      	adds	r7, #20
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr
 80019fc:	e000ed00 	.word	0xe000ed00
 8001a00:	05fa0000 	.word	0x05fa0000

08001a04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a08:	4b04      	ldr	r3, [pc, #16]	@ (8001a1c <__NVIC_GetPriorityGrouping+0x18>)
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	0a1b      	lsrs	r3, r3, #8
 8001a0e:	f003 0307 	and.w	r3, r3, #7
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr
 8001a1c:	e000ed00 	.word	0xe000ed00

08001a20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	4603      	mov	r3, r0
 8001a28:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001a2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	db0b      	blt.n	8001a4a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a32:	88fb      	ldrh	r3, [r7, #6]
 8001a34:	f003 021f 	and.w	r2, r3, #31
 8001a38:	4907      	ldr	r1, [pc, #28]	@ (8001a58 <__NVIC_EnableIRQ+0x38>)
 8001a3a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a3e:	095b      	lsrs	r3, r3, #5
 8001a40:	2001      	movs	r0, #1
 8001a42:	fa00 f202 	lsl.w	r2, r0, r2
 8001a46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a4a:	bf00      	nop
 8001a4c:	370c      	adds	r7, #12
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	e000e100 	.word	0xe000e100

08001a5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b083      	sub	sp, #12
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	4603      	mov	r3, r0
 8001a64:	6039      	str	r1, [r7, #0]
 8001a66:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001a68:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	db0a      	blt.n	8001a86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	b2da      	uxtb	r2, r3
 8001a74:	490c      	ldr	r1, [pc, #48]	@ (8001aa8 <__NVIC_SetPriority+0x4c>)
 8001a76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a7a:	0112      	lsls	r2, r2, #4
 8001a7c:	b2d2      	uxtb	r2, r2
 8001a7e:	440b      	add	r3, r1
 8001a80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a84:	e00a      	b.n	8001a9c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	b2da      	uxtb	r2, r3
 8001a8a:	4908      	ldr	r1, [pc, #32]	@ (8001aac <__NVIC_SetPriority+0x50>)
 8001a8c:	88fb      	ldrh	r3, [r7, #6]
 8001a8e:	f003 030f 	and.w	r3, r3, #15
 8001a92:	3b04      	subs	r3, #4
 8001a94:	0112      	lsls	r2, r2, #4
 8001a96:	b2d2      	uxtb	r2, r2
 8001a98:	440b      	add	r3, r1
 8001a9a:	761a      	strb	r2, [r3, #24]
}
 8001a9c:	bf00      	nop
 8001a9e:	370c      	adds	r7, #12
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr
 8001aa8:	e000e100 	.word	0xe000e100
 8001aac:	e000ed00 	.word	0xe000ed00

08001ab0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b089      	sub	sp, #36	@ 0x24
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	60f8      	str	r0, [r7, #12]
 8001ab8:	60b9      	str	r1, [r7, #8]
 8001aba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	f003 0307 	and.w	r3, r3, #7
 8001ac2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	f1c3 0307 	rsb	r3, r3, #7
 8001aca:	2b04      	cmp	r3, #4
 8001acc:	bf28      	it	cs
 8001ace:	2304      	movcs	r3, #4
 8001ad0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	3304      	adds	r3, #4
 8001ad6:	2b06      	cmp	r3, #6
 8001ad8:	d902      	bls.n	8001ae0 <NVIC_EncodePriority+0x30>
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	3b03      	subs	r3, #3
 8001ade:	e000      	b.n	8001ae2 <NVIC_EncodePriority+0x32>
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ae4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ae8:	69bb      	ldr	r3, [r7, #24]
 8001aea:	fa02 f303 	lsl.w	r3, r2, r3
 8001aee:	43da      	mvns	r2, r3
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	401a      	ands	r2, r3
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001af8:	f04f 31ff 	mov.w	r1, #4294967295
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	fa01 f303 	lsl.w	r3, r1, r3
 8001b02:	43d9      	mvns	r1, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b08:	4313      	orrs	r3, r2
         );
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3724      	adds	r7, #36	@ 0x24
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
	...

08001b18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	3b01      	subs	r3, #1
 8001b24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b28:	d301      	bcc.n	8001b2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e00f      	b.n	8001b4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b58 <SysTick_Config+0x40>)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	3b01      	subs	r3, #1
 8001b34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b36:	210f      	movs	r1, #15
 8001b38:	f04f 30ff 	mov.w	r0, #4294967295
 8001b3c:	f7ff ff8e 	bl	8001a5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b40:	4b05      	ldr	r3, [pc, #20]	@ (8001b58 <SysTick_Config+0x40>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b46:	4b04      	ldr	r3, [pc, #16]	@ (8001b58 <SysTick_Config+0x40>)
 8001b48:	2207      	movs	r2, #7
 8001b4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b4c:	2300      	movs	r3, #0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	e000e010 	.word	0xe000e010

08001b5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b64:	6878      	ldr	r0, [r7, #4]
 8001b66:	f7ff ff29 	bl	80019bc <__NVIC_SetPriorityGrouping>
}
 8001b6a:	bf00      	nop
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b086      	sub	sp, #24
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	4603      	mov	r3, r0
 8001b7a:	60b9      	str	r1, [r7, #8]
 8001b7c:	607a      	str	r2, [r7, #4]
 8001b7e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b80:	f7ff ff40 	bl	8001a04 <__NVIC_GetPriorityGrouping>
 8001b84:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b86:	687a      	ldr	r2, [r7, #4]
 8001b88:	68b9      	ldr	r1, [r7, #8]
 8001b8a:	6978      	ldr	r0, [r7, #20]
 8001b8c:	f7ff ff90 	bl	8001ab0 <NVIC_EncodePriority>
 8001b90:	4602      	mov	r2, r0
 8001b92:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001b96:	4611      	mov	r1, r2
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7ff ff5f 	bl	8001a5c <__NVIC_SetPriority>
}
 8001b9e:	bf00      	nop
 8001ba0:	3718      	adds	r7, #24
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}

08001ba6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ba6:	b580      	push	{r7, lr}
 8001ba8:	b082      	sub	sp, #8
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	4603      	mov	r3, r0
 8001bae:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bb0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f7ff ff33 	bl	8001a20 <__NVIC_EnableIRQ>
}
 8001bba:	bf00      	nop
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}

08001bc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bc2:	b580      	push	{r7, lr}
 8001bc4:	b082      	sub	sp, #8
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f7ff ffa4 	bl	8001b18 <SysTick_Config>
 8001bd0:	4603      	mov	r3, r0
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3708      	adds	r7, #8
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
	...

08001bdc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b086      	sub	sp, #24
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8001be4:	f7ff feae 	bl	8001944 <HAL_GetTick>
 8001be8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d101      	bne.n	8001bf4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e2dc      	b.n	80021ae <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	2b02      	cmp	r3, #2
 8001bfe:	d008      	beq.n	8001c12 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2280      	movs	r2, #128	@ 0x80
 8001c04:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e2cd      	b.n	80021ae <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a76      	ldr	r2, [pc, #472]	@ (8001df0 <HAL_DMA_Abort+0x214>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d04a      	beq.n	8001cb2 <HAL_DMA_Abort+0xd6>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a74      	ldr	r2, [pc, #464]	@ (8001df4 <HAL_DMA_Abort+0x218>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d045      	beq.n	8001cb2 <HAL_DMA_Abort+0xd6>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a73      	ldr	r2, [pc, #460]	@ (8001df8 <HAL_DMA_Abort+0x21c>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d040      	beq.n	8001cb2 <HAL_DMA_Abort+0xd6>
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a71      	ldr	r2, [pc, #452]	@ (8001dfc <HAL_DMA_Abort+0x220>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d03b      	beq.n	8001cb2 <HAL_DMA_Abort+0xd6>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a70      	ldr	r2, [pc, #448]	@ (8001e00 <HAL_DMA_Abort+0x224>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d036      	beq.n	8001cb2 <HAL_DMA_Abort+0xd6>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a6e      	ldr	r2, [pc, #440]	@ (8001e04 <HAL_DMA_Abort+0x228>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d031      	beq.n	8001cb2 <HAL_DMA_Abort+0xd6>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a6d      	ldr	r2, [pc, #436]	@ (8001e08 <HAL_DMA_Abort+0x22c>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d02c      	beq.n	8001cb2 <HAL_DMA_Abort+0xd6>
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a6b      	ldr	r2, [pc, #428]	@ (8001e0c <HAL_DMA_Abort+0x230>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d027      	beq.n	8001cb2 <HAL_DMA_Abort+0xd6>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4a6a      	ldr	r2, [pc, #424]	@ (8001e10 <HAL_DMA_Abort+0x234>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d022      	beq.n	8001cb2 <HAL_DMA_Abort+0xd6>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a68      	ldr	r2, [pc, #416]	@ (8001e14 <HAL_DMA_Abort+0x238>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d01d      	beq.n	8001cb2 <HAL_DMA_Abort+0xd6>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a67      	ldr	r2, [pc, #412]	@ (8001e18 <HAL_DMA_Abort+0x23c>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d018      	beq.n	8001cb2 <HAL_DMA_Abort+0xd6>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a65      	ldr	r2, [pc, #404]	@ (8001e1c <HAL_DMA_Abort+0x240>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d013      	beq.n	8001cb2 <HAL_DMA_Abort+0xd6>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a64      	ldr	r2, [pc, #400]	@ (8001e20 <HAL_DMA_Abort+0x244>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d00e      	beq.n	8001cb2 <HAL_DMA_Abort+0xd6>
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a62      	ldr	r2, [pc, #392]	@ (8001e24 <HAL_DMA_Abort+0x248>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d009      	beq.n	8001cb2 <HAL_DMA_Abort+0xd6>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a61      	ldr	r2, [pc, #388]	@ (8001e28 <HAL_DMA_Abort+0x24c>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d004      	beq.n	8001cb2 <HAL_DMA_Abort+0xd6>
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a5f      	ldr	r2, [pc, #380]	@ (8001e2c <HAL_DMA_Abort+0x250>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d101      	bne.n	8001cb6 <HAL_DMA_Abort+0xda>
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e000      	b.n	8001cb8 <HAL_DMA_Abort+0xdc>
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d013      	beq.n	8001ce4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	681a      	ldr	r2, [r3, #0]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f022 021e 	bic.w	r2, r2, #30
 8001cca:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	695a      	ldr	r2, [r3, #20]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001cda:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	617b      	str	r3, [r7, #20]
 8001ce2:	e00a      	b.n	8001cfa <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f022 020e 	bic.w	r2, r2, #14
 8001cf2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4a3c      	ldr	r2, [pc, #240]	@ (8001df0 <HAL_DMA_Abort+0x214>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d072      	beq.n	8001dea <HAL_DMA_Abort+0x20e>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a3a      	ldr	r2, [pc, #232]	@ (8001df4 <HAL_DMA_Abort+0x218>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d06d      	beq.n	8001dea <HAL_DMA_Abort+0x20e>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a39      	ldr	r2, [pc, #228]	@ (8001df8 <HAL_DMA_Abort+0x21c>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d068      	beq.n	8001dea <HAL_DMA_Abort+0x20e>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a37      	ldr	r2, [pc, #220]	@ (8001dfc <HAL_DMA_Abort+0x220>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d063      	beq.n	8001dea <HAL_DMA_Abort+0x20e>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a36      	ldr	r2, [pc, #216]	@ (8001e00 <HAL_DMA_Abort+0x224>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d05e      	beq.n	8001dea <HAL_DMA_Abort+0x20e>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a34      	ldr	r2, [pc, #208]	@ (8001e04 <HAL_DMA_Abort+0x228>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d059      	beq.n	8001dea <HAL_DMA_Abort+0x20e>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a33      	ldr	r2, [pc, #204]	@ (8001e08 <HAL_DMA_Abort+0x22c>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d054      	beq.n	8001dea <HAL_DMA_Abort+0x20e>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a31      	ldr	r2, [pc, #196]	@ (8001e0c <HAL_DMA_Abort+0x230>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d04f      	beq.n	8001dea <HAL_DMA_Abort+0x20e>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a30      	ldr	r2, [pc, #192]	@ (8001e10 <HAL_DMA_Abort+0x234>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d04a      	beq.n	8001dea <HAL_DMA_Abort+0x20e>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a2e      	ldr	r2, [pc, #184]	@ (8001e14 <HAL_DMA_Abort+0x238>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d045      	beq.n	8001dea <HAL_DMA_Abort+0x20e>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a2d      	ldr	r2, [pc, #180]	@ (8001e18 <HAL_DMA_Abort+0x23c>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d040      	beq.n	8001dea <HAL_DMA_Abort+0x20e>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a2b      	ldr	r2, [pc, #172]	@ (8001e1c <HAL_DMA_Abort+0x240>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d03b      	beq.n	8001dea <HAL_DMA_Abort+0x20e>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a2a      	ldr	r2, [pc, #168]	@ (8001e20 <HAL_DMA_Abort+0x244>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d036      	beq.n	8001dea <HAL_DMA_Abort+0x20e>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a28      	ldr	r2, [pc, #160]	@ (8001e24 <HAL_DMA_Abort+0x248>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d031      	beq.n	8001dea <HAL_DMA_Abort+0x20e>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a27      	ldr	r2, [pc, #156]	@ (8001e28 <HAL_DMA_Abort+0x24c>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d02c      	beq.n	8001dea <HAL_DMA_Abort+0x20e>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a25      	ldr	r2, [pc, #148]	@ (8001e2c <HAL_DMA_Abort+0x250>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d027      	beq.n	8001dea <HAL_DMA_Abort+0x20e>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a24      	ldr	r2, [pc, #144]	@ (8001e30 <HAL_DMA_Abort+0x254>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d022      	beq.n	8001dea <HAL_DMA_Abort+0x20e>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a22      	ldr	r2, [pc, #136]	@ (8001e34 <HAL_DMA_Abort+0x258>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d01d      	beq.n	8001dea <HAL_DMA_Abort+0x20e>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a21      	ldr	r2, [pc, #132]	@ (8001e38 <HAL_DMA_Abort+0x25c>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d018      	beq.n	8001dea <HAL_DMA_Abort+0x20e>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a1f      	ldr	r2, [pc, #124]	@ (8001e3c <HAL_DMA_Abort+0x260>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d013      	beq.n	8001dea <HAL_DMA_Abort+0x20e>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a1e      	ldr	r2, [pc, #120]	@ (8001e40 <HAL_DMA_Abort+0x264>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d00e      	beq.n	8001dea <HAL_DMA_Abort+0x20e>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a1c      	ldr	r2, [pc, #112]	@ (8001e44 <HAL_DMA_Abort+0x268>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d009      	beq.n	8001dea <HAL_DMA_Abort+0x20e>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a1b      	ldr	r2, [pc, #108]	@ (8001e48 <HAL_DMA_Abort+0x26c>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d004      	beq.n	8001dea <HAL_DMA_Abort+0x20e>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a19      	ldr	r2, [pc, #100]	@ (8001e4c <HAL_DMA_Abort+0x270>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d132      	bne.n	8001e50 <HAL_DMA_Abort+0x274>
 8001dea:	2301      	movs	r3, #1
 8001dec:	e031      	b.n	8001e52 <HAL_DMA_Abort+0x276>
 8001dee:	bf00      	nop
 8001df0:	40020010 	.word	0x40020010
 8001df4:	40020028 	.word	0x40020028
 8001df8:	40020040 	.word	0x40020040
 8001dfc:	40020058 	.word	0x40020058
 8001e00:	40020070 	.word	0x40020070
 8001e04:	40020088 	.word	0x40020088
 8001e08:	400200a0 	.word	0x400200a0
 8001e0c:	400200b8 	.word	0x400200b8
 8001e10:	40020410 	.word	0x40020410
 8001e14:	40020428 	.word	0x40020428
 8001e18:	40020440 	.word	0x40020440
 8001e1c:	40020458 	.word	0x40020458
 8001e20:	40020470 	.word	0x40020470
 8001e24:	40020488 	.word	0x40020488
 8001e28:	400204a0 	.word	0x400204a0
 8001e2c:	400204b8 	.word	0x400204b8
 8001e30:	58025408 	.word	0x58025408
 8001e34:	5802541c 	.word	0x5802541c
 8001e38:	58025430 	.word	0x58025430
 8001e3c:	58025444 	.word	0x58025444
 8001e40:	58025458 	.word	0x58025458
 8001e44:	5802546c 	.word	0x5802546c
 8001e48:	58025480 	.word	0x58025480
 8001e4c:	58025494 	.word	0x58025494
 8001e50:	2300      	movs	r3, #0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d007      	beq.n	8001e66 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e60:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e64:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a6d      	ldr	r2, [pc, #436]	@ (8002020 <HAL_DMA_Abort+0x444>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d04a      	beq.n	8001f06 <HAL_DMA_Abort+0x32a>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a6b      	ldr	r2, [pc, #428]	@ (8002024 <HAL_DMA_Abort+0x448>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d045      	beq.n	8001f06 <HAL_DMA_Abort+0x32a>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a6a      	ldr	r2, [pc, #424]	@ (8002028 <HAL_DMA_Abort+0x44c>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d040      	beq.n	8001f06 <HAL_DMA_Abort+0x32a>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a68      	ldr	r2, [pc, #416]	@ (800202c <HAL_DMA_Abort+0x450>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d03b      	beq.n	8001f06 <HAL_DMA_Abort+0x32a>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a67      	ldr	r2, [pc, #412]	@ (8002030 <HAL_DMA_Abort+0x454>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d036      	beq.n	8001f06 <HAL_DMA_Abort+0x32a>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a65      	ldr	r2, [pc, #404]	@ (8002034 <HAL_DMA_Abort+0x458>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d031      	beq.n	8001f06 <HAL_DMA_Abort+0x32a>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a64      	ldr	r2, [pc, #400]	@ (8002038 <HAL_DMA_Abort+0x45c>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d02c      	beq.n	8001f06 <HAL_DMA_Abort+0x32a>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a62      	ldr	r2, [pc, #392]	@ (800203c <HAL_DMA_Abort+0x460>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d027      	beq.n	8001f06 <HAL_DMA_Abort+0x32a>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a61      	ldr	r2, [pc, #388]	@ (8002040 <HAL_DMA_Abort+0x464>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d022      	beq.n	8001f06 <HAL_DMA_Abort+0x32a>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a5f      	ldr	r2, [pc, #380]	@ (8002044 <HAL_DMA_Abort+0x468>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d01d      	beq.n	8001f06 <HAL_DMA_Abort+0x32a>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a5e      	ldr	r2, [pc, #376]	@ (8002048 <HAL_DMA_Abort+0x46c>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d018      	beq.n	8001f06 <HAL_DMA_Abort+0x32a>
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a5c      	ldr	r2, [pc, #368]	@ (800204c <HAL_DMA_Abort+0x470>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d013      	beq.n	8001f06 <HAL_DMA_Abort+0x32a>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a5b      	ldr	r2, [pc, #364]	@ (8002050 <HAL_DMA_Abort+0x474>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d00e      	beq.n	8001f06 <HAL_DMA_Abort+0x32a>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a59      	ldr	r2, [pc, #356]	@ (8002054 <HAL_DMA_Abort+0x478>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d009      	beq.n	8001f06 <HAL_DMA_Abort+0x32a>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a58      	ldr	r2, [pc, #352]	@ (8002058 <HAL_DMA_Abort+0x47c>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d004      	beq.n	8001f06 <HAL_DMA_Abort+0x32a>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a56      	ldr	r2, [pc, #344]	@ (800205c <HAL_DMA_Abort+0x480>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d108      	bne.n	8001f18 <HAL_DMA_Abort+0x33c>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f022 0201 	bic.w	r2, r2, #1
 8001f14:	601a      	str	r2, [r3, #0]
 8001f16:	e007      	b.n	8001f28 <HAL_DMA_Abort+0x34c>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f022 0201 	bic.w	r2, r2, #1
 8001f26:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001f28:	e013      	b.n	8001f52 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f2a:	f7ff fd0b 	bl	8001944 <HAL_GetTick>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	2b05      	cmp	r3, #5
 8001f36:	d90c      	bls.n	8001f52 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2220      	movs	r2, #32
 8001f3c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2203      	movs	r2, #3
 8001f42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e12d      	b.n	80021ae <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f003 0301 	and.w	r3, r3, #1
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d1e5      	bne.n	8001f2a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a2f      	ldr	r2, [pc, #188]	@ (8002020 <HAL_DMA_Abort+0x444>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d04a      	beq.n	8001ffe <HAL_DMA_Abort+0x422>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a2d      	ldr	r2, [pc, #180]	@ (8002024 <HAL_DMA_Abort+0x448>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d045      	beq.n	8001ffe <HAL_DMA_Abort+0x422>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a2c      	ldr	r2, [pc, #176]	@ (8002028 <HAL_DMA_Abort+0x44c>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d040      	beq.n	8001ffe <HAL_DMA_Abort+0x422>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a2a      	ldr	r2, [pc, #168]	@ (800202c <HAL_DMA_Abort+0x450>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d03b      	beq.n	8001ffe <HAL_DMA_Abort+0x422>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a29      	ldr	r2, [pc, #164]	@ (8002030 <HAL_DMA_Abort+0x454>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d036      	beq.n	8001ffe <HAL_DMA_Abort+0x422>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a27      	ldr	r2, [pc, #156]	@ (8002034 <HAL_DMA_Abort+0x458>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d031      	beq.n	8001ffe <HAL_DMA_Abort+0x422>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a26      	ldr	r2, [pc, #152]	@ (8002038 <HAL_DMA_Abort+0x45c>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d02c      	beq.n	8001ffe <HAL_DMA_Abort+0x422>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a24      	ldr	r2, [pc, #144]	@ (800203c <HAL_DMA_Abort+0x460>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d027      	beq.n	8001ffe <HAL_DMA_Abort+0x422>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a23      	ldr	r2, [pc, #140]	@ (8002040 <HAL_DMA_Abort+0x464>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d022      	beq.n	8001ffe <HAL_DMA_Abort+0x422>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a21      	ldr	r2, [pc, #132]	@ (8002044 <HAL_DMA_Abort+0x468>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d01d      	beq.n	8001ffe <HAL_DMA_Abort+0x422>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a20      	ldr	r2, [pc, #128]	@ (8002048 <HAL_DMA_Abort+0x46c>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d018      	beq.n	8001ffe <HAL_DMA_Abort+0x422>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a1e      	ldr	r2, [pc, #120]	@ (800204c <HAL_DMA_Abort+0x470>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d013      	beq.n	8001ffe <HAL_DMA_Abort+0x422>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a1d      	ldr	r2, [pc, #116]	@ (8002050 <HAL_DMA_Abort+0x474>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d00e      	beq.n	8001ffe <HAL_DMA_Abort+0x422>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a1b      	ldr	r2, [pc, #108]	@ (8002054 <HAL_DMA_Abort+0x478>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d009      	beq.n	8001ffe <HAL_DMA_Abort+0x422>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a1a      	ldr	r2, [pc, #104]	@ (8002058 <HAL_DMA_Abort+0x47c>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d004      	beq.n	8001ffe <HAL_DMA_Abort+0x422>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a18      	ldr	r2, [pc, #96]	@ (800205c <HAL_DMA_Abort+0x480>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d101      	bne.n	8002002 <HAL_DMA_Abort+0x426>
 8001ffe:	2301      	movs	r3, #1
 8002000:	e000      	b.n	8002004 <HAL_DMA_Abort+0x428>
 8002002:	2300      	movs	r3, #0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d02b      	beq.n	8002060 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800200c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002012:	f003 031f 	and.w	r3, r3, #31
 8002016:	223f      	movs	r2, #63	@ 0x3f
 8002018:	409a      	lsls	r2, r3
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	609a      	str	r2, [r3, #8]
 800201e:	e02a      	b.n	8002076 <HAL_DMA_Abort+0x49a>
 8002020:	40020010 	.word	0x40020010
 8002024:	40020028 	.word	0x40020028
 8002028:	40020040 	.word	0x40020040
 800202c:	40020058 	.word	0x40020058
 8002030:	40020070 	.word	0x40020070
 8002034:	40020088 	.word	0x40020088
 8002038:	400200a0 	.word	0x400200a0
 800203c:	400200b8 	.word	0x400200b8
 8002040:	40020410 	.word	0x40020410
 8002044:	40020428 	.word	0x40020428
 8002048:	40020440 	.word	0x40020440
 800204c:	40020458 	.word	0x40020458
 8002050:	40020470 	.word	0x40020470
 8002054:	40020488 	.word	0x40020488
 8002058:	400204a0 	.word	0x400204a0
 800205c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002064:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800206a:	f003 031f 	and.w	r3, r3, #31
 800206e:	2201      	movs	r2, #1
 8002070:	409a      	lsls	r2, r3
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a4f      	ldr	r2, [pc, #316]	@ (80021b8 <HAL_DMA_Abort+0x5dc>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d072      	beq.n	8002166 <HAL_DMA_Abort+0x58a>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a4d      	ldr	r2, [pc, #308]	@ (80021bc <HAL_DMA_Abort+0x5e0>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d06d      	beq.n	8002166 <HAL_DMA_Abort+0x58a>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a4c      	ldr	r2, [pc, #304]	@ (80021c0 <HAL_DMA_Abort+0x5e4>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d068      	beq.n	8002166 <HAL_DMA_Abort+0x58a>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a4a      	ldr	r2, [pc, #296]	@ (80021c4 <HAL_DMA_Abort+0x5e8>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d063      	beq.n	8002166 <HAL_DMA_Abort+0x58a>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a49      	ldr	r2, [pc, #292]	@ (80021c8 <HAL_DMA_Abort+0x5ec>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d05e      	beq.n	8002166 <HAL_DMA_Abort+0x58a>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a47      	ldr	r2, [pc, #284]	@ (80021cc <HAL_DMA_Abort+0x5f0>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d059      	beq.n	8002166 <HAL_DMA_Abort+0x58a>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a46      	ldr	r2, [pc, #280]	@ (80021d0 <HAL_DMA_Abort+0x5f4>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d054      	beq.n	8002166 <HAL_DMA_Abort+0x58a>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a44      	ldr	r2, [pc, #272]	@ (80021d4 <HAL_DMA_Abort+0x5f8>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d04f      	beq.n	8002166 <HAL_DMA_Abort+0x58a>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a43      	ldr	r2, [pc, #268]	@ (80021d8 <HAL_DMA_Abort+0x5fc>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d04a      	beq.n	8002166 <HAL_DMA_Abort+0x58a>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a41      	ldr	r2, [pc, #260]	@ (80021dc <HAL_DMA_Abort+0x600>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d045      	beq.n	8002166 <HAL_DMA_Abort+0x58a>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a40      	ldr	r2, [pc, #256]	@ (80021e0 <HAL_DMA_Abort+0x604>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d040      	beq.n	8002166 <HAL_DMA_Abort+0x58a>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a3e      	ldr	r2, [pc, #248]	@ (80021e4 <HAL_DMA_Abort+0x608>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d03b      	beq.n	8002166 <HAL_DMA_Abort+0x58a>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a3d      	ldr	r2, [pc, #244]	@ (80021e8 <HAL_DMA_Abort+0x60c>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d036      	beq.n	8002166 <HAL_DMA_Abort+0x58a>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a3b      	ldr	r2, [pc, #236]	@ (80021ec <HAL_DMA_Abort+0x610>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d031      	beq.n	8002166 <HAL_DMA_Abort+0x58a>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a3a      	ldr	r2, [pc, #232]	@ (80021f0 <HAL_DMA_Abort+0x614>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d02c      	beq.n	8002166 <HAL_DMA_Abort+0x58a>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a38      	ldr	r2, [pc, #224]	@ (80021f4 <HAL_DMA_Abort+0x618>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d027      	beq.n	8002166 <HAL_DMA_Abort+0x58a>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a37      	ldr	r2, [pc, #220]	@ (80021f8 <HAL_DMA_Abort+0x61c>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d022      	beq.n	8002166 <HAL_DMA_Abort+0x58a>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a35      	ldr	r2, [pc, #212]	@ (80021fc <HAL_DMA_Abort+0x620>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d01d      	beq.n	8002166 <HAL_DMA_Abort+0x58a>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a34      	ldr	r2, [pc, #208]	@ (8002200 <HAL_DMA_Abort+0x624>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d018      	beq.n	8002166 <HAL_DMA_Abort+0x58a>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a32      	ldr	r2, [pc, #200]	@ (8002204 <HAL_DMA_Abort+0x628>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d013      	beq.n	8002166 <HAL_DMA_Abort+0x58a>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a31      	ldr	r2, [pc, #196]	@ (8002208 <HAL_DMA_Abort+0x62c>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d00e      	beq.n	8002166 <HAL_DMA_Abort+0x58a>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a2f      	ldr	r2, [pc, #188]	@ (800220c <HAL_DMA_Abort+0x630>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d009      	beq.n	8002166 <HAL_DMA_Abort+0x58a>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a2e      	ldr	r2, [pc, #184]	@ (8002210 <HAL_DMA_Abort+0x634>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d004      	beq.n	8002166 <HAL_DMA_Abort+0x58a>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a2c      	ldr	r2, [pc, #176]	@ (8002214 <HAL_DMA_Abort+0x638>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d101      	bne.n	800216a <HAL_DMA_Abort+0x58e>
 8002166:	2301      	movs	r3, #1
 8002168:	e000      	b.n	800216c <HAL_DMA_Abort+0x590>
 800216a:	2300      	movs	r3, #0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d015      	beq.n	800219c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002178:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800217e:	2b00      	cmp	r3, #0
 8002180:	d00c      	beq.n	800219c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800218c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002190:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002196:	687a      	ldr	r2, [r7, #4]
 8002198:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800219a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2201      	movs	r2, #1
 80021a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80021ac:	2300      	movs	r3, #0
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3718      	adds	r7, #24
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	40020010 	.word	0x40020010
 80021bc:	40020028 	.word	0x40020028
 80021c0:	40020040 	.word	0x40020040
 80021c4:	40020058 	.word	0x40020058
 80021c8:	40020070 	.word	0x40020070
 80021cc:	40020088 	.word	0x40020088
 80021d0:	400200a0 	.word	0x400200a0
 80021d4:	400200b8 	.word	0x400200b8
 80021d8:	40020410 	.word	0x40020410
 80021dc:	40020428 	.word	0x40020428
 80021e0:	40020440 	.word	0x40020440
 80021e4:	40020458 	.word	0x40020458
 80021e8:	40020470 	.word	0x40020470
 80021ec:	40020488 	.word	0x40020488
 80021f0:	400204a0 	.word	0x400204a0
 80021f4:	400204b8 	.word	0x400204b8
 80021f8:	58025408 	.word	0x58025408
 80021fc:	5802541c 	.word	0x5802541c
 8002200:	58025430 	.word	0x58025430
 8002204:	58025444 	.word	0x58025444
 8002208:	58025458 	.word	0x58025458
 800220c:	5802546c 	.word	0x5802546c
 8002210:	58025480 	.word	0x58025480
 8002214:	58025494 	.word	0x58025494

08002218 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d101      	bne.n	800222a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e237      	b.n	800269a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002230:	b2db      	uxtb	r3, r3
 8002232:	2b02      	cmp	r3, #2
 8002234:	d004      	beq.n	8002240 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2280      	movs	r2, #128	@ 0x80
 800223a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e22c      	b.n	800269a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a5c      	ldr	r2, [pc, #368]	@ (80023b8 <HAL_DMA_Abort_IT+0x1a0>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d04a      	beq.n	80022e0 <HAL_DMA_Abort_IT+0xc8>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a5b      	ldr	r2, [pc, #364]	@ (80023bc <HAL_DMA_Abort_IT+0x1a4>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d045      	beq.n	80022e0 <HAL_DMA_Abort_IT+0xc8>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a59      	ldr	r2, [pc, #356]	@ (80023c0 <HAL_DMA_Abort_IT+0x1a8>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d040      	beq.n	80022e0 <HAL_DMA_Abort_IT+0xc8>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a58      	ldr	r2, [pc, #352]	@ (80023c4 <HAL_DMA_Abort_IT+0x1ac>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d03b      	beq.n	80022e0 <HAL_DMA_Abort_IT+0xc8>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a56      	ldr	r2, [pc, #344]	@ (80023c8 <HAL_DMA_Abort_IT+0x1b0>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d036      	beq.n	80022e0 <HAL_DMA_Abort_IT+0xc8>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a55      	ldr	r2, [pc, #340]	@ (80023cc <HAL_DMA_Abort_IT+0x1b4>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d031      	beq.n	80022e0 <HAL_DMA_Abort_IT+0xc8>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a53      	ldr	r2, [pc, #332]	@ (80023d0 <HAL_DMA_Abort_IT+0x1b8>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d02c      	beq.n	80022e0 <HAL_DMA_Abort_IT+0xc8>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a52      	ldr	r2, [pc, #328]	@ (80023d4 <HAL_DMA_Abort_IT+0x1bc>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d027      	beq.n	80022e0 <HAL_DMA_Abort_IT+0xc8>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a50      	ldr	r2, [pc, #320]	@ (80023d8 <HAL_DMA_Abort_IT+0x1c0>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d022      	beq.n	80022e0 <HAL_DMA_Abort_IT+0xc8>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a4f      	ldr	r2, [pc, #316]	@ (80023dc <HAL_DMA_Abort_IT+0x1c4>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d01d      	beq.n	80022e0 <HAL_DMA_Abort_IT+0xc8>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a4d      	ldr	r2, [pc, #308]	@ (80023e0 <HAL_DMA_Abort_IT+0x1c8>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d018      	beq.n	80022e0 <HAL_DMA_Abort_IT+0xc8>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a4c      	ldr	r2, [pc, #304]	@ (80023e4 <HAL_DMA_Abort_IT+0x1cc>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d013      	beq.n	80022e0 <HAL_DMA_Abort_IT+0xc8>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a4a      	ldr	r2, [pc, #296]	@ (80023e8 <HAL_DMA_Abort_IT+0x1d0>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d00e      	beq.n	80022e0 <HAL_DMA_Abort_IT+0xc8>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a49      	ldr	r2, [pc, #292]	@ (80023ec <HAL_DMA_Abort_IT+0x1d4>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d009      	beq.n	80022e0 <HAL_DMA_Abort_IT+0xc8>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a47      	ldr	r2, [pc, #284]	@ (80023f0 <HAL_DMA_Abort_IT+0x1d8>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d004      	beq.n	80022e0 <HAL_DMA_Abort_IT+0xc8>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a46      	ldr	r2, [pc, #280]	@ (80023f4 <HAL_DMA_Abort_IT+0x1dc>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d101      	bne.n	80022e4 <HAL_DMA_Abort_IT+0xcc>
 80022e0:	2301      	movs	r3, #1
 80022e2:	e000      	b.n	80022e6 <HAL_DMA_Abort_IT+0xce>
 80022e4:	2300      	movs	r3, #0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	f000 8086 	beq.w	80023f8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2204      	movs	r2, #4
 80022f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a2f      	ldr	r2, [pc, #188]	@ (80023b8 <HAL_DMA_Abort_IT+0x1a0>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d04a      	beq.n	8002394 <HAL_DMA_Abort_IT+0x17c>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a2e      	ldr	r2, [pc, #184]	@ (80023bc <HAL_DMA_Abort_IT+0x1a4>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d045      	beq.n	8002394 <HAL_DMA_Abort_IT+0x17c>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a2c      	ldr	r2, [pc, #176]	@ (80023c0 <HAL_DMA_Abort_IT+0x1a8>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d040      	beq.n	8002394 <HAL_DMA_Abort_IT+0x17c>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a2b      	ldr	r2, [pc, #172]	@ (80023c4 <HAL_DMA_Abort_IT+0x1ac>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d03b      	beq.n	8002394 <HAL_DMA_Abort_IT+0x17c>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a29      	ldr	r2, [pc, #164]	@ (80023c8 <HAL_DMA_Abort_IT+0x1b0>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d036      	beq.n	8002394 <HAL_DMA_Abort_IT+0x17c>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a28      	ldr	r2, [pc, #160]	@ (80023cc <HAL_DMA_Abort_IT+0x1b4>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d031      	beq.n	8002394 <HAL_DMA_Abort_IT+0x17c>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a26      	ldr	r2, [pc, #152]	@ (80023d0 <HAL_DMA_Abort_IT+0x1b8>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d02c      	beq.n	8002394 <HAL_DMA_Abort_IT+0x17c>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a25      	ldr	r2, [pc, #148]	@ (80023d4 <HAL_DMA_Abort_IT+0x1bc>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d027      	beq.n	8002394 <HAL_DMA_Abort_IT+0x17c>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a23      	ldr	r2, [pc, #140]	@ (80023d8 <HAL_DMA_Abort_IT+0x1c0>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d022      	beq.n	8002394 <HAL_DMA_Abort_IT+0x17c>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a22      	ldr	r2, [pc, #136]	@ (80023dc <HAL_DMA_Abort_IT+0x1c4>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d01d      	beq.n	8002394 <HAL_DMA_Abort_IT+0x17c>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a20      	ldr	r2, [pc, #128]	@ (80023e0 <HAL_DMA_Abort_IT+0x1c8>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d018      	beq.n	8002394 <HAL_DMA_Abort_IT+0x17c>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a1f      	ldr	r2, [pc, #124]	@ (80023e4 <HAL_DMA_Abort_IT+0x1cc>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d013      	beq.n	8002394 <HAL_DMA_Abort_IT+0x17c>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a1d      	ldr	r2, [pc, #116]	@ (80023e8 <HAL_DMA_Abort_IT+0x1d0>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d00e      	beq.n	8002394 <HAL_DMA_Abort_IT+0x17c>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a1c      	ldr	r2, [pc, #112]	@ (80023ec <HAL_DMA_Abort_IT+0x1d4>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d009      	beq.n	8002394 <HAL_DMA_Abort_IT+0x17c>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a1a      	ldr	r2, [pc, #104]	@ (80023f0 <HAL_DMA_Abort_IT+0x1d8>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d004      	beq.n	8002394 <HAL_DMA_Abort_IT+0x17c>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a19      	ldr	r2, [pc, #100]	@ (80023f4 <HAL_DMA_Abort_IT+0x1dc>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d108      	bne.n	80023a6 <HAL_DMA_Abort_IT+0x18e>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f022 0201 	bic.w	r2, r2, #1
 80023a2:	601a      	str	r2, [r3, #0]
 80023a4:	e178      	b.n	8002698 <HAL_DMA_Abort_IT+0x480>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f022 0201 	bic.w	r2, r2, #1
 80023b4:	601a      	str	r2, [r3, #0]
 80023b6:	e16f      	b.n	8002698 <HAL_DMA_Abort_IT+0x480>
 80023b8:	40020010 	.word	0x40020010
 80023bc:	40020028 	.word	0x40020028
 80023c0:	40020040 	.word	0x40020040
 80023c4:	40020058 	.word	0x40020058
 80023c8:	40020070 	.word	0x40020070
 80023cc:	40020088 	.word	0x40020088
 80023d0:	400200a0 	.word	0x400200a0
 80023d4:	400200b8 	.word	0x400200b8
 80023d8:	40020410 	.word	0x40020410
 80023dc:	40020428 	.word	0x40020428
 80023e0:	40020440 	.word	0x40020440
 80023e4:	40020458 	.word	0x40020458
 80023e8:	40020470 	.word	0x40020470
 80023ec:	40020488 	.word	0x40020488
 80023f0:	400204a0 	.word	0x400204a0
 80023f4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f022 020e 	bic.w	r2, r2, #14
 8002406:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a6c      	ldr	r2, [pc, #432]	@ (80025c0 <HAL_DMA_Abort_IT+0x3a8>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d04a      	beq.n	80024a8 <HAL_DMA_Abort_IT+0x290>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a6b      	ldr	r2, [pc, #428]	@ (80025c4 <HAL_DMA_Abort_IT+0x3ac>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d045      	beq.n	80024a8 <HAL_DMA_Abort_IT+0x290>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a69      	ldr	r2, [pc, #420]	@ (80025c8 <HAL_DMA_Abort_IT+0x3b0>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d040      	beq.n	80024a8 <HAL_DMA_Abort_IT+0x290>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a68      	ldr	r2, [pc, #416]	@ (80025cc <HAL_DMA_Abort_IT+0x3b4>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d03b      	beq.n	80024a8 <HAL_DMA_Abort_IT+0x290>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a66      	ldr	r2, [pc, #408]	@ (80025d0 <HAL_DMA_Abort_IT+0x3b8>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d036      	beq.n	80024a8 <HAL_DMA_Abort_IT+0x290>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a65      	ldr	r2, [pc, #404]	@ (80025d4 <HAL_DMA_Abort_IT+0x3bc>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d031      	beq.n	80024a8 <HAL_DMA_Abort_IT+0x290>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a63      	ldr	r2, [pc, #396]	@ (80025d8 <HAL_DMA_Abort_IT+0x3c0>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d02c      	beq.n	80024a8 <HAL_DMA_Abort_IT+0x290>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a62      	ldr	r2, [pc, #392]	@ (80025dc <HAL_DMA_Abort_IT+0x3c4>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d027      	beq.n	80024a8 <HAL_DMA_Abort_IT+0x290>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a60      	ldr	r2, [pc, #384]	@ (80025e0 <HAL_DMA_Abort_IT+0x3c8>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d022      	beq.n	80024a8 <HAL_DMA_Abort_IT+0x290>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a5f      	ldr	r2, [pc, #380]	@ (80025e4 <HAL_DMA_Abort_IT+0x3cc>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d01d      	beq.n	80024a8 <HAL_DMA_Abort_IT+0x290>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a5d      	ldr	r2, [pc, #372]	@ (80025e8 <HAL_DMA_Abort_IT+0x3d0>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d018      	beq.n	80024a8 <HAL_DMA_Abort_IT+0x290>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a5c      	ldr	r2, [pc, #368]	@ (80025ec <HAL_DMA_Abort_IT+0x3d4>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d013      	beq.n	80024a8 <HAL_DMA_Abort_IT+0x290>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a5a      	ldr	r2, [pc, #360]	@ (80025f0 <HAL_DMA_Abort_IT+0x3d8>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d00e      	beq.n	80024a8 <HAL_DMA_Abort_IT+0x290>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a59      	ldr	r2, [pc, #356]	@ (80025f4 <HAL_DMA_Abort_IT+0x3dc>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d009      	beq.n	80024a8 <HAL_DMA_Abort_IT+0x290>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a57      	ldr	r2, [pc, #348]	@ (80025f8 <HAL_DMA_Abort_IT+0x3e0>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d004      	beq.n	80024a8 <HAL_DMA_Abort_IT+0x290>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a56      	ldr	r2, [pc, #344]	@ (80025fc <HAL_DMA_Abort_IT+0x3e4>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d108      	bne.n	80024ba <HAL_DMA_Abort_IT+0x2a2>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f022 0201 	bic.w	r2, r2, #1
 80024b6:	601a      	str	r2, [r3, #0]
 80024b8:	e007      	b.n	80024ca <HAL_DMA_Abort_IT+0x2b2>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f022 0201 	bic.w	r2, r2, #1
 80024c8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a3c      	ldr	r2, [pc, #240]	@ (80025c0 <HAL_DMA_Abort_IT+0x3a8>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d072      	beq.n	80025ba <HAL_DMA_Abort_IT+0x3a2>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a3a      	ldr	r2, [pc, #232]	@ (80025c4 <HAL_DMA_Abort_IT+0x3ac>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d06d      	beq.n	80025ba <HAL_DMA_Abort_IT+0x3a2>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a39      	ldr	r2, [pc, #228]	@ (80025c8 <HAL_DMA_Abort_IT+0x3b0>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d068      	beq.n	80025ba <HAL_DMA_Abort_IT+0x3a2>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a37      	ldr	r2, [pc, #220]	@ (80025cc <HAL_DMA_Abort_IT+0x3b4>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d063      	beq.n	80025ba <HAL_DMA_Abort_IT+0x3a2>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a36      	ldr	r2, [pc, #216]	@ (80025d0 <HAL_DMA_Abort_IT+0x3b8>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d05e      	beq.n	80025ba <HAL_DMA_Abort_IT+0x3a2>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a34      	ldr	r2, [pc, #208]	@ (80025d4 <HAL_DMA_Abort_IT+0x3bc>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d059      	beq.n	80025ba <HAL_DMA_Abort_IT+0x3a2>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a33      	ldr	r2, [pc, #204]	@ (80025d8 <HAL_DMA_Abort_IT+0x3c0>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d054      	beq.n	80025ba <HAL_DMA_Abort_IT+0x3a2>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a31      	ldr	r2, [pc, #196]	@ (80025dc <HAL_DMA_Abort_IT+0x3c4>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d04f      	beq.n	80025ba <HAL_DMA_Abort_IT+0x3a2>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a30      	ldr	r2, [pc, #192]	@ (80025e0 <HAL_DMA_Abort_IT+0x3c8>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d04a      	beq.n	80025ba <HAL_DMA_Abort_IT+0x3a2>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a2e      	ldr	r2, [pc, #184]	@ (80025e4 <HAL_DMA_Abort_IT+0x3cc>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d045      	beq.n	80025ba <HAL_DMA_Abort_IT+0x3a2>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a2d      	ldr	r2, [pc, #180]	@ (80025e8 <HAL_DMA_Abort_IT+0x3d0>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d040      	beq.n	80025ba <HAL_DMA_Abort_IT+0x3a2>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a2b      	ldr	r2, [pc, #172]	@ (80025ec <HAL_DMA_Abort_IT+0x3d4>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d03b      	beq.n	80025ba <HAL_DMA_Abort_IT+0x3a2>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a2a      	ldr	r2, [pc, #168]	@ (80025f0 <HAL_DMA_Abort_IT+0x3d8>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d036      	beq.n	80025ba <HAL_DMA_Abort_IT+0x3a2>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a28      	ldr	r2, [pc, #160]	@ (80025f4 <HAL_DMA_Abort_IT+0x3dc>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d031      	beq.n	80025ba <HAL_DMA_Abort_IT+0x3a2>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a27      	ldr	r2, [pc, #156]	@ (80025f8 <HAL_DMA_Abort_IT+0x3e0>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d02c      	beq.n	80025ba <HAL_DMA_Abort_IT+0x3a2>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a25      	ldr	r2, [pc, #148]	@ (80025fc <HAL_DMA_Abort_IT+0x3e4>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d027      	beq.n	80025ba <HAL_DMA_Abort_IT+0x3a2>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a24      	ldr	r2, [pc, #144]	@ (8002600 <HAL_DMA_Abort_IT+0x3e8>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d022      	beq.n	80025ba <HAL_DMA_Abort_IT+0x3a2>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a22      	ldr	r2, [pc, #136]	@ (8002604 <HAL_DMA_Abort_IT+0x3ec>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d01d      	beq.n	80025ba <HAL_DMA_Abort_IT+0x3a2>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a21      	ldr	r2, [pc, #132]	@ (8002608 <HAL_DMA_Abort_IT+0x3f0>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d018      	beq.n	80025ba <HAL_DMA_Abort_IT+0x3a2>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a1f      	ldr	r2, [pc, #124]	@ (800260c <HAL_DMA_Abort_IT+0x3f4>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d013      	beq.n	80025ba <HAL_DMA_Abort_IT+0x3a2>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a1e      	ldr	r2, [pc, #120]	@ (8002610 <HAL_DMA_Abort_IT+0x3f8>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d00e      	beq.n	80025ba <HAL_DMA_Abort_IT+0x3a2>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a1c      	ldr	r2, [pc, #112]	@ (8002614 <HAL_DMA_Abort_IT+0x3fc>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d009      	beq.n	80025ba <HAL_DMA_Abort_IT+0x3a2>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4a1b      	ldr	r2, [pc, #108]	@ (8002618 <HAL_DMA_Abort_IT+0x400>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d004      	beq.n	80025ba <HAL_DMA_Abort_IT+0x3a2>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a19      	ldr	r2, [pc, #100]	@ (800261c <HAL_DMA_Abort_IT+0x404>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d132      	bne.n	8002620 <HAL_DMA_Abort_IT+0x408>
 80025ba:	2301      	movs	r3, #1
 80025bc:	e031      	b.n	8002622 <HAL_DMA_Abort_IT+0x40a>
 80025be:	bf00      	nop
 80025c0:	40020010 	.word	0x40020010
 80025c4:	40020028 	.word	0x40020028
 80025c8:	40020040 	.word	0x40020040
 80025cc:	40020058 	.word	0x40020058
 80025d0:	40020070 	.word	0x40020070
 80025d4:	40020088 	.word	0x40020088
 80025d8:	400200a0 	.word	0x400200a0
 80025dc:	400200b8 	.word	0x400200b8
 80025e0:	40020410 	.word	0x40020410
 80025e4:	40020428 	.word	0x40020428
 80025e8:	40020440 	.word	0x40020440
 80025ec:	40020458 	.word	0x40020458
 80025f0:	40020470 	.word	0x40020470
 80025f4:	40020488 	.word	0x40020488
 80025f8:	400204a0 	.word	0x400204a0
 80025fc:	400204b8 	.word	0x400204b8
 8002600:	58025408 	.word	0x58025408
 8002604:	5802541c 	.word	0x5802541c
 8002608:	58025430 	.word	0x58025430
 800260c:	58025444 	.word	0x58025444
 8002610:	58025458 	.word	0x58025458
 8002614:	5802546c 	.word	0x5802546c
 8002618:	58025480 	.word	0x58025480
 800261c:	58025494 	.word	0x58025494
 8002620:	2300      	movs	r3, #0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d028      	beq.n	8002678 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002630:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002634:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800263a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002640:	f003 031f 	and.w	r3, r3, #31
 8002644:	2201      	movs	r2, #1
 8002646:	409a      	lsls	r2, r3
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002650:	687a      	ldr	r2, [r7, #4]
 8002652:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002654:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800265a:	2b00      	cmp	r3, #0
 800265c:	d00c      	beq.n	8002678 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002668:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800266c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002676:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2201      	movs	r2, #1
 800267c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2200      	movs	r2, #0
 8002684:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800268c:	2b00      	cmp	r3, #0
 800268e:	d003      	beq.n	8002698 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002694:	6878      	ldr	r0, [r7, #4]
 8002696:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002698:	2300      	movs	r3, #0
}
 800269a:	4618      	mov	r0, r3
 800269c:	3710      	adds	r7, #16
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop

080026a4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b098      	sub	sp, #96	@ 0x60
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80026ac:	4a84      	ldr	r2, [pc, #528]	@ (80028c0 <HAL_FDCAN_Init+0x21c>)
 80026ae:	f107 030c 	add.w	r3, r7, #12
 80026b2:	4611      	mov	r1, r2
 80026b4:	224c      	movs	r2, #76	@ 0x4c
 80026b6:	4618      	mov	r0, r3
 80026b8:	f006 faff 	bl	8008cba <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d101      	bne.n	80026c6 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	e1c6      	b.n	8002a54 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a7e      	ldr	r2, [pc, #504]	@ (80028c4 <HAL_FDCAN_Init+0x220>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d106      	bne.n	80026de <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80026d8:	461a      	mov	r2, r3
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d106      	bne.n	80026f8 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2200      	movs	r2, #0
 80026ee:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f7fe fda6 	bl	8001244 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	699a      	ldr	r2, [r3, #24]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f022 0210 	bic.w	r2, r2, #16
 8002706:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002708:	f7ff f91c 	bl	8001944 <HAL_GetTick>
 800270c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800270e:	e014      	b.n	800273a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002710:	f7ff f918 	bl	8001944 <HAL_GetTick>
 8002714:	4602      	mov	r2, r0
 8002716:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002718:	1ad3      	subs	r3, r2, r3
 800271a:	2b0a      	cmp	r3, #10
 800271c:	d90d      	bls.n	800273a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002724:	f043 0201 	orr.w	r2, r3, #1
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2203      	movs	r2, #3
 8002732:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e18c      	b.n	8002a54 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	699b      	ldr	r3, [r3, #24]
 8002740:	f003 0308 	and.w	r3, r3, #8
 8002744:	2b08      	cmp	r3, #8
 8002746:	d0e3      	beq.n	8002710 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	699a      	ldr	r2, [r3, #24]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f042 0201 	orr.w	r2, r2, #1
 8002756:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002758:	f7ff f8f4 	bl	8001944 <HAL_GetTick>
 800275c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800275e:	e014      	b.n	800278a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002760:	f7ff f8f0 	bl	8001944 <HAL_GetTick>
 8002764:	4602      	mov	r2, r0
 8002766:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	2b0a      	cmp	r3, #10
 800276c:	d90d      	bls.n	800278a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002774:	f043 0201 	orr.w	r2, r3, #1
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2203      	movs	r2, #3
 8002782:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e164      	b.n	8002a54 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	699b      	ldr	r3, [r3, #24]
 8002790:	f003 0301 	and.w	r3, r3, #1
 8002794:	2b00      	cmp	r3, #0
 8002796:	d0e3      	beq.n	8002760 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	699a      	ldr	r2, [r3, #24]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f042 0202 	orr.w	r2, r2, #2
 80027a6:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	7c1b      	ldrb	r3, [r3, #16]
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d108      	bne.n	80027c2 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	699a      	ldr	r2, [r3, #24]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80027be:	619a      	str	r2, [r3, #24]
 80027c0:	e007      	b.n	80027d2 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	699a      	ldr	r2, [r3, #24]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80027d0:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	7c5b      	ldrb	r3, [r3, #17]
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d108      	bne.n	80027ec <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	699a      	ldr	r2, [r3, #24]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80027e8:	619a      	str	r2, [r3, #24]
 80027ea:	e007      	b.n	80027fc <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	699a      	ldr	r2, [r3, #24]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80027fa:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	7c9b      	ldrb	r3, [r3, #18]
 8002800:	2b01      	cmp	r3, #1
 8002802:	d108      	bne.n	8002816 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	699a      	ldr	r2, [r3, #24]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002812:	619a      	str	r2, [r3, #24]
 8002814:	e007      	b.n	8002826 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	699a      	ldr	r2, [r3, #24]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002824:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	699b      	ldr	r3, [r3, #24]
 800282c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	689a      	ldr	r2, [r3, #8]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	430a      	orrs	r2, r1
 800283a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	699a      	ldr	r2, [r3, #24]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800284a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	691a      	ldr	r2, [r3, #16]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f022 0210 	bic.w	r2, r2, #16
 800285a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	2b01      	cmp	r3, #1
 8002862:	d108      	bne.n	8002876 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	699a      	ldr	r2, [r3, #24]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f042 0204 	orr.w	r2, r2, #4
 8002872:	619a      	str	r2, [r3, #24]
 8002874:	e030      	b.n	80028d8 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	68db      	ldr	r3, [r3, #12]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d02c      	beq.n	80028d8 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	68db      	ldr	r3, [r3, #12]
 8002882:	2b02      	cmp	r3, #2
 8002884:	d020      	beq.n	80028c8 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	699a      	ldr	r2, [r3, #24]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002894:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	691a      	ldr	r2, [r3, #16]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f042 0210 	orr.w	r2, r2, #16
 80028a4:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	68db      	ldr	r3, [r3, #12]
 80028aa:	2b03      	cmp	r3, #3
 80028ac:	d114      	bne.n	80028d8 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	699a      	ldr	r2, [r3, #24]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f042 0220 	orr.w	r2, r2, #32
 80028bc:	619a      	str	r2, [r3, #24]
 80028be:	e00b      	b.n	80028d8 <HAL_FDCAN_Init+0x234>
 80028c0:	08009938 	.word	0x08009938
 80028c4:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	699a      	ldr	r2, [r3, #24]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f042 0220 	orr.w	r2, r2, #32
 80028d6:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	699b      	ldr	r3, [r3, #24]
 80028dc:	3b01      	subs	r3, #1
 80028de:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	69db      	ldr	r3, [r3, #28]
 80028e4:	3b01      	subs	r3, #1
 80028e6:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80028e8:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a1b      	ldr	r3, [r3, #32]
 80028ee:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80028f0:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	695b      	ldr	r3, [r3, #20]
 80028f8:	3b01      	subs	r3, #1
 80028fa:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002900:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002902:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800290c:	d115      	bne.n	800293a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002912:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002918:	3b01      	subs	r3, #1
 800291a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800291c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002922:	3b01      	subs	r3, #1
 8002924:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002926:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800292e:	3b01      	subs	r3, #1
 8002930:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002936:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002938:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800293e:	2b00      	cmp	r3, #0
 8002940:	d00a      	beq.n	8002958 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	430a      	orrs	r2, r1
 8002954:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002960:	4413      	add	r3, r2
 8002962:	2b00      	cmp	r3, #0
 8002964:	d011      	beq.n	800298a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800296e:	f023 0107 	bic.w	r1, r3, #7
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	3360      	adds	r3, #96	@ 0x60
 800297a:	443b      	add	r3, r7
 800297c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	430a      	orrs	r2, r1
 8002986:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800298e:	2b00      	cmp	r3, #0
 8002990:	d011      	beq.n	80029b6 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800299a:	f023 0107 	bic.w	r1, r3, #7
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	3360      	adds	r3, #96	@ 0x60
 80029a6:	443b      	add	r3, r7
 80029a8:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	430a      	orrs	r2, r1
 80029b2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d012      	beq.n	80029e4 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80029c6:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	3360      	adds	r3, #96	@ 0x60
 80029d2:	443b      	add	r3, r7
 80029d4:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80029d8:	011a      	lsls	r2, r3, #4
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	430a      	orrs	r2, r1
 80029e0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d012      	beq.n	8002a12 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80029f4:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029fc:	009b      	lsls	r3, r3, #2
 80029fe:	3360      	adds	r3, #96	@ 0x60
 8002a00:	443b      	add	r3, r7
 8002a02:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002a06:	021a      	lsls	r2, r3, #8
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	430a      	orrs	r2, r1
 8002a0e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a11      	ldr	r2, [pc, #68]	@ (8002a5c <HAL_FDCAN_Init+0x3b8>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d107      	bne.n	8002a2c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	689a      	ldr	r2, [r3, #8]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	f022 0203 	bic.w	r2, r2, #3
 8002a2a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2200      	movs	r2, #0
 8002a38:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2201      	movs	r2, #1
 8002a40:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	f000 fabf 	bl	8002fc8 <FDCAN_CalcultateRamBlockAddresses>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8002a50:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3760      	adds	r7, #96	@ 0x60
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	4000a000 	.word	0x4000a000

08002a60 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b087      	sub	sp, #28
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
 8002a68:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002a70:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002a72:	7bfb      	ldrb	r3, [r7, #15]
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d002      	beq.n	8002a7e <HAL_FDCAN_ConfigFilter+0x1e>
 8002a78:	7bfb      	ldrb	r3, [r7, #15]
 8002a7a:	2b02      	cmp	r3, #2
 8002a7c:	d157      	bne.n	8002b2e <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d12b      	bne.n	8002ade <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	68db      	ldr	r3, [r3, #12]
 8002a8a:	2b07      	cmp	r3, #7
 8002a8c:	d10d      	bne.n	8002aaa <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	691b      	ldr	r3, [r3, #16]
 8002a92:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	69db      	ldr	r3, [r3, #28]
 8002a98:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8002a9a:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8002aa0:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8002aa2:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8002aa6:	617b      	str	r3, [r7, #20]
 8002aa8:	e00e      	b.n	8002ac8 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002ab6:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	691b      	ldr	r3, [r3, #16]
 8002abc:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8002abe:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	4413      	add	r3, r2
 8002ad4:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	697a      	ldr	r2, [r7, #20]
 8002ada:	601a      	str	r2, [r3, #0]
 8002adc:	e025      	b.n	8002b2a <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	68db      	ldr	r3, [r3, #12]
 8002ae2:	075a      	lsls	r2, r3, #29
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	691b      	ldr	r3, [r3, #16]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	2b07      	cmp	r3, #7
 8002af2:	d103      	bne.n	8002afc <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	699b      	ldr	r3, [r3, #24]
 8002af8:	613b      	str	r3, [r7, #16]
 8002afa:	e006      	b.n	8002b0a <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	079a      	lsls	r2, r3, #30
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	695b      	ldr	r3, [r3, #20]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	00db      	lsls	r3, r3, #3
 8002b14:	4413      	add	r3, r2
 8002b16:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	697a      	ldr	r2, [r7, #20]
 8002b1c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	3304      	adds	r3, #4
 8002b22:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	693a      	ldr	r2, [r7, #16]
 8002b28:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	e008      	b.n	8002b40 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002b34:	f043 0202 	orr.w	r2, r3, #2
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
  }
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	371c      	adds	r7, #28
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr

08002b4c <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b085      	sub	sp, #20
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	60f8      	str	r0, [r7, #12]
 8002b54:	60b9      	str	r1, [r7, #8]
 8002b56:	607a      	str	r2, [r7, #4]
 8002b58:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d110      	bne.n	8002b88 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8002b6e:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8002b74:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8002b7c:	69ba      	ldr	r2, [r7, #24]
 8002b7e:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8002b80:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8002b84:	2300      	movs	r3, #0
 8002b86:	e008      	b.n	8002b9a <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002b8e:	f043 0204 	orr.w	r2, r3, #4
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
  }
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3714      	adds	r7, #20
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr

08002ba6 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8002ba6:	b480      	push	{r7}
 8002ba8:	b083      	sub	sp, #12
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	d111      	bne.n	8002bde <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2202      	movs	r2, #2
 8002bbe:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	699a      	ldr	r2, [r3, #24]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f022 0201 	bic.w	r2, r2, #1
 8002bd0:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	e008      	b.n	8002bf0 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002be4:	f043 0204 	orr.w	r2, r3, #4
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
  }
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	370c      	adds	r7, #12
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr

08002bfc <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b08b      	sub	sp, #44	@ 0x2c
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	60f8      	str	r0, [r7, #12]
 8002c04:	60b9      	str	r1, [r7, #8]
 8002c06:	607a      	str	r2, [r7, #4]
 8002c08:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002c14:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8002c16:	7efb      	ldrb	r3, [r7, #27]
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	f040 8149 	bne.w	8002eb0 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	2b40      	cmp	r3, #64	@ 0x40
 8002c22:	d14c      	bne.n	8002cbe <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002c2c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d109      	bne.n	8002c48 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c3a:	f043 0220 	orr.w	r2, r3, #32
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	e13c      	b.n	8002ec2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002c50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d109      	bne.n	8002c6c <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c5e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e12a      	b.n	8002ec2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002c74:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c7c:	d10a      	bne.n	8002c94 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002c86:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002c8a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002c8e:	d101      	bne.n	8002c94 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8002c90:	2301      	movs	r3, #1
 8002c92:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002c9c:	0a1b      	lsrs	r3, r3, #8
 8002c9e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ca2:	69fa      	ldr	r2, [r7, #28]
 8002ca4:	4413      	add	r3, r2
 8002ca6:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cb0:	69f9      	ldr	r1, [r7, #28]
 8002cb2:	fb01 f303 	mul.w	r3, r1, r3
 8002cb6:	009b      	lsls	r3, r3, #2
 8002cb8:	4413      	add	r3, r2
 8002cba:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cbc:	e068      	b.n	8002d90 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	2b41      	cmp	r3, #65	@ 0x41
 8002cc2:	d14c      	bne.n	8002d5e <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002ccc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d109      	bne.n	8002ce8 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002cda:	f043 0220 	orr.w	r2, r3, #32
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e0ec      	b.n	8002ec2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002cf0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d109      	bne.n	8002d0c <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002cfe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e0da      	b.n	8002ec2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002d14:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d1c:	d10a      	bne.n	8002d34 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002d26:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002d2a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002d2e:	d101      	bne.n	8002d34 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8002d30:	2301      	movs	r3, #1
 8002d32:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002d3c:	0a1b      	lsrs	r3, r3, #8
 8002d3e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d42:	69fa      	ldr	r2, [r7, #28]
 8002d44:	4413      	add	r3, r2
 8002d46:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d50:	69f9      	ldr	r1, [r7, #28]
 8002d52:	fb01 f303 	mul.w	r3, r1, r3
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	4413      	add	r3, r2
 8002d5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d5c:	e018      	b.n	8002d90 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d62:	68ba      	ldr	r2, [r7, #8]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d309      	bcc.n	8002d7c <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002d6e:	f043 0220 	orr.w	r2, r3, #32
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e0a2      	b.n	8002ec2 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d84:	68b9      	ldr	r1, [r7, #8]
 8002d86:	fb01 f303 	mul.w	r3, r1, r3
 8002d8a:	009b      	lsls	r3, r3, #2
 8002d8c:	4413      	add	r3, r2
 8002d8e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8002d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d107      	bne.n	8002db4 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8002da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	0c9b      	lsrs	r3, r3, #18
 8002daa:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	601a      	str	r2, [r3, #0]
 8002db2:	e005      	b.n	8002dc0 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8002db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8002dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8002dcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8002dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dda:	3304      	adds	r3, #4
 8002ddc:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8002dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	b29a      	uxth	r2, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8002de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	0c1b      	lsrs	r3, r3, #16
 8002dee:	f003 020f 	and.w	r2, r3, #15
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8002df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8002e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8002e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	0e1b      	lsrs	r3, r3, #24
 8002e14:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8002e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	0fda      	lsrs	r2, r3, #31
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8002e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e28:	3304      	adds	r3, #4
 8002e2a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8002e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e2e:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8002e30:	2300      	movs	r3, #0
 8002e32:	623b      	str	r3, [r7, #32]
 8002e34:	e00a      	b.n	8002e4c <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8002e36:	697a      	ldr	r2, [r7, #20]
 8002e38:	6a3b      	ldr	r3, [r7, #32]
 8002e3a:	441a      	add	r2, r3
 8002e3c:	6839      	ldr	r1, [r7, #0]
 8002e3e:	6a3b      	ldr	r3, [r7, #32]
 8002e40:	440b      	add	r3, r1
 8002e42:	7812      	ldrb	r2, [r2, #0]
 8002e44:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8002e46:	6a3b      	ldr	r3, [r7, #32]
 8002e48:	3301      	adds	r3, #1
 8002e4a:	623b      	str	r3, [r7, #32]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	4a1f      	ldr	r2, [pc, #124]	@ (8002ed0 <HAL_FDCAN_GetRxMessage+0x2d4>)
 8002e52:	5cd3      	ldrb	r3, [r2, r3]
 8002e54:	461a      	mov	r2, r3
 8002e56:	6a3b      	ldr	r3, [r7, #32]
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d3ec      	bcc.n	8002e36 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	2b40      	cmp	r3, #64	@ 0x40
 8002e60:	d105      	bne.n	8002e6e <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	69fa      	ldr	r2, [r7, #28]
 8002e68:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8002e6c:	e01e      	b.n	8002eac <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	2b41      	cmp	r3, #65	@ 0x41
 8002e72:	d105      	bne.n	8002e80 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	69fa      	ldr	r2, [r7, #28]
 8002e7a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 8002e7e:	e015      	b.n	8002eac <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	2b1f      	cmp	r3, #31
 8002e84:	d808      	bhi.n	8002e98 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	2101      	movs	r1, #1
 8002e8c:	68ba      	ldr	r2, [r7, #8]
 8002e8e:	fa01 f202 	lsl.w	r2, r1, r2
 8002e92:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8002e96:	e009      	b.n	8002eac <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	f003 021f 	and.w	r2, r3, #31
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	2101      	movs	r1, #1
 8002ea4:	fa01 f202 	lsl.w	r2, r1, r2
 8002ea8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8002eac:	2300      	movs	r3, #0
 8002eae:	e008      	b.n	8002ec2 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002eb6:	f043 0208 	orr.w	r2, r3, #8
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
  }
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	372c      	adds	r7, #44	@ 0x2c
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	080099a4 	.word	0x080099a4

08002ed4 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b087      	sub	sp, #28
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	60f8      	str	r0, [r7, #12]
 8002edc:	60b9      	str	r1, [r7, #8]
 8002ede:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002ee6:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002ee8:	7dfb      	ldrb	r3, [r7, #23]
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d002      	beq.n	8002ef4 <HAL_FDCAN_ActivateNotification+0x20>
 8002eee:	7dfb      	ldrb	r3, [r7, #23]
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d155      	bne.n	8002fa0 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	4013      	ands	r3, r2
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d108      	bne.n	8002f14 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f042 0201 	orr.w	r2, r2, #1
 8002f10:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002f12:	e014      	b.n	8002f3e <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	68ba      	ldr	r2, [r7, #8]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d108      	bne.n	8002f36 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f042 0202 	orr.w	r2, r2, #2
 8002f32:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002f34:	e003      	b.n	8002f3e <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	2203      	movs	r2, #3
 8002f3c:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d009      	beq.n	8002f5c <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	687a      	ldr	r2, [r7, #4]
 8002f56:	430a      	orrs	r2, r1
 8002f58:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d009      	beq.n	8002f7a <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	430a      	orrs	r2, r1
 8002f76:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002f80:	68ba      	ldr	r2, [r7, #8]
 8002f82:	4b0f      	ldr	r3, [pc, #60]	@ (8002fc0 <HAL_FDCAN_ActivateNotification+0xec>)
 8002f84:	4013      	ands	r3, r2
 8002f86:	68fa      	ldr	r2, [r7, #12]
 8002f88:	6812      	ldr	r2, [r2, #0]
 8002f8a:	430b      	orrs	r3, r1
 8002f8c:	6553      	str	r3, [r2, #84]	@ 0x54
 8002f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8002fc4 <HAL_FDCAN_ActivateNotification+0xf0>)
 8002f90:	695a      	ldr	r2, [r3, #20]
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	0f9b      	lsrs	r3, r3, #30
 8002f96:	490b      	ldr	r1, [pc, #44]	@ (8002fc4 <HAL_FDCAN_ActivateNotification+0xf0>)
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	e008      	b.n	8002fb2 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002fa6:	f043 0202 	orr.w	r2, r3, #2
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
  }
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	371c      	adds	r7, #28
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop
 8002fc0:	3fcfffff 	.word	0x3fcfffff
 8002fc4:	4000a800 	.word	0x4000a800

08002fc8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b085      	sub	sp, #20
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fd4:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8002fde:	4ba7      	ldr	r3, [pc, #668]	@ (800327c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	68ba      	ldr	r2, [r7, #8]
 8002fe4:	0091      	lsls	r1, r2, #2
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	6812      	ldr	r2, [r2, #0]
 8002fea:	430b      	orrs	r3, r1
 8002fec:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ff8:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003000:	041a      	lsls	r2, r3, #16
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	430a      	orrs	r2, r1
 8003008:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003010:	68ba      	ldr	r2, [r7, #8]
 8003012:	4413      	add	r3, r2
 8003014:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800301e:	4b97      	ldr	r3, [pc, #604]	@ (800327c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003020:	4013      	ands	r3, r2
 8003022:	68ba      	ldr	r2, [r7, #8]
 8003024:	0091      	lsls	r1, r2, #2
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	6812      	ldr	r2, [r2, #0]
 800302a:	430b      	orrs	r3, r1
 800302c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003038:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003040:	041a      	lsls	r2, r3, #16
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	430a      	orrs	r2, r1
 8003048:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003050:	005b      	lsls	r3, r3, #1
 8003052:	68ba      	ldr	r2, [r7, #8]
 8003054:	4413      	add	r3, r2
 8003056:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8003060:	4b86      	ldr	r3, [pc, #536]	@ (800327c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003062:	4013      	ands	r3, r2
 8003064:	68ba      	ldr	r2, [r7, #8]
 8003066:	0091      	lsls	r1, r2, #2
 8003068:	687a      	ldr	r2, [r7, #4]
 800306a:	6812      	ldr	r2, [r2, #0]
 800306c:	430b      	orrs	r3, r1
 800306e:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800307a:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003082:	041a      	lsls	r2, r3, #16
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	430a      	orrs	r2, r1
 800308a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003096:	fb02 f303 	mul.w	r3, r2, r3
 800309a:	68ba      	ldr	r2, [r7, #8]
 800309c:	4413      	add	r3, r2
 800309e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80030a8:	4b74      	ldr	r3, [pc, #464]	@ (800327c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80030aa:	4013      	ands	r3, r2
 80030ac:	68ba      	ldr	r2, [r7, #8]
 80030ae:	0091      	lsls	r1, r2, #2
 80030b0:	687a      	ldr	r2, [r7, #4]
 80030b2:	6812      	ldr	r2, [r2, #0]
 80030b4:	430b      	orrs	r3, r1
 80030b6:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80030c2:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030ca:	041a      	lsls	r2, r3, #16
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	430a      	orrs	r2, r1
 80030d2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80030de:	fb02 f303 	mul.w	r3, r2, r3
 80030e2:	68ba      	ldr	r2, [r7, #8]
 80030e4:	4413      	add	r3, r2
 80030e6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 80030f0:	4b62      	ldr	r3, [pc, #392]	@ (800327c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80030f2:	4013      	ands	r3, r2
 80030f4:	68ba      	ldr	r2, [r7, #8]
 80030f6:	0091      	lsls	r1, r2, #2
 80030f8:	687a      	ldr	r2, [r7, #4]
 80030fa:	6812      	ldr	r2, [r2, #0]
 80030fc:	430b      	orrs	r3, r1
 80030fe:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003106:	687a      	ldr	r2, [r7, #4]
 8003108:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800310a:	fb02 f303 	mul.w	r3, r2, r3
 800310e:	68ba      	ldr	r2, [r7, #8]
 8003110:	4413      	add	r3, r2
 8003112:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800311c:	4b57      	ldr	r3, [pc, #348]	@ (800327c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800311e:	4013      	ands	r3, r2
 8003120:	68ba      	ldr	r2, [r7, #8]
 8003122:	0091      	lsls	r1, r2, #2
 8003124:	687a      	ldr	r2, [r7, #4]
 8003126:	6812      	ldr	r2, [r2, #0]
 8003128:	430b      	orrs	r3, r1
 800312a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003136:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800313e:	041a      	lsls	r2, r3, #16
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	430a      	orrs	r2, r1
 8003146:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800314e:	005b      	lsls	r3, r3, #1
 8003150:	68ba      	ldr	r2, [r7, #8]
 8003152:	4413      	add	r3, r2
 8003154:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800315e:	4b47      	ldr	r3, [pc, #284]	@ (800327c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003160:	4013      	ands	r3, r2
 8003162:	68ba      	ldr	r2, [r7, #8]
 8003164:	0091      	lsls	r1, r2, #2
 8003166:	687a      	ldr	r2, [r7, #4]
 8003168:	6812      	ldr	r2, [r2, #0]
 800316a:	430b      	orrs	r3, r1
 800316c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003178:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003180:	041a      	lsls	r2, r3, #16
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	430a      	orrs	r2, r1
 8003188:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003194:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800319c:	061a      	lsls	r2, r3, #24
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	430a      	orrs	r2, r1
 80031a4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031ac:	4b34      	ldr	r3, [pc, #208]	@ (8003280 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 80031ae:	4413      	add	r3, r2
 80031b0:	009a      	lsls	r2, r3, #2
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	441a      	add	r2, r3
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031ce:	00db      	lsls	r3, r3, #3
 80031d0:	441a      	add	r2, r3
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031de:	6879      	ldr	r1, [r7, #4]
 80031e0:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 80031e2:	fb01 f303 	mul.w	r3, r1, r3
 80031e6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80031e8:	441a      	add	r2, r3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031f6:	6879      	ldr	r1, [r7, #4]
 80031f8:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80031fa:	fb01 f303 	mul.w	r3, r1, r3
 80031fe:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003200:	441a      	add	r2, r3
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800320e:	6879      	ldr	r1, [r7, #4]
 8003210:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8003212:	fb01 f303 	mul.w	r3, r1, r3
 8003216:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003218:	441a      	add	r2, r3
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800322a:	00db      	lsls	r3, r3, #3
 800322c:	441a      	add	r2, r3
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800323e:	6879      	ldr	r1, [r7, #4]
 8003240:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8003242:	fb01 f303 	mul.w	r3, r1, r3
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	441a      	add	r2, r3
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800325a:	6879      	ldr	r1, [r7, #4]
 800325c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800325e:	fb01 f303 	mul.w	r3, r1, r3
 8003262:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003264:	441a      	add	r2, r3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003272:	4a04      	ldr	r2, [pc, #16]	@ (8003284 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d915      	bls.n	80032a4 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8003278:	e006      	b.n	8003288 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800327a:	bf00      	nop
 800327c:	ffff0003 	.word	0xffff0003
 8003280:	10002b00 	.word	0x10002b00
 8003284:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800328e:	f043 0220 	orr.w	r2, r3, #32
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2203      	movs	r2, #3
 800329c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e010      	b.n	80032c6 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80032a8:	60fb      	str	r3, [r7, #12]
 80032aa:	e005      	b.n	80032b8 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2200      	movs	r2, #0
 80032b0:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	3304      	adds	r3, #4
 80032b6:	60fb      	str	r3, [r7, #12]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032be:	68fa      	ldr	r2, [r7, #12]
 80032c0:	429a      	cmp	r2, r3
 80032c2:	d3f3      	bcc.n	80032ac <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80032c4:	2300      	movs	r3, #0
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3714      	adds	r7, #20
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop

080032d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b089      	sub	sp, #36	@ 0x24
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
 80032dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80032de:	2300      	movs	r3, #0
 80032e0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80032e2:	4b89      	ldr	r3, [pc, #548]	@ (8003508 <HAL_GPIO_Init+0x234>)
 80032e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80032e6:	e194      	b.n	8003612 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	2101      	movs	r1, #1
 80032ee:	69fb      	ldr	r3, [r7, #28]
 80032f0:	fa01 f303 	lsl.w	r3, r1, r3
 80032f4:	4013      	ands	r3, r2
 80032f6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	f000 8186 	beq.w	800360c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f003 0303 	and.w	r3, r3, #3
 8003308:	2b01      	cmp	r3, #1
 800330a:	d005      	beq.n	8003318 <HAL_GPIO_Init+0x44>
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f003 0303 	and.w	r3, r3, #3
 8003314:	2b02      	cmp	r3, #2
 8003316:	d130      	bne.n	800337a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	005b      	lsls	r3, r3, #1
 8003322:	2203      	movs	r2, #3
 8003324:	fa02 f303 	lsl.w	r3, r2, r3
 8003328:	43db      	mvns	r3, r3
 800332a:	69ba      	ldr	r2, [r7, #24]
 800332c:	4013      	ands	r3, r2
 800332e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	68da      	ldr	r2, [r3, #12]
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	005b      	lsls	r3, r3, #1
 8003338:	fa02 f303 	lsl.w	r3, r2, r3
 800333c:	69ba      	ldr	r2, [r7, #24]
 800333e:	4313      	orrs	r3, r2
 8003340:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	69ba      	ldr	r2, [r7, #24]
 8003346:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800334e:	2201      	movs	r2, #1
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	fa02 f303 	lsl.w	r3, r2, r3
 8003356:	43db      	mvns	r3, r3
 8003358:	69ba      	ldr	r2, [r7, #24]
 800335a:	4013      	ands	r3, r2
 800335c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	091b      	lsrs	r3, r3, #4
 8003364:	f003 0201 	and.w	r2, r3, #1
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	fa02 f303 	lsl.w	r3, r2, r3
 800336e:	69ba      	ldr	r2, [r7, #24]
 8003370:	4313      	orrs	r3, r2
 8003372:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	69ba      	ldr	r2, [r7, #24]
 8003378:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	f003 0303 	and.w	r3, r3, #3
 8003382:	2b03      	cmp	r3, #3
 8003384:	d017      	beq.n	80033b6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	68db      	ldr	r3, [r3, #12]
 800338a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	005b      	lsls	r3, r3, #1
 8003390:	2203      	movs	r2, #3
 8003392:	fa02 f303 	lsl.w	r3, r2, r3
 8003396:	43db      	mvns	r3, r3
 8003398:	69ba      	ldr	r2, [r7, #24]
 800339a:	4013      	ands	r3, r2
 800339c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	689a      	ldr	r2, [r3, #8]
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	fa02 f303 	lsl.w	r3, r2, r3
 80033aa:	69ba      	ldr	r2, [r7, #24]
 80033ac:	4313      	orrs	r3, r2
 80033ae:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	69ba      	ldr	r2, [r7, #24]
 80033b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	f003 0303 	and.w	r3, r3, #3
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d123      	bne.n	800340a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	08da      	lsrs	r2, r3, #3
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	3208      	adds	r2, #8
 80033ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	f003 0307 	and.w	r3, r3, #7
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	220f      	movs	r2, #15
 80033da:	fa02 f303 	lsl.w	r3, r2, r3
 80033de:	43db      	mvns	r3, r3
 80033e0:	69ba      	ldr	r2, [r7, #24]
 80033e2:	4013      	ands	r3, r2
 80033e4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	691a      	ldr	r2, [r3, #16]
 80033ea:	69fb      	ldr	r3, [r7, #28]
 80033ec:	f003 0307 	and.w	r3, r3, #7
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	fa02 f303 	lsl.w	r3, r2, r3
 80033f6:	69ba      	ldr	r2, [r7, #24]
 80033f8:	4313      	orrs	r3, r2
 80033fa:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033fc:	69fb      	ldr	r3, [r7, #28]
 80033fe:	08da      	lsrs	r2, r3, #3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	3208      	adds	r2, #8
 8003404:	69b9      	ldr	r1, [r7, #24]
 8003406:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003410:	69fb      	ldr	r3, [r7, #28]
 8003412:	005b      	lsls	r3, r3, #1
 8003414:	2203      	movs	r2, #3
 8003416:	fa02 f303 	lsl.w	r3, r2, r3
 800341a:	43db      	mvns	r3, r3
 800341c:	69ba      	ldr	r2, [r7, #24]
 800341e:	4013      	ands	r3, r2
 8003420:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	f003 0203 	and.w	r2, r3, #3
 800342a:	69fb      	ldr	r3, [r7, #28]
 800342c:	005b      	lsls	r3, r3, #1
 800342e:	fa02 f303 	lsl.w	r3, r2, r3
 8003432:	69ba      	ldr	r2, [r7, #24]
 8003434:	4313      	orrs	r3, r2
 8003436:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	69ba      	ldr	r2, [r7, #24]
 800343c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003446:	2b00      	cmp	r3, #0
 8003448:	f000 80e0 	beq.w	800360c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800344c:	4b2f      	ldr	r3, [pc, #188]	@ (800350c <HAL_GPIO_Init+0x238>)
 800344e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003452:	4a2e      	ldr	r2, [pc, #184]	@ (800350c <HAL_GPIO_Init+0x238>)
 8003454:	f043 0302 	orr.w	r3, r3, #2
 8003458:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800345c:	4b2b      	ldr	r3, [pc, #172]	@ (800350c <HAL_GPIO_Init+0x238>)
 800345e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003462:	f003 0302 	and.w	r3, r3, #2
 8003466:	60fb      	str	r3, [r7, #12]
 8003468:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800346a:	4a29      	ldr	r2, [pc, #164]	@ (8003510 <HAL_GPIO_Init+0x23c>)
 800346c:	69fb      	ldr	r3, [r7, #28]
 800346e:	089b      	lsrs	r3, r3, #2
 8003470:	3302      	adds	r3, #2
 8003472:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003476:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003478:	69fb      	ldr	r3, [r7, #28]
 800347a:	f003 0303 	and.w	r3, r3, #3
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	220f      	movs	r2, #15
 8003482:	fa02 f303 	lsl.w	r3, r2, r3
 8003486:	43db      	mvns	r3, r3
 8003488:	69ba      	ldr	r2, [r7, #24]
 800348a:	4013      	ands	r3, r2
 800348c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a20      	ldr	r2, [pc, #128]	@ (8003514 <HAL_GPIO_Init+0x240>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d052      	beq.n	800353c <HAL_GPIO_Init+0x268>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4a1f      	ldr	r2, [pc, #124]	@ (8003518 <HAL_GPIO_Init+0x244>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d031      	beq.n	8003502 <HAL_GPIO_Init+0x22e>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a1e      	ldr	r2, [pc, #120]	@ (800351c <HAL_GPIO_Init+0x248>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d02b      	beq.n	80034fe <HAL_GPIO_Init+0x22a>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a1d      	ldr	r2, [pc, #116]	@ (8003520 <HAL_GPIO_Init+0x24c>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d025      	beq.n	80034fa <HAL_GPIO_Init+0x226>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4a1c      	ldr	r2, [pc, #112]	@ (8003524 <HAL_GPIO_Init+0x250>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d01f      	beq.n	80034f6 <HAL_GPIO_Init+0x222>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4a1b      	ldr	r2, [pc, #108]	@ (8003528 <HAL_GPIO_Init+0x254>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d019      	beq.n	80034f2 <HAL_GPIO_Init+0x21e>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a1a      	ldr	r2, [pc, #104]	@ (800352c <HAL_GPIO_Init+0x258>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d013      	beq.n	80034ee <HAL_GPIO_Init+0x21a>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4a19      	ldr	r2, [pc, #100]	@ (8003530 <HAL_GPIO_Init+0x25c>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d00d      	beq.n	80034ea <HAL_GPIO_Init+0x216>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	4a18      	ldr	r2, [pc, #96]	@ (8003534 <HAL_GPIO_Init+0x260>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d007      	beq.n	80034e6 <HAL_GPIO_Init+0x212>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	4a17      	ldr	r2, [pc, #92]	@ (8003538 <HAL_GPIO_Init+0x264>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d101      	bne.n	80034e2 <HAL_GPIO_Init+0x20e>
 80034de:	2309      	movs	r3, #9
 80034e0:	e02d      	b.n	800353e <HAL_GPIO_Init+0x26a>
 80034e2:	230a      	movs	r3, #10
 80034e4:	e02b      	b.n	800353e <HAL_GPIO_Init+0x26a>
 80034e6:	2308      	movs	r3, #8
 80034e8:	e029      	b.n	800353e <HAL_GPIO_Init+0x26a>
 80034ea:	2307      	movs	r3, #7
 80034ec:	e027      	b.n	800353e <HAL_GPIO_Init+0x26a>
 80034ee:	2306      	movs	r3, #6
 80034f0:	e025      	b.n	800353e <HAL_GPIO_Init+0x26a>
 80034f2:	2305      	movs	r3, #5
 80034f4:	e023      	b.n	800353e <HAL_GPIO_Init+0x26a>
 80034f6:	2304      	movs	r3, #4
 80034f8:	e021      	b.n	800353e <HAL_GPIO_Init+0x26a>
 80034fa:	2303      	movs	r3, #3
 80034fc:	e01f      	b.n	800353e <HAL_GPIO_Init+0x26a>
 80034fe:	2302      	movs	r3, #2
 8003500:	e01d      	b.n	800353e <HAL_GPIO_Init+0x26a>
 8003502:	2301      	movs	r3, #1
 8003504:	e01b      	b.n	800353e <HAL_GPIO_Init+0x26a>
 8003506:	bf00      	nop
 8003508:	58000080 	.word	0x58000080
 800350c:	58024400 	.word	0x58024400
 8003510:	58000400 	.word	0x58000400
 8003514:	58020000 	.word	0x58020000
 8003518:	58020400 	.word	0x58020400
 800351c:	58020800 	.word	0x58020800
 8003520:	58020c00 	.word	0x58020c00
 8003524:	58021000 	.word	0x58021000
 8003528:	58021400 	.word	0x58021400
 800352c:	58021800 	.word	0x58021800
 8003530:	58021c00 	.word	0x58021c00
 8003534:	58022000 	.word	0x58022000
 8003538:	58022400 	.word	0x58022400
 800353c:	2300      	movs	r3, #0
 800353e:	69fa      	ldr	r2, [r7, #28]
 8003540:	f002 0203 	and.w	r2, r2, #3
 8003544:	0092      	lsls	r2, r2, #2
 8003546:	4093      	lsls	r3, r2
 8003548:	69ba      	ldr	r2, [r7, #24]
 800354a:	4313      	orrs	r3, r2
 800354c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800354e:	4938      	ldr	r1, [pc, #224]	@ (8003630 <HAL_GPIO_Init+0x35c>)
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	089b      	lsrs	r3, r3, #2
 8003554:	3302      	adds	r3, #2
 8003556:	69ba      	ldr	r2, [r7, #24]
 8003558:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800355c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	43db      	mvns	r3, r3
 8003568:	69ba      	ldr	r2, [r7, #24]
 800356a:	4013      	ands	r3, r2
 800356c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003576:	2b00      	cmp	r3, #0
 8003578:	d003      	beq.n	8003582 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800357a:	69ba      	ldr	r2, [r7, #24]
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	4313      	orrs	r3, r2
 8003580:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003582:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003586:	69bb      	ldr	r3, [r7, #24]
 8003588:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800358a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	43db      	mvns	r3, r3
 8003596:	69ba      	ldr	r2, [r7, #24]
 8003598:	4013      	ands	r3, r2
 800359a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d003      	beq.n	80035b0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80035a8:	69ba      	ldr	r2, [r7, #24]
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	4313      	orrs	r3, r2
 80035ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80035b0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80035b4:	69bb      	ldr	r3, [r7, #24]
 80035b6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	43db      	mvns	r3, r3
 80035c2:	69ba      	ldr	r2, [r7, #24]
 80035c4:	4013      	ands	r3, r2
 80035c6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d003      	beq.n	80035dc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80035d4:	69ba      	ldr	r2, [r7, #24]
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	4313      	orrs	r3, r2
 80035da:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	69ba      	ldr	r2, [r7, #24]
 80035e0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	43db      	mvns	r3, r3
 80035ec:	69ba      	ldr	r2, [r7, #24]
 80035ee:	4013      	ands	r3, r2
 80035f0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d003      	beq.n	8003606 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80035fe:	69ba      	ldr	r2, [r7, #24]
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	4313      	orrs	r3, r2
 8003604:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	69ba      	ldr	r2, [r7, #24]
 800360a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800360c:	69fb      	ldr	r3, [r7, #28]
 800360e:	3301      	adds	r3, #1
 8003610:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	fa22 f303 	lsr.w	r3, r2, r3
 800361c:	2b00      	cmp	r3, #0
 800361e:	f47f ae63 	bne.w	80032e8 <HAL_GPIO_Init+0x14>
  }
}
 8003622:	bf00      	nop
 8003624:	bf00      	nop
 8003626:	3724      	adds	r7, #36	@ 0x24
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr
 8003630:	58000400 	.word	0x58000400

08003634 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	460b      	mov	r3, r1
 800363e:	807b      	strh	r3, [r7, #2]
 8003640:	4613      	mov	r3, r2
 8003642:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003644:	787b      	ldrb	r3, [r7, #1]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d003      	beq.n	8003652 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800364a:	887a      	ldrh	r2, [r7, #2]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003650:	e003      	b.n	800365a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003652:	887b      	ldrh	r3, [r7, #2]
 8003654:	041a      	lsls	r2, r3, #16
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	619a      	str	r2, [r3, #24]
}
 800365a:	bf00      	nop
 800365c:	370c      	adds	r7, #12
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr
	...

08003668 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8003668:	b480      	push	{r7}
 800366a:	b083      	sub	sp, #12
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8003670:	4a08      	ldr	r2, [pc, #32]	@ (8003694 <HAL_HSEM_FastTake+0x2c>)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	3320      	adds	r3, #32
 8003676:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800367a:	4a07      	ldr	r2, [pc, #28]	@ (8003698 <HAL_HSEM_FastTake+0x30>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d101      	bne.n	8003684 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8003680:	2300      	movs	r3, #0
 8003682:	e000      	b.n	8003686 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
}
 8003686:	4618      	mov	r0, r3
 8003688:	370c      	adds	r7, #12
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr
 8003692:	bf00      	nop
 8003694:	58026400 	.word	0x58026400
 8003698:	80000300 	.word	0x80000300

0800369c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80036a6:	4906      	ldr	r1, [pc, #24]	@ (80036c0 <HAL_HSEM_Release+0x24>)
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80036b4:	bf00      	nop
 80036b6:	370c      	adds	r7, #12
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr
 80036c0:	58026400 	.word	0x58026400

080036c4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b084      	sub	sp, #16
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80036cc:	4b29      	ldr	r3, [pc, #164]	@ (8003774 <HAL_PWREx_ConfigSupply+0xb0>)
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	f003 0307 	and.w	r3, r3, #7
 80036d4:	2b06      	cmp	r3, #6
 80036d6:	d00a      	beq.n	80036ee <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80036d8:	4b26      	ldr	r3, [pc, #152]	@ (8003774 <HAL_PWREx_ConfigSupply+0xb0>)
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80036e0:	687a      	ldr	r2, [r7, #4]
 80036e2:	429a      	cmp	r2, r3
 80036e4:	d001      	beq.n	80036ea <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e040      	b.n	800376c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80036ea:	2300      	movs	r3, #0
 80036ec:	e03e      	b.n	800376c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80036ee:	4b21      	ldr	r3, [pc, #132]	@ (8003774 <HAL_PWREx_ConfigSupply+0xb0>)
 80036f0:	68db      	ldr	r3, [r3, #12]
 80036f2:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80036f6:	491f      	ldr	r1, [pc, #124]	@ (8003774 <HAL_PWREx_ConfigSupply+0xb0>)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80036fe:	f7fe f921 	bl	8001944 <HAL_GetTick>
 8003702:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003704:	e009      	b.n	800371a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003706:	f7fe f91d 	bl	8001944 <HAL_GetTick>
 800370a:	4602      	mov	r2, r0
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003714:	d901      	bls.n	800371a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e028      	b.n	800376c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800371a:	4b16      	ldr	r3, [pc, #88]	@ (8003774 <HAL_PWREx_ConfigSupply+0xb0>)
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003722:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003726:	d1ee      	bne.n	8003706 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2b1e      	cmp	r3, #30
 800372c:	d008      	beq.n	8003740 <HAL_PWREx_ConfigSupply+0x7c>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2b2e      	cmp	r3, #46	@ 0x2e
 8003732:	d005      	beq.n	8003740 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2b1d      	cmp	r3, #29
 8003738:	d002      	beq.n	8003740 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2b2d      	cmp	r3, #45	@ 0x2d
 800373e:	d114      	bne.n	800376a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8003740:	f7fe f900 	bl	8001944 <HAL_GetTick>
 8003744:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003746:	e009      	b.n	800375c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003748:	f7fe f8fc 	bl	8001944 <HAL_GetTick>
 800374c:	4602      	mov	r2, r0
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003756:	d901      	bls.n	800375c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	e007      	b.n	800376c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800375c:	4b05      	ldr	r3, [pc, #20]	@ (8003774 <HAL_PWREx_ConfigSupply+0xb0>)
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003764:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003768:	d1ee      	bne.n	8003748 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800376a:	2300      	movs	r3, #0
}
 800376c:	4618      	mov	r0, r3
 800376e:	3710      	adds	r7, #16
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}
 8003774:	58024800 	.word	0x58024800

08003778 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b08c      	sub	sp, #48	@ 0x30
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d102      	bne.n	800378c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	f000 bc48 	b.w	800401c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 0301 	and.w	r3, r3, #1
 8003794:	2b00      	cmp	r3, #0
 8003796:	f000 8088 	beq.w	80038aa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800379a:	4b99      	ldr	r3, [pc, #612]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 800379c:	691b      	ldr	r3, [r3, #16]
 800379e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80037a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80037a4:	4b96      	ldr	r3, [pc, #600]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 80037a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80037aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037ac:	2b10      	cmp	r3, #16
 80037ae:	d007      	beq.n	80037c0 <HAL_RCC_OscConfig+0x48>
 80037b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037b2:	2b18      	cmp	r3, #24
 80037b4:	d111      	bne.n	80037da <HAL_RCC_OscConfig+0x62>
 80037b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037b8:	f003 0303 	and.w	r3, r3, #3
 80037bc:	2b02      	cmp	r3, #2
 80037be:	d10c      	bne.n	80037da <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037c0:	4b8f      	ldr	r3, [pc, #572]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d06d      	beq.n	80038a8 <HAL_RCC_OscConfig+0x130>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d169      	bne.n	80038a8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	f000 bc21 	b.w	800401c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037e2:	d106      	bne.n	80037f2 <HAL_RCC_OscConfig+0x7a>
 80037e4:	4b86      	ldr	r3, [pc, #536]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a85      	ldr	r2, [pc, #532]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 80037ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037ee:	6013      	str	r3, [r2, #0]
 80037f0:	e02e      	b.n	8003850 <HAL_RCC_OscConfig+0xd8>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d10c      	bne.n	8003814 <HAL_RCC_OscConfig+0x9c>
 80037fa:	4b81      	ldr	r3, [pc, #516]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a80      	ldr	r2, [pc, #512]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 8003800:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003804:	6013      	str	r3, [r2, #0]
 8003806:	4b7e      	ldr	r3, [pc, #504]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a7d      	ldr	r2, [pc, #500]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 800380c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003810:	6013      	str	r3, [r2, #0]
 8003812:	e01d      	b.n	8003850 <HAL_RCC_OscConfig+0xd8>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800381c:	d10c      	bne.n	8003838 <HAL_RCC_OscConfig+0xc0>
 800381e:	4b78      	ldr	r3, [pc, #480]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a77      	ldr	r2, [pc, #476]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 8003824:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003828:	6013      	str	r3, [r2, #0]
 800382a:	4b75      	ldr	r3, [pc, #468]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a74      	ldr	r2, [pc, #464]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 8003830:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003834:	6013      	str	r3, [r2, #0]
 8003836:	e00b      	b.n	8003850 <HAL_RCC_OscConfig+0xd8>
 8003838:	4b71      	ldr	r3, [pc, #452]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a70      	ldr	r2, [pc, #448]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 800383e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003842:	6013      	str	r3, [r2, #0]
 8003844:	4b6e      	ldr	r3, [pc, #440]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a6d      	ldr	r2, [pc, #436]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 800384a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800384e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d013      	beq.n	8003880 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003858:	f7fe f874 	bl	8001944 <HAL_GetTick>
 800385c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800385e:	e008      	b.n	8003872 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003860:	f7fe f870 	bl	8001944 <HAL_GetTick>
 8003864:	4602      	mov	r2, r0
 8003866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003868:	1ad3      	subs	r3, r2, r3
 800386a:	2b64      	cmp	r3, #100	@ 0x64
 800386c:	d901      	bls.n	8003872 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800386e:	2303      	movs	r3, #3
 8003870:	e3d4      	b.n	800401c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003872:	4b63      	ldr	r3, [pc, #396]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800387a:	2b00      	cmp	r3, #0
 800387c:	d0f0      	beq.n	8003860 <HAL_RCC_OscConfig+0xe8>
 800387e:	e014      	b.n	80038aa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003880:	f7fe f860 	bl	8001944 <HAL_GetTick>
 8003884:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003886:	e008      	b.n	800389a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003888:	f7fe f85c 	bl	8001944 <HAL_GetTick>
 800388c:	4602      	mov	r2, r0
 800388e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	2b64      	cmp	r3, #100	@ 0x64
 8003894:	d901      	bls.n	800389a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003896:	2303      	movs	r3, #3
 8003898:	e3c0      	b.n	800401c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800389a:	4b59      	ldr	r3, [pc, #356]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d1f0      	bne.n	8003888 <HAL_RCC_OscConfig+0x110>
 80038a6:	e000      	b.n	80038aa <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0302 	and.w	r3, r3, #2
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	f000 80ca 	beq.w	8003a4c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038b8:	4b51      	ldr	r3, [pc, #324]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 80038ba:	691b      	ldr	r3, [r3, #16]
 80038bc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80038c0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80038c2:	4b4f      	ldr	r3, [pc, #316]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 80038c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038c6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80038c8:	6a3b      	ldr	r3, [r7, #32]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d007      	beq.n	80038de <HAL_RCC_OscConfig+0x166>
 80038ce:	6a3b      	ldr	r3, [r7, #32]
 80038d0:	2b18      	cmp	r3, #24
 80038d2:	d156      	bne.n	8003982 <HAL_RCC_OscConfig+0x20a>
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	f003 0303 	and.w	r3, r3, #3
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d151      	bne.n	8003982 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038de:	4b48      	ldr	r3, [pc, #288]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 0304 	and.w	r3, r3, #4
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d005      	beq.n	80038f6 <HAL_RCC_OscConfig+0x17e>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	68db      	ldr	r3, [r3, #12]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d101      	bne.n	80038f6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e392      	b.n	800401c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80038f6:	4b42      	ldr	r3, [pc, #264]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f023 0219 	bic.w	r2, r3, #25
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	68db      	ldr	r3, [r3, #12]
 8003902:	493f      	ldr	r1, [pc, #252]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 8003904:	4313      	orrs	r3, r2
 8003906:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003908:	f7fe f81c 	bl	8001944 <HAL_GetTick>
 800390c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800390e:	e008      	b.n	8003922 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003910:	f7fe f818 	bl	8001944 <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	2b02      	cmp	r3, #2
 800391c:	d901      	bls.n	8003922 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e37c      	b.n	800401c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003922:	4b37      	ldr	r3, [pc, #220]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0304 	and.w	r3, r3, #4
 800392a:	2b00      	cmp	r3, #0
 800392c:	d0f0      	beq.n	8003910 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800392e:	f7fe f839 	bl	80019a4 <HAL_GetREVID>
 8003932:	4603      	mov	r3, r0
 8003934:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003938:	4293      	cmp	r3, r2
 800393a:	d817      	bhi.n	800396c <HAL_RCC_OscConfig+0x1f4>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	691b      	ldr	r3, [r3, #16]
 8003940:	2b40      	cmp	r3, #64	@ 0x40
 8003942:	d108      	bne.n	8003956 <HAL_RCC_OscConfig+0x1de>
 8003944:	4b2e      	ldr	r3, [pc, #184]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800394c:	4a2c      	ldr	r2, [pc, #176]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 800394e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003952:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003954:	e07a      	b.n	8003a4c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003956:	4b2a      	ldr	r3, [pc, #168]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	691b      	ldr	r3, [r3, #16]
 8003962:	031b      	lsls	r3, r3, #12
 8003964:	4926      	ldr	r1, [pc, #152]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 8003966:	4313      	orrs	r3, r2
 8003968:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800396a:	e06f      	b.n	8003a4c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800396c:	4b24      	ldr	r3, [pc, #144]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	691b      	ldr	r3, [r3, #16]
 8003978:	061b      	lsls	r3, r3, #24
 800397a:	4921      	ldr	r1, [pc, #132]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 800397c:	4313      	orrs	r3, r2
 800397e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003980:	e064      	b.n	8003a4c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d047      	beq.n	8003a1a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800398a:	4b1d      	ldr	r3, [pc, #116]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f023 0219 	bic.w	r2, r3, #25
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	68db      	ldr	r3, [r3, #12]
 8003996:	491a      	ldr	r1, [pc, #104]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 8003998:	4313      	orrs	r3, r2
 800399a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800399c:	f7fd ffd2 	bl	8001944 <HAL_GetTick>
 80039a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80039a2:	e008      	b.n	80039b6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039a4:	f7fd ffce 	bl	8001944 <HAL_GetTick>
 80039a8:	4602      	mov	r2, r0
 80039aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ac:	1ad3      	subs	r3, r2, r3
 80039ae:	2b02      	cmp	r3, #2
 80039b0:	d901      	bls.n	80039b6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80039b2:	2303      	movs	r3, #3
 80039b4:	e332      	b.n	800401c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80039b6:	4b12      	ldr	r3, [pc, #72]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0304 	and.w	r3, r3, #4
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d0f0      	beq.n	80039a4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039c2:	f7fd ffef 	bl	80019a4 <HAL_GetREVID>
 80039c6:	4603      	mov	r3, r0
 80039c8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d819      	bhi.n	8003a04 <HAL_RCC_OscConfig+0x28c>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	691b      	ldr	r3, [r3, #16]
 80039d4:	2b40      	cmp	r3, #64	@ 0x40
 80039d6:	d108      	bne.n	80039ea <HAL_RCC_OscConfig+0x272>
 80039d8:	4b09      	ldr	r3, [pc, #36]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80039e0:	4a07      	ldr	r2, [pc, #28]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 80039e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039e6:	6053      	str	r3, [r2, #4]
 80039e8:	e030      	b.n	8003a4c <HAL_RCC_OscConfig+0x2d4>
 80039ea:	4b05      	ldr	r3, [pc, #20]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	031b      	lsls	r3, r3, #12
 80039f8:	4901      	ldr	r1, [pc, #4]	@ (8003a00 <HAL_RCC_OscConfig+0x288>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	604b      	str	r3, [r1, #4]
 80039fe:	e025      	b.n	8003a4c <HAL_RCC_OscConfig+0x2d4>
 8003a00:	58024400 	.word	0x58024400
 8003a04:	4b9a      	ldr	r3, [pc, #616]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	691b      	ldr	r3, [r3, #16]
 8003a10:	061b      	lsls	r3, r3, #24
 8003a12:	4997      	ldr	r1, [pc, #604]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003a14:	4313      	orrs	r3, r2
 8003a16:	604b      	str	r3, [r1, #4]
 8003a18:	e018      	b.n	8003a4c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a1a:	4b95      	ldr	r3, [pc, #596]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a94      	ldr	r2, [pc, #592]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003a20:	f023 0301 	bic.w	r3, r3, #1
 8003a24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a26:	f7fd ff8d 	bl	8001944 <HAL_GetTick>
 8003a2a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003a2c:	e008      	b.n	8003a40 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a2e:	f7fd ff89 	bl	8001944 <HAL_GetTick>
 8003a32:	4602      	mov	r2, r0
 8003a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a36:	1ad3      	subs	r3, r2, r3
 8003a38:	2b02      	cmp	r3, #2
 8003a3a:	d901      	bls.n	8003a40 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003a3c:	2303      	movs	r3, #3
 8003a3e:	e2ed      	b.n	800401c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003a40:	4b8b      	ldr	r3, [pc, #556]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0304 	and.w	r3, r3, #4
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d1f0      	bne.n	8003a2e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f003 0310 	and.w	r3, r3, #16
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	f000 80a9 	beq.w	8003bac <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a5a:	4b85      	ldr	r3, [pc, #532]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003a5c:	691b      	ldr	r3, [r3, #16]
 8003a5e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a62:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003a64:	4b82      	ldr	r3, [pc, #520]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a68:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003a6a:	69bb      	ldr	r3, [r7, #24]
 8003a6c:	2b08      	cmp	r3, #8
 8003a6e:	d007      	beq.n	8003a80 <HAL_RCC_OscConfig+0x308>
 8003a70:	69bb      	ldr	r3, [r7, #24]
 8003a72:	2b18      	cmp	r3, #24
 8003a74:	d13a      	bne.n	8003aec <HAL_RCC_OscConfig+0x374>
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	f003 0303 	and.w	r3, r3, #3
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d135      	bne.n	8003aec <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003a80:	4b7b      	ldr	r3, [pc, #492]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d005      	beq.n	8003a98 <HAL_RCC_OscConfig+0x320>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	69db      	ldr	r3, [r3, #28]
 8003a90:	2b80      	cmp	r3, #128	@ 0x80
 8003a92:	d001      	beq.n	8003a98 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	e2c1      	b.n	800401c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003a98:	f7fd ff84 	bl	80019a4 <HAL_GetREVID>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d817      	bhi.n	8003ad6 <HAL_RCC_OscConfig+0x35e>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6a1b      	ldr	r3, [r3, #32]
 8003aaa:	2b20      	cmp	r3, #32
 8003aac:	d108      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x348>
 8003aae:	4b70      	ldr	r3, [pc, #448]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003ab6:	4a6e      	ldr	r2, [pc, #440]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003ab8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003abc:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003abe:	e075      	b.n	8003bac <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003ac0:	4b6b      	ldr	r3, [pc, #428]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6a1b      	ldr	r3, [r3, #32]
 8003acc:	069b      	lsls	r3, r3, #26
 8003ace:	4968      	ldr	r1, [pc, #416]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003ad4:	e06a      	b.n	8003bac <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003ad6:	4b66      	ldr	r3, [pc, #408]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003ad8:	68db      	ldr	r3, [r3, #12]
 8003ada:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6a1b      	ldr	r3, [r3, #32]
 8003ae2:	061b      	lsls	r3, r3, #24
 8003ae4:	4962      	ldr	r1, [pc, #392]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003aea:	e05f      	b.n	8003bac <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	69db      	ldr	r3, [r3, #28]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d042      	beq.n	8003b7a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003af4:	4b5e      	ldr	r3, [pc, #376]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a5d      	ldr	r2, [pc, #372]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003afa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003afe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b00:	f7fd ff20 	bl	8001944 <HAL_GetTick>
 8003b04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003b06:	e008      	b.n	8003b1a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003b08:	f7fd ff1c 	bl	8001944 <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d901      	bls.n	8003b1a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e280      	b.n	800401c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003b1a:	4b55      	ldr	r3, [pc, #340]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d0f0      	beq.n	8003b08 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003b26:	f7fd ff3d 	bl	80019a4 <HAL_GetREVID>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d817      	bhi.n	8003b64 <HAL_RCC_OscConfig+0x3ec>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6a1b      	ldr	r3, [r3, #32]
 8003b38:	2b20      	cmp	r3, #32
 8003b3a:	d108      	bne.n	8003b4e <HAL_RCC_OscConfig+0x3d6>
 8003b3c:	4b4c      	ldr	r3, [pc, #304]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003b44:	4a4a      	ldr	r2, [pc, #296]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003b46:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003b4a:	6053      	str	r3, [r2, #4]
 8003b4c:	e02e      	b.n	8003bac <HAL_RCC_OscConfig+0x434>
 8003b4e:	4b48      	ldr	r3, [pc, #288]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6a1b      	ldr	r3, [r3, #32]
 8003b5a:	069b      	lsls	r3, r3, #26
 8003b5c:	4944      	ldr	r1, [pc, #272]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	604b      	str	r3, [r1, #4]
 8003b62:	e023      	b.n	8003bac <HAL_RCC_OscConfig+0x434>
 8003b64:	4b42      	ldr	r3, [pc, #264]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003b66:	68db      	ldr	r3, [r3, #12]
 8003b68:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6a1b      	ldr	r3, [r3, #32]
 8003b70:	061b      	lsls	r3, r3, #24
 8003b72:	493f      	ldr	r1, [pc, #252]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003b74:	4313      	orrs	r3, r2
 8003b76:	60cb      	str	r3, [r1, #12]
 8003b78:	e018      	b.n	8003bac <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003b7a:	4b3d      	ldr	r3, [pc, #244]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a3c      	ldr	r2, [pc, #240]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003b80:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b86:	f7fd fedd 	bl	8001944 <HAL_GetTick>
 8003b8a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003b8c:	e008      	b.n	8003ba0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003b8e:	f7fd fed9 	bl	8001944 <HAL_GetTick>
 8003b92:	4602      	mov	r2, r0
 8003b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b96:	1ad3      	subs	r3, r2, r3
 8003b98:	2b02      	cmp	r3, #2
 8003b9a:	d901      	bls.n	8003ba0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003b9c:	2303      	movs	r3, #3
 8003b9e:	e23d      	b.n	800401c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003ba0:	4b33      	ldr	r3, [pc, #204]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d1f0      	bne.n	8003b8e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 0308 	and.w	r3, r3, #8
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d036      	beq.n	8003c26 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	695b      	ldr	r3, [r3, #20]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d019      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bc0:	4b2b      	ldr	r3, [pc, #172]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003bc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bc4:	4a2a      	ldr	r2, [pc, #168]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003bc6:	f043 0301 	orr.w	r3, r3, #1
 8003bca:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bcc:	f7fd feba 	bl	8001944 <HAL_GetTick>
 8003bd0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003bd2:	e008      	b.n	8003be6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bd4:	f7fd feb6 	bl	8001944 <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	2b02      	cmp	r3, #2
 8003be0:	d901      	bls.n	8003be6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e21a      	b.n	800401c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003be6:	4b22      	ldr	r3, [pc, #136]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003be8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bea:	f003 0302 	and.w	r3, r3, #2
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d0f0      	beq.n	8003bd4 <HAL_RCC_OscConfig+0x45c>
 8003bf2:	e018      	b.n	8003c26 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bf4:	4b1e      	ldr	r3, [pc, #120]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003bf6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bf8:	4a1d      	ldr	r2, [pc, #116]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003bfa:	f023 0301 	bic.w	r3, r3, #1
 8003bfe:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c00:	f7fd fea0 	bl	8001944 <HAL_GetTick>
 8003c04:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003c06:	e008      	b.n	8003c1a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c08:	f7fd fe9c 	bl	8001944 <HAL_GetTick>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d901      	bls.n	8003c1a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	e200      	b.n	800401c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003c1a:	4b15      	ldr	r3, [pc, #84]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003c1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d1f0      	bne.n	8003c08 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f003 0320 	and.w	r3, r3, #32
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d039      	beq.n	8003ca6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	699b      	ldr	r3, [r3, #24]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d01c      	beq.n	8003c74 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003c3a:	4b0d      	ldr	r3, [pc, #52]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a0c      	ldr	r2, [pc, #48]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003c40:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003c44:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003c46:	f7fd fe7d 	bl	8001944 <HAL_GetTick>
 8003c4a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003c4c:	e008      	b.n	8003c60 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c4e:	f7fd fe79 	bl	8001944 <HAL_GetTick>
 8003c52:	4602      	mov	r2, r0
 8003c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c56:	1ad3      	subs	r3, r2, r3
 8003c58:	2b02      	cmp	r3, #2
 8003c5a:	d901      	bls.n	8003c60 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003c5c:	2303      	movs	r3, #3
 8003c5e:	e1dd      	b.n	800401c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003c60:	4b03      	ldr	r3, [pc, #12]	@ (8003c70 <HAL_RCC_OscConfig+0x4f8>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d0f0      	beq.n	8003c4e <HAL_RCC_OscConfig+0x4d6>
 8003c6c:	e01b      	b.n	8003ca6 <HAL_RCC_OscConfig+0x52e>
 8003c6e:	bf00      	nop
 8003c70:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003c74:	4b9b      	ldr	r3, [pc, #620]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a9a      	ldr	r2, [pc, #616]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003c7a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003c7e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003c80:	f7fd fe60 	bl	8001944 <HAL_GetTick>
 8003c84:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003c86:	e008      	b.n	8003c9a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c88:	f7fd fe5c 	bl	8001944 <HAL_GetTick>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d901      	bls.n	8003c9a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	e1c0      	b.n	800401c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003c9a:	4b92      	ldr	r3, [pc, #584]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d1f0      	bne.n	8003c88 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0304 	and.w	r3, r3, #4
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	f000 8081 	beq.w	8003db6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003cb4:	4b8c      	ldr	r3, [pc, #560]	@ (8003ee8 <HAL_RCC_OscConfig+0x770>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a8b      	ldr	r2, [pc, #556]	@ (8003ee8 <HAL_RCC_OscConfig+0x770>)
 8003cba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cbe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003cc0:	f7fd fe40 	bl	8001944 <HAL_GetTick>
 8003cc4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003cc6:	e008      	b.n	8003cda <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cc8:	f7fd fe3c 	bl	8001944 <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	2b64      	cmp	r3, #100	@ 0x64
 8003cd4:	d901      	bls.n	8003cda <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	e1a0      	b.n	800401c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003cda:	4b83      	ldr	r3, [pc, #524]	@ (8003ee8 <HAL_RCC_OscConfig+0x770>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d0f0      	beq.n	8003cc8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d106      	bne.n	8003cfc <HAL_RCC_OscConfig+0x584>
 8003cee:	4b7d      	ldr	r3, [pc, #500]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003cf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cf2:	4a7c      	ldr	r2, [pc, #496]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003cf4:	f043 0301 	orr.w	r3, r3, #1
 8003cf8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cfa:	e02d      	b.n	8003d58 <HAL_RCC_OscConfig+0x5e0>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d10c      	bne.n	8003d1e <HAL_RCC_OscConfig+0x5a6>
 8003d04:	4b77      	ldr	r3, [pc, #476]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003d06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d08:	4a76      	ldr	r2, [pc, #472]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003d0a:	f023 0301 	bic.w	r3, r3, #1
 8003d0e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d10:	4b74      	ldr	r3, [pc, #464]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003d12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d14:	4a73      	ldr	r2, [pc, #460]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003d16:	f023 0304 	bic.w	r3, r3, #4
 8003d1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d1c:	e01c      	b.n	8003d58 <HAL_RCC_OscConfig+0x5e0>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	2b05      	cmp	r3, #5
 8003d24:	d10c      	bne.n	8003d40 <HAL_RCC_OscConfig+0x5c8>
 8003d26:	4b6f      	ldr	r3, [pc, #444]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003d28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d2a:	4a6e      	ldr	r2, [pc, #440]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003d2c:	f043 0304 	orr.w	r3, r3, #4
 8003d30:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d32:	4b6c      	ldr	r3, [pc, #432]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003d34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d36:	4a6b      	ldr	r2, [pc, #428]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003d38:	f043 0301 	orr.w	r3, r3, #1
 8003d3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d3e:	e00b      	b.n	8003d58 <HAL_RCC_OscConfig+0x5e0>
 8003d40:	4b68      	ldr	r3, [pc, #416]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003d42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d44:	4a67      	ldr	r2, [pc, #412]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003d46:	f023 0301 	bic.w	r3, r3, #1
 8003d4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d4c:	4b65      	ldr	r3, [pc, #404]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003d4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d50:	4a64      	ldr	r2, [pc, #400]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003d52:	f023 0304 	bic.w	r3, r3, #4
 8003d56:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d015      	beq.n	8003d8c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d60:	f7fd fdf0 	bl	8001944 <HAL_GetTick>
 8003d64:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003d66:	e00a      	b.n	8003d7e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d68:	f7fd fdec 	bl	8001944 <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e14e      	b.n	800401c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003d7e:	4b59      	ldr	r3, [pc, #356]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003d80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d82:	f003 0302 	and.w	r3, r3, #2
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d0ee      	beq.n	8003d68 <HAL_RCC_OscConfig+0x5f0>
 8003d8a:	e014      	b.n	8003db6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d8c:	f7fd fdda 	bl	8001944 <HAL_GetTick>
 8003d90:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003d92:	e00a      	b.n	8003daa <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d94:	f7fd fdd6 	bl	8001944 <HAL_GetTick>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d901      	bls.n	8003daa <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e138      	b.n	800401c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003daa:	4b4e      	ldr	r3, [pc, #312]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003dac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dae:	f003 0302 	and.w	r3, r3, #2
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d1ee      	bne.n	8003d94 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	f000 812d 	beq.w	800401a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003dc0:	4b48      	ldr	r3, [pc, #288]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003dc2:	691b      	ldr	r3, [r3, #16]
 8003dc4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003dc8:	2b18      	cmp	r3, #24
 8003dca:	f000 80bd 	beq.w	8003f48 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	f040 809e 	bne.w	8003f14 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dd8:	4b42      	ldr	r3, [pc, #264]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a41      	ldr	r2, [pc, #260]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003dde:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003de2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de4:	f7fd fdae 	bl	8001944 <HAL_GetTick>
 8003de8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003dea:	e008      	b.n	8003dfe <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dec:	f7fd fdaa 	bl	8001944 <HAL_GetTick>
 8003df0:	4602      	mov	r2, r0
 8003df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df4:	1ad3      	subs	r3, r2, r3
 8003df6:	2b02      	cmp	r3, #2
 8003df8:	d901      	bls.n	8003dfe <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	e10e      	b.n	800401c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003dfe:	4b39      	ldr	r3, [pc, #228]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d1f0      	bne.n	8003dec <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e0a:	4b36      	ldr	r3, [pc, #216]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003e0c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e0e:	4b37      	ldr	r3, [pc, #220]	@ (8003eec <HAL_RCC_OscConfig+0x774>)
 8003e10:	4013      	ands	r3, r2
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003e16:	687a      	ldr	r2, [r7, #4]
 8003e18:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003e1a:	0112      	lsls	r2, r2, #4
 8003e1c:	430a      	orrs	r2, r1
 8003e1e:	4931      	ldr	r1, [pc, #196]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003e20:	4313      	orrs	r3, r2
 8003e22:	628b      	str	r3, [r1, #40]	@ 0x28
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e28:	3b01      	subs	r3, #1
 8003e2a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e32:	3b01      	subs	r3, #1
 8003e34:	025b      	lsls	r3, r3, #9
 8003e36:	b29b      	uxth	r3, r3
 8003e38:	431a      	orrs	r2, r3
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e3e:	3b01      	subs	r3, #1
 8003e40:	041b      	lsls	r3, r3, #16
 8003e42:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003e46:	431a      	orrs	r2, r3
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e4c:	3b01      	subs	r3, #1
 8003e4e:	061b      	lsls	r3, r3, #24
 8003e50:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003e54:	4923      	ldr	r1, [pc, #140]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003e56:	4313      	orrs	r3, r2
 8003e58:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003e5a:	4b22      	ldr	r3, [pc, #136]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003e5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e5e:	4a21      	ldr	r2, [pc, #132]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003e60:	f023 0301 	bic.w	r3, r3, #1
 8003e64:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003e66:	4b1f      	ldr	r3, [pc, #124]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003e68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e6a:	4b21      	ldr	r3, [pc, #132]	@ (8003ef0 <HAL_RCC_OscConfig+0x778>)
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003e72:	00d2      	lsls	r2, r2, #3
 8003e74:	491b      	ldr	r1, [pc, #108]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003e76:	4313      	orrs	r3, r2
 8003e78:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003e7a:	4b1a      	ldr	r3, [pc, #104]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e7e:	f023 020c 	bic.w	r2, r3, #12
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e86:	4917      	ldr	r1, [pc, #92]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003e8c:	4b15      	ldr	r3, [pc, #84]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e90:	f023 0202 	bic.w	r2, r3, #2
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e98:	4912      	ldr	r1, [pc, #72]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003e9e:	4b11      	ldr	r3, [pc, #68]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ea2:	4a10      	ldr	r2, [pc, #64]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003ea4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ea8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003eaa:	4b0e      	ldr	r3, [pc, #56]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eae:	4a0d      	ldr	r2, [pc, #52]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003eb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003eb4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003eb6:	4b0b      	ldr	r3, [pc, #44]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eba:	4a0a      	ldr	r2, [pc, #40]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003ebc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ec0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003ec2:	4b08      	ldr	r3, [pc, #32]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ec6:	4a07      	ldr	r2, [pc, #28]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003ec8:	f043 0301 	orr.w	r3, r3, #1
 8003ecc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ece:	4b05      	ldr	r3, [pc, #20]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a04      	ldr	r2, [pc, #16]	@ (8003ee4 <HAL_RCC_OscConfig+0x76c>)
 8003ed4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ed8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eda:	f7fd fd33 	bl	8001944 <HAL_GetTick>
 8003ede:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003ee0:	e011      	b.n	8003f06 <HAL_RCC_OscConfig+0x78e>
 8003ee2:	bf00      	nop
 8003ee4:	58024400 	.word	0x58024400
 8003ee8:	58024800 	.word	0x58024800
 8003eec:	fffffc0c 	.word	0xfffffc0c
 8003ef0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ef4:	f7fd fd26 	bl	8001944 <HAL_GetTick>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003efc:	1ad3      	subs	r3, r2, r3
 8003efe:	2b02      	cmp	r3, #2
 8003f00:	d901      	bls.n	8003f06 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003f02:	2303      	movs	r3, #3
 8003f04:	e08a      	b.n	800401c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003f06:	4b47      	ldr	r3, [pc, #284]	@ (8004024 <HAL_RCC_OscConfig+0x8ac>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d0f0      	beq.n	8003ef4 <HAL_RCC_OscConfig+0x77c>
 8003f12:	e082      	b.n	800401a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f14:	4b43      	ldr	r3, [pc, #268]	@ (8004024 <HAL_RCC_OscConfig+0x8ac>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a42      	ldr	r2, [pc, #264]	@ (8004024 <HAL_RCC_OscConfig+0x8ac>)
 8003f1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f20:	f7fd fd10 	bl	8001944 <HAL_GetTick>
 8003f24:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003f26:	e008      	b.n	8003f3a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f28:	f7fd fd0c 	bl	8001944 <HAL_GetTick>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f30:	1ad3      	subs	r3, r2, r3
 8003f32:	2b02      	cmp	r3, #2
 8003f34:	d901      	bls.n	8003f3a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003f36:	2303      	movs	r3, #3
 8003f38:	e070      	b.n	800401c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003f3a:	4b3a      	ldr	r3, [pc, #232]	@ (8004024 <HAL_RCC_OscConfig+0x8ac>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d1f0      	bne.n	8003f28 <HAL_RCC_OscConfig+0x7b0>
 8003f46:	e068      	b.n	800401a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003f48:	4b36      	ldr	r3, [pc, #216]	@ (8004024 <HAL_RCC_OscConfig+0x8ac>)
 8003f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f4c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003f4e:	4b35      	ldr	r3, [pc, #212]	@ (8004024 <HAL_RCC_OscConfig+0x8ac>)
 8003f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f52:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d031      	beq.n	8003fc0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f5c:	693b      	ldr	r3, [r7, #16]
 8003f5e:	f003 0203 	and.w	r2, r3, #3
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d12a      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	091b      	lsrs	r3, r3, #4
 8003f6e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f76:	429a      	cmp	r2, r3
 8003f78:	d122      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f84:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003f86:	429a      	cmp	r2, r3
 8003f88:	d11a      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	0a5b      	lsrs	r3, r3, #9
 8003f8e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f96:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d111      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	0c1b      	lsrs	r3, r3, #16
 8003fa0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fa8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d108      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	0e1b      	lsrs	r3, r3, #24
 8003fb2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fba:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d001      	beq.n	8003fc4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e02b      	b.n	800401c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003fc4:	4b17      	ldr	r3, [pc, #92]	@ (8004024 <HAL_RCC_OscConfig+0x8ac>)
 8003fc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fc8:	08db      	lsrs	r3, r3, #3
 8003fca:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003fce:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fd4:	693a      	ldr	r2, [r7, #16]
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d01f      	beq.n	800401a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003fda:	4b12      	ldr	r3, [pc, #72]	@ (8004024 <HAL_RCC_OscConfig+0x8ac>)
 8003fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fde:	4a11      	ldr	r2, [pc, #68]	@ (8004024 <HAL_RCC_OscConfig+0x8ac>)
 8003fe0:	f023 0301 	bic.w	r3, r3, #1
 8003fe4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003fe6:	f7fd fcad 	bl	8001944 <HAL_GetTick>
 8003fea:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003fec:	bf00      	nop
 8003fee:	f7fd fca9 	bl	8001944 <HAL_GetTick>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d0f9      	beq.n	8003fee <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003ffa:	4b0a      	ldr	r3, [pc, #40]	@ (8004024 <HAL_RCC_OscConfig+0x8ac>)
 8003ffc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003ffe:	4b0a      	ldr	r3, [pc, #40]	@ (8004028 <HAL_RCC_OscConfig+0x8b0>)
 8004000:	4013      	ands	r3, r2
 8004002:	687a      	ldr	r2, [r7, #4]
 8004004:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004006:	00d2      	lsls	r2, r2, #3
 8004008:	4906      	ldr	r1, [pc, #24]	@ (8004024 <HAL_RCC_OscConfig+0x8ac>)
 800400a:	4313      	orrs	r3, r2
 800400c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800400e:	4b05      	ldr	r3, [pc, #20]	@ (8004024 <HAL_RCC_OscConfig+0x8ac>)
 8004010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004012:	4a04      	ldr	r2, [pc, #16]	@ (8004024 <HAL_RCC_OscConfig+0x8ac>)
 8004014:	f043 0301 	orr.w	r3, r3, #1
 8004018:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800401a:	2300      	movs	r3, #0
}
 800401c:	4618      	mov	r0, r3
 800401e:	3730      	adds	r7, #48	@ 0x30
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}
 8004024:	58024400 	.word	0x58024400
 8004028:	ffff0007 	.word	0xffff0007

0800402c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b086      	sub	sp, #24
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
 8004034:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d101      	bne.n	8004040 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	e19c      	b.n	800437a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004040:	4b8a      	ldr	r3, [pc, #552]	@ (800426c <HAL_RCC_ClockConfig+0x240>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 030f 	and.w	r3, r3, #15
 8004048:	683a      	ldr	r2, [r7, #0]
 800404a:	429a      	cmp	r2, r3
 800404c:	d910      	bls.n	8004070 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800404e:	4b87      	ldr	r3, [pc, #540]	@ (800426c <HAL_RCC_ClockConfig+0x240>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f023 020f 	bic.w	r2, r3, #15
 8004056:	4985      	ldr	r1, [pc, #532]	@ (800426c <HAL_RCC_ClockConfig+0x240>)
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	4313      	orrs	r3, r2
 800405c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800405e:	4b83      	ldr	r3, [pc, #524]	@ (800426c <HAL_RCC_ClockConfig+0x240>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 030f 	and.w	r3, r3, #15
 8004066:	683a      	ldr	r2, [r7, #0]
 8004068:	429a      	cmp	r2, r3
 800406a:	d001      	beq.n	8004070 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	e184      	b.n	800437a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 0304 	and.w	r3, r3, #4
 8004078:	2b00      	cmp	r3, #0
 800407a:	d010      	beq.n	800409e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	691a      	ldr	r2, [r3, #16]
 8004080:	4b7b      	ldr	r3, [pc, #492]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 8004082:	699b      	ldr	r3, [r3, #24]
 8004084:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004088:	429a      	cmp	r2, r3
 800408a:	d908      	bls.n	800409e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800408c:	4b78      	ldr	r3, [pc, #480]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 800408e:	699b      	ldr	r3, [r3, #24]
 8004090:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	691b      	ldr	r3, [r3, #16]
 8004098:	4975      	ldr	r1, [pc, #468]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 800409a:	4313      	orrs	r3, r2
 800409c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 0308 	and.w	r3, r3, #8
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d010      	beq.n	80040cc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	695a      	ldr	r2, [r3, #20]
 80040ae:	4b70      	ldr	r3, [pc, #448]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 80040b0:	69db      	ldr	r3, [r3, #28]
 80040b2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d908      	bls.n	80040cc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80040ba:	4b6d      	ldr	r3, [pc, #436]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 80040bc:	69db      	ldr	r3, [r3, #28]
 80040be:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	695b      	ldr	r3, [r3, #20]
 80040c6:	496a      	ldr	r1, [pc, #424]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 80040c8:	4313      	orrs	r3, r2
 80040ca:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0310 	and.w	r3, r3, #16
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d010      	beq.n	80040fa <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	699a      	ldr	r2, [r3, #24]
 80040dc:	4b64      	ldr	r3, [pc, #400]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 80040de:	69db      	ldr	r3, [r3, #28]
 80040e0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d908      	bls.n	80040fa <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80040e8:	4b61      	ldr	r3, [pc, #388]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 80040ea:	69db      	ldr	r3, [r3, #28]
 80040ec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	699b      	ldr	r3, [r3, #24]
 80040f4:	495e      	ldr	r1, [pc, #376]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 80040f6:	4313      	orrs	r3, r2
 80040f8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0320 	and.w	r3, r3, #32
 8004102:	2b00      	cmp	r3, #0
 8004104:	d010      	beq.n	8004128 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	69da      	ldr	r2, [r3, #28]
 800410a:	4b59      	ldr	r3, [pc, #356]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 800410c:	6a1b      	ldr	r3, [r3, #32]
 800410e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004112:	429a      	cmp	r2, r3
 8004114:	d908      	bls.n	8004128 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004116:	4b56      	ldr	r3, [pc, #344]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 8004118:	6a1b      	ldr	r3, [r3, #32]
 800411a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	69db      	ldr	r3, [r3, #28]
 8004122:	4953      	ldr	r1, [pc, #332]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 8004124:	4313      	orrs	r3, r2
 8004126:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 0302 	and.w	r3, r3, #2
 8004130:	2b00      	cmp	r3, #0
 8004132:	d010      	beq.n	8004156 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	68da      	ldr	r2, [r3, #12]
 8004138:	4b4d      	ldr	r3, [pc, #308]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 800413a:	699b      	ldr	r3, [r3, #24]
 800413c:	f003 030f 	and.w	r3, r3, #15
 8004140:	429a      	cmp	r2, r3
 8004142:	d908      	bls.n	8004156 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004144:	4b4a      	ldr	r3, [pc, #296]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 8004146:	699b      	ldr	r3, [r3, #24]
 8004148:	f023 020f 	bic.w	r2, r3, #15
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	4947      	ldr	r1, [pc, #284]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 8004152:	4313      	orrs	r3, r2
 8004154:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f003 0301 	and.w	r3, r3, #1
 800415e:	2b00      	cmp	r3, #0
 8004160:	d055      	beq.n	800420e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004162:	4b43      	ldr	r3, [pc, #268]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 8004164:	699b      	ldr	r3, [r3, #24]
 8004166:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	4940      	ldr	r1, [pc, #256]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 8004170:	4313      	orrs	r3, r2
 8004172:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	2b02      	cmp	r3, #2
 800417a:	d107      	bne.n	800418c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800417c:	4b3c      	ldr	r3, [pc, #240]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004184:	2b00      	cmp	r3, #0
 8004186:	d121      	bne.n	80041cc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	e0f6      	b.n	800437a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	2b03      	cmp	r3, #3
 8004192:	d107      	bne.n	80041a4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004194:	4b36      	ldr	r3, [pc, #216]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800419c:	2b00      	cmp	r3, #0
 800419e:	d115      	bne.n	80041cc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	e0ea      	b.n	800437a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d107      	bne.n	80041bc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80041ac:	4b30      	ldr	r3, [pc, #192]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d109      	bne.n	80041cc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	e0de      	b.n	800437a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80041bc:	4b2c      	ldr	r3, [pc, #176]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0304 	and.w	r3, r3, #4
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d101      	bne.n	80041cc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e0d6      	b.n	800437a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80041cc:	4b28      	ldr	r3, [pc, #160]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 80041ce:	691b      	ldr	r3, [r3, #16]
 80041d0:	f023 0207 	bic.w	r2, r3, #7
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	4925      	ldr	r1, [pc, #148]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 80041da:	4313      	orrs	r3, r2
 80041dc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041de:	f7fd fbb1 	bl	8001944 <HAL_GetTick>
 80041e2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041e4:	e00a      	b.n	80041fc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041e6:	f7fd fbad 	bl	8001944 <HAL_GetTick>
 80041ea:	4602      	mov	r2, r0
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	1ad3      	subs	r3, r2, r3
 80041f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d901      	bls.n	80041fc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80041f8:	2303      	movs	r3, #3
 80041fa:	e0be      	b.n	800437a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041fc:	4b1c      	ldr	r3, [pc, #112]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 80041fe:	691b      	ldr	r3, [r3, #16]
 8004200:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	00db      	lsls	r3, r3, #3
 800420a:	429a      	cmp	r2, r3
 800420c:	d1eb      	bne.n	80041e6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0302 	and.w	r3, r3, #2
 8004216:	2b00      	cmp	r3, #0
 8004218:	d010      	beq.n	800423c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	68da      	ldr	r2, [r3, #12]
 800421e:	4b14      	ldr	r3, [pc, #80]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 8004220:	699b      	ldr	r3, [r3, #24]
 8004222:	f003 030f 	and.w	r3, r3, #15
 8004226:	429a      	cmp	r2, r3
 8004228:	d208      	bcs.n	800423c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800422a:	4b11      	ldr	r3, [pc, #68]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 800422c:	699b      	ldr	r3, [r3, #24]
 800422e:	f023 020f 	bic.w	r2, r3, #15
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	68db      	ldr	r3, [r3, #12]
 8004236:	490e      	ldr	r1, [pc, #56]	@ (8004270 <HAL_RCC_ClockConfig+0x244>)
 8004238:	4313      	orrs	r3, r2
 800423a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800423c:	4b0b      	ldr	r3, [pc, #44]	@ (800426c <HAL_RCC_ClockConfig+0x240>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 030f 	and.w	r3, r3, #15
 8004244:	683a      	ldr	r2, [r7, #0]
 8004246:	429a      	cmp	r2, r3
 8004248:	d214      	bcs.n	8004274 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800424a:	4b08      	ldr	r3, [pc, #32]	@ (800426c <HAL_RCC_ClockConfig+0x240>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f023 020f 	bic.w	r2, r3, #15
 8004252:	4906      	ldr	r1, [pc, #24]	@ (800426c <HAL_RCC_ClockConfig+0x240>)
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	4313      	orrs	r3, r2
 8004258:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800425a:	4b04      	ldr	r3, [pc, #16]	@ (800426c <HAL_RCC_ClockConfig+0x240>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 030f 	and.w	r3, r3, #15
 8004262:	683a      	ldr	r2, [r7, #0]
 8004264:	429a      	cmp	r2, r3
 8004266:	d005      	beq.n	8004274 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	e086      	b.n	800437a <HAL_RCC_ClockConfig+0x34e>
 800426c:	52002000 	.word	0x52002000
 8004270:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 0304 	and.w	r3, r3, #4
 800427c:	2b00      	cmp	r3, #0
 800427e:	d010      	beq.n	80042a2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	691a      	ldr	r2, [r3, #16]
 8004284:	4b3f      	ldr	r3, [pc, #252]	@ (8004384 <HAL_RCC_ClockConfig+0x358>)
 8004286:	699b      	ldr	r3, [r3, #24]
 8004288:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800428c:	429a      	cmp	r2, r3
 800428e:	d208      	bcs.n	80042a2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004290:	4b3c      	ldr	r3, [pc, #240]	@ (8004384 <HAL_RCC_ClockConfig+0x358>)
 8004292:	699b      	ldr	r3, [r3, #24]
 8004294:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	691b      	ldr	r3, [r3, #16]
 800429c:	4939      	ldr	r1, [pc, #228]	@ (8004384 <HAL_RCC_ClockConfig+0x358>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0308 	and.w	r3, r3, #8
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d010      	beq.n	80042d0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	695a      	ldr	r2, [r3, #20]
 80042b2:	4b34      	ldr	r3, [pc, #208]	@ (8004384 <HAL_RCC_ClockConfig+0x358>)
 80042b4:	69db      	ldr	r3, [r3, #28]
 80042b6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d208      	bcs.n	80042d0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80042be:	4b31      	ldr	r3, [pc, #196]	@ (8004384 <HAL_RCC_ClockConfig+0x358>)
 80042c0:	69db      	ldr	r3, [r3, #28]
 80042c2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	695b      	ldr	r3, [r3, #20]
 80042ca:	492e      	ldr	r1, [pc, #184]	@ (8004384 <HAL_RCC_ClockConfig+0x358>)
 80042cc:	4313      	orrs	r3, r2
 80042ce:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f003 0310 	and.w	r3, r3, #16
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d010      	beq.n	80042fe <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	699a      	ldr	r2, [r3, #24]
 80042e0:	4b28      	ldr	r3, [pc, #160]	@ (8004384 <HAL_RCC_ClockConfig+0x358>)
 80042e2:	69db      	ldr	r3, [r3, #28]
 80042e4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d208      	bcs.n	80042fe <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80042ec:	4b25      	ldr	r3, [pc, #148]	@ (8004384 <HAL_RCC_ClockConfig+0x358>)
 80042ee:	69db      	ldr	r3, [r3, #28]
 80042f0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	699b      	ldr	r3, [r3, #24]
 80042f8:	4922      	ldr	r1, [pc, #136]	@ (8004384 <HAL_RCC_ClockConfig+0x358>)
 80042fa:	4313      	orrs	r3, r2
 80042fc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 0320 	and.w	r3, r3, #32
 8004306:	2b00      	cmp	r3, #0
 8004308:	d010      	beq.n	800432c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	69da      	ldr	r2, [r3, #28]
 800430e:	4b1d      	ldr	r3, [pc, #116]	@ (8004384 <HAL_RCC_ClockConfig+0x358>)
 8004310:	6a1b      	ldr	r3, [r3, #32]
 8004312:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004316:	429a      	cmp	r2, r3
 8004318:	d208      	bcs.n	800432c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800431a:	4b1a      	ldr	r3, [pc, #104]	@ (8004384 <HAL_RCC_ClockConfig+0x358>)
 800431c:	6a1b      	ldr	r3, [r3, #32]
 800431e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	69db      	ldr	r3, [r3, #28]
 8004326:	4917      	ldr	r1, [pc, #92]	@ (8004384 <HAL_RCC_ClockConfig+0x358>)
 8004328:	4313      	orrs	r3, r2
 800432a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800432c:	f000 f834 	bl	8004398 <HAL_RCC_GetSysClockFreq>
 8004330:	4602      	mov	r2, r0
 8004332:	4b14      	ldr	r3, [pc, #80]	@ (8004384 <HAL_RCC_ClockConfig+0x358>)
 8004334:	699b      	ldr	r3, [r3, #24]
 8004336:	0a1b      	lsrs	r3, r3, #8
 8004338:	f003 030f 	and.w	r3, r3, #15
 800433c:	4912      	ldr	r1, [pc, #72]	@ (8004388 <HAL_RCC_ClockConfig+0x35c>)
 800433e:	5ccb      	ldrb	r3, [r1, r3]
 8004340:	f003 031f 	and.w	r3, r3, #31
 8004344:	fa22 f303 	lsr.w	r3, r2, r3
 8004348:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800434a:	4b0e      	ldr	r3, [pc, #56]	@ (8004384 <HAL_RCC_ClockConfig+0x358>)
 800434c:	699b      	ldr	r3, [r3, #24]
 800434e:	f003 030f 	and.w	r3, r3, #15
 8004352:	4a0d      	ldr	r2, [pc, #52]	@ (8004388 <HAL_RCC_ClockConfig+0x35c>)
 8004354:	5cd3      	ldrb	r3, [r2, r3]
 8004356:	f003 031f 	and.w	r3, r3, #31
 800435a:	693a      	ldr	r2, [r7, #16]
 800435c:	fa22 f303 	lsr.w	r3, r2, r3
 8004360:	4a0a      	ldr	r2, [pc, #40]	@ (800438c <HAL_RCC_ClockConfig+0x360>)
 8004362:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004364:	4a0a      	ldr	r2, [pc, #40]	@ (8004390 <HAL_RCC_ClockConfig+0x364>)
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800436a:	4b0a      	ldr	r3, [pc, #40]	@ (8004394 <HAL_RCC_ClockConfig+0x368>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4618      	mov	r0, r3
 8004370:	f7fd fa9e 	bl	80018b0 <HAL_InitTick>
 8004374:	4603      	mov	r3, r0
 8004376:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004378:	7bfb      	ldrb	r3, [r7, #15]
}
 800437a:	4618      	mov	r0, r3
 800437c:	3718      	adds	r7, #24
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	58024400 	.word	0x58024400
 8004388:	08009984 	.word	0x08009984
 800438c:	24000004 	.word	0x24000004
 8004390:	24000000 	.word	0x24000000
 8004394:	24000068 	.word	0x24000068

08004398 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004398:	b480      	push	{r7}
 800439a:	b089      	sub	sp, #36	@ 0x24
 800439c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800439e:	4bb3      	ldr	r3, [pc, #716]	@ (800466c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80043a0:	691b      	ldr	r3, [r3, #16]
 80043a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80043a6:	2b18      	cmp	r3, #24
 80043a8:	f200 8155 	bhi.w	8004656 <HAL_RCC_GetSysClockFreq+0x2be>
 80043ac:	a201      	add	r2, pc, #4	@ (adr r2, 80043b4 <HAL_RCC_GetSysClockFreq+0x1c>)
 80043ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043b2:	bf00      	nop
 80043b4:	08004419 	.word	0x08004419
 80043b8:	08004657 	.word	0x08004657
 80043bc:	08004657 	.word	0x08004657
 80043c0:	08004657 	.word	0x08004657
 80043c4:	08004657 	.word	0x08004657
 80043c8:	08004657 	.word	0x08004657
 80043cc:	08004657 	.word	0x08004657
 80043d0:	08004657 	.word	0x08004657
 80043d4:	0800443f 	.word	0x0800443f
 80043d8:	08004657 	.word	0x08004657
 80043dc:	08004657 	.word	0x08004657
 80043e0:	08004657 	.word	0x08004657
 80043e4:	08004657 	.word	0x08004657
 80043e8:	08004657 	.word	0x08004657
 80043ec:	08004657 	.word	0x08004657
 80043f0:	08004657 	.word	0x08004657
 80043f4:	08004445 	.word	0x08004445
 80043f8:	08004657 	.word	0x08004657
 80043fc:	08004657 	.word	0x08004657
 8004400:	08004657 	.word	0x08004657
 8004404:	08004657 	.word	0x08004657
 8004408:	08004657 	.word	0x08004657
 800440c:	08004657 	.word	0x08004657
 8004410:	08004657 	.word	0x08004657
 8004414:	0800444b 	.word	0x0800444b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004418:	4b94      	ldr	r3, [pc, #592]	@ (800466c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 0320 	and.w	r3, r3, #32
 8004420:	2b00      	cmp	r3, #0
 8004422:	d009      	beq.n	8004438 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004424:	4b91      	ldr	r3, [pc, #580]	@ (800466c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	08db      	lsrs	r3, r3, #3
 800442a:	f003 0303 	and.w	r3, r3, #3
 800442e:	4a90      	ldr	r2, [pc, #576]	@ (8004670 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004430:	fa22 f303 	lsr.w	r3, r2, r3
 8004434:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004436:	e111      	b.n	800465c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004438:	4b8d      	ldr	r3, [pc, #564]	@ (8004670 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800443a:	61bb      	str	r3, [r7, #24]
      break;
 800443c:	e10e      	b.n	800465c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800443e:	4b8d      	ldr	r3, [pc, #564]	@ (8004674 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004440:	61bb      	str	r3, [r7, #24]
      break;
 8004442:	e10b      	b.n	800465c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004444:	4b8c      	ldr	r3, [pc, #560]	@ (8004678 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004446:	61bb      	str	r3, [r7, #24]
      break;
 8004448:	e108      	b.n	800465c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800444a:	4b88      	ldr	r3, [pc, #544]	@ (800466c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800444c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800444e:	f003 0303 	and.w	r3, r3, #3
 8004452:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004454:	4b85      	ldr	r3, [pc, #532]	@ (800466c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004458:	091b      	lsrs	r3, r3, #4
 800445a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800445e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004460:	4b82      	ldr	r3, [pc, #520]	@ (800466c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004464:	f003 0301 	and.w	r3, r3, #1
 8004468:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800446a:	4b80      	ldr	r3, [pc, #512]	@ (800466c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800446c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800446e:	08db      	lsrs	r3, r3, #3
 8004470:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004474:	68fa      	ldr	r2, [r7, #12]
 8004476:	fb02 f303 	mul.w	r3, r2, r3
 800447a:	ee07 3a90 	vmov	s15, r3
 800447e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004482:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	2b00      	cmp	r3, #0
 800448a:	f000 80e1 	beq.w	8004650 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	2b02      	cmp	r3, #2
 8004492:	f000 8083 	beq.w	800459c <HAL_RCC_GetSysClockFreq+0x204>
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	2b02      	cmp	r3, #2
 800449a:	f200 80a1 	bhi.w	80045e0 <HAL_RCC_GetSysClockFreq+0x248>
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d003      	beq.n	80044ac <HAL_RCC_GetSysClockFreq+0x114>
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d056      	beq.n	8004558 <HAL_RCC_GetSysClockFreq+0x1c0>
 80044aa:	e099      	b.n	80045e0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80044ac:	4b6f      	ldr	r3, [pc, #444]	@ (800466c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f003 0320 	and.w	r3, r3, #32
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d02d      	beq.n	8004514 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80044b8:	4b6c      	ldr	r3, [pc, #432]	@ (800466c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	08db      	lsrs	r3, r3, #3
 80044be:	f003 0303 	and.w	r3, r3, #3
 80044c2:	4a6b      	ldr	r2, [pc, #428]	@ (8004670 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80044c4:	fa22 f303 	lsr.w	r3, r2, r3
 80044c8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	ee07 3a90 	vmov	s15, r3
 80044d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	ee07 3a90 	vmov	s15, r3
 80044da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80044e2:	4b62      	ldr	r3, [pc, #392]	@ (800466c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044ea:	ee07 3a90 	vmov	s15, r3
 80044ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80044f6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800467c <HAL_RCC_GetSysClockFreq+0x2e4>
 80044fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80044fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004502:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004506:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800450a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800450e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004512:	e087      	b.n	8004624 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	ee07 3a90 	vmov	s15, r3
 800451a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800451e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004680 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004522:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004526:	4b51      	ldr	r3, [pc, #324]	@ (800466c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800452a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800452e:	ee07 3a90 	vmov	s15, r3
 8004532:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004536:	ed97 6a02 	vldr	s12, [r7, #8]
 800453a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800467c <HAL_RCC_GetSysClockFreq+0x2e4>
 800453e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004542:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004546:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800454a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800454e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004552:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004556:	e065      	b.n	8004624 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	ee07 3a90 	vmov	s15, r3
 800455e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004562:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004684 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004566:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800456a:	4b40      	ldr	r3, [pc, #256]	@ (800466c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800456c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800456e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004572:	ee07 3a90 	vmov	s15, r3
 8004576:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800457a:	ed97 6a02 	vldr	s12, [r7, #8]
 800457e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800467c <HAL_RCC_GetSysClockFreq+0x2e4>
 8004582:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004586:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800458a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800458e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004592:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004596:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800459a:	e043      	b.n	8004624 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	ee07 3a90 	vmov	s15, r3
 80045a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045a6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004688 <HAL_RCC_GetSysClockFreq+0x2f0>
 80045aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045ae:	4b2f      	ldr	r3, [pc, #188]	@ (800466c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80045b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045b6:	ee07 3a90 	vmov	s15, r3
 80045ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045be:	ed97 6a02 	vldr	s12, [r7, #8]
 80045c2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800467c <HAL_RCC_GetSysClockFreq+0x2e4>
 80045c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80045d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045da:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80045de:	e021      	b.n	8004624 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	ee07 3a90 	vmov	s15, r3
 80045e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045ea:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004684 <HAL_RCC_GetSysClockFreq+0x2ec>
 80045ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045f2:	4b1e      	ldr	r3, [pc, #120]	@ (800466c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80045f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045fa:	ee07 3a90 	vmov	s15, r3
 80045fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004602:	ed97 6a02 	vldr	s12, [r7, #8]
 8004606:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800467c <HAL_RCC_GetSysClockFreq+0x2e4>
 800460a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800460e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004612:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004616:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800461a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800461e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004622:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004624:	4b11      	ldr	r3, [pc, #68]	@ (800466c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004628:	0a5b      	lsrs	r3, r3, #9
 800462a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800462e:	3301      	adds	r3, #1
 8004630:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	ee07 3a90 	vmov	s15, r3
 8004638:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800463c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004640:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004644:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004648:	ee17 3a90 	vmov	r3, s15
 800464c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800464e:	e005      	b.n	800465c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004650:	2300      	movs	r3, #0
 8004652:	61bb      	str	r3, [r7, #24]
      break;
 8004654:	e002      	b.n	800465c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004656:	4b07      	ldr	r3, [pc, #28]	@ (8004674 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004658:	61bb      	str	r3, [r7, #24]
      break;
 800465a:	bf00      	nop
  }

  return sysclockfreq;
 800465c:	69bb      	ldr	r3, [r7, #24]
}
 800465e:	4618      	mov	r0, r3
 8004660:	3724      	adds	r7, #36	@ 0x24
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr
 800466a:	bf00      	nop
 800466c:	58024400 	.word	0x58024400
 8004670:	03d09000 	.word	0x03d09000
 8004674:	003d0900 	.word	0x003d0900
 8004678:	007a1200 	.word	0x007a1200
 800467c:	46000000 	.word	0x46000000
 8004680:	4c742400 	.word	0x4c742400
 8004684:	4a742400 	.word	0x4a742400
 8004688:	4af42400 	.word	0x4af42400

0800468c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b082      	sub	sp, #8
 8004690:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004692:	f7ff fe81 	bl	8004398 <HAL_RCC_GetSysClockFreq>
 8004696:	4602      	mov	r2, r0
 8004698:	4b10      	ldr	r3, [pc, #64]	@ (80046dc <HAL_RCC_GetHCLKFreq+0x50>)
 800469a:	699b      	ldr	r3, [r3, #24]
 800469c:	0a1b      	lsrs	r3, r3, #8
 800469e:	f003 030f 	and.w	r3, r3, #15
 80046a2:	490f      	ldr	r1, [pc, #60]	@ (80046e0 <HAL_RCC_GetHCLKFreq+0x54>)
 80046a4:	5ccb      	ldrb	r3, [r1, r3]
 80046a6:	f003 031f 	and.w	r3, r3, #31
 80046aa:	fa22 f303 	lsr.w	r3, r2, r3
 80046ae:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80046b0:	4b0a      	ldr	r3, [pc, #40]	@ (80046dc <HAL_RCC_GetHCLKFreq+0x50>)
 80046b2:	699b      	ldr	r3, [r3, #24]
 80046b4:	f003 030f 	and.w	r3, r3, #15
 80046b8:	4a09      	ldr	r2, [pc, #36]	@ (80046e0 <HAL_RCC_GetHCLKFreq+0x54>)
 80046ba:	5cd3      	ldrb	r3, [r2, r3]
 80046bc:	f003 031f 	and.w	r3, r3, #31
 80046c0:	687a      	ldr	r2, [r7, #4]
 80046c2:	fa22 f303 	lsr.w	r3, r2, r3
 80046c6:	4a07      	ldr	r2, [pc, #28]	@ (80046e4 <HAL_RCC_GetHCLKFreq+0x58>)
 80046c8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80046ca:	4a07      	ldr	r2, [pc, #28]	@ (80046e8 <HAL_RCC_GetHCLKFreq+0x5c>)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80046d0:	4b04      	ldr	r3, [pc, #16]	@ (80046e4 <HAL_RCC_GetHCLKFreq+0x58>)
 80046d2:	681b      	ldr	r3, [r3, #0]
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3708      	adds	r7, #8
 80046d8:	46bd      	mov	sp, r7
 80046da:	bd80      	pop	{r7, pc}
 80046dc:	58024400 	.word	0x58024400
 80046e0:	08009984 	.word	0x08009984
 80046e4:	24000004 	.word	0x24000004
 80046e8:	24000000 	.word	0x24000000

080046ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80046f0:	f7ff ffcc 	bl	800468c <HAL_RCC_GetHCLKFreq>
 80046f4:	4602      	mov	r2, r0
 80046f6:	4b06      	ldr	r3, [pc, #24]	@ (8004710 <HAL_RCC_GetPCLK1Freq+0x24>)
 80046f8:	69db      	ldr	r3, [r3, #28]
 80046fa:	091b      	lsrs	r3, r3, #4
 80046fc:	f003 0307 	and.w	r3, r3, #7
 8004700:	4904      	ldr	r1, [pc, #16]	@ (8004714 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004702:	5ccb      	ldrb	r3, [r1, r3]
 8004704:	f003 031f 	and.w	r3, r3, #31
 8004708:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800470c:	4618      	mov	r0, r3
 800470e:	bd80      	pop	{r7, pc}
 8004710:	58024400 	.word	0x58024400
 8004714:	08009984 	.word	0x08009984

08004718 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800471c:	f7ff ffb6 	bl	800468c <HAL_RCC_GetHCLKFreq>
 8004720:	4602      	mov	r2, r0
 8004722:	4b06      	ldr	r3, [pc, #24]	@ (800473c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004724:	69db      	ldr	r3, [r3, #28]
 8004726:	0a1b      	lsrs	r3, r3, #8
 8004728:	f003 0307 	and.w	r3, r3, #7
 800472c:	4904      	ldr	r1, [pc, #16]	@ (8004740 <HAL_RCC_GetPCLK2Freq+0x28>)
 800472e:	5ccb      	ldrb	r3, [r1, r3]
 8004730:	f003 031f 	and.w	r3, r3, #31
 8004734:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004738:	4618      	mov	r0, r3
 800473a:	bd80      	pop	{r7, pc}
 800473c:	58024400 	.word	0x58024400
 8004740:	08009984 	.word	0x08009984

08004744 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004744:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004748:	b0ca      	sub	sp, #296	@ 0x128
 800474a:	af00      	add	r7, sp, #0
 800474c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004750:	2300      	movs	r3, #0
 8004752:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004756:	2300      	movs	r3, #0
 8004758:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800475c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004764:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004768:	2500      	movs	r5, #0
 800476a:	ea54 0305 	orrs.w	r3, r4, r5
 800476e:	d049      	beq.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004770:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004774:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004776:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800477a:	d02f      	beq.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x98>
 800477c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004780:	d828      	bhi.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004782:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004786:	d01a      	beq.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004788:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800478c:	d822      	bhi.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800478e:	2b00      	cmp	r3, #0
 8004790:	d003      	beq.n	800479a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004792:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004796:	d007      	beq.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004798:	e01c      	b.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800479a:	4bb8      	ldr	r3, [pc, #736]	@ (8004a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800479c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800479e:	4ab7      	ldr	r2, [pc, #732]	@ (8004a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80047a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80047a6:	e01a      	b.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80047a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ac:	3308      	adds	r3, #8
 80047ae:	2102      	movs	r1, #2
 80047b0:	4618      	mov	r0, r3
 80047b2:	f001 fc8f 	bl	80060d4 <RCCEx_PLL2_Config>
 80047b6:	4603      	mov	r3, r0
 80047b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80047bc:	e00f      	b.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80047be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047c2:	3328      	adds	r3, #40	@ 0x28
 80047c4:	2102      	movs	r1, #2
 80047c6:	4618      	mov	r0, r3
 80047c8:	f001 fd36 	bl	8006238 <RCCEx_PLL3_Config>
 80047cc:	4603      	mov	r3, r0
 80047ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80047d2:	e004      	b.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047da:	e000      	b.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80047dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d10a      	bne.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80047e6:	4ba5      	ldr	r3, [pc, #660]	@ (8004a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80047e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047ea:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80047ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80047f4:	4aa1      	ldr	r2, [pc, #644]	@ (8004a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80047f6:	430b      	orrs	r3, r1
 80047f8:	6513      	str	r3, [r2, #80]	@ 0x50
 80047fa:	e003      	b.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004800:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004804:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800480c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004810:	f04f 0900 	mov.w	r9, #0
 8004814:	ea58 0309 	orrs.w	r3, r8, r9
 8004818:	d047      	beq.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800481a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800481e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004820:	2b04      	cmp	r3, #4
 8004822:	d82a      	bhi.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004824:	a201      	add	r2, pc, #4	@ (adr r2, 800482c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800482a:	bf00      	nop
 800482c:	08004841 	.word	0x08004841
 8004830:	0800484f 	.word	0x0800484f
 8004834:	08004865 	.word	0x08004865
 8004838:	08004883 	.word	0x08004883
 800483c:	08004883 	.word	0x08004883
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004840:	4b8e      	ldr	r3, [pc, #568]	@ (8004a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004844:	4a8d      	ldr	r2, [pc, #564]	@ (8004a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004846:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800484a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800484c:	e01a      	b.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800484e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004852:	3308      	adds	r3, #8
 8004854:	2100      	movs	r1, #0
 8004856:	4618      	mov	r0, r3
 8004858:	f001 fc3c 	bl	80060d4 <RCCEx_PLL2_Config>
 800485c:	4603      	mov	r3, r0
 800485e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004862:	e00f      	b.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004864:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004868:	3328      	adds	r3, #40	@ 0x28
 800486a:	2100      	movs	r1, #0
 800486c:	4618      	mov	r0, r3
 800486e:	f001 fce3 	bl	8006238 <RCCEx_PLL3_Config>
 8004872:	4603      	mov	r3, r0
 8004874:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004878:	e004      	b.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004880:	e000      	b.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004882:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004884:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004888:	2b00      	cmp	r3, #0
 800488a:	d10a      	bne.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800488c:	4b7b      	ldr	r3, [pc, #492]	@ (8004a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800488e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004890:	f023 0107 	bic.w	r1, r3, #7
 8004894:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800489a:	4a78      	ldr	r2, [pc, #480]	@ (8004a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800489c:	430b      	orrs	r3, r1
 800489e:	6513      	str	r3, [r2, #80]	@ 0x50
 80048a0:	e003      	b.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80048aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80048b6:	f04f 0b00 	mov.w	fp, #0
 80048ba:	ea5a 030b 	orrs.w	r3, sl, fp
 80048be:	d04c      	beq.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80048c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048ca:	d030      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80048cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048d0:	d829      	bhi.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80048d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80048d4:	d02d      	beq.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80048d6:	2bc0      	cmp	r3, #192	@ 0xc0
 80048d8:	d825      	bhi.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80048da:	2b80      	cmp	r3, #128	@ 0x80
 80048dc:	d018      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80048de:	2b80      	cmp	r3, #128	@ 0x80
 80048e0:	d821      	bhi.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d002      	beq.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80048e6:	2b40      	cmp	r3, #64	@ 0x40
 80048e8:	d007      	beq.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80048ea:	e01c      	b.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80048ec:	4b63      	ldr	r3, [pc, #396]	@ (8004a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80048ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048f0:	4a62      	ldr	r2, [pc, #392]	@ (8004a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80048f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80048f8:	e01c      	b.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80048fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048fe:	3308      	adds	r3, #8
 8004900:	2100      	movs	r1, #0
 8004902:	4618      	mov	r0, r3
 8004904:	f001 fbe6 	bl	80060d4 <RCCEx_PLL2_Config>
 8004908:	4603      	mov	r3, r0
 800490a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800490e:	e011      	b.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004910:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004914:	3328      	adds	r3, #40	@ 0x28
 8004916:	2100      	movs	r1, #0
 8004918:	4618      	mov	r0, r3
 800491a:	f001 fc8d 	bl	8006238 <RCCEx_PLL3_Config>
 800491e:	4603      	mov	r3, r0
 8004920:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004924:	e006      	b.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800492c:	e002      	b.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800492e:	bf00      	nop
 8004930:	e000      	b.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004932:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004934:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004938:	2b00      	cmp	r3, #0
 800493a:	d10a      	bne.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800493c:	4b4f      	ldr	r3, [pc, #316]	@ (8004a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800493e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004940:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004944:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004948:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800494a:	4a4c      	ldr	r2, [pc, #304]	@ (8004a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800494c:	430b      	orrs	r3, r1
 800494e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004950:	e003      	b.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004952:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004956:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800495a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800495e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004962:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004966:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800496a:	2300      	movs	r3, #0
 800496c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004970:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004974:	460b      	mov	r3, r1
 8004976:	4313      	orrs	r3, r2
 8004978:	d053      	beq.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800497a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800497e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004982:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004986:	d035      	beq.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004988:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800498c:	d82e      	bhi.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800498e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004992:	d031      	beq.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004994:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004998:	d828      	bhi.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800499a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800499e:	d01a      	beq.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80049a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80049a4:	d822      	bhi.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d003      	beq.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80049aa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80049ae:	d007      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80049b0:	e01c      	b.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80049b2:	4b32      	ldr	r3, [pc, #200]	@ (8004a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80049b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049b6:	4a31      	ldr	r2, [pc, #196]	@ (8004a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80049b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80049be:	e01c      	b.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80049c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049c4:	3308      	adds	r3, #8
 80049c6:	2100      	movs	r1, #0
 80049c8:	4618      	mov	r0, r3
 80049ca:	f001 fb83 	bl	80060d4 <RCCEx_PLL2_Config>
 80049ce:	4603      	mov	r3, r0
 80049d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80049d4:	e011      	b.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80049d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049da:	3328      	adds	r3, #40	@ 0x28
 80049dc:	2100      	movs	r1, #0
 80049de:	4618      	mov	r0, r3
 80049e0:	f001 fc2a 	bl	8006238 <RCCEx_PLL3_Config>
 80049e4:	4603      	mov	r3, r0
 80049e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80049ea:	e006      	b.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80049f2:	e002      	b.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80049f4:	bf00      	nop
 80049f6:	e000      	b.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80049f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d10b      	bne.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004a02:	4b1e      	ldr	r3, [pc, #120]	@ (8004a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004a04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a06:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a0e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004a12:	4a1a      	ldr	r2, [pc, #104]	@ (8004a7c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004a14:	430b      	orrs	r3, r1
 8004a16:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a18:	e003      	b.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004a22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a2a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004a2e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004a32:	2300      	movs	r3, #0
 8004a34:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004a38:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004a3c:	460b      	mov	r3, r1
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	d056      	beq.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004a42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a46:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004a4a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a4e:	d038      	beq.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004a50:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a54:	d831      	bhi.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004a56:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004a5a:	d034      	beq.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004a5c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004a60:	d82b      	bhi.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004a62:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004a66:	d01d      	beq.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004a68:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004a6c:	d825      	bhi.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d006      	beq.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004a72:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a76:	d00a      	beq.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004a78:	e01f      	b.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004a7a:	bf00      	nop
 8004a7c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a80:	4ba2      	ldr	r3, [pc, #648]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a84:	4aa1      	ldr	r2, [pc, #644]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004a86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a8a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004a8c:	e01c      	b.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004a8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a92:	3308      	adds	r3, #8
 8004a94:	2100      	movs	r1, #0
 8004a96:	4618      	mov	r0, r3
 8004a98:	f001 fb1c 	bl	80060d4 <RCCEx_PLL2_Config>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004aa2:	e011      	b.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004aa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aa8:	3328      	adds	r3, #40	@ 0x28
 8004aaa:	2100      	movs	r1, #0
 8004aac:	4618      	mov	r0, r3
 8004aae:	f001 fbc3 	bl	8006238 <RCCEx_PLL3_Config>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004ab8:	e006      	b.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ac0:	e002      	b.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004ac2:	bf00      	nop
 8004ac4:	e000      	b.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004ac6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ac8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d10b      	bne.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004ad0:	4b8e      	ldr	r3, [pc, #568]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ad2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ad4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004ad8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004adc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004ae0:	4a8a      	ldr	r2, [pc, #552]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ae2:	430b      	orrs	r3, r1
 8004ae4:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ae6:	e003      	b.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ae8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004af0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004af8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004afc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004b00:	2300      	movs	r3, #0
 8004b02:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004b06:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004b0a:	460b      	mov	r3, r1
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	d03a      	beq.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004b10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b16:	2b30      	cmp	r3, #48	@ 0x30
 8004b18:	d01f      	beq.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004b1a:	2b30      	cmp	r3, #48	@ 0x30
 8004b1c:	d819      	bhi.n	8004b52 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004b1e:	2b20      	cmp	r3, #32
 8004b20:	d00c      	beq.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004b22:	2b20      	cmp	r3, #32
 8004b24:	d815      	bhi.n	8004b52 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d019      	beq.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004b2a:	2b10      	cmp	r3, #16
 8004b2c:	d111      	bne.n	8004b52 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b2e:	4b77      	ldr	r3, [pc, #476]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004b30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b32:	4a76      	ldr	r2, [pc, #472]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004b34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b38:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004b3a:	e011      	b.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004b3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b40:	3308      	adds	r3, #8
 8004b42:	2102      	movs	r1, #2
 8004b44:	4618      	mov	r0, r3
 8004b46:	f001 fac5 	bl	80060d4 <RCCEx_PLL2_Config>
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004b50:	e006      	b.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b58:	e002      	b.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004b5a:	bf00      	nop
 8004b5c:	e000      	b.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004b5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d10a      	bne.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004b68:	4b68      	ldr	r3, [pc, #416]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004b6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b6c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004b70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b76:	4a65      	ldr	r2, [pc, #404]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004b78:	430b      	orrs	r3, r1
 8004b7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004b7c:	e003      	b.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004b86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b8e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004b92:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004b96:	2300      	movs	r3, #0
 8004b98:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004b9c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004ba0:	460b      	mov	r3, r1
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	d051      	beq.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004ba6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004baa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004bb0:	d035      	beq.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8004bb2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004bb6:	d82e      	bhi.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004bb8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004bbc:	d031      	beq.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004bbe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004bc2:	d828      	bhi.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004bc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bc8:	d01a      	beq.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004bca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bce:	d822      	bhi.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d003      	beq.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004bd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bd8:	d007      	beq.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004bda:	e01c      	b.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004bdc:	4b4b      	ldr	r3, [pc, #300]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be0:	4a4a      	ldr	r2, [pc, #296]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004be2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004be6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004be8:	e01c      	b.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004bea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bee:	3308      	adds	r3, #8
 8004bf0:	2100      	movs	r1, #0
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	f001 fa6e 	bl	80060d4 <RCCEx_PLL2_Config>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004bfe:	e011      	b.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004c00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c04:	3328      	adds	r3, #40	@ 0x28
 8004c06:	2100      	movs	r1, #0
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f001 fb15 	bl	8006238 <RCCEx_PLL3_Config>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004c14:	e006      	b.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c1c:	e002      	b.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004c1e:	bf00      	nop
 8004c20:	e000      	b.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004c22:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d10a      	bne.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004c2c:	4b37      	ldr	r3, [pc, #220]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004c2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c30:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c3a:	4a34      	ldr	r2, [pc, #208]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004c3c:	430b      	orrs	r3, r1
 8004c3e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004c40:	e003      	b.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004c4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c52:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004c56:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004c60:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004c64:	460b      	mov	r3, r1
 8004c66:	4313      	orrs	r3, r2
 8004c68:	d056      	beq.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004c6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c74:	d033      	beq.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004c76:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c7a:	d82c      	bhi.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004c7c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004c80:	d02f      	beq.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8004c82:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004c86:	d826      	bhi.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004c88:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004c8c:	d02b      	beq.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004c8e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004c92:	d820      	bhi.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004c94:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004c98:	d012      	beq.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004c9a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004c9e:	d81a      	bhi.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d022      	beq.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004ca4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ca8:	d115      	bne.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004caa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cae:	3308      	adds	r3, #8
 8004cb0:	2101      	movs	r1, #1
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f001 fa0e 	bl	80060d4 <RCCEx_PLL2_Config>
 8004cb8:	4603      	mov	r3, r0
 8004cba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004cbe:	e015      	b.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004cc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cc4:	3328      	adds	r3, #40	@ 0x28
 8004cc6:	2101      	movs	r1, #1
 8004cc8:	4618      	mov	r0, r3
 8004cca:	f001 fab5 	bl	8006238 <RCCEx_PLL3_Config>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004cd4:	e00a      	b.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004cdc:	e006      	b.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004cde:	bf00      	nop
 8004ce0:	e004      	b.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004ce2:	bf00      	nop
 8004ce4:	e002      	b.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004ce6:	bf00      	nop
 8004ce8:	e000      	b.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004cea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d10d      	bne.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004cf4:	4b05      	ldr	r3, [pc, #20]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004cf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cf8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004cfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d02:	4a02      	ldr	r2, [pc, #8]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d04:	430b      	orrs	r3, r1
 8004d06:	6513      	str	r3, [r2, #80]	@ 0x50
 8004d08:	e006      	b.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004d0a:	bf00      	nop
 8004d0c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004d18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d20:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004d24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004d28:	2300      	movs	r3, #0
 8004d2a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004d2e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004d32:	460b      	mov	r3, r1
 8004d34:	4313      	orrs	r3, r2
 8004d36:	d055      	beq.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004d38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d3c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004d40:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d44:	d033      	beq.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004d46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d4a:	d82c      	bhi.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004d4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d50:	d02f      	beq.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8004d52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d56:	d826      	bhi.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004d58:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004d5c:	d02b      	beq.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8004d5e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004d62:	d820      	bhi.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004d64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d68:	d012      	beq.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004d6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d6e:	d81a      	bhi.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d022      	beq.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004d74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d78:	d115      	bne.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d7e:	3308      	adds	r3, #8
 8004d80:	2101      	movs	r1, #1
 8004d82:	4618      	mov	r0, r3
 8004d84:	f001 f9a6 	bl	80060d4 <RCCEx_PLL2_Config>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004d8e:	e015      	b.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d94:	3328      	adds	r3, #40	@ 0x28
 8004d96:	2101      	movs	r1, #1
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f001 fa4d 	bl	8006238 <RCCEx_PLL3_Config>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004da4:	e00a      	b.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004dac:	e006      	b.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004dae:	bf00      	nop
 8004db0:	e004      	b.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004db2:	bf00      	nop
 8004db4:	e002      	b.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004db6:	bf00      	nop
 8004db8:	e000      	b.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004dba:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dbc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d10b      	bne.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004dc4:	4ba3      	ldr	r3, [pc, #652]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004dc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dc8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004dcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dd0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004dd4:	4a9f      	ldr	r2, [pc, #636]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004dd6:	430b      	orrs	r3, r1
 8004dd8:	6593      	str	r3, [r2, #88]	@ 0x58
 8004dda:	e003      	b.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ddc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004de0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004de4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dec:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004df0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004df4:	2300      	movs	r3, #0
 8004df6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004dfa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004dfe:	460b      	mov	r3, r1
 8004e00:	4313      	orrs	r3, r2
 8004e02:	d037      	beq.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004e04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e0e:	d00e      	beq.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004e10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e14:	d816      	bhi.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d018      	beq.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x708>
 8004e1a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e1e:	d111      	bne.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e20:	4b8c      	ldr	r3, [pc, #560]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e24:	4a8b      	ldr	r2, [pc, #556]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004e26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004e2c:	e00f      	b.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004e2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e32:	3308      	adds	r3, #8
 8004e34:	2101      	movs	r1, #1
 8004e36:	4618      	mov	r0, r3
 8004e38:	f001 f94c 	bl	80060d4 <RCCEx_PLL2_Config>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004e42:	e004      	b.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e4a:	e000      	b.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004e4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d10a      	bne.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004e56:	4b7f      	ldr	r3, [pc, #508]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004e58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e5a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004e5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e64:	4a7b      	ldr	r2, [pc, #492]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004e66:	430b      	orrs	r3, r1
 8004e68:	6513      	str	r3, [r2, #80]	@ 0x50
 8004e6a:	e003      	b.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004e74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e7c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004e80:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004e84:	2300      	movs	r3, #0
 8004e86:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004e8a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004e8e:	460b      	mov	r3, r1
 8004e90:	4313      	orrs	r3, r2
 8004e92:	d039      	beq.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004e94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e9a:	2b03      	cmp	r3, #3
 8004e9c:	d81c      	bhi.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004e9e:	a201      	add	r2, pc, #4	@ (adr r2, 8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ea4:	08004ee1 	.word	0x08004ee1
 8004ea8:	08004eb5 	.word	0x08004eb5
 8004eac:	08004ec3 	.word	0x08004ec3
 8004eb0:	08004ee1 	.word	0x08004ee1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004eb4:	4b67      	ldr	r3, [pc, #412]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eb8:	4a66      	ldr	r2, [pc, #408]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004eba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ebe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004ec0:	e00f      	b.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ec6:	3308      	adds	r3, #8
 8004ec8:	2102      	movs	r1, #2
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f001 f902 	bl	80060d4 <RCCEx_PLL2_Config>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004ed6:	e004      	b.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ede:	e000      	b.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004ee0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ee2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d10a      	bne.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004eea:	4b5a      	ldr	r3, [pc, #360]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004eec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eee:	f023 0103 	bic.w	r1, r3, #3
 8004ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ef6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ef8:	4a56      	ldr	r2, [pc, #344]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004efa:	430b      	orrs	r3, r1
 8004efc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004efe:	e003      	b.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004f08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f10:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004f14:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004f18:	2300      	movs	r3, #0
 8004f1a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004f1e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004f22:	460b      	mov	r3, r1
 8004f24:	4313      	orrs	r3, r2
 8004f26:	f000 809f 	beq.w	8005068 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f2a:	4b4b      	ldr	r3, [pc, #300]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a4a      	ldr	r2, [pc, #296]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004f30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f34:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004f36:	f7fc fd05 	bl	8001944 <HAL_GetTick>
 8004f3a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f3e:	e00b      	b.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f40:	f7fc fd00 	bl	8001944 <HAL_GetTick>
 8004f44:	4602      	mov	r2, r0
 8004f46:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004f4a:	1ad3      	subs	r3, r2, r3
 8004f4c:	2b64      	cmp	r3, #100	@ 0x64
 8004f4e:	d903      	bls.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004f50:	2303      	movs	r3, #3
 8004f52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f56:	e005      	b.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f58:	4b3f      	ldr	r3, [pc, #252]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d0ed      	beq.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004f64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d179      	bne.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004f6c:	4b39      	ldr	r3, [pc, #228]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004f6e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004f70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f74:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004f78:	4053      	eors	r3, r2
 8004f7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d015      	beq.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f82:	4b34      	ldr	r3, [pc, #208]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004f84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f8a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004f8e:	4b31      	ldr	r3, [pc, #196]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004f90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f92:	4a30      	ldr	r2, [pc, #192]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004f94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f98:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004f9a:	4b2e      	ldr	r3, [pc, #184]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f9e:	4a2d      	ldr	r2, [pc, #180]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004fa0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fa4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004fa6:	4a2b      	ldr	r2, [pc, #172]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004fa8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004fac:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004fae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fb2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004fb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fba:	d118      	bne.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fbc:	f7fc fcc2 	bl	8001944 <HAL_GetTick>
 8004fc0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004fc4:	e00d      	b.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fc6:	f7fc fcbd 	bl	8001944 <HAL_GetTick>
 8004fca:	4602      	mov	r2, r0
 8004fcc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004fd0:	1ad2      	subs	r2, r2, r3
 8004fd2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004fd6:	429a      	cmp	r2, r3
 8004fd8:	d903      	bls.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004fda:	2303      	movs	r3, #3
 8004fdc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004fe0:	e005      	b.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004fe2:	4b1c      	ldr	r3, [pc, #112]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004fe4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fe6:	f003 0302 	and.w	r3, r3, #2
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d0eb      	beq.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004fee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d129      	bne.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ffa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004ffe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005002:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005006:	d10e      	bne.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005008:	4b12      	ldr	r3, [pc, #72]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800500a:	691b      	ldr	r3, [r3, #16]
 800500c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005010:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005014:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005018:	091a      	lsrs	r2, r3, #4
 800501a:	4b10      	ldr	r3, [pc, #64]	@ (800505c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800501c:	4013      	ands	r3, r2
 800501e:	4a0d      	ldr	r2, [pc, #52]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005020:	430b      	orrs	r3, r1
 8005022:	6113      	str	r3, [r2, #16]
 8005024:	e005      	b.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005026:	4b0b      	ldr	r3, [pc, #44]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005028:	691b      	ldr	r3, [r3, #16]
 800502a:	4a0a      	ldr	r2, [pc, #40]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800502c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005030:	6113      	str	r3, [r2, #16]
 8005032:	4b08      	ldr	r3, [pc, #32]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005034:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005036:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800503a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800503e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005042:	4a04      	ldr	r2, [pc, #16]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005044:	430b      	orrs	r3, r1
 8005046:	6713      	str	r3, [r2, #112]	@ 0x70
 8005048:	e00e      	b.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800504a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800504e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8005052:	e009      	b.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005054:	58024400 	.word	0x58024400
 8005058:	58024800 	.word	0x58024800
 800505c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005060:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005064:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005068:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800506c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005070:	f002 0301 	and.w	r3, r2, #1
 8005074:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005078:	2300      	movs	r3, #0
 800507a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800507e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005082:	460b      	mov	r3, r1
 8005084:	4313      	orrs	r3, r2
 8005086:	f000 8089 	beq.w	800519c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800508a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800508e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005090:	2b28      	cmp	r3, #40	@ 0x28
 8005092:	d86b      	bhi.n	800516c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8005094:	a201      	add	r2, pc, #4	@ (adr r2, 800509c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005096:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800509a:	bf00      	nop
 800509c:	08005175 	.word	0x08005175
 80050a0:	0800516d 	.word	0x0800516d
 80050a4:	0800516d 	.word	0x0800516d
 80050a8:	0800516d 	.word	0x0800516d
 80050ac:	0800516d 	.word	0x0800516d
 80050b0:	0800516d 	.word	0x0800516d
 80050b4:	0800516d 	.word	0x0800516d
 80050b8:	0800516d 	.word	0x0800516d
 80050bc:	08005141 	.word	0x08005141
 80050c0:	0800516d 	.word	0x0800516d
 80050c4:	0800516d 	.word	0x0800516d
 80050c8:	0800516d 	.word	0x0800516d
 80050cc:	0800516d 	.word	0x0800516d
 80050d0:	0800516d 	.word	0x0800516d
 80050d4:	0800516d 	.word	0x0800516d
 80050d8:	0800516d 	.word	0x0800516d
 80050dc:	08005157 	.word	0x08005157
 80050e0:	0800516d 	.word	0x0800516d
 80050e4:	0800516d 	.word	0x0800516d
 80050e8:	0800516d 	.word	0x0800516d
 80050ec:	0800516d 	.word	0x0800516d
 80050f0:	0800516d 	.word	0x0800516d
 80050f4:	0800516d 	.word	0x0800516d
 80050f8:	0800516d 	.word	0x0800516d
 80050fc:	08005175 	.word	0x08005175
 8005100:	0800516d 	.word	0x0800516d
 8005104:	0800516d 	.word	0x0800516d
 8005108:	0800516d 	.word	0x0800516d
 800510c:	0800516d 	.word	0x0800516d
 8005110:	0800516d 	.word	0x0800516d
 8005114:	0800516d 	.word	0x0800516d
 8005118:	0800516d 	.word	0x0800516d
 800511c:	08005175 	.word	0x08005175
 8005120:	0800516d 	.word	0x0800516d
 8005124:	0800516d 	.word	0x0800516d
 8005128:	0800516d 	.word	0x0800516d
 800512c:	0800516d 	.word	0x0800516d
 8005130:	0800516d 	.word	0x0800516d
 8005134:	0800516d 	.word	0x0800516d
 8005138:	0800516d 	.word	0x0800516d
 800513c:	08005175 	.word	0x08005175
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005140:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005144:	3308      	adds	r3, #8
 8005146:	2101      	movs	r1, #1
 8005148:	4618      	mov	r0, r3
 800514a:	f000 ffc3 	bl	80060d4 <RCCEx_PLL2_Config>
 800514e:	4603      	mov	r3, r0
 8005150:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005154:	e00f      	b.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005156:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800515a:	3328      	adds	r3, #40	@ 0x28
 800515c:	2101      	movs	r1, #1
 800515e:	4618      	mov	r0, r3
 8005160:	f001 f86a 	bl	8006238 <RCCEx_PLL3_Config>
 8005164:	4603      	mov	r3, r0
 8005166:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800516a:	e004      	b.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005172:	e000      	b.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8005174:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005176:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800517a:	2b00      	cmp	r3, #0
 800517c:	d10a      	bne.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800517e:	4bbf      	ldr	r3, [pc, #764]	@ (800547c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005180:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005182:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005186:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800518a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800518c:	4abb      	ldr	r2, [pc, #748]	@ (800547c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800518e:	430b      	orrs	r3, r1
 8005190:	6553      	str	r3, [r2, #84]	@ 0x54
 8005192:	e003      	b.n	800519c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005194:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005198:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800519c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a4:	f002 0302 	and.w	r3, r2, #2
 80051a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80051ac:	2300      	movs	r3, #0
 80051ae:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80051b2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80051b6:	460b      	mov	r3, r1
 80051b8:	4313      	orrs	r3, r2
 80051ba:	d041      	beq.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80051bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80051c2:	2b05      	cmp	r3, #5
 80051c4:	d824      	bhi.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80051c6:	a201      	add	r2, pc, #4	@ (adr r2, 80051cc <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80051c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051cc:	08005219 	.word	0x08005219
 80051d0:	080051e5 	.word	0x080051e5
 80051d4:	080051fb 	.word	0x080051fb
 80051d8:	08005219 	.word	0x08005219
 80051dc:	08005219 	.word	0x08005219
 80051e0:	08005219 	.word	0x08005219
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80051e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051e8:	3308      	adds	r3, #8
 80051ea:	2101      	movs	r1, #1
 80051ec:	4618      	mov	r0, r3
 80051ee:	f000 ff71 	bl	80060d4 <RCCEx_PLL2_Config>
 80051f2:	4603      	mov	r3, r0
 80051f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80051f8:	e00f      	b.n	800521a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80051fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051fe:	3328      	adds	r3, #40	@ 0x28
 8005200:	2101      	movs	r1, #1
 8005202:	4618      	mov	r0, r3
 8005204:	f001 f818 	bl	8006238 <RCCEx_PLL3_Config>
 8005208:	4603      	mov	r3, r0
 800520a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800520e:	e004      	b.n	800521a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005216:	e000      	b.n	800521a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005218:	bf00      	nop
    }

    if (ret == HAL_OK)
 800521a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800521e:	2b00      	cmp	r3, #0
 8005220:	d10a      	bne.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005222:	4b96      	ldr	r3, [pc, #600]	@ (800547c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005224:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005226:	f023 0107 	bic.w	r1, r3, #7
 800522a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800522e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005230:	4a92      	ldr	r2, [pc, #584]	@ (800547c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005232:	430b      	orrs	r3, r1
 8005234:	6553      	str	r3, [r2, #84]	@ 0x54
 8005236:	e003      	b.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005238:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800523c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005240:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005248:	f002 0304 	and.w	r3, r2, #4
 800524c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005250:	2300      	movs	r3, #0
 8005252:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005256:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800525a:	460b      	mov	r3, r1
 800525c:	4313      	orrs	r3, r2
 800525e:	d044      	beq.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005260:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005264:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005268:	2b05      	cmp	r3, #5
 800526a:	d825      	bhi.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800526c:	a201      	add	r2, pc, #4	@ (adr r2, 8005274 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800526e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005272:	bf00      	nop
 8005274:	080052c1 	.word	0x080052c1
 8005278:	0800528d 	.word	0x0800528d
 800527c:	080052a3 	.word	0x080052a3
 8005280:	080052c1 	.word	0x080052c1
 8005284:	080052c1 	.word	0x080052c1
 8005288:	080052c1 	.word	0x080052c1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800528c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005290:	3308      	adds	r3, #8
 8005292:	2101      	movs	r1, #1
 8005294:	4618      	mov	r0, r3
 8005296:	f000 ff1d 	bl	80060d4 <RCCEx_PLL2_Config>
 800529a:	4603      	mov	r3, r0
 800529c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80052a0:	e00f      	b.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80052a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052a6:	3328      	adds	r3, #40	@ 0x28
 80052a8:	2101      	movs	r1, #1
 80052aa:	4618      	mov	r0, r3
 80052ac:	f000 ffc4 	bl	8006238 <RCCEx_PLL3_Config>
 80052b0:	4603      	mov	r3, r0
 80052b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80052b6:	e004      	b.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052b8:	2301      	movs	r3, #1
 80052ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052be:	e000      	b.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80052c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d10b      	bne.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80052ca:	4b6c      	ldr	r3, [pc, #432]	@ (800547c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80052cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052ce:	f023 0107 	bic.w	r1, r3, #7
 80052d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80052da:	4a68      	ldr	r2, [pc, #416]	@ (800547c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80052dc:	430b      	orrs	r3, r1
 80052de:	6593      	str	r3, [r2, #88]	@ 0x58
 80052e0:	e003      	b.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80052ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052f2:	f002 0320 	and.w	r3, r2, #32
 80052f6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80052fa:	2300      	movs	r3, #0
 80052fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005300:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005304:	460b      	mov	r3, r1
 8005306:	4313      	orrs	r3, r2
 8005308:	d055      	beq.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800530a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800530e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005312:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005316:	d033      	beq.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005318:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800531c:	d82c      	bhi.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800531e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005322:	d02f      	beq.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005324:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005328:	d826      	bhi.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800532a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800532e:	d02b      	beq.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005330:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005334:	d820      	bhi.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005336:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800533a:	d012      	beq.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800533c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005340:	d81a      	bhi.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005342:	2b00      	cmp	r3, #0
 8005344:	d022      	beq.n	800538c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8005346:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800534a:	d115      	bne.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800534c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005350:	3308      	adds	r3, #8
 8005352:	2100      	movs	r1, #0
 8005354:	4618      	mov	r0, r3
 8005356:	f000 febd 	bl	80060d4 <RCCEx_PLL2_Config>
 800535a:	4603      	mov	r3, r0
 800535c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005360:	e015      	b.n	800538e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005362:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005366:	3328      	adds	r3, #40	@ 0x28
 8005368:	2102      	movs	r1, #2
 800536a:	4618      	mov	r0, r3
 800536c:	f000 ff64 	bl	8006238 <RCCEx_PLL3_Config>
 8005370:	4603      	mov	r3, r0
 8005372:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005376:	e00a      	b.n	800538e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800537e:	e006      	b.n	800538e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005380:	bf00      	nop
 8005382:	e004      	b.n	800538e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005384:	bf00      	nop
 8005386:	e002      	b.n	800538e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005388:	bf00      	nop
 800538a:	e000      	b.n	800538e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800538c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800538e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005392:	2b00      	cmp	r3, #0
 8005394:	d10b      	bne.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005396:	4b39      	ldr	r3, [pc, #228]	@ (800547c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005398:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800539a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800539e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053a6:	4a35      	ldr	r2, [pc, #212]	@ (800547c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80053a8:	430b      	orrs	r3, r1
 80053aa:	6553      	str	r3, [r2, #84]	@ 0x54
 80053ac:	e003      	b.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80053b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053be:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80053c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80053c6:	2300      	movs	r3, #0
 80053c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80053cc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80053d0:	460b      	mov	r3, r1
 80053d2:	4313      	orrs	r3, r2
 80053d4:	d058      	beq.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80053d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053da:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80053de:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80053e2:	d033      	beq.n	800544c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80053e4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80053e8:	d82c      	bhi.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80053ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053ee:	d02f      	beq.n	8005450 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80053f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053f4:	d826      	bhi.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80053f6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80053fa:	d02b      	beq.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80053fc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005400:	d820      	bhi.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005402:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005406:	d012      	beq.n	800542e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005408:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800540c:	d81a      	bhi.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800540e:	2b00      	cmp	r3, #0
 8005410:	d022      	beq.n	8005458 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005412:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005416:	d115      	bne.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005418:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800541c:	3308      	adds	r3, #8
 800541e:	2100      	movs	r1, #0
 8005420:	4618      	mov	r0, r3
 8005422:	f000 fe57 	bl	80060d4 <RCCEx_PLL2_Config>
 8005426:	4603      	mov	r3, r0
 8005428:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800542c:	e015      	b.n	800545a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800542e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005432:	3328      	adds	r3, #40	@ 0x28
 8005434:	2102      	movs	r1, #2
 8005436:	4618      	mov	r0, r3
 8005438:	f000 fefe 	bl	8006238 <RCCEx_PLL3_Config>
 800543c:	4603      	mov	r3, r0
 800543e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005442:	e00a      	b.n	800545a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800544a:	e006      	b.n	800545a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800544c:	bf00      	nop
 800544e:	e004      	b.n	800545a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005450:	bf00      	nop
 8005452:	e002      	b.n	800545a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005454:	bf00      	nop
 8005456:	e000      	b.n	800545a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005458:	bf00      	nop
    }

    if (ret == HAL_OK)
 800545a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800545e:	2b00      	cmp	r3, #0
 8005460:	d10e      	bne.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005462:	4b06      	ldr	r3, [pc, #24]	@ (800547c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005466:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800546a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800546e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005472:	4a02      	ldr	r2, [pc, #8]	@ (800547c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005474:	430b      	orrs	r3, r1
 8005476:	6593      	str	r3, [r2, #88]	@ 0x58
 8005478:	e006      	b.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800547a:	bf00      	nop
 800547c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005480:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005484:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005488:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800548c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005490:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005494:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005498:	2300      	movs	r3, #0
 800549a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800549e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80054a2:	460b      	mov	r3, r1
 80054a4:	4313      	orrs	r3, r2
 80054a6:	d055      	beq.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80054a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ac:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80054b0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80054b4:	d033      	beq.n	800551e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80054b6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80054ba:	d82c      	bhi.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80054bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054c0:	d02f      	beq.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80054c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054c6:	d826      	bhi.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80054c8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80054cc:	d02b      	beq.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80054ce:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80054d2:	d820      	bhi.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80054d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80054d8:	d012      	beq.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80054da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80054de:	d81a      	bhi.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d022      	beq.n	800552a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80054e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054e8:	d115      	bne.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80054ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ee:	3308      	adds	r3, #8
 80054f0:	2100      	movs	r1, #0
 80054f2:	4618      	mov	r0, r3
 80054f4:	f000 fdee 	bl	80060d4 <RCCEx_PLL2_Config>
 80054f8:	4603      	mov	r3, r0
 80054fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80054fe:	e015      	b.n	800552c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005500:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005504:	3328      	adds	r3, #40	@ 0x28
 8005506:	2102      	movs	r1, #2
 8005508:	4618      	mov	r0, r3
 800550a:	f000 fe95 	bl	8006238 <RCCEx_PLL3_Config>
 800550e:	4603      	mov	r3, r0
 8005510:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005514:	e00a      	b.n	800552c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005516:	2301      	movs	r3, #1
 8005518:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800551c:	e006      	b.n	800552c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800551e:	bf00      	nop
 8005520:	e004      	b.n	800552c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005522:	bf00      	nop
 8005524:	e002      	b.n	800552c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005526:	bf00      	nop
 8005528:	e000      	b.n	800552c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800552a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800552c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005530:	2b00      	cmp	r3, #0
 8005532:	d10b      	bne.n	800554c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005534:	4ba1      	ldr	r3, [pc, #644]	@ (80057bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005538:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800553c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005540:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005544:	4a9d      	ldr	r2, [pc, #628]	@ (80057bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005546:	430b      	orrs	r3, r1
 8005548:	6593      	str	r3, [r2, #88]	@ 0x58
 800554a:	e003      	b.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800554c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005550:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005554:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800555c:	f002 0308 	and.w	r3, r2, #8
 8005560:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005564:	2300      	movs	r3, #0
 8005566:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800556a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800556e:	460b      	mov	r3, r1
 8005570:	4313      	orrs	r3, r2
 8005572:	d01e      	beq.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005574:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005578:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800557c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005580:	d10c      	bne.n	800559c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005586:	3328      	adds	r3, #40	@ 0x28
 8005588:	2102      	movs	r1, #2
 800558a:	4618      	mov	r0, r3
 800558c:	f000 fe54 	bl	8006238 <RCCEx_PLL3_Config>
 8005590:	4603      	mov	r3, r0
 8005592:	2b00      	cmp	r3, #0
 8005594:	d002      	beq.n	800559c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800559c:	4b87      	ldr	r3, [pc, #540]	@ (80057bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800559e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055a0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80055a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80055ac:	4a83      	ldr	r2, [pc, #524]	@ (80057bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80055ae:	430b      	orrs	r3, r1
 80055b0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80055b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ba:	f002 0310 	and.w	r3, r2, #16
 80055be:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80055c2:	2300      	movs	r3, #0
 80055c4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80055c8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80055cc:	460b      	mov	r3, r1
 80055ce:	4313      	orrs	r3, r2
 80055d0:	d01e      	beq.n	8005610 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80055d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80055da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055de:	d10c      	bne.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80055e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055e4:	3328      	adds	r3, #40	@ 0x28
 80055e6:	2102      	movs	r1, #2
 80055e8:	4618      	mov	r0, r3
 80055ea:	f000 fe25 	bl	8006238 <RCCEx_PLL3_Config>
 80055ee:	4603      	mov	r3, r0
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d002      	beq.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80055f4:	2301      	movs	r3, #1
 80055f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80055fa:	4b70      	ldr	r3, [pc, #448]	@ (80057bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80055fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055fe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005602:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005606:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800560a:	4a6c      	ldr	r2, [pc, #432]	@ (80057bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800560c:	430b      	orrs	r3, r1
 800560e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005610:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005618:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800561c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005620:	2300      	movs	r3, #0
 8005622:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005626:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800562a:	460b      	mov	r3, r1
 800562c:	4313      	orrs	r3, r2
 800562e:	d03e      	beq.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005630:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005634:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005638:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800563c:	d022      	beq.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800563e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005642:	d81b      	bhi.n	800567c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005644:	2b00      	cmp	r3, #0
 8005646:	d003      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005648:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800564c:	d00b      	beq.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800564e:	e015      	b.n	800567c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005650:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005654:	3308      	adds	r3, #8
 8005656:	2100      	movs	r1, #0
 8005658:	4618      	mov	r0, r3
 800565a:	f000 fd3b 	bl	80060d4 <RCCEx_PLL2_Config>
 800565e:	4603      	mov	r3, r0
 8005660:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005664:	e00f      	b.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005666:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800566a:	3328      	adds	r3, #40	@ 0x28
 800566c:	2102      	movs	r1, #2
 800566e:	4618      	mov	r0, r3
 8005670:	f000 fde2 	bl	8006238 <RCCEx_PLL3_Config>
 8005674:	4603      	mov	r3, r0
 8005676:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800567a:	e004      	b.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800567c:	2301      	movs	r3, #1
 800567e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005682:	e000      	b.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005684:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005686:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800568a:	2b00      	cmp	r3, #0
 800568c:	d10b      	bne.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800568e:	4b4b      	ldr	r3, [pc, #300]	@ (80057bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005690:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005692:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800569a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800569e:	4a47      	ldr	r2, [pc, #284]	@ (80057bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80056a0:	430b      	orrs	r3, r1
 80056a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80056a4:	e003      	b.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80056ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056b6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80056ba:	67bb      	str	r3, [r7, #120]	@ 0x78
 80056bc:	2300      	movs	r3, #0
 80056be:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80056c0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80056c4:	460b      	mov	r3, r1
 80056c6:	4313      	orrs	r3, r2
 80056c8:	d03b      	beq.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80056ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056d2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80056d6:	d01f      	beq.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80056d8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80056dc:	d818      	bhi.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80056de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80056e2:	d003      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80056e4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80056e8:	d007      	beq.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80056ea:	e011      	b.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056ec:	4b33      	ldr	r3, [pc, #204]	@ (80057bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80056ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056f0:	4a32      	ldr	r2, [pc, #200]	@ (80057bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80056f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80056f8:	e00f      	b.n	800571a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80056fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056fe:	3328      	adds	r3, #40	@ 0x28
 8005700:	2101      	movs	r1, #1
 8005702:	4618      	mov	r0, r3
 8005704:	f000 fd98 	bl	8006238 <RCCEx_PLL3_Config>
 8005708:	4603      	mov	r3, r0
 800570a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800570e:	e004      	b.n	800571a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005710:	2301      	movs	r3, #1
 8005712:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005716:	e000      	b.n	800571a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005718:	bf00      	nop
    }

    if (ret == HAL_OK)
 800571a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800571e:	2b00      	cmp	r3, #0
 8005720:	d10b      	bne.n	800573a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005722:	4b26      	ldr	r3, [pc, #152]	@ (80057bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005724:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005726:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800572a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800572e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005732:	4a22      	ldr	r2, [pc, #136]	@ (80057bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005734:	430b      	orrs	r3, r1
 8005736:	6553      	str	r3, [r2, #84]	@ 0x54
 8005738:	e003      	b.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800573a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800573e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005742:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800574a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800574e:	673b      	str	r3, [r7, #112]	@ 0x70
 8005750:	2300      	movs	r3, #0
 8005752:	677b      	str	r3, [r7, #116]	@ 0x74
 8005754:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005758:	460b      	mov	r3, r1
 800575a:	4313      	orrs	r3, r2
 800575c:	d034      	beq.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800575e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005762:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005764:	2b00      	cmp	r3, #0
 8005766:	d003      	beq.n	8005770 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005768:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800576c:	d007      	beq.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800576e:	e011      	b.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005770:	4b12      	ldr	r3, [pc, #72]	@ (80057bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005774:	4a11      	ldr	r2, [pc, #68]	@ (80057bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005776:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800577a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800577c:	e00e      	b.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800577e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005782:	3308      	adds	r3, #8
 8005784:	2102      	movs	r1, #2
 8005786:	4618      	mov	r0, r3
 8005788:	f000 fca4 	bl	80060d4 <RCCEx_PLL2_Config>
 800578c:	4603      	mov	r3, r0
 800578e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005792:	e003      	b.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800579a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800579c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d10d      	bne.n	80057c0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80057a4:	4b05      	ldr	r3, [pc, #20]	@ (80057bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80057a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057a8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80057ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057b2:	4a02      	ldr	r2, [pc, #8]	@ (80057bc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80057b4:	430b      	orrs	r3, r1
 80057b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80057b8:	e006      	b.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80057ba:	bf00      	nop
 80057bc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80057c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057d0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80057d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80057d6:	2300      	movs	r3, #0
 80057d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80057da:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80057de:	460b      	mov	r3, r1
 80057e0:	4313      	orrs	r3, r2
 80057e2:	d00c      	beq.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80057e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057e8:	3328      	adds	r3, #40	@ 0x28
 80057ea:	2102      	movs	r1, #2
 80057ec:	4618      	mov	r0, r3
 80057ee:	f000 fd23 	bl	8006238 <RCCEx_PLL3_Config>
 80057f2:	4603      	mov	r3, r0
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d002      	beq.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80057fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005806:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800580a:	663b      	str	r3, [r7, #96]	@ 0x60
 800580c:	2300      	movs	r3, #0
 800580e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005810:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005814:	460b      	mov	r3, r1
 8005816:	4313      	orrs	r3, r2
 8005818:	d038      	beq.n	800588c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800581a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800581e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005822:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005826:	d018      	beq.n	800585a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005828:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800582c:	d811      	bhi.n	8005852 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800582e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005832:	d014      	beq.n	800585e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005834:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005838:	d80b      	bhi.n	8005852 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800583a:	2b00      	cmp	r3, #0
 800583c:	d011      	beq.n	8005862 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800583e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005842:	d106      	bne.n	8005852 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005844:	4bc3      	ldr	r3, [pc, #780]	@ (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005848:	4ac2      	ldr	r2, [pc, #776]	@ (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800584a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800584e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005850:	e008      	b.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005858:	e004      	b.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800585a:	bf00      	nop
 800585c:	e002      	b.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800585e:	bf00      	nop
 8005860:	e000      	b.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005862:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005864:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005868:	2b00      	cmp	r3, #0
 800586a:	d10b      	bne.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800586c:	4bb9      	ldr	r3, [pc, #740]	@ (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800586e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005870:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005874:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005878:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800587c:	4ab5      	ldr	r2, [pc, #724]	@ (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800587e:	430b      	orrs	r3, r1
 8005880:	6553      	str	r3, [r2, #84]	@ 0x54
 8005882:	e003      	b.n	800588c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005884:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005888:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800588c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005894:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005898:	65bb      	str	r3, [r7, #88]	@ 0x58
 800589a:	2300      	movs	r3, #0
 800589c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800589e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80058a2:	460b      	mov	r3, r1
 80058a4:	4313      	orrs	r3, r2
 80058a6:	d009      	beq.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80058a8:	4baa      	ldr	r3, [pc, #680]	@ (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80058aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058ac:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80058b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058b6:	4aa7      	ldr	r2, [pc, #668]	@ (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80058b8:	430b      	orrs	r3, r1
 80058ba:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80058bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058c4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80058c8:	653b      	str	r3, [r7, #80]	@ 0x50
 80058ca:	2300      	movs	r3, #0
 80058cc:	657b      	str	r3, [r7, #84]	@ 0x54
 80058ce:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80058d2:	460b      	mov	r3, r1
 80058d4:	4313      	orrs	r3, r2
 80058d6:	d00a      	beq.n	80058ee <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80058d8:	4b9e      	ldr	r3, [pc, #632]	@ (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80058da:	691b      	ldr	r3, [r3, #16]
 80058dc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80058e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058e4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80058e8:	4a9a      	ldr	r2, [pc, #616]	@ (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80058ea:	430b      	orrs	r3, r1
 80058ec:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80058ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058f6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80058fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058fc:	2300      	movs	r3, #0
 80058fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005900:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005904:	460b      	mov	r3, r1
 8005906:	4313      	orrs	r3, r2
 8005908:	d009      	beq.n	800591e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800590a:	4b92      	ldr	r3, [pc, #584]	@ (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800590c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800590e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005912:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005916:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005918:	4a8e      	ldr	r2, [pc, #568]	@ (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800591a:	430b      	orrs	r3, r1
 800591c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800591e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005926:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800592a:	643b      	str	r3, [r7, #64]	@ 0x40
 800592c:	2300      	movs	r3, #0
 800592e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005930:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005934:	460b      	mov	r3, r1
 8005936:	4313      	orrs	r3, r2
 8005938:	d00e      	beq.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800593a:	4b86      	ldr	r3, [pc, #536]	@ (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800593c:	691b      	ldr	r3, [r3, #16]
 800593e:	4a85      	ldr	r2, [pc, #532]	@ (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005940:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005944:	6113      	str	r3, [r2, #16]
 8005946:	4b83      	ldr	r3, [pc, #524]	@ (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005948:	6919      	ldr	r1, [r3, #16]
 800594a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800594e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005952:	4a80      	ldr	r2, [pc, #512]	@ (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005954:	430b      	orrs	r3, r1
 8005956:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005958:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800595c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005960:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005964:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005966:	2300      	movs	r3, #0
 8005968:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800596a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800596e:	460b      	mov	r3, r1
 8005970:	4313      	orrs	r3, r2
 8005972:	d009      	beq.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005974:	4b77      	ldr	r3, [pc, #476]	@ (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005976:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005978:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800597c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005980:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005982:	4a74      	ldr	r2, [pc, #464]	@ (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005984:	430b      	orrs	r3, r1
 8005986:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005988:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800598c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005990:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005994:	633b      	str	r3, [r7, #48]	@ 0x30
 8005996:	2300      	movs	r3, #0
 8005998:	637b      	str	r3, [r7, #52]	@ 0x34
 800599a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800599e:	460b      	mov	r3, r1
 80059a0:	4313      	orrs	r3, r2
 80059a2:	d00a      	beq.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80059a4:	4b6b      	ldr	r3, [pc, #428]	@ (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80059a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059a8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80059ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80059b4:	4a67      	ldr	r2, [pc, #412]	@ (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80059b6:	430b      	orrs	r3, r1
 80059b8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80059ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059c2:	2100      	movs	r1, #0
 80059c4:	62b9      	str	r1, [r7, #40]	@ 0x28
 80059c6:	f003 0301 	and.w	r3, r3, #1
 80059ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80059cc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80059d0:	460b      	mov	r3, r1
 80059d2:	4313      	orrs	r3, r2
 80059d4:	d011      	beq.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80059d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059da:	3308      	adds	r3, #8
 80059dc:	2100      	movs	r1, #0
 80059de:	4618      	mov	r0, r3
 80059e0:	f000 fb78 	bl	80060d4 <RCCEx_PLL2_Config>
 80059e4:	4603      	mov	r3, r0
 80059e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80059ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d003      	beq.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80059fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a02:	2100      	movs	r1, #0
 8005a04:	6239      	str	r1, [r7, #32]
 8005a06:	f003 0302 	and.w	r3, r3, #2
 8005a0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a0c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005a10:	460b      	mov	r3, r1
 8005a12:	4313      	orrs	r3, r2
 8005a14:	d011      	beq.n	8005a3a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005a16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a1a:	3308      	adds	r3, #8
 8005a1c:	2101      	movs	r1, #1
 8005a1e:	4618      	mov	r0, r3
 8005a20:	f000 fb58 	bl	80060d4 <RCCEx_PLL2_Config>
 8005a24:	4603      	mov	r3, r0
 8005a26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005a2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d003      	beq.n	8005a3a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005a3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a42:	2100      	movs	r1, #0
 8005a44:	61b9      	str	r1, [r7, #24]
 8005a46:	f003 0304 	and.w	r3, r3, #4
 8005a4a:	61fb      	str	r3, [r7, #28]
 8005a4c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005a50:	460b      	mov	r3, r1
 8005a52:	4313      	orrs	r3, r2
 8005a54:	d011      	beq.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a5a:	3308      	adds	r3, #8
 8005a5c:	2102      	movs	r1, #2
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f000 fb38 	bl	80060d4 <RCCEx_PLL2_Config>
 8005a64:	4603      	mov	r3, r0
 8005a66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005a6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d003      	beq.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a76:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005a7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a82:	2100      	movs	r1, #0
 8005a84:	6139      	str	r1, [r7, #16]
 8005a86:	f003 0308 	and.w	r3, r3, #8
 8005a8a:	617b      	str	r3, [r7, #20]
 8005a8c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005a90:	460b      	mov	r3, r1
 8005a92:	4313      	orrs	r3, r2
 8005a94:	d011      	beq.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005a96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a9a:	3328      	adds	r3, #40	@ 0x28
 8005a9c:	2100      	movs	r1, #0
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	f000 fbca 	bl	8006238 <RCCEx_PLL3_Config>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005aaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d003      	beq.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ab2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ab6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005aba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ac2:	2100      	movs	r1, #0
 8005ac4:	60b9      	str	r1, [r7, #8]
 8005ac6:	f003 0310 	and.w	r3, r3, #16
 8005aca:	60fb      	str	r3, [r7, #12]
 8005acc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005ad0:	460b      	mov	r3, r1
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	d011      	beq.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005ad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ada:	3328      	adds	r3, #40	@ 0x28
 8005adc:	2101      	movs	r1, #1
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f000 fbaa 	bl	8006238 <RCCEx_PLL3_Config>
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005aea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d003      	beq.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005af2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005af6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b02:	2100      	movs	r1, #0
 8005b04:	6039      	str	r1, [r7, #0]
 8005b06:	f003 0320 	and.w	r3, r3, #32
 8005b0a:	607b      	str	r3, [r7, #4]
 8005b0c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005b10:	460b      	mov	r3, r1
 8005b12:	4313      	orrs	r3, r2
 8005b14:	d011      	beq.n	8005b3a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005b16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b1a:	3328      	adds	r3, #40	@ 0x28
 8005b1c:	2102      	movs	r1, #2
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f000 fb8a 	bl	8006238 <RCCEx_PLL3_Config>
 8005b24:	4603      	mov	r3, r0
 8005b26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005b2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d003      	beq.n	8005b3a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005b3a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d101      	bne.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005b42:	2300      	movs	r3, #0
 8005b44:	e000      	b.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005b46:	2301      	movs	r3, #1
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b54:	58024400 	.word	0x58024400

08005b58 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005b5c:	f7fe fd96 	bl	800468c <HAL_RCC_GetHCLKFreq>
 8005b60:	4602      	mov	r2, r0
 8005b62:	4b06      	ldr	r3, [pc, #24]	@ (8005b7c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005b64:	6a1b      	ldr	r3, [r3, #32]
 8005b66:	091b      	lsrs	r3, r3, #4
 8005b68:	f003 0307 	and.w	r3, r3, #7
 8005b6c:	4904      	ldr	r1, [pc, #16]	@ (8005b80 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005b6e:	5ccb      	ldrb	r3, [r1, r3]
 8005b70:	f003 031f 	and.w	r3, r3, #31
 8005b74:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	bd80      	pop	{r7, pc}
 8005b7c:	58024400 	.word	0x58024400
 8005b80:	08009984 	.word	0x08009984

08005b84 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b089      	sub	sp, #36	@ 0x24
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005b8c:	4ba1      	ldr	r3, [pc, #644]	@ (8005e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b90:	f003 0303 	and.w	r3, r3, #3
 8005b94:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005b96:	4b9f      	ldr	r3, [pc, #636]	@ (8005e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005b98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b9a:	0b1b      	lsrs	r3, r3, #12
 8005b9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005ba0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005ba2:	4b9c      	ldr	r3, [pc, #624]	@ (8005e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ba6:	091b      	lsrs	r3, r3, #4
 8005ba8:	f003 0301 	and.w	r3, r3, #1
 8005bac:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005bae:	4b99      	ldr	r3, [pc, #612]	@ (8005e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005bb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bb2:	08db      	lsrs	r3, r3, #3
 8005bb4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005bb8:	693a      	ldr	r2, [r7, #16]
 8005bba:	fb02 f303 	mul.w	r3, r2, r3
 8005bbe:	ee07 3a90 	vmov	s15, r3
 8005bc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bc6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	f000 8111 	beq.w	8005df4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005bd2:	69bb      	ldr	r3, [r7, #24]
 8005bd4:	2b02      	cmp	r3, #2
 8005bd6:	f000 8083 	beq.w	8005ce0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005bda:	69bb      	ldr	r3, [r7, #24]
 8005bdc:	2b02      	cmp	r3, #2
 8005bde:	f200 80a1 	bhi.w	8005d24 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005be2:	69bb      	ldr	r3, [r7, #24]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d003      	beq.n	8005bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005be8:	69bb      	ldr	r3, [r7, #24]
 8005bea:	2b01      	cmp	r3, #1
 8005bec:	d056      	beq.n	8005c9c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005bee:	e099      	b.n	8005d24 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005bf0:	4b88      	ldr	r3, [pc, #544]	@ (8005e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f003 0320 	and.w	r3, r3, #32
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d02d      	beq.n	8005c58 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005bfc:	4b85      	ldr	r3, [pc, #532]	@ (8005e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	08db      	lsrs	r3, r3, #3
 8005c02:	f003 0303 	and.w	r3, r3, #3
 8005c06:	4a84      	ldr	r2, [pc, #528]	@ (8005e18 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005c08:	fa22 f303 	lsr.w	r3, r2, r3
 8005c0c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	ee07 3a90 	vmov	s15, r3
 8005c14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	ee07 3a90 	vmov	s15, r3
 8005c1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c26:	4b7b      	ldr	r3, [pc, #492]	@ (8005e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005c28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c2e:	ee07 3a90 	vmov	s15, r3
 8005c32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c36:	ed97 6a03 	vldr	s12, [r7, #12]
 8005c3a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005e1c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005c3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c52:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005c56:	e087      	b.n	8005d68 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005c58:	697b      	ldr	r3, [r7, #20]
 8005c5a:	ee07 3a90 	vmov	s15, r3
 8005c5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c62:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005e20 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005c66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c6a:	4b6a      	ldr	r3, [pc, #424]	@ (8005e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005c6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c72:	ee07 3a90 	vmov	s15, r3
 8005c76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c7a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005c7e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005e1c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005c82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c96:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005c9a:	e065      	b.n	8005d68 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	ee07 3a90 	vmov	s15, r3
 8005ca2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ca6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005e24 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005caa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005cae:	4b59      	ldr	r3, [pc, #356]	@ (8005e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005cb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cb6:	ee07 3a90 	vmov	s15, r3
 8005cba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005cbe:	ed97 6a03 	vldr	s12, [r7, #12]
 8005cc2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005e1c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005cc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005cca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005cce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005cd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005cd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cda:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005cde:	e043      	b.n	8005d68 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	ee07 3a90 	vmov	s15, r3
 8005ce6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cea:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005e28 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005cee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005cf2:	4b48      	ldr	r3, [pc, #288]	@ (8005e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005cf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cfa:	ee07 3a90 	vmov	s15, r3
 8005cfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d02:	ed97 6a03 	vldr	s12, [r7, #12]
 8005d06:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005e1c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005d0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005d22:	e021      	b.n	8005d68 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	ee07 3a90 	vmov	s15, r3
 8005d2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d2e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005e24 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005d32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d36:	4b37      	ldr	r3, [pc, #220]	@ (8005e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005d38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d3e:	ee07 3a90 	vmov	s15, r3
 8005d42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d46:	ed97 6a03 	vldr	s12, [r7, #12]
 8005d4a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005e1c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005d4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005d66:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005d68:	4b2a      	ldr	r3, [pc, #168]	@ (8005e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d6c:	0a5b      	lsrs	r3, r3, #9
 8005d6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d72:	ee07 3a90 	vmov	s15, r3
 8005d76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d7a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005d7e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005d82:	edd7 6a07 	vldr	s13, [r7, #28]
 8005d86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d8e:	ee17 2a90 	vmov	r2, s15
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005d96:	4b1f      	ldr	r3, [pc, #124]	@ (8005e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005d98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d9a:	0c1b      	lsrs	r3, r3, #16
 8005d9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005da0:	ee07 3a90 	vmov	s15, r3
 8005da4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005da8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005dac:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005db0:	edd7 6a07 	vldr	s13, [r7, #28]
 8005db4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005db8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005dbc:	ee17 2a90 	vmov	r2, s15
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005dc4:	4b13      	ldr	r3, [pc, #76]	@ (8005e14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005dc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dc8:	0e1b      	lsrs	r3, r3, #24
 8005dca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005dce:	ee07 3a90 	vmov	s15, r3
 8005dd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dd6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005dda:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005dde:	edd7 6a07 	vldr	s13, [r7, #28]
 8005de2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005de6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005dea:	ee17 2a90 	vmov	r2, s15
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005df2:	e008      	b.n	8005e06 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2200      	movs	r2, #0
 8005df8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	609a      	str	r2, [r3, #8]
}
 8005e06:	bf00      	nop
 8005e08:	3724      	adds	r7, #36	@ 0x24
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr
 8005e12:	bf00      	nop
 8005e14:	58024400 	.word	0x58024400
 8005e18:	03d09000 	.word	0x03d09000
 8005e1c:	46000000 	.word	0x46000000
 8005e20:	4c742400 	.word	0x4c742400
 8005e24:	4a742400 	.word	0x4a742400
 8005e28:	4af42400 	.word	0x4af42400

08005e2c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b089      	sub	sp, #36	@ 0x24
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005e34:	4ba1      	ldr	r3, [pc, #644]	@ (80060bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e38:	f003 0303 	and.w	r3, r3, #3
 8005e3c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005e3e:	4b9f      	ldr	r3, [pc, #636]	@ (80060bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e42:	0d1b      	lsrs	r3, r3, #20
 8005e44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005e48:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005e4a:	4b9c      	ldr	r3, [pc, #624]	@ (80060bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e4e:	0a1b      	lsrs	r3, r3, #8
 8005e50:	f003 0301 	and.w	r3, r3, #1
 8005e54:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005e56:	4b99      	ldr	r3, [pc, #612]	@ (80060bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e5a:	08db      	lsrs	r3, r3, #3
 8005e5c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005e60:	693a      	ldr	r2, [r7, #16]
 8005e62:	fb02 f303 	mul.w	r3, r2, r3
 8005e66:	ee07 3a90 	vmov	s15, r3
 8005e6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e6e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	f000 8111 	beq.w	800609c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005e7a:	69bb      	ldr	r3, [r7, #24]
 8005e7c:	2b02      	cmp	r3, #2
 8005e7e:	f000 8083 	beq.w	8005f88 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005e82:	69bb      	ldr	r3, [r7, #24]
 8005e84:	2b02      	cmp	r3, #2
 8005e86:	f200 80a1 	bhi.w	8005fcc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005e8a:	69bb      	ldr	r3, [r7, #24]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d003      	beq.n	8005e98 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005e90:	69bb      	ldr	r3, [r7, #24]
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d056      	beq.n	8005f44 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005e96:	e099      	b.n	8005fcc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005e98:	4b88      	ldr	r3, [pc, #544]	@ (80060bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f003 0320 	and.w	r3, r3, #32
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d02d      	beq.n	8005f00 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005ea4:	4b85      	ldr	r3, [pc, #532]	@ (80060bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	08db      	lsrs	r3, r3, #3
 8005eaa:	f003 0303 	and.w	r3, r3, #3
 8005eae:	4a84      	ldr	r2, [pc, #528]	@ (80060c0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005eb0:	fa22 f303 	lsr.w	r3, r2, r3
 8005eb4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	ee07 3a90 	vmov	s15, r3
 8005ebc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	ee07 3a90 	vmov	s15, r3
 8005ec6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005eca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ece:	4b7b      	ldr	r3, [pc, #492]	@ (80060bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ed2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ed6:	ee07 3a90 	vmov	s15, r3
 8005eda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ede:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ee2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80060c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005ee6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005eea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005eee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ef2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ef6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005efa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005efe:	e087      	b.n	8006010 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	ee07 3a90 	vmov	s15, r3
 8005f06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f0a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80060c8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005f0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f12:	4b6a      	ldr	r3, [pc, #424]	@ (80060bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f1a:	ee07 3a90 	vmov	s15, r3
 8005f1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f22:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f26:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80060c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005f2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f3e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005f42:	e065      	b.n	8006010 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	ee07 3a90 	vmov	s15, r3
 8005f4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f4e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80060cc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005f52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f56:	4b59      	ldr	r3, [pc, #356]	@ (80060bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f5e:	ee07 3a90 	vmov	s15, r3
 8005f62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f66:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f6a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80060c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005f6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f82:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005f86:	e043      	b.n	8006010 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	ee07 3a90 	vmov	s15, r3
 8005f8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f92:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80060d0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005f96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f9a:	4b48      	ldr	r3, [pc, #288]	@ (80060bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fa2:	ee07 3a90 	vmov	s15, r3
 8005fa6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005faa:	ed97 6a03 	vldr	s12, [r7, #12]
 8005fae:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80060c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005fb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005fb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005fba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005fbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005fc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fc6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005fca:	e021      	b.n	8006010 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005fcc:	697b      	ldr	r3, [r7, #20]
 8005fce:	ee07 3a90 	vmov	s15, r3
 8005fd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fd6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80060cc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005fda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005fde:	4b37      	ldr	r3, [pc, #220]	@ (80060bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fe2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fe6:	ee07 3a90 	vmov	s15, r3
 8005fea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fee:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ff2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80060c4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005ff6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ffa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ffe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006002:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006006:	ee67 7a27 	vmul.f32	s15, s14, s15
 800600a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800600e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006010:	4b2a      	ldr	r3, [pc, #168]	@ (80060bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006014:	0a5b      	lsrs	r3, r3, #9
 8006016:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800601a:	ee07 3a90 	vmov	s15, r3
 800601e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006022:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006026:	ee37 7a87 	vadd.f32	s14, s15, s14
 800602a:	edd7 6a07 	vldr	s13, [r7, #28]
 800602e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006032:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006036:	ee17 2a90 	vmov	r2, s15
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800603e:	4b1f      	ldr	r3, [pc, #124]	@ (80060bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006042:	0c1b      	lsrs	r3, r3, #16
 8006044:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006048:	ee07 3a90 	vmov	s15, r3
 800604c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006050:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006054:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006058:	edd7 6a07 	vldr	s13, [r7, #28]
 800605c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006060:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006064:	ee17 2a90 	vmov	r2, s15
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800606c:	4b13      	ldr	r3, [pc, #76]	@ (80060bc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800606e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006070:	0e1b      	lsrs	r3, r3, #24
 8006072:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006076:	ee07 3a90 	vmov	s15, r3
 800607a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800607e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006082:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006086:	edd7 6a07 	vldr	s13, [r7, #28]
 800608a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800608e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006092:	ee17 2a90 	vmov	r2, s15
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800609a:	e008      	b.n	80060ae <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2200      	movs	r2, #0
 80060a0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2200      	movs	r2, #0
 80060a6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2200      	movs	r2, #0
 80060ac:	609a      	str	r2, [r3, #8]
}
 80060ae:	bf00      	nop
 80060b0:	3724      	adds	r7, #36	@ 0x24
 80060b2:	46bd      	mov	sp, r7
 80060b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b8:	4770      	bx	lr
 80060ba:	bf00      	nop
 80060bc:	58024400 	.word	0x58024400
 80060c0:	03d09000 	.word	0x03d09000
 80060c4:	46000000 	.word	0x46000000
 80060c8:	4c742400 	.word	0x4c742400
 80060cc:	4a742400 	.word	0x4a742400
 80060d0:	4af42400 	.word	0x4af42400

080060d4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b084      	sub	sp, #16
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
 80060dc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80060de:	2300      	movs	r3, #0
 80060e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80060e2:	4b53      	ldr	r3, [pc, #332]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 80060e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060e6:	f003 0303 	and.w	r3, r3, #3
 80060ea:	2b03      	cmp	r3, #3
 80060ec:	d101      	bne.n	80060f2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80060ee:	2301      	movs	r3, #1
 80060f0:	e099      	b.n	8006226 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80060f2:	4b4f      	ldr	r3, [pc, #316]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4a4e      	ldr	r2, [pc, #312]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 80060f8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80060fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80060fe:	f7fb fc21 	bl	8001944 <HAL_GetTick>
 8006102:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006104:	e008      	b.n	8006118 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006106:	f7fb fc1d 	bl	8001944 <HAL_GetTick>
 800610a:	4602      	mov	r2, r0
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	1ad3      	subs	r3, r2, r3
 8006110:	2b02      	cmp	r3, #2
 8006112:	d901      	bls.n	8006118 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006114:	2303      	movs	r3, #3
 8006116:	e086      	b.n	8006226 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006118:	4b45      	ldr	r3, [pc, #276]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006120:	2b00      	cmp	r3, #0
 8006122:	d1f0      	bne.n	8006106 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006124:	4b42      	ldr	r3, [pc, #264]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 8006126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006128:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	031b      	lsls	r3, r3, #12
 8006132:	493f      	ldr	r1, [pc, #252]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 8006134:	4313      	orrs	r3, r2
 8006136:	628b      	str	r3, [r1, #40]	@ 0x28
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	3b01      	subs	r3, #1
 800613e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	3b01      	subs	r3, #1
 8006148:	025b      	lsls	r3, r3, #9
 800614a:	b29b      	uxth	r3, r3
 800614c:	431a      	orrs	r2, r3
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	68db      	ldr	r3, [r3, #12]
 8006152:	3b01      	subs	r3, #1
 8006154:	041b      	lsls	r3, r3, #16
 8006156:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800615a:	431a      	orrs	r2, r3
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	691b      	ldr	r3, [r3, #16]
 8006160:	3b01      	subs	r3, #1
 8006162:	061b      	lsls	r3, r3, #24
 8006164:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006168:	4931      	ldr	r1, [pc, #196]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 800616a:	4313      	orrs	r3, r2
 800616c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800616e:	4b30      	ldr	r3, [pc, #192]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 8006170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006172:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	695b      	ldr	r3, [r3, #20]
 800617a:	492d      	ldr	r1, [pc, #180]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 800617c:	4313      	orrs	r3, r2
 800617e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006180:	4b2b      	ldr	r3, [pc, #172]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 8006182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006184:	f023 0220 	bic.w	r2, r3, #32
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	699b      	ldr	r3, [r3, #24]
 800618c:	4928      	ldr	r1, [pc, #160]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 800618e:	4313      	orrs	r3, r2
 8006190:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006192:	4b27      	ldr	r3, [pc, #156]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 8006194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006196:	4a26      	ldr	r2, [pc, #152]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 8006198:	f023 0310 	bic.w	r3, r3, #16
 800619c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800619e:	4b24      	ldr	r3, [pc, #144]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 80061a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80061a2:	4b24      	ldr	r3, [pc, #144]	@ (8006234 <RCCEx_PLL2_Config+0x160>)
 80061a4:	4013      	ands	r3, r2
 80061a6:	687a      	ldr	r2, [r7, #4]
 80061a8:	69d2      	ldr	r2, [r2, #28]
 80061aa:	00d2      	lsls	r2, r2, #3
 80061ac:	4920      	ldr	r1, [pc, #128]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 80061ae:	4313      	orrs	r3, r2
 80061b0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80061b2:	4b1f      	ldr	r3, [pc, #124]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 80061b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b6:	4a1e      	ldr	r2, [pc, #120]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 80061b8:	f043 0310 	orr.w	r3, r3, #16
 80061bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d106      	bne.n	80061d2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80061c4:	4b1a      	ldr	r3, [pc, #104]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 80061c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061c8:	4a19      	ldr	r2, [pc, #100]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 80061ca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80061ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80061d0:	e00f      	b.n	80061f2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	2b01      	cmp	r3, #1
 80061d6:	d106      	bne.n	80061e6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80061d8:	4b15      	ldr	r3, [pc, #84]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 80061da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061dc:	4a14      	ldr	r2, [pc, #80]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 80061de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80061e2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80061e4:	e005      	b.n	80061f2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80061e6:	4b12      	ldr	r3, [pc, #72]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 80061e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ea:	4a11      	ldr	r2, [pc, #68]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 80061ec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80061f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80061f2:	4b0f      	ldr	r3, [pc, #60]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a0e      	ldr	r2, [pc, #56]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 80061f8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80061fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80061fe:	f7fb fba1 	bl	8001944 <HAL_GetTick>
 8006202:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006204:	e008      	b.n	8006218 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006206:	f7fb fb9d 	bl	8001944 <HAL_GetTick>
 800620a:	4602      	mov	r2, r0
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	1ad3      	subs	r3, r2, r3
 8006210:	2b02      	cmp	r3, #2
 8006212:	d901      	bls.n	8006218 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006214:	2303      	movs	r3, #3
 8006216:	e006      	b.n	8006226 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006218:	4b05      	ldr	r3, [pc, #20]	@ (8006230 <RCCEx_PLL2_Config+0x15c>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006220:	2b00      	cmp	r3, #0
 8006222:	d0f0      	beq.n	8006206 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006224:	7bfb      	ldrb	r3, [r7, #15]
}
 8006226:	4618      	mov	r0, r3
 8006228:	3710      	adds	r7, #16
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}
 800622e:	bf00      	nop
 8006230:	58024400 	.word	0x58024400
 8006234:	ffff0007 	.word	0xffff0007

08006238 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b084      	sub	sp, #16
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
 8006240:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006242:	2300      	movs	r3, #0
 8006244:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006246:	4b53      	ldr	r3, [pc, #332]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 8006248:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800624a:	f003 0303 	and.w	r3, r3, #3
 800624e:	2b03      	cmp	r3, #3
 8006250:	d101      	bne.n	8006256 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	e099      	b.n	800638a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006256:	4b4f      	ldr	r3, [pc, #316]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a4e      	ldr	r2, [pc, #312]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 800625c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006260:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006262:	f7fb fb6f 	bl	8001944 <HAL_GetTick>
 8006266:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006268:	e008      	b.n	800627c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800626a:	f7fb fb6b 	bl	8001944 <HAL_GetTick>
 800626e:	4602      	mov	r2, r0
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	1ad3      	subs	r3, r2, r3
 8006274:	2b02      	cmp	r3, #2
 8006276:	d901      	bls.n	800627c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006278:	2303      	movs	r3, #3
 800627a:	e086      	b.n	800638a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800627c:	4b45      	ldr	r3, [pc, #276]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006284:	2b00      	cmp	r3, #0
 8006286:	d1f0      	bne.n	800626a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006288:	4b42      	ldr	r3, [pc, #264]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 800628a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800628c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	051b      	lsls	r3, r3, #20
 8006296:	493f      	ldr	r1, [pc, #252]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 8006298:	4313      	orrs	r3, r2
 800629a:	628b      	str	r3, [r1, #40]	@ 0x28
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	685b      	ldr	r3, [r3, #4]
 80062a0:	3b01      	subs	r3, #1
 80062a2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	689b      	ldr	r3, [r3, #8]
 80062aa:	3b01      	subs	r3, #1
 80062ac:	025b      	lsls	r3, r3, #9
 80062ae:	b29b      	uxth	r3, r3
 80062b0:	431a      	orrs	r2, r3
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	68db      	ldr	r3, [r3, #12]
 80062b6:	3b01      	subs	r3, #1
 80062b8:	041b      	lsls	r3, r3, #16
 80062ba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80062be:	431a      	orrs	r2, r3
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	691b      	ldr	r3, [r3, #16]
 80062c4:	3b01      	subs	r3, #1
 80062c6:	061b      	lsls	r3, r3, #24
 80062c8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80062cc:	4931      	ldr	r1, [pc, #196]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 80062ce:	4313      	orrs	r3, r2
 80062d0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80062d2:	4b30      	ldr	r3, [pc, #192]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 80062d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062d6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	695b      	ldr	r3, [r3, #20]
 80062de:	492d      	ldr	r1, [pc, #180]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 80062e0:	4313      	orrs	r3, r2
 80062e2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80062e4:	4b2b      	ldr	r3, [pc, #172]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 80062e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062e8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	699b      	ldr	r3, [r3, #24]
 80062f0:	4928      	ldr	r1, [pc, #160]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 80062f2:	4313      	orrs	r3, r2
 80062f4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80062f6:	4b27      	ldr	r3, [pc, #156]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 80062f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062fa:	4a26      	ldr	r2, [pc, #152]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 80062fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006300:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006302:	4b24      	ldr	r3, [pc, #144]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 8006304:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006306:	4b24      	ldr	r3, [pc, #144]	@ (8006398 <RCCEx_PLL3_Config+0x160>)
 8006308:	4013      	ands	r3, r2
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	69d2      	ldr	r2, [r2, #28]
 800630e:	00d2      	lsls	r2, r2, #3
 8006310:	4920      	ldr	r1, [pc, #128]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 8006312:	4313      	orrs	r3, r2
 8006314:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006316:	4b1f      	ldr	r3, [pc, #124]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 8006318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800631a:	4a1e      	ldr	r2, [pc, #120]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 800631c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006320:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d106      	bne.n	8006336 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006328:	4b1a      	ldr	r3, [pc, #104]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 800632a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800632c:	4a19      	ldr	r2, [pc, #100]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 800632e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006332:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006334:	e00f      	b.n	8006356 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	2b01      	cmp	r3, #1
 800633a:	d106      	bne.n	800634a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800633c:	4b15      	ldr	r3, [pc, #84]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 800633e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006340:	4a14      	ldr	r2, [pc, #80]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 8006342:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006346:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006348:	e005      	b.n	8006356 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800634a:	4b12      	ldr	r3, [pc, #72]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 800634c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800634e:	4a11      	ldr	r2, [pc, #68]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 8006350:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006354:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006356:	4b0f      	ldr	r3, [pc, #60]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4a0e      	ldr	r2, [pc, #56]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 800635c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006360:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006362:	f7fb faef 	bl	8001944 <HAL_GetTick>
 8006366:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006368:	e008      	b.n	800637c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800636a:	f7fb faeb 	bl	8001944 <HAL_GetTick>
 800636e:	4602      	mov	r2, r0
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	1ad3      	subs	r3, r2, r3
 8006374:	2b02      	cmp	r3, #2
 8006376:	d901      	bls.n	800637c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006378:	2303      	movs	r3, #3
 800637a:	e006      	b.n	800638a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800637c:	4b05      	ldr	r3, [pc, #20]	@ (8006394 <RCCEx_PLL3_Config+0x15c>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006384:	2b00      	cmp	r3, #0
 8006386:	d0f0      	beq.n	800636a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006388:	7bfb      	ldrb	r3, [r7, #15]
}
 800638a:	4618      	mov	r0, r3
 800638c:	3710      	adds	r7, #16
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}
 8006392:	bf00      	nop
 8006394:	58024400 	.word	0x58024400
 8006398:	ffff0007 	.word	0xffff0007

0800639c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b082      	sub	sp, #8
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d101      	bne.n	80063ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80063aa:	2301      	movs	r3, #1
 80063ac:	e049      	b.n	8006442 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d106      	bne.n	80063c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2200      	movs	r2, #0
 80063be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f7fa ffbc 	bl	8001340 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2202      	movs	r2, #2
 80063cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681a      	ldr	r2, [r3, #0]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	3304      	adds	r3, #4
 80063d8:	4619      	mov	r1, r3
 80063da:	4610      	mov	r0, r2
 80063dc:	f000 f9aa 	bl	8006734 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2201      	movs	r2, #1
 80063e4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2201      	movs	r2, #1
 80063ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2201      	movs	r2, #1
 80063f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2201      	movs	r2, #1
 80063fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2201      	movs	r2, #1
 8006404:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2201      	movs	r2, #1
 8006414:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2201      	movs	r2, #1
 800641c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2201      	movs	r2, #1
 8006424:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2201      	movs	r2, #1
 800642c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2201      	movs	r2, #1
 8006434:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2201      	movs	r2, #1
 800643c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006440:	2300      	movs	r3, #0
}
 8006442:	4618      	mov	r0, r3
 8006444:	3708      	adds	r7, #8
 8006446:	46bd      	mov	sp, r7
 8006448:	bd80      	pop	{r7, pc}

0800644a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800644a:	b580      	push	{r7, lr}
 800644c:	b082      	sub	sp, #8
 800644e:	af00      	add	r7, sp, #0
 8006450:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d101      	bne.n	800645c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006458:	2301      	movs	r3, #1
 800645a:	e049      	b.n	80064f0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006462:	b2db      	uxtb	r3, r3
 8006464:	2b00      	cmp	r3, #0
 8006466:	d106      	bne.n	8006476 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2200      	movs	r2, #0
 800646c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	f000 f841 	bl	80064f8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2202      	movs	r2, #2
 800647a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681a      	ldr	r2, [r3, #0]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	3304      	adds	r3, #4
 8006486:	4619      	mov	r1, r3
 8006488:	4610      	mov	r0, r2
 800648a:	f000 f953 	bl	8006734 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2201      	movs	r2, #1
 8006492:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2201      	movs	r2, #1
 800649a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2201      	movs	r2, #1
 80064a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2201      	movs	r2, #1
 80064aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2201      	movs	r2, #1
 80064b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2201      	movs	r2, #1
 80064ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2201      	movs	r2, #1
 80064c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2201      	movs	r2, #1
 80064ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2201      	movs	r2, #1
 80064d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2201      	movs	r2, #1
 80064da:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2201      	movs	r2, #1
 80064e2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2201      	movs	r2, #1
 80064ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80064ee:	2300      	movs	r3, #0
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3708      	adds	r7, #8
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}

080064f8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80064f8:	b480      	push	{r7}
 80064fa:	b083      	sub	sp, #12
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006500:	bf00      	nop
 8006502:	370c      	adds	r7, #12
 8006504:	46bd      	mov	sp, r7
 8006506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650a:	4770      	bx	lr

0800650c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b086      	sub	sp, #24
 8006510:	af00      	add	r7, sp, #0
 8006512:	60f8      	str	r0, [r7, #12]
 8006514:	60b9      	str	r1, [r7, #8]
 8006516:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006518:	2300      	movs	r3, #0
 800651a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006522:	2b01      	cmp	r3, #1
 8006524:	d101      	bne.n	800652a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006526:	2302      	movs	r3, #2
 8006528:	e0ff      	b.n	800672a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2201      	movs	r2, #1
 800652e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2b14      	cmp	r3, #20
 8006536:	f200 80f0 	bhi.w	800671a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800653a:	a201      	add	r2, pc, #4	@ (adr r2, 8006540 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800653c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006540:	08006595 	.word	0x08006595
 8006544:	0800671b 	.word	0x0800671b
 8006548:	0800671b 	.word	0x0800671b
 800654c:	0800671b 	.word	0x0800671b
 8006550:	080065d5 	.word	0x080065d5
 8006554:	0800671b 	.word	0x0800671b
 8006558:	0800671b 	.word	0x0800671b
 800655c:	0800671b 	.word	0x0800671b
 8006560:	08006617 	.word	0x08006617
 8006564:	0800671b 	.word	0x0800671b
 8006568:	0800671b 	.word	0x0800671b
 800656c:	0800671b 	.word	0x0800671b
 8006570:	08006657 	.word	0x08006657
 8006574:	0800671b 	.word	0x0800671b
 8006578:	0800671b 	.word	0x0800671b
 800657c:	0800671b 	.word	0x0800671b
 8006580:	08006699 	.word	0x08006699
 8006584:	0800671b 	.word	0x0800671b
 8006588:	0800671b 	.word	0x0800671b
 800658c:	0800671b 	.word	0x0800671b
 8006590:	080066d9 	.word	0x080066d9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	68b9      	ldr	r1, [r7, #8]
 800659a:	4618      	mov	r0, r3
 800659c:	f000 f96a 	bl	8006874 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	699a      	ldr	r2, [r3, #24]
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f042 0208 	orr.w	r2, r2, #8
 80065ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	699a      	ldr	r2, [r3, #24]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f022 0204 	bic.w	r2, r2, #4
 80065be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	6999      	ldr	r1, [r3, #24]
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	691a      	ldr	r2, [r3, #16]
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	430a      	orrs	r2, r1
 80065d0:	619a      	str	r2, [r3, #24]
      break;
 80065d2:	e0a5      	b.n	8006720 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	68b9      	ldr	r1, [r7, #8]
 80065da:	4618      	mov	r0, r3
 80065dc:	f000 f9da 	bl	8006994 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	699a      	ldr	r2, [r3, #24]
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80065ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	699a      	ldr	r2, [r3, #24]
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80065fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	6999      	ldr	r1, [r3, #24]
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	691b      	ldr	r3, [r3, #16]
 800660a:	021a      	lsls	r2, r3, #8
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	430a      	orrs	r2, r1
 8006612:	619a      	str	r2, [r3, #24]
      break;
 8006614:	e084      	b.n	8006720 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68b9      	ldr	r1, [r7, #8]
 800661c:	4618      	mov	r0, r3
 800661e:	f000 fa43 	bl	8006aa8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	69da      	ldr	r2, [r3, #28]
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f042 0208 	orr.w	r2, r2, #8
 8006630:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	69da      	ldr	r2, [r3, #28]
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f022 0204 	bic.w	r2, r2, #4
 8006640:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	69d9      	ldr	r1, [r3, #28]
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	691a      	ldr	r2, [r3, #16]
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	430a      	orrs	r2, r1
 8006652:	61da      	str	r2, [r3, #28]
      break;
 8006654:	e064      	b.n	8006720 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	68b9      	ldr	r1, [r7, #8]
 800665c:	4618      	mov	r0, r3
 800665e:	f000 faab 	bl	8006bb8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	69da      	ldr	r2, [r3, #28]
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006670:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	69da      	ldr	r2, [r3, #28]
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006680:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	69d9      	ldr	r1, [r3, #28]
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	691b      	ldr	r3, [r3, #16]
 800668c:	021a      	lsls	r2, r3, #8
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	430a      	orrs	r2, r1
 8006694:	61da      	str	r2, [r3, #28]
      break;
 8006696:	e043      	b.n	8006720 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	68b9      	ldr	r1, [r7, #8]
 800669e:	4618      	mov	r0, r3
 80066a0:	f000 faf4 	bl	8006c8c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f042 0208 	orr.w	r2, r2, #8
 80066b2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f022 0204 	bic.w	r2, r2, #4
 80066c2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	691a      	ldr	r2, [r3, #16]
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	430a      	orrs	r2, r1
 80066d4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80066d6:	e023      	b.n	8006720 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	68b9      	ldr	r1, [r7, #8]
 80066de:	4618      	mov	r0, r3
 80066e0:	f000 fb38 	bl	8006d54 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80066f2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006702:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	691b      	ldr	r3, [r3, #16]
 800670e:	021a      	lsls	r2, r3, #8
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	430a      	orrs	r2, r1
 8006716:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006718:	e002      	b.n	8006720 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800671a:	2301      	movs	r3, #1
 800671c:	75fb      	strb	r3, [r7, #23]
      break;
 800671e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	2200      	movs	r2, #0
 8006724:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006728:	7dfb      	ldrb	r3, [r7, #23]
}
 800672a:	4618      	mov	r0, r3
 800672c:	3718      	adds	r7, #24
 800672e:	46bd      	mov	sp, r7
 8006730:	bd80      	pop	{r7, pc}
 8006732:	bf00      	nop

08006734 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006734:	b480      	push	{r7}
 8006736:	b085      	sub	sp, #20
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
 800673c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	4a43      	ldr	r2, [pc, #268]	@ (8006854 <TIM_Base_SetConfig+0x120>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d013      	beq.n	8006774 <TIM_Base_SetConfig+0x40>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006752:	d00f      	beq.n	8006774 <TIM_Base_SetConfig+0x40>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	4a40      	ldr	r2, [pc, #256]	@ (8006858 <TIM_Base_SetConfig+0x124>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d00b      	beq.n	8006774 <TIM_Base_SetConfig+0x40>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	4a3f      	ldr	r2, [pc, #252]	@ (800685c <TIM_Base_SetConfig+0x128>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d007      	beq.n	8006774 <TIM_Base_SetConfig+0x40>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	4a3e      	ldr	r2, [pc, #248]	@ (8006860 <TIM_Base_SetConfig+0x12c>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d003      	beq.n	8006774 <TIM_Base_SetConfig+0x40>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	4a3d      	ldr	r2, [pc, #244]	@ (8006864 <TIM_Base_SetConfig+0x130>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d108      	bne.n	8006786 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800677a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	68fa      	ldr	r2, [r7, #12]
 8006782:	4313      	orrs	r3, r2
 8006784:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	4a32      	ldr	r2, [pc, #200]	@ (8006854 <TIM_Base_SetConfig+0x120>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d01f      	beq.n	80067ce <TIM_Base_SetConfig+0x9a>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006794:	d01b      	beq.n	80067ce <TIM_Base_SetConfig+0x9a>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	4a2f      	ldr	r2, [pc, #188]	@ (8006858 <TIM_Base_SetConfig+0x124>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d017      	beq.n	80067ce <TIM_Base_SetConfig+0x9a>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	4a2e      	ldr	r2, [pc, #184]	@ (800685c <TIM_Base_SetConfig+0x128>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d013      	beq.n	80067ce <TIM_Base_SetConfig+0x9a>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	4a2d      	ldr	r2, [pc, #180]	@ (8006860 <TIM_Base_SetConfig+0x12c>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d00f      	beq.n	80067ce <TIM_Base_SetConfig+0x9a>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	4a2c      	ldr	r2, [pc, #176]	@ (8006864 <TIM_Base_SetConfig+0x130>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d00b      	beq.n	80067ce <TIM_Base_SetConfig+0x9a>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	4a2b      	ldr	r2, [pc, #172]	@ (8006868 <TIM_Base_SetConfig+0x134>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d007      	beq.n	80067ce <TIM_Base_SetConfig+0x9a>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	4a2a      	ldr	r2, [pc, #168]	@ (800686c <TIM_Base_SetConfig+0x138>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d003      	beq.n	80067ce <TIM_Base_SetConfig+0x9a>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	4a29      	ldr	r2, [pc, #164]	@ (8006870 <TIM_Base_SetConfig+0x13c>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d108      	bne.n	80067e0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	68db      	ldr	r3, [r3, #12]
 80067da:	68fa      	ldr	r2, [r7, #12]
 80067dc:	4313      	orrs	r3, r2
 80067de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	695b      	ldr	r3, [r3, #20]
 80067ea:	4313      	orrs	r3, r2
 80067ec:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	689a      	ldr	r2, [r3, #8]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	681a      	ldr	r2, [r3, #0]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	4a14      	ldr	r2, [pc, #80]	@ (8006854 <TIM_Base_SetConfig+0x120>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d00f      	beq.n	8006826 <TIM_Base_SetConfig+0xf2>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	4a16      	ldr	r2, [pc, #88]	@ (8006864 <TIM_Base_SetConfig+0x130>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d00b      	beq.n	8006826 <TIM_Base_SetConfig+0xf2>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	4a15      	ldr	r2, [pc, #84]	@ (8006868 <TIM_Base_SetConfig+0x134>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d007      	beq.n	8006826 <TIM_Base_SetConfig+0xf2>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	4a14      	ldr	r2, [pc, #80]	@ (800686c <TIM_Base_SetConfig+0x138>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d003      	beq.n	8006826 <TIM_Base_SetConfig+0xf2>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	4a13      	ldr	r2, [pc, #76]	@ (8006870 <TIM_Base_SetConfig+0x13c>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d103      	bne.n	800682e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	691a      	ldr	r2, [r3, #16]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f043 0204 	orr.w	r2, r3, #4
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2201      	movs	r2, #1
 800683e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	68fa      	ldr	r2, [r7, #12]
 8006844:	601a      	str	r2, [r3, #0]
}
 8006846:	bf00      	nop
 8006848:	3714      	adds	r7, #20
 800684a:	46bd      	mov	sp, r7
 800684c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006850:	4770      	bx	lr
 8006852:	bf00      	nop
 8006854:	40010000 	.word	0x40010000
 8006858:	40000400 	.word	0x40000400
 800685c:	40000800 	.word	0x40000800
 8006860:	40000c00 	.word	0x40000c00
 8006864:	40010400 	.word	0x40010400
 8006868:	40014000 	.word	0x40014000
 800686c:	40014400 	.word	0x40014400
 8006870:	40014800 	.word	0x40014800

08006874 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006874:	b480      	push	{r7}
 8006876:	b087      	sub	sp, #28
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6a1b      	ldr	r3, [r3, #32]
 8006882:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6a1b      	ldr	r3, [r3, #32]
 8006888:	f023 0201 	bic.w	r2, r3, #1
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	685b      	ldr	r3, [r3, #4]
 8006894:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	699b      	ldr	r3, [r3, #24]
 800689a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800689c:	68fa      	ldr	r2, [r7, #12]
 800689e:	4b37      	ldr	r3, [pc, #220]	@ (800697c <TIM_OC1_SetConfig+0x108>)
 80068a0:	4013      	ands	r3, r2
 80068a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f023 0303 	bic.w	r3, r3, #3
 80068aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	68fa      	ldr	r2, [r7, #12]
 80068b2:	4313      	orrs	r3, r2
 80068b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80068b6:	697b      	ldr	r3, [r7, #20]
 80068b8:	f023 0302 	bic.w	r3, r3, #2
 80068bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	689b      	ldr	r3, [r3, #8]
 80068c2:	697a      	ldr	r2, [r7, #20]
 80068c4:	4313      	orrs	r3, r2
 80068c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	4a2d      	ldr	r2, [pc, #180]	@ (8006980 <TIM_OC1_SetConfig+0x10c>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d00f      	beq.n	80068f0 <TIM_OC1_SetConfig+0x7c>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	4a2c      	ldr	r2, [pc, #176]	@ (8006984 <TIM_OC1_SetConfig+0x110>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d00b      	beq.n	80068f0 <TIM_OC1_SetConfig+0x7c>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	4a2b      	ldr	r2, [pc, #172]	@ (8006988 <TIM_OC1_SetConfig+0x114>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d007      	beq.n	80068f0 <TIM_OC1_SetConfig+0x7c>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	4a2a      	ldr	r2, [pc, #168]	@ (800698c <TIM_OC1_SetConfig+0x118>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d003      	beq.n	80068f0 <TIM_OC1_SetConfig+0x7c>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	4a29      	ldr	r2, [pc, #164]	@ (8006990 <TIM_OC1_SetConfig+0x11c>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d10c      	bne.n	800690a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	f023 0308 	bic.w	r3, r3, #8
 80068f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	68db      	ldr	r3, [r3, #12]
 80068fc:	697a      	ldr	r2, [r7, #20]
 80068fe:	4313      	orrs	r3, r2
 8006900:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006902:	697b      	ldr	r3, [r7, #20]
 8006904:	f023 0304 	bic.w	r3, r3, #4
 8006908:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	4a1c      	ldr	r2, [pc, #112]	@ (8006980 <TIM_OC1_SetConfig+0x10c>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d00f      	beq.n	8006932 <TIM_OC1_SetConfig+0xbe>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	4a1b      	ldr	r2, [pc, #108]	@ (8006984 <TIM_OC1_SetConfig+0x110>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d00b      	beq.n	8006932 <TIM_OC1_SetConfig+0xbe>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	4a1a      	ldr	r2, [pc, #104]	@ (8006988 <TIM_OC1_SetConfig+0x114>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d007      	beq.n	8006932 <TIM_OC1_SetConfig+0xbe>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	4a19      	ldr	r2, [pc, #100]	@ (800698c <TIM_OC1_SetConfig+0x118>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d003      	beq.n	8006932 <TIM_OC1_SetConfig+0xbe>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	4a18      	ldr	r2, [pc, #96]	@ (8006990 <TIM_OC1_SetConfig+0x11c>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d111      	bne.n	8006956 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006932:	693b      	ldr	r3, [r7, #16]
 8006934:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006938:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006940:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	695b      	ldr	r3, [r3, #20]
 8006946:	693a      	ldr	r2, [r7, #16]
 8006948:	4313      	orrs	r3, r2
 800694a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	699b      	ldr	r3, [r3, #24]
 8006950:	693a      	ldr	r2, [r7, #16]
 8006952:	4313      	orrs	r3, r2
 8006954:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	693a      	ldr	r2, [r7, #16]
 800695a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	68fa      	ldr	r2, [r7, #12]
 8006960:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	685a      	ldr	r2, [r3, #4]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	697a      	ldr	r2, [r7, #20]
 800696e:	621a      	str	r2, [r3, #32]
}
 8006970:	bf00      	nop
 8006972:	371c      	adds	r7, #28
 8006974:	46bd      	mov	sp, r7
 8006976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697a:	4770      	bx	lr
 800697c:	fffeff8f 	.word	0xfffeff8f
 8006980:	40010000 	.word	0x40010000
 8006984:	40010400 	.word	0x40010400
 8006988:	40014000 	.word	0x40014000
 800698c:	40014400 	.word	0x40014400
 8006990:	40014800 	.word	0x40014800

08006994 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006994:	b480      	push	{r7}
 8006996:	b087      	sub	sp, #28
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
 800699c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6a1b      	ldr	r3, [r3, #32]
 80069a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6a1b      	ldr	r3, [r3, #32]
 80069a8:	f023 0210 	bic.w	r2, r3, #16
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	685b      	ldr	r3, [r3, #4]
 80069b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	699b      	ldr	r3, [r3, #24]
 80069ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80069bc:	68fa      	ldr	r2, [r7, #12]
 80069be:	4b34      	ldr	r3, [pc, #208]	@ (8006a90 <TIM_OC2_SetConfig+0xfc>)
 80069c0:	4013      	ands	r3, r2
 80069c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	021b      	lsls	r3, r3, #8
 80069d2:	68fa      	ldr	r2, [r7, #12]
 80069d4:	4313      	orrs	r3, r2
 80069d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80069d8:	697b      	ldr	r3, [r7, #20]
 80069da:	f023 0320 	bic.w	r3, r3, #32
 80069de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	689b      	ldr	r3, [r3, #8]
 80069e4:	011b      	lsls	r3, r3, #4
 80069e6:	697a      	ldr	r2, [r7, #20]
 80069e8:	4313      	orrs	r3, r2
 80069ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	4a29      	ldr	r2, [pc, #164]	@ (8006a94 <TIM_OC2_SetConfig+0x100>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d003      	beq.n	80069fc <TIM_OC2_SetConfig+0x68>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	4a28      	ldr	r2, [pc, #160]	@ (8006a98 <TIM_OC2_SetConfig+0x104>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d10d      	bne.n	8006a18 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	68db      	ldr	r3, [r3, #12]
 8006a08:	011b      	lsls	r3, r3, #4
 8006a0a:	697a      	ldr	r2, [r7, #20]
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a10:	697b      	ldr	r3, [r7, #20]
 8006a12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a16:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	4a1e      	ldr	r2, [pc, #120]	@ (8006a94 <TIM_OC2_SetConfig+0x100>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d00f      	beq.n	8006a40 <TIM_OC2_SetConfig+0xac>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	4a1d      	ldr	r2, [pc, #116]	@ (8006a98 <TIM_OC2_SetConfig+0x104>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d00b      	beq.n	8006a40 <TIM_OC2_SetConfig+0xac>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	4a1c      	ldr	r2, [pc, #112]	@ (8006a9c <TIM_OC2_SetConfig+0x108>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d007      	beq.n	8006a40 <TIM_OC2_SetConfig+0xac>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	4a1b      	ldr	r2, [pc, #108]	@ (8006aa0 <TIM_OC2_SetConfig+0x10c>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d003      	beq.n	8006a40 <TIM_OC2_SetConfig+0xac>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	4a1a      	ldr	r2, [pc, #104]	@ (8006aa4 <TIM_OC2_SetConfig+0x110>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d113      	bne.n	8006a68 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006a46:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006a4e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	695b      	ldr	r3, [r3, #20]
 8006a54:	009b      	lsls	r3, r3, #2
 8006a56:	693a      	ldr	r2, [r7, #16]
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	699b      	ldr	r3, [r3, #24]
 8006a60:	009b      	lsls	r3, r3, #2
 8006a62:	693a      	ldr	r2, [r7, #16]
 8006a64:	4313      	orrs	r3, r2
 8006a66:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	693a      	ldr	r2, [r7, #16]
 8006a6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	68fa      	ldr	r2, [r7, #12]
 8006a72:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	685a      	ldr	r2, [r3, #4]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	697a      	ldr	r2, [r7, #20]
 8006a80:	621a      	str	r2, [r3, #32]
}
 8006a82:	bf00      	nop
 8006a84:	371c      	adds	r7, #28
 8006a86:	46bd      	mov	sp, r7
 8006a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8c:	4770      	bx	lr
 8006a8e:	bf00      	nop
 8006a90:	feff8fff 	.word	0xfeff8fff
 8006a94:	40010000 	.word	0x40010000
 8006a98:	40010400 	.word	0x40010400
 8006a9c:	40014000 	.word	0x40014000
 8006aa0:	40014400 	.word	0x40014400
 8006aa4:	40014800 	.word	0x40014800

08006aa8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b087      	sub	sp, #28
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
 8006ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6a1b      	ldr	r3, [r3, #32]
 8006ab6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6a1b      	ldr	r3, [r3, #32]
 8006abc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	69db      	ldr	r3, [r3, #28]
 8006ace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ad0:	68fa      	ldr	r2, [r7, #12]
 8006ad2:	4b33      	ldr	r3, [pc, #204]	@ (8006ba0 <TIM_OC3_SetConfig+0xf8>)
 8006ad4:	4013      	ands	r3, r2
 8006ad6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	f023 0303 	bic.w	r3, r3, #3
 8006ade:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	68fa      	ldr	r2, [r7, #12]
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006af0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	689b      	ldr	r3, [r3, #8]
 8006af6:	021b      	lsls	r3, r3, #8
 8006af8:	697a      	ldr	r2, [r7, #20]
 8006afa:	4313      	orrs	r3, r2
 8006afc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	4a28      	ldr	r2, [pc, #160]	@ (8006ba4 <TIM_OC3_SetConfig+0xfc>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d003      	beq.n	8006b0e <TIM_OC3_SetConfig+0x66>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	4a27      	ldr	r2, [pc, #156]	@ (8006ba8 <TIM_OC3_SetConfig+0x100>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d10d      	bne.n	8006b2a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b14:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	68db      	ldr	r3, [r3, #12]
 8006b1a:	021b      	lsls	r3, r3, #8
 8006b1c:	697a      	ldr	r2, [r7, #20]
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006b28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	4a1d      	ldr	r2, [pc, #116]	@ (8006ba4 <TIM_OC3_SetConfig+0xfc>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d00f      	beq.n	8006b52 <TIM_OC3_SetConfig+0xaa>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	4a1c      	ldr	r2, [pc, #112]	@ (8006ba8 <TIM_OC3_SetConfig+0x100>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d00b      	beq.n	8006b52 <TIM_OC3_SetConfig+0xaa>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	4a1b      	ldr	r2, [pc, #108]	@ (8006bac <TIM_OC3_SetConfig+0x104>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d007      	beq.n	8006b52 <TIM_OC3_SetConfig+0xaa>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	4a1a      	ldr	r2, [pc, #104]	@ (8006bb0 <TIM_OC3_SetConfig+0x108>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d003      	beq.n	8006b52 <TIM_OC3_SetConfig+0xaa>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	4a19      	ldr	r2, [pc, #100]	@ (8006bb4 <TIM_OC3_SetConfig+0x10c>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d113      	bne.n	8006b7a <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006b52:	693b      	ldr	r3, [r7, #16]
 8006b54:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006b58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006b5a:	693b      	ldr	r3, [r7, #16]
 8006b5c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006b60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	695b      	ldr	r3, [r3, #20]
 8006b66:	011b      	lsls	r3, r3, #4
 8006b68:	693a      	ldr	r2, [r7, #16]
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	699b      	ldr	r3, [r3, #24]
 8006b72:	011b      	lsls	r3, r3, #4
 8006b74:	693a      	ldr	r2, [r7, #16]
 8006b76:	4313      	orrs	r3, r2
 8006b78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	693a      	ldr	r2, [r7, #16]
 8006b7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	68fa      	ldr	r2, [r7, #12]
 8006b84:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	685a      	ldr	r2, [r3, #4]
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	697a      	ldr	r2, [r7, #20]
 8006b92:	621a      	str	r2, [r3, #32]
}
 8006b94:	bf00      	nop
 8006b96:	371c      	adds	r7, #28
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr
 8006ba0:	fffeff8f 	.word	0xfffeff8f
 8006ba4:	40010000 	.word	0x40010000
 8006ba8:	40010400 	.word	0x40010400
 8006bac:	40014000 	.word	0x40014000
 8006bb0:	40014400 	.word	0x40014400
 8006bb4:	40014800 	.word	0x40014800

08006bb8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b087      	sub	sp, #28
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
 8006bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6a1b      	ldr	r3, [r3, #32]
 8006bc6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6a1b      	ldr	r3, [r3, #32]
 8006bcc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	685b      	ldr	r3, [r3, #4]
 8006bd8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	69db      	ldr	r3, [r3, #28]
 8006bde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006be0:	68fa      	ldr	r2, [r7, #12]
 8006be2:	4b24      	ldr	r3, [pc, #144]	@ (8006c74 <TIM_OC4_SetConfig+0xbc>)
 8006be4:	4013      	ands	r3, r2
 8006be6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	021b      	lsls	r3, r3, #8
 8006bf6:	68fa      	ldr	r2, [r7, #12]
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006bfc:	693b      	ldr	r3, [r7, #16]
 8006bfe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006c02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	689b      	ldr	r3, [r3, #8]
 8006c08:	031b      	lsls	r3, r3, #12
 8006c0a:	693a      	ldr	r2, [r7, #16]
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	4a19      	ldr	r2, [pc, #100]	@ (8006c78 <TIM_OC4_SetConfig+0xc0>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d00f      	beq.n	8006c38 <TIM_OC4_SetConfig+0x80>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	4a18      	ldr	r2, [pc, #96]	@ (8006c7c <TIM_OC4_SetConfig+0xc4>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d00b      	beq.n	8006c38 <TIM_OC4_SetConfig+0x80>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	4a17      	ldr	r2, [pc, #92]	@ (8006c80 <TIM_OC4_SetConfig+0xc8>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d007      	beq.n	8006c38 <TIM_OC4_SetConfig+0x80>
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	4a16      	ldr	r2, [pc, #88]	@ (8006c84 <TIM_OC4_SetConfig+0xcc>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d003      	beq.n	8006c38 <TIM_OC4_SetConfig+0x80>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	4a15      	ldr	r2, [pc, #84]	@ (8006c88 <TIM_OC4_SetConfig+0xd0>)
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d109      	bne.n	8006c4c <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c3e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	695b      	ldr	r3, [r3, #20]
 8006c44:	019b      	lsls	r3, r3, #6
 8006c46:	697a      	ldr	r2, [r7, #20]
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	697a      	ldr	r2, [r7, #20]
 8006c50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	68fa      	ldr	r2, [r7, #12]
 8006c56:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	685a      	ldr	r2, [r3, #4]
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	693a      	ldr	r2, [r7, #16]
 8006c64:	621a      	str	r2, [r3, #32]
}
 8006c66:	bf00      	nop
 8006c68:	371c      	adds	r7, #28
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c70:	4770      	bx	lr
 8006c72:	bf00      	nop
 8006c74:	feff8fff 	.word	0xfeff8fff
 8006c78:	40010000 	.word	0x40010000
 8006c7c:	40010400 	.word	0x40010400
 8006c80:	40014000 	.word	0x40014000
 8006c84:	40014400 	.word	0x40014400
 8006c88:	40014800 	.word	0x40014800

08006c8c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006c8c:	b480      	push	{r7}
 8006c8e:	b087      	sub	sp, #28
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
 8006c94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6a1b      	ldr	r3, [r3, #32]
 8006c9a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6a1b      	ldr	r3, [r3, #32]
 8006ca0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006cb4:	68fa      	ldr	r2, [r7, #12]
 8006cb6:	4b21      	ldr	r3, [pc, #132]	@ (8006d3c <TIM_OC5_SetConfig+0xb0>)
 8006cb8:	4013      	ands	r3, r2
 8006cba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	68fa      	ldr	r2, [r7, #12]
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006cc6:	693b      	ldr	r3, [r7, #16]
 8006cc8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006ccc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	041b      	lsls	r3, r3, #16
 8006cd4:	693a      	ldr	r2, [r7, #16]
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	4a18      	ldr	r2, [pc, #96]	@ (8006d40 <TIM_OC5_SetConfig+0xb4>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d00f      	beq.n	8006d02 <TIM_OC5_SetConfig+0x76>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	4a17      	ldr	r2, [pc, #92]	@ (8006d44 <TIM_OC5_SetConfig+0xb8>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d00b      	beq.n	8006d02 <TIM_OC5_SetConfig+0x76>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	4a16      	ldr	r2, [pc, #88]	@ (8006d48 <TIM_OC5_SetConfig+0xbc>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d007      	beq.n	8006d02 <TIM_OC5_SetConfig+0x76>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	4a15      	ldr	r2, [pc, #84]	@ (8006d4c <TIM_OC5_SetConfig+0xc0>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d003      	beq.n	8006d02 <TIM_OC5_SetConfig+0x76>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	4a14      	ldr	r2, [pc, #80]	@ (8006d50 <TIM_OC5_SetConfig+0xc4>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d109      	bne.n	8006d16 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d08:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	695b      	ldr	r3, [r3, #20]
 8006d0e:	021b      	lsls	r3, r3, #8
 8006d10:	697a      	ldr	r2, [r7, #20]
 8006d12:	4313      	orrs	r3, r2
 8006d14:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	697a      	ldr	r2, [r7, #20]
 8006d1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	68fa      	ldr	r2, [r7, #12]
 8006d20:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	685a      	ldr	r2, [r3, #4]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	693a      	ldr	r2, [r7, #16]
 8006d2e:	621a      	str	r2, [r3, #32]
}
 8006d30:	bf00      	nop
 8006d32:	371c      	adds	r7, #28
 8006d34:	46bd      	mov	sp, r7
 8006d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3a:	4770      	bx	lr
 8006d3c:	fffeff8f 	.word	0xfffeff8f
 8006d40:	40010000 	.word	0x40010000
 8006d44:	40010400 	.word	0x40010400
 8006d48:	40014000 	.word	0x40014000
 8006d4c:	40014400 	.word	0x40014400
 8006d50:	40014800 	.word	0x40014800

08006d54 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006d54:	b480      	push	{r7}
 8006d56:	b087      	sub	sp, #28
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
 8006d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6a1b      	ldr	r3, [r3, #32]
 8006d62:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6a1b      	ldr	r3, [r3, #32]
 8006d68:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006d7c:	68fa      	ldr	r2, [r7, #12]
 8006d7e:	4b22      	ldr	r3, [pc, #136]	@ (8006e08 <TIM_OC6_SetConfig+0xb4>)
 8006d80:	4013      	ands	r3, r2
 8006d82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	021b      	lsls	r3, r3, #8
 8006d8a:	68fa      	ldr	r2, [r7, #12]
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006d90:	693b      	ldr	r3, [r7, #16]
 8006d92:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006d96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	689b      	ldr	r3, [r3, #8]
 8006d9c:	051b      	lsls	r3, r3, #20
 8006d9e:	693a      	ldr	r2, [r7, #16]
 8006da0:	4313      	orrs	r3, r2
 8006da2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	4a19      	ldr	r2, [pc, #100]	@ (8006e0c <TIM_OC6_SetConfig+0xb8>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d00f      	beq.n	8006dcc <TIM_OC6_SetConfig+0x78>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	4a18      	ldr	r2, [pc, #96]	@ (8006e10 <TIM_OC6_SetConfig+0xbc>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d00b      	beq.n	8006dcc <TIM_OC6_SetConfig+0x78>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	4a17      	ldr	r2, [pc, #92]	@ (8006e14 <TIM_OC6_SetConfig+0xc0>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d007      	beq.n	8006dcc <TIM_OC6_SetConfig+0x78>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	4a16      	ldr	r2, [pc, #88]	@ (8006e18 <TIM_OC6_SetConfig+0xc4>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d003      	beq.n	8006dcc <TIM_OC6_SetConfig+0x78>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	4a15      	ldr	r2, [pc, #84]	@ (8006e1c <TIM_OC6_SetConfig+0xc8>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d109      	bne.n	8006de0 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006dd2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	695b      	ldr	r3, [r3, #20]
 8006dd8:	029b      	lsls	r3, r3, #10
 8006dda:	697a      	ldr	r2, [r7, #20]
 8006ddc:	4313      	orrs	r3, r2
 8006dde:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	697a      	ldr	r2, [r7, #20]
 8006de4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	68fa      	ldr	r2, [r7, #12]
 8006dea:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	685a      	ldr	r2, [r3, #4]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	693a      	ldr	r2, [r7, #16]
 8006df8:	621a      	str	r2, [r3, #32]
}
 8006dfa:	bf00      	nop
 8006dfc:	371c      	adds	r7, #28
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e04:	4770      	bx	lr
 8006e06:	bf00      	nop
 8006e08:	feff8fff 	.word	0xfeff8fff
 8006e0c:	40010000 	.word	0x40010000
 8006e10:	40010400 	.word	0x40010400
 8006e14:	40014000 	.word	0x40014000
 8006e18:	40014400 	.word	0x40014400
 8006e1c:	40014800 	.word	0x40014800

08006e20 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b082      	sub	sp, #8
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d101      	bne.n	8006e32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e2e:	2301      	movs	r3, #1
 8006e30:	e042      	b.n	8006eb8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d106      	bne.n	8006e4a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e44:	6878      	ldr	r0, [r7, #4]
 8006e46:	f7fa fb19 	bl	800147c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2224      	movs	r2, #36	@ 0x24
 8006e4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	681a      	ldr	r2, [r3, #0]
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f022 0201 	bic.w	r2, r2, #1
 8006e60:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d002      	beq.n	8006e70 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f001 fa14 	bl	8008298 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f000 fca9 	bl	80077c8 <UART_SetConfig>
 8006e76:	4603      	mov	r3, r0
 8006e78:	2b01      	cmp	r3, #1
 8006e7a:	d101      	bne.n	8006e80 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	e01b      	b.n	8006eb8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	685a      	ldr	r2, [r3, #4]
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006e8e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	689a      	ldr	r2, [r3, #8]
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006e9e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	681a      	ldr	r2, [r3, #0]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f042 0201 	orr.w	r2, r2, #1
 8006eae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006eb0:	6878      	ldr	r0, [r7, #4]
 8006eb2:	f001 fa93 	bl	80083dc <UART_CheckIdleState>
 8006eb6:	4603      	mov	r3, r0
}
 8006eb8:	4618      	mov	r0, r3
 8006eba:	3708      	adds	r7, #8
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	bd80      	pop	{r7, pc}

08006ec0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b08a      	sub	sp, #40	@ 0x28
 8006ec4:	af02      	add	r7, sp, #8
 8006ec6:	60f8      	str	r0, [r7, #12]
 8006ec8:	60b9      	str	r1, [r7, #8]
 8006eca:	603b      	str	r3, [r7, #0]
 8006ecc:	4613      	mov	r3, r2
 8006ece:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ed6:	2b20      	cmp	r3, #32
 8006ed8:	d17b      	bne.n	8006fd2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d002      	beq.n	8006ee6 <HAL_UART_Transmit+0x26>
 8006ee0:	88fb      	ldrh	r3, [r7, #6]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d101      	bne.n	8006eea <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	e074      	b.n	8006fd4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2200      	movs	r2, #0
 8006eee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2221      	movs	r2, #33	@ 0x21
 8006ef6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006efa:	f7fa fd23 	bl	8001944 <HAL_GetTick>
 8006efe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	88fa      	ldrh	r2, [r7, #6]
 8006f04:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	88fa      	ldrh	r2, [r7, #6]
 8006f0c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	689b      	ldr	r3, [r3, #8]
 8006f14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f18:	d108      	bne.n	8006f2c <HAL_UART_Transmit+0x6c>
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	691b      	ldr	r3, [r3, #16]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d104      	bne.n	8006f2c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006f22:	2300      	movs	r3, #0
 8006f24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	61bb      	str	r3, [r7, #24]
 8006f2a:	e003      	b.n	8006f34 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f30:	2300      	movs	r3, #0
 8006f32:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006f34:	e030      	b.n	8006f98 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	9300      	str	r3, [sp, #0]
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	2180      	movs	r1, #128	@ 0x80
 8006f40:	68f8      	ldr	r0, [r7, #12]
 8006f42:	f001 faf5 	bl	8008530 <UART_WaitOnFlagUntilTimeout>
 8006f46:	4603      	mov	r3, r0
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d005      	beq.n	8006f58 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2220      	movs	r2, #32
 8006f50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006f54:	2303      	movs	r3, #3
 8006f56:	e03d      	b.n	8006fd4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006f58:	69fb      	ldr	r3, [r7, #28]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d10b      	bne.n	8006f76 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006f5e:	69bb      	ldr	r3, [r7, #24]
 8006f60:	881b      	ldrh	r3, [r3, #0]
 8006f62:	461a      	mov	r2, r3
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f6c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006f6e:	69bb      	ldr	r3, [r7, #24]
 8006f70:	3302      	adds	r3, #2
 8006f72:	61bb      	str	r3, [r7, #24]
 8006f74:	e007      	b.n	8006f86 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006f76:	69fb      	ldr	r3, [r7, #28]
 8006f78:	781a      	ldrb	r2, [r3, #0]
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006f80:	69fb      	ldr	r3, [r7, #28]
 8006f82:	3301      	adds	r3, #1
 8006f84:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006f8c:	b29b      	uxth	r3, r3
 8006f8e:	3b01      	subs	r3, #1
 8006f90:	b29a      	uxth	r2, r3
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006f9e:	b29b      	uxth	r3, r3
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d1c8      	bne.n	8006f36 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	9300      	str	r3, [sp, #0]
 8006fa8:	697b      	ldr	r3, [r7, #20]
 8006faa:	2200      	movs	r2, #0
 8006fac:	2140      	movs	r1, #64	@ 0x40
 8006fae:	68f8      	ldr	r0, [r7, #12]
 8006fb0:	f001 fabe 	bl	8008530 <UART_WaitOnFlagUntilTimeout>
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d005      	beq.n	8006fc6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2220      	movs	r2, #32
 8006fbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006fc2:	2303      	movs	r3, #3
 8006fc4:	e006      	b.n	8006fd4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2220      	movs	r2, #32
 8006fca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	e000      	b.n	8006fd4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006fd2:	2302      	movs	r3, #2
  }
}
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	3720      	adds	r7, #32
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	bd80      	pop	{r7, pc}

08006fdc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b0ba      	sub	sp, #232	@ 0xe8
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	69db      	ldr	r3, [r3, #28]
 8006fea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	689b      	ldr	r3, [r3, #8]
 8006ffe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007002:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007006:	f640 030f 	movw	r3, #2063	@ 0x80f
 800700a:	4013      	ands	r3, r2
 800700c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007010:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007014:	2b00      	cmp	r3, #0
 8007016:	d11b      	bne.n	8007050 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007018:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800701c:	f003 0320 	and.w	r3, r3, #32
 8007020:	2b00      	cmp	r3, #0
 8007022:	d015      	beq.n	8007050 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007024:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007028:	f003 0320 	and.w	r3, r3, #32
 800702c:	2b00      	cmp	r3, #0
 800702e:	d105      	bne.n	800703c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007030:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007034:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007038:	2b00      	cmp	r3, #0
 800703a:	d009      	beq.n	8007050 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007040:	2b00      	cmp	r3, #0
 8007042:	f000 8393 	beq.w	800776c <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	4798      	blx	r3
      }
      return;
 800704e:	e38d      	b.n	800776c <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007050:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007054:	2b00      	cmp	r3, #0
 8007056:	f000 8123 	beq.w	80072a0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800705a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800705e:	4b8d      	ldr	r3, [pc, #564]	@ (8007294 <HAL_UART_IRQHandler+0x2b8>)
 8007060:	4013      	ands	r3, r2
 8007062:	2b00      	cmp	r3, #0
 8007064:	d106      	bne.n	8007074 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007066:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800706a:	4b8b      	ldr	r3, [pc, #556]	@ (8007298 <HAL_UART_IRQHandler+0x2bc>)
 800706c:	4013      	ands	r3, r2
 800706e:	2b00      	cmp	r3, #0
 8007070:	f000 8116 	beq.w	80072a0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007074:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007078:	f003 0301 	and.w	r3, r3, #1
 800707c:	2b00      	cmp	r3, #0
 800707e:	d011      	beq.n	80070a4 <HAL_UART_IRQHandler+0xc8>
 8007080:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007084:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007088:	2b00      	cmp	r3, #0
 800708a:	d00b      	beq.n	80070a4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	2201      	movs	r2, #1
 8007092:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800709a:	f043 0201 	orr.w	r2, r3, #1
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80070a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070a8:	f003 0302 	and.w	r3, r3, #2
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d011      	beq.n	80070d4 <HAL_UART_IRQHandler+0xf8>
 80070b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80070b4:	f003 0301 	and.w	r3, r3, #1
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d00b      	beq.n	80070d4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	2202      	movs	r2, #2
 80070c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070ca:	f043 0204 	orr.w	r2, r3, #4
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80070d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070d8:	f003 0304 	and.w	r3, r3, #4
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d011      	beq.n	8007104 <HAL_UART_IRQHandler+0x128>
 80070e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80070e4:	f003 0301 	and.w	r3, r3, #1
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d00b      	beq.n	8007104 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	2204      	movs	r2, #4
 80070f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070fa:	f043 0202 	orr.w	r2, r3, #2
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007104:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007108:	f003 0308 	and.w	r3, r3, #8
 800710c:	2b00      	cmp	r3, #0
 800710e:	d017      	beq.n	8007140 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007110:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007114:	f003 0320 	and.w	r3, r3, #32
 8007118:	2b00      	cmp	r3, #0
 800711a:	d105      	bne.n	8007128 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800711c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007120:	4b5c      	ldr	r3, [pc, #368]	@ (8007294 <HAL_UART_IRQHandler+0x2b8>)
 8007122:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007124:	2b00      	cmp	r3, #0
 8007126:	d00b      	beq.n	8007140 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	2208      	movs	r2, #8
 800712e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007136:	f043 0208 	orr.w	r2, r3, #8
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007140:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007144:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007148:	2b00      	cmp	r3, #0
 800714a:	d012      	beq.n	8007172 <HAL_UART_IRQHandler+0x196>
 800714c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007150:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007154:	2b00      	cmp	r3, #0
 8007156:	d00c      	beq.n	8007172 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007160:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007168:	f043 0220 	orr.w	r2, r3, #32
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007178:	2b00      	cmp	r3, #0
 800717a:	f000 82f9 	beq.w	8007770 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800717e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007182:	f003 0320 	and.w	r3, r3, #32
 8007186:	2b00      	cmp	r3, #0
 8007188:	d013      	beq.n	80071b2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800718a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800718e:	f003 0320 	and.w	r3, r3, #32
 8007192:	2b00      	cmp	r3, #0
 8007194:	d105      	bne.n	80071a2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007196:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800719a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d007      	beq.n	80071b2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d003      	beq.n	80071b2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071b8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	689b      	ldr	r3, [r3, #8]
 80071c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071c6:	2b40      	cmp	r3, #64	@ 0x40
 80071c8:	d005      	beq.n	80071d6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80071ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80071ce:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d054      	beq.n	8007280 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f001 fa18 	bl	800860c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	689b      	ldr	r3, [r3, #8]
 80071e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071e6:	2b40      	cmp	r3, #64	@ 0x40
 80071e8:	d146      	bne.n	8007278 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	3308      	adds	r3, #8
 80071f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80071f8:	e853 3f00 	ldrex	r3, [r3]
 80071fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007200:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007204:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007208:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	3308      	adds	r3, #8
 8007212:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007216:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800721a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800721e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007222:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007226:	e841 2300 	strex	r3, r2, [r1]
 800722a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800722e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007232:	2b00      	cmp	r3, #0
 8007234:	d1d9      	bne.n	80071ea <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800723c:	2b00      	cmp	r3, #0
 800723e:	d017      	beq.n	8007270 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007246:	4a15      	ldr	r2, [pc, #84]	@ (800729c <HAL_UART_IRQHandler+0x2c0>)
 8007248:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007250:	4618      	mov	r0, r3
 8007252:	f7fa ffe1 	bl	8002218 <HAL_DMA_Abort_IT>
 8007256:	4603      	mov	r3, r0
 8007258:	2b00      	cmp	r3, #0
 800725a:	d019      	beq.n	8007290 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007262:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007264:	687a      	ldr	r2, [r7, #4]
 8007266:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800726a:	4610      	mov	r0, r2
 800726c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800726e:	e00f      	b.n	8007290 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007270:	6878      	ldr	r0, [r7, #4]
 8007272:	f000 fa93 	bl	800779c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007276:	e00b      	b.n	8007290 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007278:	6878      	ldr	r0, [r7, #4]
 800727a:	f000 fa8f 	bl	800779c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800727e:	e007      	b.n	8007290 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f000 fa8b 	bl	800779c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2200      	movs	r2, #0
 800728a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800728e:	e26f      	b.n	8007770 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007290:	bf00      	nop
    return;
 8007292:	e26d      	b.n	8007770 <HAL_UART_IRQHandler+0x794>
 8007294:	10000001 	.word	0x10000001
 8007298:	04000120 	.word	0x04000120
 800729c:	080086d9 	.word	0x080086d9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80072a4:	2b01      	cmp	r3, #1
 80072a6:	f040 8203 	bne.w	80076b0 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80072aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072ae:	f003 0310 	and.w	r3, r3, #16
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	f000 81fc 	beq.w	80076b0 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80072b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072bc:	f003 0310 	and.w	r3, r3, #16
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	f000 81f5 	beq.w	80076b0 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	2210      	movs	r2, #16
 80072cc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	689b      	ldr	r3, [r3, #8]
 80072d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072d8:	2b40      	cmp	r3, #64	@ 0x40
 80072da:	f040 816d 	bne.w	80075b8 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4aa4      	ldr	r2, [pc, #656]	@ (8007578 <HAL_UART_IRQHandler+0x59c>)
 80072e8:	4293      	cmp	r3, r2
 80072ea:	d068      	beq.n	80073be <HAL_UART_IRQHandler+0x3e2>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4aa1      	ldr	r2, [pc, #644]	@ (800757c <HAL_UART_IRQHandler+0x5a0>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d061      	beq.n	80073be <HAL_UART_IRQHandler+0x3e2>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	4a9f      	ldr	r2, [pc, #636]	@ (8007580 <HAL_UART_IRQHandler+0x5a4>)
 8007304:	4293      	cmp	r3, r2
 8007306:	d05a      	beq.n	80073be <HAL_UART_IRQHandler+0x3e2>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4a9c      	ldr	r2, [pc, #624]	@ (8007584 <HAL_UART_IRQHandler+0x5a8>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d053      	beq.n	80073be <HAL_UART_IRQHandler+0x3e2>
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a9a      	ldr	r2, [pc, #616]	@ (8007588 <HAL_UART_IRQHandler+0x5ac>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d04c      	beq.n	80073be <HAL_UART_IRQHandler+0x3e2>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	4a97      	ldr	r2, [pc, #604]	@ (800758c <HAL_UART_IRQHandler+0x5b0>)
 800732e:	4293      	cmp	r3, r2
 8007330:	d045      	beq.n	80073be <HAL_UART_IRQHandler+0x3e2>
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a95      	ldr	r2, [pc, #596]	@ (8007590 <HAL_UART_IRQHandler+0x5b4>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d03e      	beq.n	80073be <HAL_UART_IRQHandler+0x3e2>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	4a92      	ldr	r2, [pc, #584]	@ (8007594 <HAL_UART_IRQHandler+0x5b8>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d037      	beq.n	80073be <HAL_UART_IRQHandler+0x3e2>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	4a90      	ldr	r2, [pc, #576]	@ (8007598 <HAL_UART_IRQHandler+0x5bc>)
 8007358:	4293      	cmp	r3, r2
 800735a:	d030      	beq.n	80073be <HAL_UART_IRQHandler+0x3e2>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	4a8d      	ldr	r2, [pc, #564]	@ (800759c <HAL_UART_IRQHandler+0x5c0>)
 8007366:	4293      	cmp	r3, r2
 8007368:	d029      	beq.n	80073be <HAL_UART_IRQHandler+0x3e2>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4a8b      	ldr	r2, [pc, #556]	@ (80075a0 <HAL_UART_IRQHandler+0x5c4>)
 8007374:	4293      	cmp	r3, r2
 8007376:	d022      	beq.n	80073be <HAL_UART_IRQHandler+0x3e2>
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a88      	ldr	r2, [pc, #544]	@ (80075a4 <HAL_UART_IRQHandler+0x5c8>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d01b      	beq.n	80073be <HAL_UART_IRQHandler+0x3e2>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	4a86      	ldr	r2, [pc, #536]	@ (80075a8 <HAL_UART_IRQHandler+0x5cc>)
 8007390:	4293      	cmp	r3, r2
 8007392:	d014      	beq.n	80073be <HAL_UART_IRQHandler+0x3e2>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	4a83      	ldr	r2, [pc, #524]	@ (80075ac <HAL_UART_IRQHandler+0x5d0>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d00d      	beq.n	80073be <HAL_UART_IRQHandler+0x3e2>
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	4a81      	ldr	r2, [pc, #516]	@ (80075b0 <HAL_UART_IRQHandler+0x5d4>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d006      	beq.n	80073be <HAL_UART_IRQHandler+0x3e2>
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4a7e      	ldr	r2, [pc, #504]	@ (80075b4 <HAL_UART_IRQHandler+0x5d8>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d106      	bne.n	80073cc <HAL_UART_IRQHandler+0x3f0>
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	685b      	ldr	r3, [r3, #4]
 80073c8:	b29b      	uxth	r3, r3
 80073ca:	e005      	b.n	80073d8 <HAL_UART_IRQHandler+0x3fc>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	b29b      	uxth	r3, r3
 80073d8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80073dc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	f000 80ad 	beq.w	8007540 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80073ec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80073f0:	429a      	cmp	r2, r3
 80073f2:	f080 80a5 	bcs.w	8007540 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80073fc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007406:	69db      	ldr	r3, [r3, #28]
 8007408:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800740c:	f000 8087 	beq.w	800751e <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007418:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800741c:	e853 3f00 	ldrex	r3, [r3]
 8007420:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007424:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007428:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800742c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	461a      	mov	r2, r3
 8007436:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800743a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800743e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007442:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007446:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800744a:	e841 2300 	strex	r3, r2, [r1]
 800744e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007452:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007456:	2b00      	cmp	r3, #0
 8007458:	d1da      	bne.n	8007410 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	3308      	adds	r3, #8
 8007460:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007462:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007464:	e853 3f00 	ldrex	r3, [r3]
 8007468:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800746a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800746c:	f023 0301 	bic.w	r3, r3, #1
 8007470:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	3308      	adds	r3, #8
 800747a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800747e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007482:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007484:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007486:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800748a:	e841 2300 	strex	r3, r2, [r1]
 800748e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007490:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007492:	2b00      	cmp	r3, #0
 8007494:	d1e1      	bne.n	800745a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	3308      	adds	r3, #8
 800749c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800749e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80074a0:	e853 3f00 	ldrex	r3, [r3]
 80074a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80074a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80074a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80074ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	3308      	adds	r3, #8
 80074b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80074ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80074bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074be:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80074c0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80074c2:	e841 2300 	strex	r3, r2, [r1]
 80074c6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80074c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d1e3      	bne.n	8007496 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2220      	movs	r2, #32
 80074d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2200      	movs	r2, #0
 80074da:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074e4:	e853 3f00 	ldrex	r3, [r3]
 80074e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80074ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80074ec:	f023 0310 	bic.w	r3, r3, #16
 80074f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	461a      	mov	r2, r3
 80074fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80074fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007500:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007502:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007504:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007506:	e841 2300 	strex	r3, r2, [r1]
 800750a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800750c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800750e:	2b00      	cmp	r3, #0
 8007510:	d1e4      	bne.n	80074dc <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007518:	4618      	mov	r0, r3
 800751a:	f7fa fb5f 	bl	8001bdc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2202      	movs	r2, #2
 8007522:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007530:	b29b      	uxth	r3, r3
 8007532:	1ad3      	subs	r3, r2, r3
 8007534:	b29b      	uxth	r3, r3
 8007536:	4619      	mov	r1, r3
 8007538:	6878      	ldr	r0, [r7, #4]
 800753a:	f000 f939 	bl	80077b0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800753e:	e119      	b.n	8007774 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007546:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800754a:	429a      	cmp	r2, r3
 800754c:	f040 8112 	bne.w	8007774 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007556:	69db      	ldr	r3, [r3, #28]
 8007558:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800755c:	f040 810a 	bne.w	8007774 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2202      	movs	r2, #2
 8007564:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800756c:	4619      	mov	r1, r3
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f000 f91e 	bl	80077b0 <HAL_UARTEx_RxEventCallback>
      return;
 8007574:	e0fe      	b.n	8007774 <HAL_UART_IRQHandler+0x798>
 8007576:	bf00      	nop
 8007578:	40020010 	.word	0x40020010
 800757c:	40020028 	.word	0x40020028
 8007580:	40020040 	.word	0x40020040
 8007584:	40020058 	.word	0x40020058
 8007588:	40020070 	.word	0x40020070
 800758c:	40020088 	.word	0x40020088
 8007590:	400200a0 	.word	0x400200a0
 8007594:	400200b8 	.word	0x400200b8
 8007598:	40020410 	.word	0x40020410
 800759c:	40020428 	.word	0x40020428
 80075a0:	40020440 	.word	0x40020440
 80075a4:	40020458 	.word	0x40020458
 80075a8:	40020470 	.word	0x40020470
 80075ac:	40020488 	.word	0x40020488
 80075b0:	400204a0 	.word	0x400204a0
 80075b4:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80075c4:	b29b      	uxth	r3, r3
 80075c6:	1ad3      	subs	r3, r2, r3
 80075c8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80075d2:	b29b      	uxth	r3, r3
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	f000 80cf 	beq.w	8007778 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 80075da:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80075de:	2b00      	cmp	r3, #0
 80075e0:	f000 80ca 	beq.w	8007778 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075ec:	e853 3f00 	ldrex	r3, [r3]
 80075f0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80075f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80075f8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	461a      	mov	r2, r3
 8007602:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007606:	647b      	str	r3, [r7, #68]	@ 0x44
 8007608:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800760a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800760c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800760e:	e841 2300 	strex	r3, r2, [r1]
 8007612:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007614:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007616:	2b00      	cmp	r3, #0
 8007618:	d1e4      	bne.n	80075e4 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	3308      	adds	r3, #8
 8007620:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007624:	e853 3f00 	ldrex	r3, [r3]
 8007628:	623b      	str	r3, [r7, #32]
   return(result);
 800762a:	6a3a      	ldr	r2, [r7, #32]
 800762c:	4b55      	ldr	r3, [pc, #340]	@ (8007784 <HAL_UART_IRQHandler+0x7a8>)
 800762e:	4013      	ands	r3, r2
 8007630:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	3308      	adds	r3, #8
 800763a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800763e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007640:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007642:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007644:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007646:	e841 2300 	strex	r3, r2, [r1]
 800764a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800764c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800764e:	2b00      	cmp	r3, #0
 8007650:	d1e3      	bne.n	800761a <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2220      	movs	r2, #32
 8007656:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2200      	movs	r2, #0
 800765e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2200      	movs	r2, #0
 8007664:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800766c:	693b      	ldr	r3, [r7, #16]
 800766e:	e853 3f00 	ldrex	r3, [r3]
 8007672:	60fb      	str	r3, [r7, #12]
   return(result);
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	f023 0310 	bic.w	r3, r3, #16
 800767a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	461a      	mov	r2, r3
 8007684:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007688:	61fb      	str	r3, [r7, #28]
 800768a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800768c:	69b9      	ldr	r1, [r7, #24]
 800768e:	69fa      	ldr	r2, [r7, #28]
 8007690:	e841 2300 	strex	r3, r2, [r1]
 8007694:	617b      	str	r3, [r7, #20]
   return(result);
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d1e4      	bne.n	8007666 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2202      	movs	r2, #2
 80076a0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80076a2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80076a6:	4619      	mov	r1, r3
 80076a8:	6878      	ldr	r0, [r7, #4]
 80076aa:	f000 f881 	bl	80077b0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80076ae:	e063      	b.n	8007778 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80076b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d00e      	beq.n	80076da <HAL_UART_IRQHandler+0x6fe>
 80076bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80076c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d008      	beq.n	80076da <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80076d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f001 f83d 	bl	8008752 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80076d8:	e051      	b.n	800777e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80076da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d014      	beq.n	8007710 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80076e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d105      	bne.n	80076fe <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80076f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80076f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d008      	beq.n	8007710 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007702:	2b00      	cmp	r3, #0
 8007704:	d03a      	beq.n	800777c <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	4798      	blx	r3
    }
    return;
 800770e:	e035      	b.n	800777c <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007710:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007714:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007718:	2b00      	cmp	r3, #0
 800771a:	d009      	beq.n	8007730 <HAL_UART_IRQHandler+0x754>
 800771c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007720:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007724:	2b00      	cmp	r3, #0
 8007726:	d003      	beq.n	8007730 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8007728:	6878      	ldr	r0, [r7, #4]
 800772a:	f000 ffe7 	bl	80086fc <UART_EndTransmit_IT>
    return;
 800772e:	e026      	b.n	800777e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007730:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007734:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007738:	2b00      	cmp	r3, #0
 800773a:	d009      	beq.n	8007750 <HAL_UART_IRQHandler+0x774>
 800773c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007740:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007744:	2b00      	cmp	r3, #0
 8007746:	d003      	beq.n	8007750 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007748:	6878      	ldr	r0, [r7, #4]
 800774a:	f001 f816 	bl	800877a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800774e:	e016      	b.n	800777e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007750:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007754:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007758:	2b00      	cmp	r3, #0
 800775a:	d010      	beq.n	800777e <HAL_UART_IRQHandler+0x7a2>
 800775c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007760:	2b00      	cmp	r3, #0
 8007762:	da0c      	bge.n	800777e <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007764:	6878      	ldr	r0, [r7, #4]
 8007766:	f000 fffe 	bl	8008766 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800776a:	e008      	b.n	800777e <HAL_UART_IRQHandler+0x7a2>
      return;
 800776c:	bf00      	nop
 800776e:	e006      	b.n	800777e <HAL_UART_IRQHandler+0x7a2>
    return;
 8007770:	bf00      	nop
 8007772:	e004      	b.n	800777e <HAL_UART_IRQHandler+0x7a2>
      return;
 8007774:	bf00      	nop
 8007776:	e002      	b.n	800777e <HAL_UART_IRQHandler+0x7a2>
      return;
 8007778:	bf00      	nop
 800777a:	e000      	b.n	800777e <HAL_UART_IRQHandler+0x7a2>
    return;
 800777c:	bf00      	nop
  }
}
 800777e:	37e8      	adds	r7, #232	@ 0xe8
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}
 8007784:	effffffe 	.word	0xeffffffe

08007788 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007788:	b480      	push	{r7}
 800778a:	b083      	sub	sp, #12
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007790:	bf00      	nop
 8007792:	370c      	adds	r7, #12
 8007794:	46bd      	mov	sp, r7
 8007796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779a:	4770      	bx	lr

0800779c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800779c:	b480      	push	{r7}
 800779e:	b083      	sub	sp, #12
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80077a4:	bf00      	nop
 80077a6:	370c      	adds	r7, #12
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr

080077b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b083      	sub	sp, #12
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
 80077b8:	460b      	mov	r3, r1
 80077ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80077bc:	bf00      	nop
 80077be:	370c      	adds	r7, #12
 80077c0:	46bd      	mov	sp, r7
 80077c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c6:	4770      	bx	lr

080077c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80077c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80077cc:	b092      	sub	sp, #72	@ 0x48
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80077d2:	2300      	movs	r3, #0
 80077d4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	689a      	ldr	r2, [r3, #8]
 80077dc:	697b      	ldr	r3, [r7, #20]
 80077de:	691b      	ldr	r3, [r3, #16]
 80077e0:	431a      	orrs	r2, r3
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	695b      	ldr	r3, [r3, #20]
 80077e6:	431a      	orrs	r2, r3
 80077e8:	697b      	ldr	r3, [r7, #20]
 80077ea:	69db      	ldr	r3, [r3, #28]
 80077ec:	4313      	orrs	r3, r2
 80077ee:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	681a      	ldr	r2, [r3, #0]
 80077f6:	4bbe      	ldr	r3, [pc, #760]	@ (8007af0 <UART_SetConfig+0x328>)
 80077f8:	4013      	ands	r3, r2
 80077fa:	697a      	ldr	r2, [r7, #20]
 80077fc:	6812      	ldr	r2, [r2, #0]
 80077fe:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007800:	430b      	orrs	r3, r1
 8007802:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	685b      	ldr	r3, [r3, #4]
 800780a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	68da      	ldr	r2, [r3, #12]
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	430a      	orrs	r2, r1
 8007818:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800781a:	697b      	ldr	r3, [r7, #20]
 800781c:	699b      	ldr	r3, [r3, #24]
 800781e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007820:	697b      	ldr	r3, [r7, #20]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	4ab3      	ldr	r2, [pc, #716]	@ (8007af4 <UART_SetConfig+0x32c>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d004      	beq.n	8007834 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800782a:	697b      	ldr	r3, [r7, #20]
 800782c:	6a1b      	ldr	r3, [r3, #32]
 800782e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007830:	4313      	orrs	r3, r2
 8007832:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007834:	697b      	ldr	r3, [r7, #20]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	689a      	ldr	r2, [r3, #8]
 800783a:	4baf      	ldr	r3, [pc, #700]	@ (8007af8 <UART_SetConfig+0x330>)
 800783c:	4013      	ands	r3, r2
 800783e:	697a      	ldr	r2, [r7, #20]
 8007840:	6812      	ldr	r2, [r2, #0]
 8007842:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007844:	430b      	orrs	r3, r1
 8007846:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007848:	697b      	ldr	r3, [r7, #20]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800784e:	f023 010f 	bic.w	r1, r3, #15
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	430a      	orrs	r2, r1
 800785c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800785e:	697b      	ldr	r3, [r7, #20]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	4aa6      	ldr	r2, [pc, #664]	@ (8007afc <UART_SetConfig+0x334>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d177      	bne.n	8007958 <UART_SetConfig+0x190>
 8007868:	4ba5      	ldr	r3, [pc, #660]	@ (8007b00 <UART_SetConfig+0x338>)
 800786a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800786c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007870:	2b28      	cmp	r3, #40	@ 0x28
 8007872:	d86d      	bhi.n	8007950 <UART_SetConfig+0x188>
 8007874:	a201      	add	r2, pc, #4	@ (adr r2, 800787c <UART_SetConfig+0xb4>)
 8007876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800787a:	bf00      	nop
 800787c:	08007921 	.word	0x08007921
 8007880:	08007951 	.word	0x08007951
 8007884:	08007951 	.word	0x08007951
 8007888:	08007951 	.word	0x08007951
 800788c:	08007951 	.word	0x08007951
 8007890:	08007951 	.word	0x08007951
 8007894:	08007951 	.word	0x08007951
 8007898:	08007951 	.word	0x08007951
 800789c:	08007929 	.word	0x08007929
 80078a0:	08007951 	.word	0x08007951
 80078a4:	08007951 	.word	0x08007951
 80078a8:	08007951 	.word	0x08007951
 80078ac:	08007951 	.word	0x08007951
 80078b0:	08007951 	.word	0x08007951
 80078b4:	08007951 	.word	0x08007951
 80078b8:	08007951 	.word	0x08007951
 80078bc:	08007931 	.word	0x08007931
 80078c0:	08007951 	.word	0x08007951
 80078c4:	08007951 	.word	0x08007951
 80078c8:	08007951 	.word	0x08007951
 80078cc:	08007951 	.word	0x08007951
 80078d0:	08007951 	.word	0x08007951
 80078d4:	08007951 	.word	0x08007951
 80078d8:	08007951 	.word	0x08007951
 80078dc:	08007939 	.word	0x08007939
 80078e0:	08007951 	.word	0x08007951
 80078e4:	08007951 	.word	0x08007951
 80078e8:	08007951 	.word	0x08007951
 80078ec:	08007951 	.word	0x08007951
 80078f0:	08007951 	.word	0x08007951
 80078f4:	08007951 	.word	0x08007951
 80078f8:	08007951 	.word	0x08007951
 80078fc:	08007941 	.word	0x08007941
 8007900:	08007951 	.word	0x08007951
 8007904:	08007951 	.word	0x08007951
 8007908:	08007951 	.word	0x08007951
 800790c:	08007951 	.word	0x08007951
 8007910:	08007951 	.word	0x08007951
 8007914:	08007951 	.word	0x08007951
 8007918:	08007951 	.word	0x08007951
 800791c:	08007949 	.word	0x08007949
 8007920:	2301      	movs	r3, #1
 8007922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007926:	e222      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007928:	2304      	movs	r3, #4
 800792a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800792e:	e21e      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007930:	2308      	movs	r3, #8
 8007932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007936:	e21a      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007938:	2310      	movs	r3, #16
 800793a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800793e:	e216      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007940:	2320      	movs	r3, #32
 8007942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007946:	e212      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007948:	2340      	movs	r3, #64	@ 0x40
 800794a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800794e:	e20e      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007950:	2380      	movs	r3, #128	@ 0x80
 8007952:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007956:	e20a      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007958:	697b      	ldr	r3, [r7, #20]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	4a69      	ldr	r2, [pc, #420]	@ (8007b04 <UART_SetConfig+0x33c>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d130      	bne.n	80079c4 <UART_SetConfig+0x1fc>
 8007962:	4b67      	ldr	r3, [pc, #412]	@ (8007b00 <UART_SetConfig+0x338>)
 8007964:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007966:	f003 0307 	and.w	r3, r3, #7
 800796a:	2b05      	cmp	r3, #5
 800796c:	d826      	bhi.n	80079bc <UART_SetConfig+0x1f4>
 800796e:	a201      	add	r2, pc, #4	@ (adr r2, 8007974 <UART_SetConfig+0x1ac>)
 8007970:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007974:	0800798d 	.word	0x0800798d
 8007978:	08007995 	.word	0x08007995
 800797c:	0800799d 	.word	0x0800799d
 8007980:	080079a5 	.word	0x080079a5
 8007984:	080079ad 	.word	0x080079ad
 8007988:	080079b5 	.word	0x080079b5
 800798c:	2300      	movs	r3, #0
 800798e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007992:	e1ec      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007994:	2304      	movs	r3, #4
 8007996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800799a:	e1e8      	b.n	8007d6e <UART_SetConfig+0x5a6>
 800799c:	2308      	movs	r3, #8
 800799e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079a2:	e1e4      	b.n	8007d6e <UART_SetConfig+0x5a6>
 80079a4:	2310      	movs	r3, #16
 80079a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079aa:	e1e0      	b.n	8007d6e <UART_SetConfig+0x5a6>
 80079ac:	2320      	movs	r3, #32
 80079ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079b2:	e1dc      	b.n	8007d6e <UART_SetConfig+0x5a6>
 80079b4:	2340      	movs	r3, #64	@ 0x40
 80079b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079ba:	e1d8      	b.n	8007d6e <UART_SetConfig+0x5a6>
 80079bc:	2380      	movs	r3, #128	@ 0x80
 80079be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079c2:	e1d4      	b.n	8007d6e <UART_SetConfig+0x5a6>
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4a4f      	ldr	r2, [pc, #316]	@ (8007b08 <UART_SetConfig+0x340>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d130      	bne.n	8007a30 <UART_SetConfig+0x268>
 80079ce:	4b4c      	ldr	r3, [pc, #304]	@ (8007b00 <UART_SetConfig+0x338>)
 80079d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079d2:	f003 0307 	and.w	r3, r3, #7
 80079d6:	2b05      	cmp	r3, #5
 80079d8:	d826      	bhi.n	8007a28 <UART_SetConfig+0x260>
 80079da:	a201      	add	r2, pc, #4	@ (adr r2, 80079e0 <UART_SetConfig+0x218>)
 80079dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079e0:	080079f9 	.word	0x080079f9
 80079e4:	08007a01 	.word	0x08007a01
 80079e8:	08007a09 	.word	0x08007a09
 80079ec:	08007a11 	.word	0x08007a11
 80079f0:	08007a19 	.word	0x08007a19
 80079f4:	08007a21 	.word	0x08007a21
 80079f8:	2300      	movs	r3, #0
 80079fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079fe:	e1b6      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007a00:	2304      	movs	r3, #4
 8007a02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a06:	e1b2      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007a08:	2308      	movs	r3, #8
 8007a0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a0e:	e1ae      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007a10:	2310      	movs	r3, #16
 8007a12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a16:	e1aa      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007a18:	2320      	movs	r3, #32
 8007a1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a1e:	e1a6      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007a20:	2340      	movs	r3, #64	@ 0x40
 8007a22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a26:	e1a2      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007a28:	2380      	movs	r3, #128	@ 0x80
 8007a2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a2e:	e19e      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	4a35      	ldr	r2, [pc, #212]	@ (8007b0c <UART_SetConfig+0x344>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d130      	bne.n	8007a9c <UART_SetConfig+0x2d4>
 8007a3a:	4b31      	ldr	r3, [pc, #196]	@ (8007b00 <UART_SetConfig+0x338>)
 8007a3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a3e:	f003 0307 	and.w	r3, r3, #7
 8007a42:	2b05      	cmp	r3, #5
 8007a44:	d826      	bhi.n	8007a94 <UART_SetConfig+0x2cc>
 8007a46:	a201      	add	r2, pc, #4	@ (adr r2, 8007a4c <UART_SetConfig+0x284>)
 8007a48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a4c:	08007a65 	.word	0x08007a65
 8007a50:	08007a6d 	.word	0x08007a6d
 8007a54:	08007a75 	.word	0x08007a75
 8007a58:	08007a7d 	.word	0x08007a7d
 8007a5c:	08007a85 	.word	0x08007a85
 8007a60:	08007a8d 	.word	0x08007a8d
 8007a64:	2300      	movs	r3, #0
 8007a66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a6a:	e180      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007a6c:	2304      	movs	r3, #4
 8007a6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a72:	e17c      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007a74:	2308      	movs	r3, #8
 8007a76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a7a:	e178      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007a7c:	2310      	movs	r3, #16
 8007a7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a82:	e174      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007a84:	2320      	movs	r3, #32
 8007a86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a8a:	e170      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007a8c:	2340      	movs	r3, #64	@ 0x40
 8007a8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a92:	e16c      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007a94:	2380      	movs	r3, #128	@ 0x80
 8007a96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a9a:	e168      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	4a1b      	ldr	r2, [pc, #108]	@ (8007b10 <UART_SetConfig+0x348>)
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d142      	bne.n	8007b2c <UART_SetConfig+0x364>
 8007aa6:	4b16      	ldr	r3, [pc, #88]	@ (8007b00 <UART_SetConfig+0x338>)
 8007aa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007aaa:	f003 0307 	and.w	r3, r3, #7
 8007aae:	2b05      	cmp	r3, #5
 8007ab0:	d838      	bhi.n	8007b24 <UART_SetConfig+0x35c>
 8007ab2:	a201      	add	r2, pc, #4	@ (adr r2, 8007ab8 <UART_SetConfig+0x2f0>)
 8007ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ab8:	08007ad1 	.word	0x08007ad1
 8007abc:	08007ad9 	.word	0x08007ad9
 8007ac0:	08007ae1 	.word	0x08007ae1
 8007ac4:	08007ae9 	.word	0x08007ae9
 8007ac8:	08007b15 	.word	0x08007b15
 8007acc:	08007b1d 	.word	0x08007b1d
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ad6:	e14a      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007ad8:	2304      	movs	r3, #4
 8007ada:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ade:	e146      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007ae0:	2308      	movs	r3, #8
 8007ae2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ae6:	e142      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007ae8:	2310      	movs	r3, #16
 8007aea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007aee:	e13e      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007af0:	cfff69f3 	.word	0xcfff69f3
 8007af4:	58000c00 	.word	0x58000c00
 8007af8:	11fff4ff 	.word	0x11fff4ff
 8007afc:	40011000 	.word	0x40011000
 8007b00:	58024400 	.word	0x58024400
 8007b04:	40004400 	.word	0x40004400
 8007b08:	40004800 	.word	0x40004800
 8007b0c:	40004c00 	.word	0x40004c00
 8007b10:	40005000 	.word	0x40005000
 8007b14:	2320      	movs	r3, #32
 8007b16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b1a:	e128      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007b1c:	2340      	movs	r3, #64	@ 0x40
 8007b1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b22:	e124      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007b24:	2380      	movs	r3, #128	@ 0x80
 8007b26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b2a:	e120      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007b2c:	697b      	ldr	r3, [r7, #20]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	4acb      	ldr	r2, [pc, #812]	@ (8007e60 <UART_SetConfig+0x698>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d176      	bne.n	8007c24 <UART_SetConfig+0x45c>
 8007b36:	4bcb      	ldr	r3, [pc, #812]	@ (8007e64 <UART_SetConfig+0x69c>)
 8007b38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b3a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007b3e:	2b28      	cmp	r3, #40	@ 0x28
 8007b40:	d86c      	bhi.n	8007c1c <UART_SetConfig+0x454>
 8007b42:	a201      	add	r2, pc, #4	@ (adr r2, 8007b48 <UART_SetConfig+0x380>)
 8007b44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b48:	08007bed 	.word	0x08007bed
 8007b4c:	08007c1d 	.word	0x08007c1d
 8007b50:	08007c1d 	.word	0x08007c1d
 8007b54:	08007c1d 	.word	0x08007c1d
 8007b58:	08007c1d 	.word	0x08007c1d
 8007b5c:	08007c1d 	.word	0x08007c1d
 8007b60:	08007c1d 	.word	0x08007c1d
 8007b64:	08007c1d 	.word	0x08007c1d
 8007b68:	08007bf5 	.word	0x08007bf5
 8007b6c:	08007c1d 	.word	0x08007c1d
 8007b70:	08007c1d 	.word	0x08007c1d
 8007b74:	08007c1d 	.word	0x08007c1d
 8007b78:	08007c1d 	.word	0x08007c1d
 8007b7c:	08007c1d 	.word	0x08007c1d
 8007b80:	08007c1d 	.word	0x08007c1d
 8007b84:	08007c1d 	.word	0x08007c1d
 8007b88:	08007bfd 	.word	0x08007bfd
 8007b8c:	08007c1d 	.word	0x08007c1d
 8007b90:	08007c1d 	.word	0x08007c1d
 8007b94:	08007c1d 	.word	0x08007c1d
 8007b98:	08007c1d 	.word	0x08007c1d
 8007b9c:	08007c1d 	.word	0x08007c1d
 8007ba0:	08007c1d 	.word	0x08007c1d
 8007ba4:	08007c1d 	.word	0x08007c1d
 8007ba8:	08007c05 	.word	0x08007c05
 8007bac:	08007c1d 	.word	0x08007c1d
 8007bb0:	08007c1d 	.word	0x08007c1d
 8007bb4:	08007c1d 	.word	0x08007c1d
 8007bb8:	08007c1d 	.word	0x08007c1d
 8007bbc:	08007c1d 	.word	0x08007c1d
 8007bc0:	08007c1d 	.word	0x08007c1d
 8007bc4:	08007c1d 	.word	0x08007c1d
 8007bc8:	08007c0d 	.word	0x08007c0d
 8007bcc:	08007c1d 	.word	0x08007c1d
 8007bd0:	08007c1d 	.word	0x08007c1d
 8007bd4:	08007c1d 	.word	0x08007c1d
 8007bd8:	08007c1d 	.word	0x08007c1d
 8007bdc:	08007c1d 	.word	0x08007c1d
 8007be0:	08007c1d 	.word	0x08007c1d
 8007be4:	08007c1d 	.word	0x08007c1d
 8007be8:	08007c15 	.word	0x08007c15
 8007bec:	2301      	movs	r3, #1
 8007bee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007bf2:	e0bc      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007bf4:	2304      	movs	r3, #4
 8007bf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007bfa:	e0b8      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007bfc:	2308      	movs	r3, #8
 8007bfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c02:	e0b4      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007c04:	2310      	movs	r3, #16
 8007c06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c0a:	e0b0      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007c0c:	2320      	movs	r3, #32
 8007c0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c12:	e0ac      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007c14:	2340      	movs	r3, #64	@ 0x40
 8007c16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c1a:	e0a8      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007c1c:	2380      	movs	r3, #128	@ 0x80
 8007c1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c22:	e0a4      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007c24:	697b      	ldr	r3, [r7, #20]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	4a8f      	ldr	r2, [pc, #572]	@ (8007e68 <UART_SetConfig+0x6a0>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d130      	bne.n	8007c90 <UART_SetConfig+0x4c8>
 8007c2e:	4b8d      	ldr	r3, [pc, #564]	@ (8007e64 <UART_SetConfig+0x69c>)
 8007c30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c32:	f003 0307 	and.w	r3, r3, #7
 8007c36:	2b05      	cmp	r3, #5
 8007c38:	d826      	bhi.n	8007c88 <UART_SetConfig+0x4c0>
 8007c3a:	a201      	add	r2, pc, #4	@ (adr r2, 8007c40 <UART_SetConfig+0x478>)
 8007c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c40:	08007c59 	.word	0x08007c59
 8007c44:	08007c61 	.word	0x08007c61
 8007c48:	08007c69 	.word	0x08007c69
 8007c4c:	08007c71 	.word	0x08007c71
 8007c50:	08007c79 	.word	0x08007c79
 8007c54:	08007c81 	.word	0x08007c81
 8007c58:	2300      	movs	r3, #0
 8007c5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c5e:	e086      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007c60:	2304      	movs	r3, #4
 8007c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c66:	e082      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007c68:	2308      	movs	r3, #8
 8007c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c6e:	e07e      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007c70:	2310      	movs	r3, #16
 8007c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c76:	e07a      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007c78:	2320      	movs	r3, #32
 8007c7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c7e:	e076      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007c80:	2340      	movs	r3, #64	@ 0x40
 8007c82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c86:	e072      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007c88:	2380      	movs	r3, #128	@ 0x80
 8007c8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c8e:	e06e      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007c90:	697b      	ldr	r3, [r7, #20]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4a75      	ldr	r2, [pc, #468]	@ (8007e6c <UART_SetConfig+0x6a4>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d130      	bne.n	8007cfc <UART_SetConfig+0x534>
 8007c9a:	4b72      	ldr	r3, [pc, #456]	@ (8007e64 <UART_SetConfig+0x69c>)
 8007c9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c9e:	f003 0307 	and.w	r3, r3, #7
 8007ca2:	2b05      	cmp	r3, #5
 8007ca4:	d826      	bhi.n	8007cf4 <UART_SetConfig+0x52c>
 8007ca6:	a201      	add	r2, pc, #4	@ (adr r2, 8007cac <UART_SetConfig+0x4e4>)
 8007ca8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cac:	08007cc5 	.word	0x08007cc5
 8007cb0:	08007ccd 	.word	0x08007ccd
 8007cb4:	08007cd5 	.word	0x08007cd5
 8007cb8:	08007cdd 	.word	0x08007cdd
 8007cbc:	08007ce5 	.word	0x08007ce5
 8007cc0:	08007ced 	.word	0x08007ced
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cca:	e050      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007ccc:	2304      	movs	r3, #4
 8007cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cd2:	e04c      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007cd4:	2308      	movs	r3, #8
 8007cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cda:	e048      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007cdc:	2310      	movs	r3, #16
 8007cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ce2:	e044      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007ce4:	2320      	movs	r3, #32
 8007ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cea:	e040      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007cec:	2340      	movs	r3, #64	@ 0x40
 8007cee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cf2:	e03c      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007cf4:	2380      	movs	r3, #128	@ 0x80
 8007cf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cfa:	e038      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007cfc:	697b      	ldr	r3, [r7, #20]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	4a5b      	ldr	r2, [pc, #364]	@ (8007e70 <UART_SetConfig+0x6a8>)
 8007d02:	4293      	cmp	r3, r2
 8007d04:	d130      	bne.n	8007d68 <UART_SetConfig+0x5a0>
 8007d06:	4b57      	ldr	r3, [pc, #348]	@ (8007e64 <UART_SetConfig+0x69c>)
 8007d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d0a:	f003 0307 	and.w	r3, r3, #7
 8007d0e:	2b05      	cmp	r3, #5
 8007d10:	d826      	bhi.n	8007d60 <UART_SetConfig+0x598>
 8007d12:	a201      	add	r2, pc, #4	@ (adr r2, 8007d18 <UART_SetConfig+0x550>)
 8007d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d18:	08007d31 	.word	0x08007d31
 8007d1c:	08007d39 	.word	0x08007d39
 8007d20:	08007d41 	.word	0x08007d41
 8007d24:	08007d49 	.word	0x08007d49
 8007d28:	08007d51 	.word	0x08007d51
 8007d2c:	08007d59 	.word	0x08007d59
 8007d30:	2302      	movs	r3, #2
 8007d32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d36:	e01a      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007d38:	2304      	movs	r3, #4
 8007d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d3e:	e016      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007d40:	2308      	movs	r3, #8
 8007d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d46:	e012      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007d48:	2310      	movs	r3, #16
 8007d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d4e:	e00e      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007d50:	2320      	movs	r3, #32
 8007d52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d56:	e00a      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007d58:	2340      	movs	r3, #64	@ 0x40
 8007d5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d5e:	e006      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007d60:	2380      	movs	r3, #128	@ 0x80
 8007d62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d66:	e002      	b.n	8007d6e <UART_SetConfig+0x5a6>
 8007d68:	2380      	movs	r3, #128	@ 0x80
 8007d6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007d6e:	697b      	ldr	r3, [r7, #20]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	4a3f      	ldr	r2, [pc, #252]	@ (8007e70 <UART_SetConfig+0x6a8>)
 8007d74:	4293      	cmp	r3, r2
 8007d76:	f040 80f8 	bne.w	8007f6a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007d7a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007d7e:	2b20      	cmp	r3, #32
 8007d80:	dc46      	bgt.n	8007e10 <UART_SetConfig+0x648>
 8007d82:	2b02      	cmp	r3, #2
 8007d84:	f2c0 8082 	blt.w	8007e8c <UART_SetConfig+0x6c4>
 8007d88:	3b02      	subs	r3, #2
 8007d8a:	2b1e      	cmp	r3, #30
 8007d8c:	d87e      	bhi.n	8007e8c <UART_SetConfig+0x6c4>
 8007d8e:	a201      	add	r2, pc, #4	@ (adr r2, 8007d94 <UART_SetConfig+0x5cc>)
 8007d90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d94:	08007e17 	.word	0x08007e17
 8007d98:	08007e8d 	.word	0x08007e8d
 8007d9c:	08007e1f 	.word	0x08007e1f
 8007da0:	08007e8d 	.word	0x08007e8d
 8007da4:	08007e8d 	.word	0x08007e8d
 8007da8:	08007e8d 	.word	0x08007e8d
 8007dac:	08007e2f 	.word	0x08007e2f
 8007db0:	08007e8d 	.word	0x08007e8d
 8007db4:	08007e8d 	.word	0x08007e8d
 8007db8:	08007e8d 	.word	0x08007e8d
 8007dbc:	08007e8d 	.word	0x08007e8d
 8007dc0:	08007e8d 	.word	0x08007e8d
 8007dc4:	08007e8d 	.word	0x08007e8d
 8007dc8:	08007e8d 	.word	0x08007e8d
 8007dcc:	08007e3f 	.word	0x08007e3f
 8007dd0:	08007e8d 	.word	0x08007e8d
 8007dd4:	08007e8d 	.word	0x08007e8d
 8007dd8:	08007e8d 	.word	0x08007e8d
 8007ddc:	08007e8d 	.word	0x08007e8d
 8007de0:	08007e8d 	.word	0x08007e8d
 8007de4:	08007e8d 	.word	0x08007e8d
 8007de8:	08007e8d 	.word	0x08007e8d
 8007dec:	08007e8d 	.word	0x08007e8d
 8007df0:	08007e8d 	.word	0x08007e8d
 8007df4:	08007e8d 	.word	0x08007e8d
 8007df8:	08007e8d 	.word	0x08007e8d
 8007dfc:	08007e8d 	.word	0x08007e8d
 8007e00:	08007e8d 	.word	0x08007e8d
 8007e04:	08007e8d 	.word	0x08007e8d
 8007e08:	08007e8d 	.word	0x08007e8d
 8007e0c:	08007e7f 	.word	0x08007e7f
 8007e10:	2b40      	cmp	r3, #64	@ 0x40
 8007e12:	d037      	beq.n	8007e84 <UART_SetConfig+0x6bc>
 8007e14:	e03a      	b.n	8007e8c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007e16:	f7fd fe9f 	bl	8005b58 <HAL_RCCEx_GetD3PCLK1Freq>
 8007e1a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007e1c:	e03c      	b.n	8007e98 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007e22:	4618      	mov	r0, r3
 8007e24:	f7fd feae 	bl	8005b84 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e2c:	e034      	b.n	8007e98 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e2e:	f107 0318 	add.w	r3, r7, #24
 8007e32:	4618      	mov	r0, r3
 8007e34:	f7fd fffa 	bl	8005e2c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007e38:	69fb      	ldr	r3, [r7, #28]
 8007e3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e3c:	e02c      	b.n	8007e98 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e3e:	4b09      	ldr	r3, [pc, #36]	@ (8007e64 <UART_SetConfig+0x69c>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f003 0320 	and.w	r3, r3, #32
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d016      	beq.n	8007e78 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007e4a:	4b06      	ldr	r3, [pc, #24]	@ (8007e64 <UART_SetConfig+0x69c>)
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	08db      	lsrs	r3, r3, #3
 8007e50:	f003 0303 	and.w	r3, r3, #3
 8007e54:	4a07      	ldr	r2, [pc, #28]	@ (8007e74 <UART_SetConfig+0x6ac>)
 8007e56:	fa22 f303 	lsr.w	r3, r2, r3
 8007e5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007e5c:	e01c      	b.n	8007e98 <UART_SetConfig+0x6d0>
 8007e5e:	bf00      	nop
 8007e60:	40011400 	.word	0x40011400
 8007e64:	58024400 	.word	0x58024400
 8007e68:	40007800 	.word	0x40007800
 8007e6c:	40007c00 	.word	0x40007c00
 8007e70:	58000c00 	.word	0x58000c00
 8007e74:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8007e78:	4b9d      	ldr	r3, [pc, #628]	@ (80080f0 <UART_SetConfig+0x928>)
 8007e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e7c:	e00c      	b.n	8007e98 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007e7e:	4b9d      	ldr	r3, [pc, #628]	@ (80080f4 <UART_SetConfig+0x92c>)
 8007e80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e82:	e009      	b.n	8007e98 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e8a:	e005      	b.n	8007e98 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007e90:	2301      	movs	r3, #1
 8007e92:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007e96:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007e98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	f000 81de 	beq.w	800825c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007ea0:	697b      	ldr	r3, [r7, #20]
 8007ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ea4:	4a94      	ldr	r2, [pc, #592]	@ (80080f8 <UART_SetConfig+0x930>)
 8007ea6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007eaa:	461a      	mov	r2, r3
 8007eac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007eae:	fbb3 f3f2 	udiv	r3, r3, r2
 8007eb2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	685a      	ldr	r2, [r3, #4]
 8007eb8:	4613      	mov	r3, r2
 8007eba:	005b      	lsls	r3, r3, #1
 8007ebc:	4413      	add	r3, r2
 8007ebe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ec0:	429a      	cmp	r2, r3
 8007ec2:	d305      	bcc.n	8007ed0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007eca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ecc:	429a      	cmp	r2, r3
 8007ece:	d903      	bls.n	8007ed8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007ed6:	e1c1      	b.n	800825c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ed8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007eda:	2200      	movs	r2, #0
 8007edc:	60bb      	str	r3, [r7, #8]
 8007ede:	60fa      	str	r2, [r7, #12]
 8007ee0:	697b      	ldr	r3, [r7, #20]
 8007ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ee4:	4a84      	ldr	r2, [pc, #528]	@ (80080f8 <UART_SetConfig+0x930>)
 8007ee6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007eea:	b29b      	uxth	r3, r3
 8007eec:	2200      	movs	r2, #0
 8007eee:	603b      	str	r3, [r7, #0]
 8007ef0:	607a      	str	r2, [r7, #4]
 8007ef2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ef6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007efa:	f7f8 fa41 	bl	8000380 <__aeabi_uldivmod>
 8007efe:	4602      	mov	r2, r0
 8007f00:	460b      	mov	r3, r1
 8007f02:	4610      	mov	r0, r2
 8007f04:	4619      	mov	r1, r3
 8007f06:	f04f 0200 	mov.w	r2, #0
 8007f0a:	f04f 0300 	mov.w	r3, #0
 8007f0e:	020b      	lsls	r3, r1, #8
 8007f10:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007f14:	0202      	lsls	r2, r0, #8
 8007f16:	6979      	ldr	r1, [r7, #20]
 8007f18:	6849      	ldr	r1, [r1, #4]
 8007f1a:	0849      	lsrs	r1, r1, #1
 8007f1c:	2000      	movs	r0, #0
 8007f1e:	460c      	mov	r4, r1
 8007f20:	4605      	mov	r5, r0
 8007f22:	eb12 0804 	adds.w	r8, r2, r4
 8007f26:	eb43 0905 	adc.w	r9, r3, r5
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	685b      	ldr	r3, [r3, #4]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	469a      	mov	sl, r3
 8007f32:	4693      	mov	fp, r2
 8007f34:	4652      	mov	r2, sl
 8007f36:	465b      	mov	r3, fp
 8007f38:	4640      	mov	r0, r8
 8007f3a:	4649      	mov	r1, r9
 8007f3c:	f7f8 fa20 	bl	8000380 <__aeabi_uldivmod>
 8007f40:	4602      	mov	r2, r0
 8007f42:	460b      	mov	r3, r1
 8007f44:	4613      	mov	r3, r2
 8007f46:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007f48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f4a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f4e:	d308      	bcc.n	8007f62 <UART_SetConfig+0x79a>
 8007f50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f56:	d204      	bcs.n	8007f62 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8007f58:	697b      	ldr	r3, [r7, #20]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007f5e:	60da      	str	r2, [r3, #12]
 8007f60:	e17c      	b.n	800825c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8007f62:	2301      	movs	r3, #1
 8007f64:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007f68:	e178      	b.n	800825c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f6a:	697b      	ldr	r3, [r7, #20]
 8007f6c:	69db      	ldr	r3, [r3, #28]
 8007f6e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f72:	f040 80c5 	bne.w	8008100 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8007f76:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007f7a:	2b20      	cmp	r3, #32
 8007f7c:	dc48      	bgt.n	8008010 <UART_SetConfig+0x848>
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	db7b      	blt.n	800807a <UART_SetConfig+0x8b2>
 8007f82:	2b20      	cmp	r3, #32
 8007f84:	d879      	bhi.n	800807a <UART_SetConfig+0x8b2>
 8007f86:	a201      	add	r2, pc, #4	@ (adr r2, 8007f8c <UART_SetConfig+0x7c4>)
 8007f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f8c:	08008017 	.word	0x08008017
 8007f90:	0800801f 	.word	0x0800801f
 8007f94:	0800807b 	.word	0x0800807b
 8007f98:	0800807b 	.word	0x0800807b
 8007f9c:	08008027 	.word	0x08008027
 8007fa0:	0800807b 	.word	0x0800807b
 8007fa4:	0800807b 	.word	0x0800807b
 8007fa8:	0800807b 	.word	0x0800807b
 8007fac:	08008037 	.word	0x08008037
 8007fb0:	0800807b 	.word	0x0800807b
 8007fb4:	0800807b 	.word	0x0800807b
 8007fb8:	0800807b 	.word	0x0800807b
 8007fbc:	0800807b 	.word	0x0800807b
 8007fc0:	0800807b 	.word	0x0800807b
 8007fc4:	0800807b 	.word	0x0800807b
 8007fc8:	0800807b 	.word	0x0800807b
 8007fcc:	08008047 	.word	0x08008047
 8007fd0:	0800807b 	.word	0x0800807b
 8007fd4:	0800807b 	.word	0x0800807b
 8007fd8:	0800807b 	.word	0x0800807b
 8007fdc:	0800807b 	.word	0x0800807b
 8007fe0:	0800807b 	.word	0x0800807b
 8007fe4:	0800807b 	.word	0x0800807b
 8007fe8:	0800807b 	.word	0x0800807b
 8007fec:	0800807b 	.word	0x0800807b
 8007ff0:	0800807b 	.word	0x0800807b
 8007ff4:	0800807b 	.word	0x0800807b
 8007ff8:	0800807b 	.word	0x0800807b
 8007ffc:	0800807b 	.word	0x0800807b
 8008000:	0800807b 	.word	0x0800807b
 8008004:	0800807b 	.word	0x0800807b
 8008008:	0800807b 	.word	0x0800807b
 800800c:	0800806d 	.word	0x0800806d
 8008010:	2b40      	cmp	r3, #64	@ 0x40
 8008012:	d02e      	beq.n	8008072 <UART_SetConfig+0x8aa>
 8008014:	e031      	b.n	800807a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008016:	f7fc fb69 	bl	80046ec <HAL_RCC_GetPCLK1Freq>
 800801a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800801c:	e033      	b.n	8008086 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800801e:	f7fc fb7b 	bl	8004718 <HAL_RCC_GetPCLK2Freq>
 8008022:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008024:	e02f      	b.n	8008086 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008026:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800802a:	4618      	mov	r0, r3
 800802c:	f7fd fdaa 	bl	8005b84 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008032:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008034:	e027      	b.n	8008086 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008036:	f107 0318 	add.w	r3, r7, #24
 800803a:	4618      	mov	r0, r3
 800803c:	f7fd fef6 	bl	8005e2c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008040:	69fb      	ldr	r3, [r7, #28]
 8008042:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008044:	e01f      	b.n	8008086 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008046:	4b2d      	ldr	r3, [pc, #180]	@ (80080fc <UART_SetConfig+0x934>)
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f003 0320 	and.w	r3, r3, #32
 800804e:	2b00      	cmp	r3, #0
 8008050:	d009      	beq.n	8008066 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008052:	4b2a      	ldr	r3, [pc, #168]	@ (80080fc <UART_SetConfig+0x934>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	08db      	lsrs	r3, r3, #3
 8008058:	f003 0303 	and.w	r3, r3, #3
 800805c:	4a24      	ldr	r2, [pc, #144]	@ (80080f0 <UART_SetConfig+0x928>)
 800805e:	fa22 f303 	lsr.w	r3, r2, r3
 8008062:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008064:	e00f      	b.n	8008086 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8008066:	4b22      	ldr	r3, [pc, #136]	@ (80080f0 <UART_SetConfig+0x928>)
 8008068:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800806a:	e00c      	b.n	8008086 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800806c:	4b21      	ldr	r3, [pc, #132]	@ (80080f4 <UART_SetConfig+0x92c>)
 800806e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008070:	e009      	b.n	8008086 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008072:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008076:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008078:	e005      	b.n	8008086 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800807a:	2300      	movs	r3, #0
 800807c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800807e:	2301      	movs	r3, #1
 8008080:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008084:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008086:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008088:	2b00      	cmp	r3, #0
 800808a:	f000 80e7 	beq.w	800825c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800808e:	697b      	ldr	r3, [r7, #20]
 8008090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008092:	4a19      	ldr	r2, [pc, #100]	@ (80080f8 <UART_SetConfig+0x930>)
 8008094:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008098:	461a      	mov	r2, r3
 800809a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800809c:	fbb3 f3f2 	udiv	r3, r3, r2
 80080a0:	005a      	lsls	r2, r3, #1
 80080a2:	697b      	ldr	r3, [r7, #20]
 80080a4:	685b      	ldr	r3, [r3, #4]
 80080a6:	085b      	lsrs	r3, r3, #1
 80080a8:	441a      	add	r2, r3
 80080aa:	697b      	ldr	r3, [r7, #20]
 80080ac:	685b      	ldr	r3, [r3, #4]
 80080ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80080b2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80080b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080b6:	2b0f      	cmp	r3, #15
 80080b8:	d916      	bls.n	80080e8 <UART_SetConfig+0x920>
 80080ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80080c0:	d212      	bcs.n	80080e8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80080c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080c4:	b29b      	uxth	r3, r3
 80080c6:	f023 030f 	bic.w	r3, r3, #15
 80080ca:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80080cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080ce:	085b      	lsrs	r3, r3, #1
 80080d0:	b29b      	uxth	r3, r3
 80080d2:	f003 0307 	and.w	r3, r3, #7
 80080d6:	b29a      	uxth	r2, r3
 80080d8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80080da:	4313      	orrs	r3, r2
 80080dc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80080de:	697b      	ldr	r3, [r7, #20]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80080e4:	60da      	str	r2, [r3, #12]
 80080e6:	e0b9      	b.n	800825c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80080e8:	2301      	movs	r3, #1
 80080ea:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80080ee:	e0b5      	b.n	800825c <UART_SetConfig+0xa94>
 80080f0:	03d09000 	.word	0x03d09000
 80080f4:	003d0900 	.word	0x003d0900
 80080f8:	080099b4 	.word	0x080099b4
 80080fc:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8008100:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008104:	2b20      	cmp	r3, #32
 8008106:	dc49      	bgt.n	800819c <UART_SetConfig+0x9d4>
 8008108:	2b00      	cmp	r3, #0
 800810a:	db7c      	blt.n	8008206 <UART_SetConfig+0xa3e>
 800810c:	2b20      	cmp	r3, #32
 800810e:	d87a      	bhi.n	8008206 <UART_SetConfig+0xa3e>
 8008110:	a201      	add	r2, pc, #4	@ (adr r2, 8008118 <UART_SetConfig+0x950>)
 8008112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008116:	bf00      	nop
 8008118:	080081a3 	.word	0x080081a3
 800811c:	080081ab 	.word	0x080081ab
 8008120:	08008207 	.word	0x08008207
 8008124:	08008207 	.word	0x08008207
 8008128:	080081b3 	.word	0x080081b3
 800812c:	08008207 	.word	0x08008207
 8008130:	08008207 	.word	0x08008207
 8008134:	08008207 	.word	0x08008207
 8008138:	080081c3 	.word	0x080081c3
 800813c:	08008207 	.word	0x08008207
 8008140:	08008207 	.word	0x08008207
 8008144:	08008207 	.word	0x08008207
 8008148:	08008207 	.word	0x08008207
 800814c:	08008207 	.word	0x08008207
 8008150:	08008207 	.word	0x08008207
 8008154:	08008207 	.word	0x08008207
 8008158:	080081d3 	.word	0x080081d3
 800815c:	08008207 	.word	0x08008207
 8008160:	08008207 	.word	0x08008207
 8008164:	08008207 	.word	0x08008207
 8008168:	08008207 	.word	0x08008207
 800816c:	08008207 	.word	0x08008207
 8008170:	08008207 	.word	0x08008207
 8008174:	08008207 	.word	0x08008207
 8008178:	08008207 	.word	0x08008207
 800817c:	08008207 	.word	0x08008207
 8008180:	08008207 	.word	0x08008207
 8008184:	08008207 	.word	0x08008207
 8008188:	08008207 	.word	0x08008207
 800818c:	08008207 	.word	0x08008207
 8008190:	08008207 	.word	0x08008207
 8008194:	08008207 	.word	0x08008207
 8008198:	080081f9 	.word	0x080081f9
 800819c:	2b40      	cmp	r3, #64	@ 0x40
 800819e:	d02e      	beq.n	80081fe <UART_SetConfig+0xa36>
 80081a0:	e031      	b.n	8008206 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80081a2:	f7fc faa3 	bl	80046ec <HAL_RCC_GetPCLK1Freq>
 80081a6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80081a8:	e033      	b.n	8008212 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80081aa:	f7fc fab5 	bl	8004718 <HAL_RCC_GetPCLK2Freq>
 80081ae:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80081b0:	e02f      	b.n	8008212 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80081b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80081b6:	4618      	mov	r0, r3
 80081b8:	f7fd fce4 	bl	8005b84 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80081bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081c0:	e027      	b.n	8008212 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80081c2:	f107 0318 	add.w	r3, r7, #24
 80081c6:	4618      	mov	r0, r3
 80081c8:	f7fd fe30 	bl	8005e2c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80081cc:	69fb      	ldr	r3, [r7, #28]
 80081ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081d0:	e01f      	b.n	8008212 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80081d2:	4b2d      	ldr	r3, [pc, #180]	@ (8008288 <UART_SetConfig+0xac0>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f003 0320 	and.w	r3, r3, #32
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d009      	beq.n	80081f2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80081de:	4b2a      	ldr	r3, [pc, #168]	@ (8008288 <UART_SetConfig+0xac0>)
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	08db      	lsrs	r3, r3, #3
 80081e4:	f003 0303 	and.w	r3, r3, #3
 80081e8:	4a28      	ldr	r2, [pc, #160]	@ (800828c <UART_SetConfig+0xac4>)
 80081ea:	fa22 f303 	lsr.w	r3, r2, r3
 80081ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80081f0:	e00f      	b.n	8008212 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80081f2:	4b26      	ldr	r3, [pc, #152]	@ (800828c <UART_SetConfig+0xac4>)
 80081f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081f6:	e00c      	b.n	8008212 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80081f8:	4b25      	ldr	r3, [pc, #148]	@ (8008290 <UART_SetConfig+0xac8>)
 80081fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081fc:	e009      	b.n	8008212 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80081fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008202:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008204:	e005      	b.n	8008212 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8008206:	2300      	movs	r3, #0
 8008208:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800820a:	2301      	movs	r3, #1
 800820c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008210:	bf00      	nop
    }

    if (pclk != 0U)
 8008212:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008214:	2b00      	cmp	r3, #0
 8008216:	d021      	beq.n	800825c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008218:	697b      	ldr	r3, [r7, #20]
 800821a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800821c:	4a1d      	ldr	r2, [pc, #116]	@ (8008294 <UART_SetConfig+0xacc>)
 800821e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008222:	461a      	mov	r2, r3
 8008224:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008226:	fbb3 f2f2 	udiv	r2, r3, r2
 800822a:	697b      	ldr	r3, [r7, #20]
 800822c:	685b      	ldr	r3, [r3, #4]
 800822e:	085b      	lsrs	r3, r3, #1
 8008230:	441a      	add	r2, r3
 8008232:	697b      	ldr	r3, [r7, #20]
 8008234:	685b      	ldr	r3, [r3, #4]
 8008236:	fbb2 f3f3 	udiv	r3, r2, r3
 800823a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800823c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800823e:	2b0f      	cmp	r3, #15
 8008240:	d909      	bls.n	8008256 <UART_SetConfig+0xa8e>
 8008242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008244:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008248:	d205      	bcs.n	8008256 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800824a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800824c:	b29a      	uxth	r2, r3
 800824e:	697b      	ldr	r3, [r7, #20]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	60da      	str	r2, [r3, #12]
 8008254:	e002      	b.n	800825c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008256:	2301      	movs	r3, #1
 8008258:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800825c:	697b      	ldr	r3, [r7, #20]
 800825e:	2201      	movs	r2, #1
 8008260:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008264:	697b      	ldr	r3, [r7, #20]
 8008266:	2201      	movs	r2, #1
 8008268:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800826c:	697b      	ldr	r3, [r7, #20]
 800826e:	2200      	movs	r2, #0
 8008270:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008272:	697b      	ldr	r3, [r7, #20]
 8008274:	2200      	movs	r2, #0
 8008276:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008278:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800827c:	4618      	mov	r0, r3
 800827e:	3748      	adds	r7, #72	@ 0x48
 8008280:	46bd      	mov	sp, r7
 8008282:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008286:	bf00      	nop
 8008288:	58024400 	.word	0x58024400
 800828c:	03d09000 	.word	0x03d09000
 8008290:	003d0900 	.word	0x003d0900
 8008294:	080099b4 	.word	0x080099b4

08008298 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008298:	b480      	push	{r7}
 800829a:	b083      	sub	sp, #12
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082a4:	f003 0308 	and.w	r3, r3, #8
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d00a      	beq.n	80082c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	685b      	ldr	r3, [r3, #4]
 80082b2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	430a      	orrs	r2, r1
 80082c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082c6:	f003 0301 	and.w	r3, r3, #1
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d00a      	beq.n	80082e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	685b      	ldr	r3, [r3, #4]
 80082d4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	430a      	orrs	r2, r1
 80082e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082e8:	f003 0302 	and.w	r3, r3, #2
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d00a      	beq.n	8008306 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	685b      	ldr	r3, [r3, #4]
 80082f6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	430a      	orrs	r2, r1
 8008304:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800830a:	f003 0304 	and.w	r3, r3, #4
 800830e:	2b00      	cmp	r3, #0
 8008310:	d00a      	beq.n	8008328 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	685b      	ldr	r3, [r3, #4]
 8008318:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	430a      	orrs	r2, r1
 8008326:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800832c:	f003 0310 	and.w	r3, r3, #16
 8008330:	2b00      	cmp	r3, #0
 8008332:	d00a      	beq.n	800834a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	689b      	ldr	r3, [r3, #8]
 800833a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	430a      	orrs	r2, r1
 8008348:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800834e:	f003 0320 	and.w	r3, r3, #32
 8008352:	2b00      	cmp	r3, #0
 8008354:	d00a      	beq.n	800836c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	689b      	ldr	r3, [r3, #8]
 800835c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	430a      	orrs	r2, r1
 800836a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008370:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008374:	2b00      	cmp	r3, #0
 8008376:	d01a      	beq.n	80083ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	430a      	orrs	r2, r1
 800838c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008392:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008396:	d10a      	bne.n	80083ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	685b      	ldr	r3, [r3, #4]
 800839e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	430a      	orrs	r2, r1
 80083ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d00a      	beq.n	80083d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	685b      	ldr	r3, [r3, #4]
 80083c0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	430a      	orrs	r2, r1
 80083ce:	605a      	str	r2, [r3, #4]
  }
}
 80083d0:	bf00      	nop
 80083d2:	370c      	adds	r7, #12
 80083d4:	46bd      	mov	sp, r7
 80083d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083da:	4770      	bx	lr

080083dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b098      	sub	sp, #96	@ 0x60
 80083e0:	af02      	add	r7, sp, #8
 80083e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2200      	movs	r2, #0
 80083e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80083ec:	f7f9 faaa 	bl	8001944 <HAL_GetTick>
 80083f0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f003 0308 	and.w	r3, r3, #8
 80083fc:	2b08      	cmp	r3, #8
 80083fe:	d12f      	bne.n	8008460 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008400:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008404:	9300      	str	r3, [sp, #0]
 8008406:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008408:	2200      	movs	r2, #0
 800840a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	f000 f88e 	bl	8008530 <UART_WaitOnFlagUntilTimeout>
 8008414:	4603      	mov	r3, r0
 8008416:	2b00      	cmp	r3, #0
 8008418:	d022      	beq.n	8008460 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008422:	e853 3f00 	ldrex	r3, [r3]
 8008426:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800842a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800842e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	461a      	mov	r2, r3
 8008436:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008438:	647b      	str	r3, [r7, #68]	@ 0x44
 800843a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800843c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800843e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008440:	e841 2300 	strex	r3, r2, [r1]
 8008444:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008446:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008448:	2b00      	cmp	r3, #0
 800844a:	d1e6      	bne.n	800841a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2220      	movs	r2, #32
 8008450:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2200      	movs	r2, #0
 8008458:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800845c:	2303      	movs	r3, #3
 800845e:	e063      	b.n	8008528 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	f003 0304 	and.w	r3, r3, #4
 800846a:	2b04      	cmp	r3, #4
 800846c:	d149      	bne.n	8008502 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800846e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008472:	9300      	str	r3, [sp, #0]
 8008474:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008476:	2200      	movs	r2, #0
 8008478:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800847c:	6878      	ldr	r0, [r7, #4]
 800847e:	f000 f857 	bl	8008530 <UART_WaitOnFlagUntilTimeout>
 8008482:	4603      	mov	r3, r0
 8008484:	2b00      	cmp	r3, #0
 8008486:	d03c      	beq.n	8008502 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800848e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008490:	e853 3f00 	ldrex	r3, [r3]
 8008494:	623b      	str	r3, [r7, #32]
   return(result);
 8008496:	6a3b      	ldr	r3, [r7, #32]
 8008498:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800849c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	461a      	mov	r2, r3
 80084a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80084a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80084ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084ae:	e841 2300 	strex	r3, r2, [r1]
 80084b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80084b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d1e6      	bne.n	8008488 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	3308      	adds	r3, #8
 80084c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	e853 3f00 	ldrex	r3, [r3]
 80084c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	f023 0301 	bic.w	r3, r3, #1
 80084d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	3308      	adds	r3, #8
 80084d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80084da:	61fa      	str	r2, [r7, #28]
 80084dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084de:	69b9      	ldr	r1, [r7, #24]
 80084e0:	69fa      	ldr	r2, [r7, #28]
 80084e2:	e841 2300 	strex	r3, r2, [r1]
 80084e6:	617b      	str	r3, [r7, #20]
   return(result);
 80084e8:	697b      	ldr	r3, [r7, #20]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d1e5      	bne.n	80084ba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2220      	movs	r2, #32
 80084f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	2200      	movs	r2, #0
 80084fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80084fe:	2303      	movs	r3, #3
 8008500:	e012      	b.n	8008528 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2220      	movs	r2, #32
 8008506:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2220      	movs	r2, #32
 800850e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	2200      	movs	r2, #0
 8008516:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2200      	movs	r2, #0
 800851c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2200      	movs	r2, #0
 8008522:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008526:	2300      	movs	r3, #0
}
 8008528:	4618      	mov	r0, r3
 800852a:	3758      	adds	r7, #88	@ 0x58
 800852c:	46bd      	mov	sp, r7
 800852e:	bd80      	pop	{r7, pc}

08008530 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b084      	sub	sp, #16
 8008534:	af00      	add	r7, sp, #0
 8008536:	60f8      	str	r0, [r7, #12]
 8008538:	60b9      	str	r1, [r7, #8]
 800853a:	603b      	str	r3, [r7, #0]
 800853c:	4613      	mov	r3, r2
 800853e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008540:	e04f      	b.n	80085e2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008542:	69bb      	ldr	r3, [r7, #24]
 8008544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008548:	d04b      	beq.n	80085e2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800854a:	f7f9 f9fb 	bl	8001944 <HAL_GetTick>
 800854e:	4602      	mov	r2, r0
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	1ad3      	subs	r3, r2, r3
 8008554:	69ba      	ldr	r2, [r7, #24]
 8008556:	429a      	cmp	r2, r3
 8008558:	d302      	bcc.n	8008560 <UART_WaitOnFlagUntilTimeout+0x30>
 800855a:	69bb      	ldr	r3, [r7, #24]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d101      	bne.n	8008564 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008560:	2303      	movs	r3, #3
 8008562:	e04e      	b.n	8008602 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f003 0304 	and.w	r3, r3, #4
 800856e:	2b00      	cmp	r3, #0
 8008570:	d037      	beq.n	80085e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008572:	68bb      	ldr	r3, [r7, #8]
 8008574:	2b80      	cmp	r3, #128	@ 0x80
 8008576:	d034      	beq.n	80085e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008578:	68bb      	ldr	r3, [r7, #8]
 800857a:	2b40      	cmp	r3, #64	@ 0x40
 800857c:	d031      	beq.n	80085e2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	69db      	ldr	r3, [r3, #28]
 8008584:	f003 0308 	and.w	r3, r3, #8
 8008588:	2b08      	cmp	r3, #8
 800858a:	d110      	bne.n	80085ae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	2208      	movs	r2, #8
 8008592:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008594:	68f8      	ldr	r0, [r7, #12]
 8008596:	f000 f839 	bl	800860c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	2208      	movs	r2, #8
 800859e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	2200      	movs	r2, #0
 80085a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80085aa:	2301      	movs	r3, #1
 80085ac:	e029      	b.n	8008602 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	69db      	ldr	r3, [r3, #28]
 80085b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80085b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80085bc:	d111      	bne.n	80085e2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80085c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80085c8:	68f8      	ldr	r0, [r7, #12]
 80085ca:	f000 f81f 	bl	800860c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	2220      	movs	r2, #32
 80085d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	2200      	movs	r2, #0
 80085da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80085de:	2303      	movs	r3, #3
 80085e0:	e00f      	b.n	8008602 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	69da      	ldr	r2, [r3, #28]
 80085e8:	68bb      	ldr	r3, [r7, #8]
 80085ea:	4013      	ands	r3, r2
 80085ec:	68ba      	ldr	r2, [r7, #8]
 80085ee:	429a      	cmp	r2, r3
 80085f0:	bf0c      	ite	eq
 80085f2:	2301      	moveq	r3, #1
 80085f4:	2300      	movne	r3, #0
 80085f6:	b2db      	uxtb	r3, r3
 80085f8:	461a      	mov	r2, r3
 80085fa:	79fb      	ldrb	r3, [r7, #7]
 80085fc:	429a      	cmp	r2, r3
 80085fe:	d0a0      	beq.n	8008542 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008600:	2300      	movs	r3, #0
}
 8008602:	4618      	mov	r0, r3
 8008604:	3710      	adds	r7, #16
 8008606:	46bd      	mov	sp, r7
 8008608:	bd80      	pop	{r7, pc}
	...

0800860c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800860c:	b480      	push	{r7}
 800860e:	b095      	sub	sp, #84	@ 0x54
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800861a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800861c:	e853 3f00 	ldrex	r3, [r3]
 8008620:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008624:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008628:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	461a      	mov	r2, r3
 8008630:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008632:	643b      	str	r3, [r7, #64]	@ 0x40
 8008634:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008636:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008638:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800863a:	e841 2300 	strex	r3, r2, [r1]
 800863e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008640:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008642:	2b00      	cmp	r3, #0
 8008644:	d1e6      	bne.n	8008614 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	3308      	adds	r3, #8
 800864c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800864e:	6a3b      	ldr	r3, [r7, #32]
 8008650:	e853 3f00 	ldrex	r3, [r3]
 8008654:	61fb      	str	r3, [r7, #28]
   return(result);
 8008656:	69fa      	ldr	r2, [r7, #28]
 8008658:	4b1e      	ldr	r3, [pc, #120]	@ (80086d4 <UART_EndRxTransfer+0xc8>)
 800865a:	4013      	ands	r3, r2
 800865c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	3308      	adds	r3, #8
 8008664:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008666:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008668:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800866a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800866c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800866e:	e841 2300 	strex	r3, r2, [r1]
 8008672:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008676:	2b00      	cmp	r3, #0
 8008678:	d1e5      	bne.n	8008646 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800867e:	2b01      	cmp	r3, #1
 8008680:	d118      	bne.n	80086b4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	e853 3f00 	ldrex	r3, [r3]
 800868e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	f023 0310 	bic.w	r3, r3, #16
 8008696:	647b      	str	r3, [r7, #68]	@ 0x44
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	461a      	mov	r2, r3
 800869e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80086a0:	61bb      	str	r3, [r7, #24]
 80086a2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086a4:	6979      	ldr	r1, [r7, #20]
 80086a6:	69ba      	ldr	r2, [r7, #24]
 80086a8:	e841 2300 	strex	r3, r2, [r1]
 80086ac:	613b      	str	r3, [r7, #16]
   return(result);
 80086ae:	693b      	ldr	r3, [r7, #16]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d1e6      	bne.n	8008682 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2220      	movs	r2, #32
 80086b8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2200      	movs	r2, #0
 80086c0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2200      	movs	r2, #0
 80086c6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80086c8:	bf00      	nop
 80086ca:	3754      	adds	r7, #84	@ 0x54
 80086cc:	46bd      	mov	sp, r7
 80086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d2:	4770      	bx	lr
 80086d4:	effffffe 	.word	0xeffffffe

080086d8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b084      	sub	sp, #16
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086e4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	2200      	movs	r2, #0
 80086ea:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80086ee:	68f8      	ldr	r0, [r7, #12]
 80086f0:	f7ff f854 	bl	800779c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80086f4:	bf00      	nop
 80086f6:	3710      	adds	r7, #16
 80086f8:	46bd      	mov	sp, r7
 80086fa:	bd80      	pop	{r7, pc}

080086fc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b088      	sub	sp, #32
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	e853 3f00 	ldrex	r3, [r3]
 8008710:	60bb      	str	r3, [r7, #8]
   return(result);
 8008712:	68bb      	ldr	r3, [r7, #8]
 8008714:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008718:	61fb      	str	r3, [r7, #28]
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	461a      	mov	r2, r3
 8008720:	69fb      	ldr	r3, [r7, #28]
 8008722:	61bb      	str	r3, [r7, #24]
 8008724:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008726:	6979      	ldr	r1, [r7, #20]
 8008728:	69ba      	ldr	r2, [r7, #24]
 800872a:	e841 2300 	strex	r3, r2, [r1]
 800872e:	613b      	str	r3, [r7, #16]
   return(result);
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d1e6      	bne.n	8008704 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2220      	movs	r2, #32
 800873a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	2200      	movs	r2, #0
 8008742:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008744:	6878      	ldr	r0, [r7, #4]
 8008746:	f7ff f81f 	bl	8007788 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800874a:	bf00      	nop
 800874c:	3720      	adds	r7, #32
 800874e:	46bd      	mov	sp, r7
 8008750:	bd80      	pop	{r7, pc}

08008752 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008752:	b480      	push	{r7}
 8008754:	b083      	sub	sp, #12
 8008756:	af00      	add	r7, sp, #0
 8008758:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800875a:	bf00      	nop
 800875c:	370c      	adds	r7, #12
 800875e:	46bd      	mov	sp, r7
 8008760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008764:	4770      	bx	lr

08008766 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008766:	b480      	push	{r7}
 8008768:	b083      	sub	sp, #12
 800876a:	af00      	add	r7, sp, #0
 800876c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800876e:	bf00      	nop
 8008770:	370c      	adds	r7, #12
 8008772:	46bd      	mov	sp, r7
 8008774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008778:	4770      	bx	lr

0800877a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800877a:	b480      	push	{r7}
 800877c:	b083      	sub	sp, #12
 800877e:	af00      	add	r7, sp, #0
 8008780:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008782:	bf00      	nop
 8008784:	370c      	adds	r7, #12
 8008786:	46bd      	mov	sp, r7
 8008788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878c:	4770      	bx	lr

0800878e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800878e:	b480      	push	{r7}
 8008790:	b085      	sub	sp, #20
 8008792:	af00      	add	r7, sp, #0
 8008794:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800879c:	2b01      	cmp	r3, #1
 800879e:	d101      	bne.n	80087a4 <HAL_UARTEx_DisableFifoMode+0x16>
 80087a0:	2302      	movs	r3, #2
 80087a2:	e027      	b.n	80087f4 <HAL_UARTEx_DisableFifoMode+0x66>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2201      	movs	r2, #1
 80087a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2224      	movs	r2, #36	@ 0x24
 80087b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	681a      	ldr	r2, [r3, #0]
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f022 0201 	bic.w	r2, r2, #1
 80087ca:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80087d2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2200      	movs	r2, #0
 80087d8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	68fa      	ldr	r2, [r7, #12]
 80087e0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2220      	movs	r2, #32
 80087e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	2200      	movs	r2, #0
 80087ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80087f2:	2300      	movs	r3, #0
}
 80087f4:	4618      	mov	r0, r3
 80087f6:	3714      	adds	r7, #20
 80087f8:	46bd      	mov	sp, r7
 80087fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fe:	4770      	bx	lr

08008800 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b084      	sub	sp, #16
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
 8008808:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008810:	2b01      	cmp	r3, #1
 8008812:	d101      	bne.n	8008818 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008814:	2302      	movs	r3, #2
 8008816:	e02d      	b.n	8008874 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2201      	movs	r2, #1
 800881c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2224      	movs	r2, #36	@ 0x24
 8008824:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	681a      	ldr	r2, [r3, #0]
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	f022 0201 	bic.w	r2, r2, #1
 800883e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	689b      	ldr	r3, [r3, #8]
 8008846:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	683a      	ldr	r2, [r7, #0]
 8008850:	430a      	orrs	r2, r1
 8008852:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f000 f84f 	bl	80088f8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	68fa      	ldr	r2, [r7, #12]
 8008860:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	2220      	movs	r2, #32
 8008866:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	2200      	movs	r2, #0
 800886e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008872:	2300      	movs	r3, #0
}
 8008874:	4618      	mov	r0, r3
 8008876:	3710      	adds	r7, #16
 8008878:	46bd      	mov	sp, r7
 800887a:	bd80      	pop	{r7, pc}

0800887c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800887c:	b580      	push	{r7, lr}
 800887e:	b084      	sub	sp, #16
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
 8008884:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800888c:	2b01      	cmp	r3, #1
 800888e:	d101      	bne.n	8008894 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008890:	2302      	movs	r3, #2
 8008892:	e02d      	b.n	80088f0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2201      	movs	r2, #1
 8008898:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2224      	movs	r2, #36	@ 0x24
 80088a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	681a      	ldr	r2, [r3, #0]
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f022 0201 	bic.w	r2, r2, #1
 80088ba:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	689b      	ldr	r3, [r3, #8]
 80088c2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	683a      	ldr	r2, [r7, #0]
 80088cc:	430a      	orrs	r2, r1
 80088ce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80088d0:	6878      	ldr	r0, [r7, #4]
 80088d2:	f000 f811 	bl	80088f8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	68fa      	ldr	r2, [r7, #12]
 80088dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2220      	movs	r2, #32
 80088e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2200      	movs	r2, #0
 80088ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80088ee:	2300      	movs	r3, #0
}
 80088f0:	4618      	mov	r0, r3
 80088f2:	3710      	adds	r7, #16
 80088f4:	46bd      	mov	sp, r7
 80088f6:	bd80      	pop	{r7, pc}

080088f8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80088f8:	b480      	push	{r7}
 80088fa:	b085      	sub	sp, #20
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008904:	2b00      	cmp	r3, #0
 8008906:	d108      	bne.n	800891a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	2201      	movs	r2, #1
 800890c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2201      	movs	r2, #1
 8008914:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008918:	e031      	b.n	800897e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800891a:	2310      	movs	r3, #16
 800891c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800891e:	2310      	movs	r3, #16
 8008920:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	689b      	ldr	r3, [r3, #8]
 8008928:	0e5b      	lsrs	r3, r3, #25
 800892a:	b2db      	uxtb	r3, r3
 800892c:	f003 0307 	and.w	r3, r3, #7
 8008930:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	689b      	ldr	r3, [r3, #8]
 8008938:	0f5b      	lsrs	r3, r3, #29
 800893a:	b2db      	uxtb	r3, r3
 800893c:	f003 0307 	and.w	r3, r3, #7
 8008940:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008942:	7bbb      	ldrb	r3, [r7, #14]
 8008944:	7b3a      	ldrb	r2, [r7, #12]
 8008946:	4911      	ldr	r1, [pc, #68]	@ (800898c <UARTEx_SetNbDataToProcess+0x94>)
 8008948:	5c8a      	ldrb	r2, [r1, r2]
 800894a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800894e:	7b3a      	ldrb	r2, [r7, #12]
 8008950:	490f      	ldr	r1, [pc, #60]	@ (8008990 <UARTEx_SetNbDataToProcess+0x98>)
 8008952:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008954:	fb93 f3f2 	sdiv	r3, r3, r2
 8008958:	b29a      	uxth	r2, r3
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008960:	7bfb      	ldrb	r3, [r7, #15]
 8008962:	7b7a      	ldrb	r2, [r7, #13]
 8008964:	4909      	ldr	r1, [pc, #36]	@ (800898c <UARTEx_SetNbDataToProcess+0x94>)
 8008966:	5c8a      	ldrb	r2, [r1, r2]
 8008968:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800896c:	7b7a      	ldrb	r2, [r7, #13]
 800896e:	4908      	ldr	r1, [pc, #32]	@ (8008990 <UARTEx_SetNbDataToProcess+0x98>)
 8008970:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008972:	fb93 f3f2 	sdiv	r3, r3, r2
 8008976:	b29a      	uxth	r2, r3
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800897e:	bf00      	nop
 8008980:	3714      	adds	r7, #20
 8008982:	46bd      	mov	sp, r7
 8008984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008988:	4770      	bx	lr
 800898a:	bf00      	nop
 800898c:	080099cc 	.word	0x080099cc
 8008990:	080099d4 	.word	0x080099d4

08008994 <std>:
 8008994:	2300      	movs	r3, #0
 8008996:	b510      	push	{r4, lr}
 8008998:	4604      	mov	r4, r0
 800899a:	e9c0 3300 	strd	r3, r3, [r0]
 800899e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80089a2:	6083      	str	r3, [r0, #8]
 80089a4:	8181      	strh	r1, [r0, #12]
 80089a6:	6643      	str	r3, [r0, #100]	@ 0x64
 80089a8:	81c2      	strh	r2, [r0, #14]
 80089aa:	6183      	str	r3, [r0, #24]
 80089ac:	4619      	mov	r1, r3
 80089ae:	2208      	movs	r2, #8
 80089b0:	305c      	adds	r0, #92	@ 0x5c
 80089b2:	f000 f906 	bl	8008bc2 <memset>
 80089b6:	4b0d      	ldr	r3, [pc, #52]	@ (80089ec <std+0x58>)
 80089b8:	6263      	str	r3, [r4, #36]	@ 0x24
 80089ba:	4b0d      	ldr	r3, [pc, #52]	@ (80089f0 <std+0x5c>)
 80089bc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80089be:	4b0d      	ldr	r3, [pc, #52]	@ (80089f4 <std+0x60>)
 80089c0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80089c2:	4b0d      	ldr	r3, [pc, #52]	@ (80089f8 <std+0x64>)
 80089c4:	6323      	str	r3, [r4, #48]	@ 0x30
 80089c6:	4b0d      	ldr	r3, [pc, #52]	@ (80089fc <std+0x68>)
 80089c8:	6224      	str	r4, [r4, #32]
 80089ca:	429c      	cmp	r4, r3
 80089cc:	d006      	beq.n	80089dc <std+0x48>
 80089ce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80089d2:	4294      	cmp	r4, r2
 80089d4:	d002      	beq.n	80089dc <std+0x48>
 80089d6:	33d0      	adds	r3, #208	@ 0xd0
 80089d8:	429c      	cmp	r4, r3
 80089da:	d105      	bne.n	80089e8 <std+0x54>
 80089dc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80089e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089e4:	f000 b966 	b.w	8008cb4 <__retarget_lock_init_recursive>
 80089e8:	bd10      	pop	{r4, pc}
 80089ea:	bf00      	nop
 80089ec:	08008b3d 	.word	0x08008b3d
 80089f0:	08008b5f 	.word	0x08008b5f
 80089f4:	08008b97 	.word	0x08008b97
 80089f8:	08008bbb 	.word	0x08008bbb
 80089fc:	24000398 	.word	0x24000398

08008a00 <stdio_exit_handler>:
 8008a00:	4a02      	ldr	r2, [pc, #8]	@ (8008a0c <stdio_exit_handler+0xc>)
 8008a02:	4903      	ldr	r1, [pc, #12]	@ (8008a10 <stdio_exit_handler+0x10>)
 8008a04:	4803      	ldr	r0, [pc, #12]	@ (8008a14 <stdio_exit_handler+0x14>)
 8008a06:	f000 b869 	b.w	8008adc <_fwalk_sglue>
 8008a0a:	bf00      	nop
 8008a0c:	24000070 	.word	0x24000070
 8008a10:	0800956d 	.word	0x0800956d
 8008a14:	24000080 	.word	0x24000080

08008a18 <cleanup_stdio>:
 8008a18:	6841      	ldr	r1, [r0, #4]
 8008a1a:	4b0c      	ldr	r3, [pc, #48]	@ (8008a4c <cleanup_stdio+0x34>)
 8008a1c:	4299      	cmp	r1, r3
 8008a1e:	b510      	push	{r4, lr}
 8008a20:	4604      	mov	r4, r0
 8008a22:	d001      	beq.n	8008a28 <cleanup_stdio+0x10>
 8008a24:	f000 fda2 	bl	800956c <_fflush_r>
 8008a28:	68a1      	ldr	r1, [r4, #8]
 8008a2a:	4b09      	ldr	r3, [pc, #36]	@ (8008a50 <cleanup_stdio+0x38>)
 8008a2c:	4299      	cmp	r1, r3
 8008a2e:	d002      	beq.n	8008a36 <cleanup_stdio+0x1e>
 8008a30:	4620      	mov	r0, r4
 8008a32:	f000 fd9b 	bl	800956c <_fflush_r>
 8008a36:	68e1      	ldr	r1, [r4, #12]
 8008a38:	4b06      	ldr	r3, [pc, #24]	@ (8008a54 <cleanup_stdio+0x3c>)
 8008a3a:	4299      	cmp	r1, r3
 8008a3c:	d004      	beq.n	8008a48 <cleanup_stdio+0x30>
 8008a3e:	4620      	mov	r0, r4
 8008a40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a44:	f000 bd92 	b.w	800956c <_fflush_r>
 8008a48:	bd10      	pop	{r4, pc}
 8008a4a:	bf00      	nop
 8008a4c:	24000398 	.word	0x24000398
 8008a50:	24000400 	.word	0x24000400
 8008a54:	24000468 	.word	0x24000468

08008a58 <global_stdio_init.part.0>:
 8008a58:	b510      	push	{r4, lr}
 8008a5a:	4b0b      	ldr	r3, [pc, #44]	@ (8008a88 <global_stdio_init.part.0+0x30>)
 8008a5c:	4c0b      	ldr	r4, [pc, #44]	@ (8008a8c <global_stdio_init.part.0+0x34>)
 8008a5e:	4a0c      	ldr	r2, [pc, #48]	@ (8008a90 <global_stdio_init.part.0+0x38>)
 8008a60:	601a      	str	r2, [r3, #0]
 8008a62:	4620      	mov	r0, r4
 8008a64:	2200      	movs	r2, #0
 8008a66:	2104      	movs	r1, #4
 8008a68:	f7ff ff94 	bl	8008994 <std>
 8008a6c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008a70:	2201      	movs	r2, #1
 8008a72:	2109      	movs	r1, #9
 8008a74:	f7ff ff8e 	bl	8008994 <std>
 8008a78:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008a7c:	2202      	movs	r2, #2
 8008a7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a82:	2112      	movs	r1, #18
 8008a84:	f7ff bf86 	b.w	8008994 <std>
 8008a88:	240004d0 	.word	0x240004d0
 8008a8c:	24000398 	.word	0x24000398
 8008a90:	08008a01 	.word	0x08008a01

08008a94 <__sfp_lock_acquire>:
 8008a94:	4801      	ldr	r0, [pc, #4]	@ (8008a9c <__sfp_lock_acquire+0x8>)
 8008a96:	f000 b90e 	b.w	8008cb6 <__retarget_lock_acquire_recursive>
 8008a9a:	bf00      	nop
 8008a9c:	240004d9 	.word	0x240004d9

08008aa0 <__sfp_lock_release>:
 8008aa0:	4801      	ldr	r0, [pc, #4]	@ (8008aa8 <__sfp_lock_release+0x8>)
 8008aa2:	f000 b909 	b.w	8008cb8 <__retarget_lock_release_recursive>
 8008aa6:	bf00      	nop
 8008aa8:	240004d9 	.word	0x240004d9

08008aac <__sinit>:
 8008aac:	b510      	push	{r4, lr}
 8008aae:	4604      	mov	r4, r0
 8008ab0:	f7ff fff0 	bl	8008a94 <__sfp_lock_acquire>
 8008ab4:	6a23      	ldr	r3, [r4, #32]
 8008ab6:	b11b      	cbz	r3, 8008ac0 <__sinit+0x14>
 8008ab8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008abc:	f7ff bff0 	b.w	8008aa0 <__sfp_lock_release>
 8008ac0:	4b04      	ldr	r3, [pc, #16]	@ (8008ad4 <__sinit+0x28>)
 8008ac2:	6223      	str	r3, [r4, #32]
 8008ac4:	4b04      	ldr	r3, [pc, #16]	@ (8008ad8 <__sinit+0x2c>)
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d1f5      	bne.n	8008ab8 <__sinit+0xc>
 8008acc:	f7ff ffc4 	bl	8008a58 <global_stdio_init.part.0>
 8008ad0:	e7f2      	b.n	8008ab8 <__sinit+0xc>
 8008ad2:	bf00      	nop
 8008ad4:	08008a19 	.word	0x08008a19
 8008ad8:	240004d0 	.word	0x240004d0

08008adc <_fwalk_sglue>:
 8008adc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ae0:	4607      	mov	r7, r0
 8008ae2:	4688      	mov	r8, r1
 8008ae4:	4614      	mov	r4, r2
 8008ae6:	2600      	movs	r6, #0
 8008ae8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008aec:	f1b9 0901 	subs.w	r9, r9, #1
 8008af0:	d505      	bpl.n	8008afe <_fwalk_sglue+0x22>
 8008af2:	6824      	ldr	r4, [r4, #0]
 8008af4:	2c00      	cmp	r4, #0
 8008af6:	d1f7      	bne.n	8008ae8 <_fwalk_sglue+0xc>
 8008af8:	4630      	mov	r0, r6
 8008afa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008afe:	89ab      	ldrh	r3, [r5, #12]
 8008b00:	2b01      	cmp	r3, #1
 8008b02:	d907      	bls.n	8008b14 <_fwalk_sglue+0x38>
 8008b04:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008b08:	3301      	adds	r3, #1
 8008b0a:	d003      	beq.n	8008b14 <_fwalk_sglue+0x38>
 8008b0c:	4629      	mov	r1, r5
 8008b0e:	4638      	mov	r0, r7
 8008b10:	47c0      	blx	r8
 8008b12:	4306      	orrs	r6, r0
 8008b14:	3568      	adds	r5, #104	@ 0x68
 8008b16:	e7e9      	b.n	8008aec <_fwalk_sglue+0x10>

08008b18 <iprintf>:
 8008b18:	b40f      	push	{r0, r1, r2, r3}
 8008b1a:	b507      	push	{r0, r1, r2, lr}
 8008b1c:	4906      	ldr	r1, [pc, #24]	@ (8008b38 <iprintf+0x20>)
 8008b1e:	ab04      	add	r3, sp, #16
 8008b20:	6808      	ldr	r0, [r1, #0]
 8008b22:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b26:	6881      	ldr	r1, [r0, #8]
 8008b28:	9301      	str	r3, [sp, #4]
 8008b2a:	f000 f9f7 	bl	8008f1c <_vfiprintf_r>
 8008b2e:	b003      	add	sp, #12
 8008b30:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b34:	b004      	add	sp, #16
 8008b36:	4770      	bx	lr
 8008b38:	2400007c 	.word	0x2400007c

08008b3c <__sread>:
 8008b3c:	b510      	push	{r4, lr}
 8008b3e:	460c      	mov	r4, r1
 8008b40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b44:	f000 f868 	bl	8008c18 <_read_r>
 8008b48:	2800      	cmp	r0, #0
 8008b4a:	bfab      	itete	ge
 8008b4c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008b4e:	89a3      	ldrhlt	r3, [r4, #12]
 8008b50:	181b      	addge	r3, r3, r0
 8008b52:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008b56:	bfac      	ite	ge
 8008b58:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008b5a:	81a3      	strhlt	r3, [r4, #12]
 8008b5c:	bd10      	pop	{r4, pc}

08008b5e <__swrite>:
 8008b5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b62:	461f      	mov	r7, r3
 8008b64:	898b      	ldrh	r3, [r1, #12]
 8008b66:	05db      	lsls	r3, r3, #23
 8008b68:	4605      	mov	r5, r0
 8008b6a:	460c      	mov	r4, r1
 8008b6c:	4616      	mov	r6, r2
 8008b6e:	d505      	bpl.n	8008b7c <__swrite+0x1e>
 8008b70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b74:	2302      	movs	r3, #2
 8008b76:	2200      	movs	r2, #0
 8008b78:	f000 f83c 	bl	8008bf4 <_lseek_r>
 8008b7c:	89a3      	ldrh	r3, [r4, #12]
 8008b7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b82:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008b86:	81a3      	strh	r3, [r4, #12]
 8008b88:	4632      	mov	r2, r6
 8008b8a:	463b      	mov	r3, r7
 8008b8c:	4628      	mov	r0, r5
 8008b8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b92:	f000 b853 	b.w	8008c3c <_write_r>

08008b96 <__sseek>:
 8008b96:	b510      	push	{r4, lr}
 8008b98:	460c      	mov	r4, r1
 8008b9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b9e:	f000 f829 	bl	8008bf4 <_lseek_r>
 8008ba2:	1c43      	adds	r3, r0, #1
 8008ba4:	89a3      	ldrh	r3, [r4, #12]
 8008ba6:	bf15      	itete	ne
 8008ba8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008baa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008bae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008bb2:	81a3      	strheq	r3, [r4, #12]
 8008bb4:	bf18      	it	ne
 8008bb6:	81a3      	strhne	r3, [r4, #12]
 8008bb8:	bd10      	pop	{r4, pc}

08008bba <__sclose>:
 8008bba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bbe:	f000 b809 	b.w	8008bd4 <_close_r>

08008bc2 <memset>:
 8008bc2:	4402      	add	r2, r0
 8008bc4:	4603      	mov	r3, r0
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d100      	bne.n	8008bcc <memset+0xa>
 8008bca:	4770      	bx	lr
 8008bcc:	f803 1b01 	strb.w	r1, [r3], #1
 8008bd0:	e7f9      	b.n	8008bc6 <memset+0x4>
	...

08008bd4 <_close_r>:
 8008bd4:	b538      	push	{r3, r4, r5, lr}
 8008bd6:	4d06      	ldr	r5, [pc, #24]	@ (8008bf0 <_close_r+0x1c>)
 8008bd8:	2300      	movs	r3, #0
 8008bda:	4604      	mov	r4, r0
 8008bdc:	4608      	mov	r0, r1
 8008bde:	602b      	str	r3, [r5, #0]
 8008be0:	f7f8 fd93 	bl	800170a <_close>
 8008be4:	1c43      	adds	r3, r0, #1
 8008be6:	d102      	bne.n	8008bee <_close_r+0x1a>
 8008be8:	682b      	ldr	r3, [r5, #0]
 8008bea:	b103      	cbz	r3, 8008bee <_close_r+0x1a>
 8008bec:	6023      	str	r3, [r4, #0]
 8008bee:	bd38      	pop	{r3, r4, r5, pc}
 8008bf0:	240004d4 	.word	0x240004d4

08008bf4 <_lseek_r>:
 8008bf4:	b538      	push	{r3, r4, r5, lr}
 8008bf6:	4d07      	ldr	r5, [pc, #28]	@ (8008c14 <_lseek_r+0x20>)
 8008bf8:	4604      	mov	r4, r0
 8008bfa:	4608      	mov	r0, r1
 8008bfc:	4611      	mov	r1, r2
 8008bfe:	2200      	movs	r2, #0
 8008c00:	602a      	str	r2, [r5, #0]
 8008c02:	461a      	mov	r2, r3
 8008c04:	f7f8 fda8 	bl	8001758 <_lseek>
 8008c08:	1c43      	adds	r3, r0, #1
 8008c0a:	d102      	bne.n	8008c12 <_lseek_r+0x1e>
 8008c0c:	682b      	ldr	r3, [r5, #0]
 8008c0e:	b103      	cbz	r3, 8008c12 <_lseek_r+0x1e>
 8008c10:	6023      	str	r3, [r4, #0]
 8008c12:	bd38      	pop	{r3, r4, r5, pc}
 8008c14:	240004d4 	.word	0x240004d4

08008c18 <_read_r>:
 8008c18:	b538      	push	{r3, r4, r5, lr}
 8008c1a:	4d07      	ldr	r5, [pc, #28]	@ (8008c38 <_read_r+0x20>)
 8008c1c:	4604      	mov	r4, r0
 8008c1e:	4608      	mov	r0, r1
 8008c20:	4611      	mov	r1, r2
 8008c22:	2200      	movs	r2, #0
 8008c24:	602a      	str	r2, [r5, #0]
 8008c26:	461a      	mov	r2, r3
 8008c28:	f7f8 fd36 	bl	8001698 <_read>
 8008c2c:	1c43      	adds	r3, r0, #1
 8008c2e:	d102      	bne.n	8008c36 <_read_r+0x1e>
 8008c30:	682b      	ldr	r3, [r5, #0]
 8008c32:	b103      	cbz	r3, 8008c36 <_read_r+0x1e>
 8008c34:	6023      	str	r3, [r4, #0]
 8008c36:	bd38      	pop	{r3, r4, r5, pc}
 8008c38:	240004d4 	.word	0x240004d4

08008c3c <_write_r>:
 8008c3c:	b538      	push	{r3, r4, r5, lr}
 8008c3e:	4d07      	ldr	r5, [pc, #28]	@ (8008c5c <_write_r+0x20>)
 8008c40:	4604      	mov	r4, r0
 8008c42:	4608      	mov	r0, r1
 8008c44:	4611      	mov	r1, r2
 8008c46:	2200      	movs	r2, #0
 8008c48:	602a      	str	r2, [r5, #0]
 8008c4a:	461a      	mov	r2, r3
 8008c4c:	f7f8 fd41 	bl	80016d2 <_write>
 8008c50:	1c43      	adds	r3, r0, #1
 8008c52:	d102      	bne.n	8008c5a <_write_r+0x1e>
 8008c54:	682b      	ldr	r3, [r5, #0]
 8008c56:	b103      	cbz	r3, 8008c5a <_write_r+0x1e>
 8008c58:	6023      	str	r3, [r4, #0]
 8008c5a:	bd38      	pop	{r3, r4, r5, pc}
 8008c5c:	240004d4 	.word	0x240004d4

08008c60 <__errno>:
 8008c60:	4b01      	ldr	r3, [pc, #4]	@ (8008c68 <__errno+0x8>)
 8008c62:	6818      	ldr	r0, [r3, #0]
 8008c64:	4770      	bx	lr
 8008c66:	bf00      	nop
 8008c68:	2400007c 	.word	0x2400007c

08008c6c <__libc_init_array>:
 8008c6c:	b570      	push	{r4, r5, r6, lr}
 8008c6e:	4d0d      	ldr	r5, [pc, #52]	@ (8008ca4 <__libc_init_array+0x38>)
 8008c70:	4c0d      	ldr	r4, [pc, #52]	@ (8008ca8 <__libc_init_array+0x3c>)
 8008c72:	1b64      	subs	r4, r4, r5
 8008c74:	10a4      	asrs	r4, r4, #2
 8008c76:	2600      	movs	r6, #0
 8008c78:	42a6      	cmp	r6, r4
 8008c7a:	d109      	bne.n	8008c90 <__libc_init_array+0x24>
 8008c7c:	4d0b      	ldr	r5, [pc, #44]	@ (8008cac <__libc_init_array+0x40>)
 8008c7e:	4c0c      	ldr	r4, [pc, #48]	@ (8008cb0 <__libc_init_array+0x44>)
 8008c80:	f000 fdc4 	bl	800980c <_init>
 8008c84:	1b64      	subs	r4, r4, r5
 8008c86:	10a4      	asrs	r4, r4, #2
 8008c88:	2600      	movs	r6, #0
 8008c8a:	42a6      	cmp	r6, r4
 8008c8c:	d105      	bne.n	8008c9a <__libc_init_array+0x2e>
 8008c8e:	bd70      	pop	{r4, r5, r6, pc}
 8008c90:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c94:	4798      	blx	r3
 8008c96:	3601      	adds	r6, #1
 8008c98:	e7ee      	b.n	8008c78 <__libc_init_array+0xc>
 8008c9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c9e:	4798      	blx	r3
 8008ca0:	3601      	adds	r6, #1
 8008ca2:	e7f2      	b.n	8008c8a <__libc_init_array+0x1e>
 8008ca4:	08009a18 	.word	0x08009a18
 8008ca8:	08009a18 	.word	0x08009a18
 8008cac:	08009a18 	.word	0x08009a18
 8008cb0:	08009a1c 	.word	0x08009a1c

08008cb4 <__retarget_lock_init_recursive>:
 8008cb4:	4770      	bx	lr

08008cb6 <__retarget_lock_acquire_recursive>:
 8008cb6:	4770      	bx	lr

08008cb8 <__retarget_lock_release_recursive>:
 8008cb8:	4770      	bx	lr

08008cba <memcpy>:
 8008cba:	440a      	add	r2, r1
 8008cbc:	4291      	cmp	r1, r2
 8008cbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cc2:	d100      	bne.n	8008cc6 <memcpy+0xc>
 8008cc4:	4770      	bx	lr
 8008cc6:	b510      	push	{r4, lr}
 8008cc8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ccc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008cd0:	4291      	cmp	r1, r2
 8008cd2:	d1f9      	bne.n	8008cc8 <memcpy+0xe>
 8008cd4:	bd10      	pop	{r4, pc}
	...

08008cd8 <_free_r>:
 8008cd8:	b538      	push	{r3, r4, r5, lr}
 8008cda:	4605      	mov	r5, r0
 8008cdc:	2900      	cmp	r1, #0
 8008cde:	d041      	beq.n	8008d64 <_free_r+0x8c>
 8008ce0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ce4:	1f0c      	subs	r4, r1, #4
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	bfb8      	it	lt
 8008cea:	18e4      	addlt	r4, r4, r3
 8008cec:	f000 f8e0 	bl	8008eb0 <__malloc_lock>
 8008cf0:	4a1d      	ldr	r2, [pc, #116]	@ (8008d68 <_free_r+0x90>)
 8008cf2:	6813      	ldr	r3, [r2, #0]
 8008cf4:	b933      	cbnz	r3, 8008d04 <_free_r+0x2c>
 8008cf6:	6063      	str	r3, [r4, #4]
 8008cf8:	6014      	str	r4, [r2, #0]
 8008cfa:	4628      	mov	r0, r5
 8008cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d00:	f000 b8dc 	b.w	8008ebc <__malloc_unlock>
 8008d04:	42a3      	cmp	r3, r4
 8008d06:	d908      	bls.n	8008d1a <_free_r+0x42>
 8008d08:	6820      	ldr	r0, [r4, #0]
 8008d0a:	1821      	adds	r1, r4, r0
 8008d0c:	428b      	cmp	r3, r1
 8008d0e:	bf01      	itttt	eq
 8008d10:	6819      	ldreq	r1, [r3, #0]
 8008d12:	685b      	ldreq	r3, [r3, #4]
 8008d14:	1809      	addeq	r1, r1, r0
 8008d16:	6021      	streq	r1, [r4, #0]
 8008d18:	e7ed      	b.n	8008cf6 <_free_r+0x1e>
 8008d1a:	461a      	mov	r2, r3
 8008d1c:	685b      	ldr	r3, [r3, #4]
 8008d1e:	b10b      	cbz	r3, 8008d24 <_free_r+0x4c>
 8008d20:	42a3      	cmp	r3, r4
 8008d22:	d9fa      	bls.n	8008d1a <_free_r+0x42>
 8008d24:	6811      	ldr	r1, [r2, #0]
 8008d26:	1850      	adds	r0, r2, r1
 8008d28:	42a0      	cmp	r0, r4
 8008d2a:	d10b      	bne.n	8008d44 <_free_r+0x6c>
 8008d2c:	6820      	ldr	r0, [r4, #0]
 8008d2e:	4401      	add	r1, r0
 8008d30:	1850      	adds	r0, r2, r1
 8008d32:	4283      	cmp	r3, r0
 8008d34:	6011      	str	r1, [r2, #0]
 8008d36:	d1e0      	bne.n	8008cfa <_free_r+0x22>
 8008d38:	6818      	ldr	r0, [r3, #0]
 8008d3a:	685b      	ldr	r3, [r3, #4]
 8008d3c:	6053      	str	r3, [r2, #4]
 8008d3e:	4408      	add	r0, r1
 8008d40:	6010      	str	r0, [r2, #0]
 8008d42:	e7da      	b.n	8008cfa <_free_r+0x22>
 8008d44:	d902      	bls.n	8008d4c <_free_r+0x74>
 8008d46:	230c      	movs	r3, #12
 8008d48:	602b      	str	r3, [r5, #0]
 8008d4a:	e7d6      	b.n	8008cfa <_free_r+0x22>
 8008d4c:	6820      	ldr	r0, [r4, #0]
 8008d4e:	1821      	adds	r1, r4, r0
 8008d50:	428b      	cmp	r3, r1
 8008d52:	bf04      	itt	eq
 8008d54:	6819      	ldreq	r1, [r3, #0]
 8008d56:	685b      	ldreq	r3, [r3, #4]
 8008d58:	6063      	str	r3, [r4, #4]
 8008d5a:	bf04      	itt	eq
 8008d5c:	1809      	addeq	r1, r1, r0
 8008d5e:	6021      	streq	r1, [r4, #0]
 8008d60:	6054      	str	r4, [r2, #4]
 8008d62:	e7ca      	b.n	8008cfa <_free_r+0x22>
 8008d64:	bd38      	pop	{r3, r4, r5, pc}
 8008d66:	bf00      	nop
 8008d68:	240004e0 	.word	0x240004e0

08008d6c <sbrk_aligned>:
 8008d6c:	b570      	push	{r4, r5, r6, lr}
 8008d6e:	4e0f      	ldr	r6, [pc, #60]	@ (8008dac <sbrk_aligned+0x40>)
 8008d70:	460c      	mov	r4, r1
 8008d72:	6831      	ldr	r1, [r6, #0]
 8008d74:	4605      	mov	r5, r0
 8008d76:	b911      	cbnz	r1, 8008d7e <sbrk_aligned+0x12>
 8008d78:	f000 fcb4 	bl	80096e4 <_sbrk_r>
 8008d7c:	6030      	str	r0, [r6, #0]
 8008d7e:	4621      	mov	r1, r4
 8008d80:	4628      	mov	r0, r5
 8008d82:	f000 fcaf 	bl	80096e4 <_sbrk_r>
 8008d86:	1c43      	adds	r3, r0, #1
 8008d88:	d103      	bne.n	8008d92 <sbrk_aligned+0x26>
 8008d8a:	f04f 34ff 	mov.w	r4, #4294967295
 8008d8e:	4620      	mov	r0, r4
 8008d90:	bd70      	pop	{r4, r5, r6, pc}
 8008d92:	1cc4      	adds	r4, r0, #3
 8008d94:	f024 0403 	bic.w	r4, r4, #3
 8008d98:	42a0      	cmp	r0, r4
 8008d9a:	d0f8      	beq.n	8008d8e <sbrk_aligned+0x22>
 8008d9c:	1a21      	subs	r1, r4, r0
 8008d9e:	4628      	mov	r0, r5
 8008da0:	f000 fca0 	bl	80096e4 <_sbrk_r>
 8008da4:	3001      	adds	r0, #1
 8008da6:	d1f2      	bne.n	8008d8e <sbrk_aligned+0x22>
 8008da8:	e7ef      	b.n	8008d8a <sbrk_aligned+0x1e>
 8008daa:	bf00      	nop
 8008dac:	240004dc 	.word	0x240004dc

08008db0 <_malloc_r>:
 8008db0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008db4:	1ccd      	adds	r5, r1, #3
 8008db6:	f025 0503 	bic.w	r5, r5, #3
 8008dba:	3508      	adds	r5, #8
 8008dbc:	2d0c      	cmp	r5, #12
 8008dbe:	bf38      	it	cc
 8008dc0:	250c      	movcc	r5, #12
 8008dc2:	2d00      	cmp	r5, #0
 8008dc4:	4606      	mov	r6, r0
 8008dc6:	db01      	blt.n	8008dcc <_malloc_r+0x1c>
 8008dc8:	42a9      	cmp	r1, r5
 8008dca:	d904      	bls.n	8008dd6 <_malloc_r+0x26>
 8008dcc:	230c      	movs	r3, #12
 8008dce:	6033      	str	r3, [r6, #0]
 8008dd0:	2000      	movs	r0, #0
 8008dd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008dd6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008eac <_malloc_r+0xfc>
 8008dda:	f000 f869 	bl	8008eb0 <__malloc_lock>
 8008dde:	f8d8 3000 	ldr.w	r3, [r8]
 8008de2:	461c      	mov	r4, r3
 8008de4:	bb44      	cbnz	r4, 8008e38 <_malloc_r+0x88>
 8008de6:	4629      	mov	r1, r5
 8008de8:	4630      	mov	r0, r6
 8008dea:	f7ff ffbf 	bl	8008d6c <sbrk_aligned>
 8008dee:	1c43      	adds	r3, r0, #1
 8008df0:	4604      	mov	r4, r0
 8008df2:	d158      	bne.n	8008ea6 <_malloc_r+0xf6>
 8008df4:	f8d8 4000 	ldr.w	r4, [r8]
 8008df8:	4627      	mov	r7, r4
 8008dfa:	2f00      	cmp	r7, #0
 8008dfc:	d143      	bne.n	8008e86 <_malloc_r+0xd6>
 8008dfe:	2c00      	cmp	r4, #0
 8008e00:	d04b      	beq.n	8008e9a <_malloc_r+0xea>
 8008e02:	6823      	ldr	r3, [r4, #0]
 8008e04:	4639      	mov	r1, r7
 8008e06:	4630      	mov	r0, r6
 8008e08:	eb04 0903 	add.w	r9, r4, r3
 8008e0c:	f000 fc6a 	bl	80096e4 <_sbrk_r>
 8008e10:	4581      	cmp	r9, r0
 8008e12:	d142      	bne.n	8008e9a <_malloc_r+0xea>
 8008e14:	6821      	ldr	r1, [r4, #0]
 8008e16:	1a6d      	subs	r5, r5, r1
 8008e18:	4629      	mov	r1, r5
 8008e1a:	4630      	mov	r0, r6
 8008e1c:	f7ff ffa6 	bl	8008d6c <sbrk_aligned>
 8008e20:	3001      	adds	r0, #1
 8008e22:	d03a      	beq.n	8008e9a <_malloc_r+0xea>
 8008e24:	6823      	ldr	r3, [r4, #0]
 8008e26:	442b      	add	r3, r5
 8008e28:	6023      	str	r3, [r4, #0]
 8008e2a:	f8d8 3000 	ldr.w	r3, [r8]
 8008e2e:	685a      	ldr	r2, [r3, #4]
 8008e30:	bb62      	cbnz	r2, 8008e8c <_malloc_r+0xdc>
 8008e32:	f8c8 7000 	str.w	r7, [r8]
 8008e36:	e00f      	b.n	8008e58 <_malloc_r+0xa8>
 8008e38:	6822      	ldr	r2, [r4, #0]
 8008e3a:	1b52      	subs	r2, r2, r5
 8008e3c:	d420      	bmi.n	8008e80 <_malloc_r+0xd0>
 8008e3e:	2a0b      	cmp	r2, #11
 8008e40:	d917      	bls.n	8008e72 <_malloc_r+0xc2>
 8008e42:	1961      	adds	r1, r4, r5
 8008e44:	42a3      	cmp	r3, r4
 8008e46:	6025      	str	r5, [r4, #0]
 8008e48:	bf18      	it	ne
 8008e4a:	6059      	strne	r1, [r3, #4]
 8008e4c:	6863      	ldr	r3, [r4, #4]
 8008e4e:	bf08      	it	eq
 8008e50:	f8c8 1000 	streq.w	r1, [r8]
 8008e54:	5162      	str	r2, [r4, r5]
 8008e56:	604b      	str	r3, [r1, #4]
 8008e58:	4630      	mov	r0, r6
 8008e5a:	f000 f82f 	bl	8008ebc <__malloc_unlock>
 8008e5e:	f104 000b 	add.w	r0, r4, #11
 8008e62:	1d23      	adds	r3, r4, #4
 8008e64:	f020 0007 	bic.w	r0, r0, #7
 8008e68:	1ac2      	subs	r2, r0, r3
 8008e6a:	bf1c      	itt	ne
 8008e6c:	1a1b      	subne	r3, r3, r0
 8008e6e:	50a3      	strne	r3, [r4, r2]
 8008e70:	e7af      	b.n	8008dd2 <_malloc_r+0x22>
 8008e72:	6862      	ldr	r2, [r4, #4]
 8008e74:	42a3      	cmp	r3, r4
 8008e76:	bf0c      	ite	eq
 8008e78:	f8c8 2000 	streq.w	r2, [r8]
 8008e7c:	605a      	strne	r2, [r3, #4]
 8008e7e:	e7eb      	b.n	8008e58 <_malloc_r+0xa8>
 8008e80:	4623      	mov	r3, r4
 8008e82:	6864      	ldr	r4, [r4, #4]
 8008e84:	e7ae      	b.n	8008de4 <_malloc_r+0x34>
 8008e86:	463c      	mov	r4, r7
 8008e88:	687f      	ldr	r7, [r7, #4]
 8008e8a:	e7b6      	b.n	8008dfa <_malloc_r+0x4a>
 8008e8c:	461a      	mov	r2, r3
 8008e8e:	685b      	ldr	r3, [r3, #4]
 8008e90:	42a3      	cmp	r3, r4
 8008e92:	d1fb      	bne.n	8008e8c <_malloc_r+0xdc>
 8008e94:	2300      	movs	r3, #0
 8008e96:	6053      	str	r3, [r2, #4]
 8008e98:	e7de      	b.n	8008e58 <_malloc_r+0xa8>
 8008e9a:	230c      	movs	r3, #12
 8008e9c:	6033      	str	r3, [r6, #0]
 8008e9e:	4630      	mov	r0, r6
 8008ea0:	f000 f80c 	bl	8008ebc <__malloc_unlock>
 8008ea4:	e794      	b.n	8008dd0 <_malloc_r+0x20>
 8008ea6:	6005      	str	r5, [r0, #0]
 8008ea8:	e7d6      	b.n	8008e58 <_malloc_r+0xa8>
 8008eaa:	bf00      	nop
 8008eac:	240004e0 	.word	0x240004e0

08008eb0 <__malloc_lock>:
 8008eb0:	4801      	ldr	r0, [pc, #4]	@ (8008eb8 <__malloc_lock+0x8>)
 8008eb2:	f7ff bf00 	b.w	8008cb6 <__retarget_lock_acquire_recursive>
 8008eb6:	bf00      	nop
 8008eb8:	240004d8 	.word	0x240004d8

08008ebc <__malloc_unlock>:
 8008ebc:	4801      	ldr	r0, [pc, #4]	@ (8008ec4 <__malloc_unlock+0x8>)
 8008ebe:	f7ff befb 	b.w	8008cb8 <__retarget_lock_release_recursive>
 8008ec2:	bf00      	nop
 8008ec4:	240004d8 	.word	0x240004d8

08008ec8 <__sfputc_r>:
 8008ec8:	6893      	ldr	r3, [r2, #8]
 8008eca:	3b01      	subs	r3, #1
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	b410      	push	{r4}
 8008ed0:	6093      	str	r3, [r2, #8]
 8008ed2:	da08      	bge.n	8008ee6 <__sfputc_r+0x1e>
 8008ed4:	6994      	ldr	r4, [r2, #24]
 8008ed6:	42a3      	cmp	r3, r4
 8008ed8:	db01      	blt.n	8008ede <__sfputc_r+0x16>
 8008eda:	290a      	cmp	r1, #10
 8008edc:	d103      	bne.n	8008ee6 <__sfputc_r+0x1e>
 8008ede:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ee2:	f000 bb6b 	b.w	80095bc <__swbuf_r>
 8008ee6:	6813      	ldr	r3, [r2, #0]
 8008ee8:	1c58      	adds	r0, r3, #1
 8008eea:	6010      	str	r0, [r2, #0]
 8008eec:	7019      	strb	r1, [r3, #0]
 8008eee:	4608      	mov	r0, r1
 8008ef0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ef4:	4770      	bx	lr

08008ef6 <__sfputs_r>:
 8008ef6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ef8:	4606      	mov	r6, r0
 8008efa:	460f      	mov	r7, r1
 8008efc:	4614      	mov	r4, r2
 8008efe:	18d5      	adds	r5, r2, r3
 8008f00:	42ac      	cmp	r4, r5
 8008f02:	d101      	bne.n	8008f08 <__sfputs_r+0x12>
 8008f04:	2000      	movs	r0, #0
 8008f06:	e007      	b.n	8008f18 <__sfputs_r+0x22>
 8008f08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f0c:	463a      	mov	r2, r7
 8008f0e:	4630      	mov	r0, r6
 8008f10:	f7ff ffda 	bl	8008ec8 <__sfputc_r>
 8008f14:	1c43      	adds	r3, r0, #1
 8008f16:	d1f3      	bne.n	8008f00 <__sfputs_r+0xa>
 8008f18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008f1c <_vfiprintf_r>:
 8008f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f20:	460d      	mov	r5, r1
 8008f22:	b09d      	sub	sp, #116	@ 0x74
 8008f24:	4614      	mov	r4, r2
 8008f26:	4698      	mov	r8, r3
 8008f28:	4606      	mov	r6, r0
 8008f2a:	b118      	cbz	r0, 8008f34 <_vfiprintf_r+0x18>
 8008f2c:	6a03      	ldr	r3, [r0, #32]
 8008f2e:	b90b      	cbnz	r3, 8008f34 <_vfiprintf_r+0x18>
 8008f30:	f7ff fdbc 	bl	8008aac <__sinit>
 8008f34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f36:	07d9      	lsls	r1, r3, #31
 8008f38:	d405      	bmi.n	8008f46 <_vfiprintf_r+0x2a>
 8008f3a:	89ab      	ldrh	r3, [r5, #12]
 8008f3c:	059a      	lsls	r2, r3, #22
 8008f3e:	d402      	bmi.n	8008f46 <_vfiprintf_r+0x2a>
 8008f40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f42:	f7ff feb8 	bl	8008cb6 <__retarget_lock_acquire_recursive>
 8008f46:	89ab      	ldrh	r3, [r5, #12]
 8008f48:	071b      	lsls	r3, r3, #28
 8008f4a:	d501      	bpl.n	8008f50 <_vfiprintf_r+0x34>
 8008f4c:	692b      	ldr	r3, [r5, #16]
 8008f4e:	b99b      	cbnz	r3, 8008f78 <_vfiprintf_r+0x5c>
 8008f50:	4629      	mov	r1, r5
 8008f52:	4630      	mov	r0, r6
 8008f54:	f000 fb70 	bl	8009638 <__swsetup_r>
 8008f58:	b170      	cbz	r0, 8008f78 <_vfiprintf_r+0x5c>
 8008f5a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f5c:	07dc      	lsls	r4, r3, #31
 8008f5e:	d504      	bpl.n	8008f6a <_vfiprintf_r+0x4e>
 8008f60:	f04f 30ff 	mov.w	r0, #4294967295
 8008f64:	b01d      	add	sp, #116	@ 0x74
 8008f66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f6a:	89ab      	ldrh	r3, [r5, #12]
 8008f6c:	0598      	lsls	r0, r3, #22
 8008f6e:	d4f7      	bmi.n	8008f60 <_vfiprintf_r+0x44>
 8008f70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f72:	f7ff fea1 	bl	8008cb8 <__retarget_lock_release_recursive>
 8008f76:	e7f3      	b.n	8008f60 <_vfiprintf_r+0x44>
 8008f78:	2300      	movs	r3, #0
 8008f7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f7c:	2320      	movs	r3, #32
 8008f7e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008f82:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f86:	2330      	movs	r3, #48	@ 0x30
 8008f88:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009138 <_vfiprintf_r+0x21c>
 8008f8c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008f90:	f04f 0901 	mov.w	r9, #1
 8008f94:	4623      	mov	r3, r4
 8008f96:	469a      	mov	sl, r3
 8008f98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f9c:	b10a      	cbz	r2, 8008fa2 <_vfiprintf_r+0x86>
 8008f9e:	2a25      	cmp	r2, #37	@ 0x25
 8008fa0:	d1f9      	bne.n	8008f96 <_vfiprintf_r+0x7a>
 8008fa2:	ebba 0b04 	subs.w	fp, sl, r4
 8008fa6:	d00b      	beq.n	8008fc0 <_vfiprintf_r+0xa4>
 8008fa8:	465b      	mov	r3, fp
 8008faa:	4622      	mov	r2, r4
 8008fac:	4629      	mov	r1, r5
 8008fae:	4630      	mov	r0, r6
 8008fb0:	f7ff ffa1 	bl	8008ef6 <__sfputs_r>
 8008fb4:	3001      	adds	r0, #1
 8008fb6:	f000 80a7 	beq.w	8009108 <_vfiprintf_r+0x1ec>
 8008fba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008fbc:	445a      	add	r2, fp
 8008fbe:	9209      	str	r2, [sp, #36]	@ 0x24
 8008fc0:	f89a 3000 	ldrb.w	r3, [sl]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	f000 809f 	beq.w	8009108 <_vfiprintf_r+0x1ec>
 8008fca:	2300      	movs	r3, #0
 8008fcc:	f04f 32ff 	mov.w	r2, #4294967295
 8008fd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008fd4:	f10a 0a01 	add.w	sl, sl, #1
 8008fd8:	9304      	str	r3, [sp, #16]
 8008fda:	9307      	str	r3, [sp, #28]
 8008fdc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008fe0:	931a      	str	r3, [sp, #104]	@ 0x68
 8008fe2:	4654      	mov	r4, sl
 8008fe4:	2205      	movs	r2, #5
 8008fe6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fea:	4853      	ldr	r0, [pc, #332]	@ (8009138 <_vfiprintf_r+0x21c>)
 8008fec:	f7f7 f978 	bl	80002e0 <memchr>
 8008ff0:	9a04      	ldr	r2, [sp, #16]
 8008ff2:	b9d8      	cbnz	r0, 800902c <_vfiprintf_r+0x110>
 8008ff4:	06d1      	lsls	r1, r2, #27
 8008ff6:	bf44      	itt	mi
 8008ff8:	2320      	movmi	r3, #32
 8008ffa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ffe:	0713      	lsls	r3, r2, #28
 8009000:	bf44      	itt	mi
 8009002:	232b      	movmi	r3, #43	@ 0x2b
 8009004:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009008:	f89a 3000 	ldrb.w	r3, [sl]
 800900c:	2b2a      	cmp	r3, #42	@ 0x2a
 800900e:	d015      	beq.n	800903c <_vfiprintf_r+0x120>
 8009010:	9a07      	ldr	r2, [sp, #28]
 8009012:	4654      	mov	r4, sl
 8009014:	2000      	movs	r0, #0
 8009016:	f04f 0c0a 	mov.w	ip, #10
 800901a:	4621      	mov	r1, r4
 800901c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009020:	3b30      	subs	r3, #48	@ 0x30
 8009022:	2b09      	cmp	r3, #9
 8009024:	d94b      	bls.n	80090be <_vfiprintf_r+0x1a2>
 8009026:	b1b0      	cbz	r0, 8009056 <_vfiprintf_r+0x13a>
 8009028:	9207      	str	r2, [sp, #28]
 800902a:	e014      	b.n	8009056 <_vfiprintf_r+0x13a>
 800902c:	eba0 0308 	sub.w	r3, r0, r8
 8009030:	fa09 f303 	lsl.w	r3, r9, r3
 8009034:	4313      	orrs	r3, r2
 8009036:	9304      	str	r3, [sp, #16]
 8009038:	46a2      	mov	sl, r4
 800903a:	e7d2      	b.n	8008fe2 <_vfiprintf_r+0xc6>
 800903c:	9b03      	ldr	r3, [sp, #12]
 800903e:	1d19      	adds	r1, r3, #4
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	9103      	str	r1, [sp, #12]
 8009044:	2b00      	cmp	r3, #0
 8009046:	bfbb      	ittet	lt
 8009048:	425b      	neglt	r3, r3
 800904a:	f042 0202 	orrlt.w	r2, r2, #2
 800904e:	9307      	strge	r3, [sp, #28]
 8009050:	9307      	strlt	r3, [sp, #28]
 8009052:	bfb8      	it	lt
 8009054:	9204      	strlt	r2, [sp, #16]
 8009056:	7823      	ldrb	r3, [r4, #0]
 8009058:	2b2e      	cmp	r3, #46	@ 0x2e
 800905a:	d10a      	bne.n	8009072 <_vfiprintf_r+0x156>
 800905c:	7863      	ldrb	r3, [r4, #1]
 800905e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009060:	d132      	bne.n	80090c8 <_vfiprintf_r+0x1ac>
 8009062:	9b03      	ldr	r3, [sp, #12]
 8009064:	1d1a      	adds	r2, r3, #4
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	9203      	str	r2, [sp, #12]
 800906a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800906e:	3402      	adds	r4, #2
 8009070:	9305      	str	r3, [sp, #20]
 8009072:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009148 <_vfiprintf_r+0x22c>
 8009076:	7821      	ldrb	r1, [r4, #0]
 8009078:	2203      	movs	r2, #3
 800907a:	4650      	mov	r0, sl
 800907c:	f7f7 f930 	bl	80002e0 <memchr>
 8009080:	b138      	cbz	r0, 8009092 <_vfiprintf_r+0x176>
 8009082:	9b04      	ldr	r3, [sp, #16]
 8009084:	eba0 000a 	sub.w	r0, r0, sl
 8009088:	2240      	movs	r2, #64	@ 0x40
 800908a:	4082      	lsls	r2, r0
 800908c:	4313      	orrs	r3, r2
 800908e:	3401      	adds	r4, #1
 8009090:	9304      	str	r3, [sp, #16]
 8009092:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009096:	4829      	ldr	r0, [pc, #164]	@ (800913c <_vfiprintf_r+0x220>)
 8009098:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800909c:	2206      	movs	r2, #6
 800909e:	f7f7 f91f 	bl	80002e0 <memchr>
 80090a2:	2800      	cmp	r0, #0
 80090a4:	d03f      	beq.n	8009126 <_vfiprintf_r+0x20a>
 80090a6:	4b26      	ldr	r3, [pc, #152]	@ (8009140 <_vfiprintf_r+0x224>)
 80090a8:	bb1b      	cbnz	r3, 80090f2 <_vfiprintf_r+0x1d6>
 80090aa:	9b03      	ldr	r3, [sp, #12]
 80090ac:	3307      	adds	r3, #7
 80090ae:	f023 0307 	bic.w	r3, r3, #7
 80090b2:	3308      	adds	r3, #8
 80090b4:	9303      	str	r3, [sp, #12]
 80090b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090b8:	443b      	add	r3, r7
 80090ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80090bc:	e76a      	b.n	8008f94 <_vfiprintf_r+0x78>
 80090be:	fb0c 3202 	mla	r2, ip, r2, r3
 80090c2:	460c      	mov	r4, r1
 80090c4:	2001      	movs	r0, #1
 80090c6:	e7a8      	b.n	800901a <_vfiprintf_r+0xfe>
 80090c8:	2300      	movs	r3, #0
 80090ca:	3401      	adds	r4, #1
 80090cc:	9305      	str	r3, [sp, #20]
 80090ce:	4619      	mov	r1, r3
 80090d0:	f04f 0c0a 	mov.w	ip, #10
 80090d4:	4620      	mov	r0, r4
 80090d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090da:	3a30      	subs	r2, #48	@ 0x30
 80090dc:	2a09      	cmp	r2, #9
 80090de:	d903      	bls.n	80090e8 <_vfiprintf_r+0x1cc>
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d0c6      	beq.n	8009072 <_vfiprintf_r+0x156>
 80090e4:	9105      	str	r1, [sp, #20]
 80090e6:	e7c4      	b.n	8009072 <_vfiprintf_r+0x156>
 80090e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80090ec:	4604      	mov	r4, r0
 80090ee:	2301      	movs	r3, #1
 80090f0:	e7f0      	b.n	80090d4 <_vfiprintf_r+0x1b8>
 80090f2:	ab03      	add	r3, sp, #12
 80090f4:	9300      	str	r3, [sp, #0]
 80090f6:	462a      	mov	r2, r5
 80090f8:	4b12      	ldr	r3, [pc, #72]	@ (8009144 <_vfiprintf_r+0x228>)
 80090fa:	a904      	add	r1, sp, #16
 80090fc:	4630      	mov	r0, r6
 80090fe:	f3af 8000 	nop.w
 8009102:	4607      	mov	r7, r0
 8009104:	1c78      	adds	r0, r7, #1
 8009106:	d1d6      	bne.n	80090b6 <_vfiprintf_r+0x19a>
 8009108:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800910a:	07d9      	lsls	r1, r3, #31
 800910c:	d405      	bmi.n	800911a <_vfiprintf_r+0x1fe>
 800910e:	89ab      	ldrh	r3, [r5, #12]
 8009110:	059a      	lsls	r2, r3, #22
 8009112:	d402      	bmi.n	800911a <_vfiprintf_r+0x1fe>
 8009114:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009116:	f7ff fdcf 	bl	8008cb8 <__retarget_lock_release_recursive>
 800911a:	89ab      	ldrh	r3, [r5, #12]
 800911c:	065b      	lsls	r3, r3, #25
 800911e:	f53f af1f 	bmi.w	8008f60 <_vfiprintf_r+0x44>
 8009122:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009124:	e71e      	b.n	8008f64 <_vfiprintf_r+0x48>
 8009126:	ab03      	add	r3, sp, #12
 8009128:	9300      	str	r3, [sp, #0]
 800912a:	462a      	mov	r2, r5
 800912c:	4b05      	ldr	r3, [pc, #20]	@ (8009144 <_vfiprintf_r+0x228>)
 800912e:	a904      	add	r1, sp, #16
 8009130:	4630      	mov	r0, r6
 8009132:	f000 f879 	bl	8009228 <_printf_i>
 8009136:	e7e4      	b.n	8009102 <_vfiprintf_r+0x1e6>
 8009138:	080099dc 	.word	0x080099dc
 800913c:	080099e6 	.word	0x080099e6
 8009140:	00000000 	.word	0x00000000
 8009144:	08008ef7 	.word	0x08008ef7
 8009148:	080099e2 	.word	0x080099e2

0800914c <_printf_common>:
 800914c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009150:	4616      	mov	r6, r2
 8009152:	4698      	mov	r8, r3
 8009154:	688a      	ldr	r2, [r1, #8]
 8009156:	690b      	ldr	r3, [r1, #16]
 8009158:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800915c:	4293      	cmp	r3, r2
 800915e:	bfb8      	it	lt
 8009160:	4613      	movlt	r3, r2
 8009162:	6033      	str	r3, [r6, #0]
 8009164:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009168:	4607      	mov	r7, r0
 800916a:	460c      	mov	r4, r1
 800916c:	b10a      	cbz	r2, 8009172 <_printf_common+0x26>
 800916e:	3301      	adds	r3, #1
 8009170:	6033      	str	r3, [r6, #0]
 8009172:	6823      	ldr	r3, [r4, #0]
 8009174:	0699      	lsls	r1, r3, #26
 8009176:	bf42      	ittt	mi
 8009178:	6833      	ldrmi	r3, [r6, #0]
 800917a:	3302      	addmi	r3, #2
 800917c:	6033      	strmi	r3, [r6, #0]
 800917e:	6825      	ldr	r5, [r4, #0]
 8009180:	f015 0506 	ands.w	r5, r5, #6
 8009184:	d106      	bne.n	8009194 <_printf_common+0x48>
 8009186:	f104 0a19 	add.w	sl, r4, #25
 800918a:	68e3      	ldr	r3, [r4, #12]
 800918c:	6832      	ldr	r2, [r6, #0]
 800918e:	1a9b      	subs	r3, r3, r2
 8009190:	42ab      	cmp	r3, r5
 8009192:	dc26      	bgt.n	80091e2 <_printf_common+0x96>
 8009194:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009198:	6822      	ldr	r2, [r4, #0]
 800919a:	3b00      	subs	r3, #0
 800919c:	bf18      	it	ne
 800919e:	2301      	movne	r3, #1
 80091a0:	0692      	lsls	r2, r2, #26
 80091a2:	d42b      	bmi.n	80091fc <_printf_common+0xb0>
 80091a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80091a8:	4641      	mov	r1, r8
 80091aa:	4638      	mov	r0, r7
 80091ac:	47c8      	blx	r9
 80091ae:	3001      	adds	r0, #1
 80091b0:	d01e      	beq.n	80091f0 <_printf_common+0xa4>
 80091b2:	6823      	ldr	r3, [r4, #0]
 80091b4:	6922      	ldr	r2, [r4, #16]
 80091b6:	f003 0306 	and.w	r3, r3, #6
 80091ba:	2b04      	cmp	r3, #4
 80091bc:	bf02      	ittt	eq
 80091be:	68e5      	ldreq	r5, [r4, #12]
 80091c0:	6833      	ldreq	r3, [r6, #0]
 80091c2:	1aed      	subeq	r5, r5, r3
 80091c4:	68a3      	ldr	r3, [r4, #8]
 80091c6:	bf0c      	ite	eq
 80091c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80091cc:	2500      	movne	r5, #0
 80091ce:	4293      	cmp	r3, r2
 80091d0:	bfc4      	itt	gt
 80091d2:	1a9b      	subgt	r3, r3, r2
 80091d4:	18ed      	addgt	r5, r5, r3
 80091d6:	2600      	movs	r6, #0
 80091d8:	341a      	adds	r4, #26
 80091da:	42b5      	cmp	r5, r6
 80091dc:	d11a      	bne.n	8009214 <_printf_common+0xc8>
 80091de:	2000      	movs	r0, #0
 80091e0:	e008      	b.n	80091f4 <_printf_common+0xa8>
 80091e2:	2301      	movs	r3, #1
 80091e4:	4652      	mov	r2, sl
 80091e6:	4641      	mov	r1, r8
 80091e8:	4638      	mov	r0, r7
 80091ea:	47c8      	blx	r9
 80091ec:	3001      	adds	r0, #1
 80091ee:	d103      	bne.n	80091f8 <_printf_common+0xac>
 80091f0:	f04f 30ff 	mov.w	r0, #4294967295
 80091f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091f8:	3501      	adds	r5, #1
 80091fa:	e7c6      	b.n	800918a <_printf_common+0x3e>
 80091fc:	18e1      	adds	r1, r4, r3
 80091fe:	1c5a      	adds	r2, r3, #1
 8009200:	2030      	movs	r0, #48	@ 0x30
 8009202:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009206:	4422      	add	r2, r4
 8009208:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800920c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009210:	3302      	adds	r3, #2
 8009212:	e7c7      	b.n	80091a4 <_printf_common+0x58>
 8009214:	2301      	movs	r3, #1
 8009216:	4622      	mov	r2, r4
 8009218:	4641      	mov	r1, r8
 800921a:	4638      	mov	r0, r7
 800921c:	47c8      	blx	r9
 800921e:	3001      	adds	r0, #1
 8009220:	d0e6      	beq.n	80091f0 <_printf_common+0xa4>
 8009222:	3601      	adds	r6, #1
 8009224:	e7d9      	b.n	80091da <_printf_common+0x8e>
	...

08009228 <_printf_i>:
 8009228:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800922c:	7e0f      	ldrb	r7, [r1, #24]
 800922e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009230:	2f78      	cmp	r7, #120	@ 0x78
 8009232:	4691      	mov	r9, r2
 8009234:	4680      	mov	r8, r0
 8009236:	460c      	mov	r4, r1
 8009238:	469a      	mov	sl, r3
 800923a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800923e:	d807      	bhi.n	8009250 <_printf_i+0x28>
 8009240:	2f62      	cmp	r7, #98	@ 0x62
 8009242:	d80a      	bhi.n	800925a <_printf_i+0x32>
 8009244:	2f00      	cmp	r7, #0
 8009246:	f000 80d1 	beq.w	80093ec <_printf_i+0x1c4>
 800924a:	2f58      	cmp	r7, #88	@ 0x58
 800924c:	f000 80b8 	beq.w	80093c0 <_printf_i+0x198>
 8009250:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009254:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009258:	e03a      	b.n	80092d0 <_printf_i+0xa8>
 800925a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800925e:	2b15      	cmp	r3, #21
 8009260:	d8f6      	bhi.n	8009250 <_printf_i+0x28>
 8009262:	a101      	add	r1, pc, #4	@ (adr r1, 8009268 <_printf_i+0x40>)
 8009264:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009268:	080092c1 	.word	0x080092c1
 800926c:	080092d5 	.word	0x080092d5
 8009270:	08009251 	.word	0x08009251
 8009274:	08009251 	.word	0x08009251
 8009278:	08009251 	.word	0x08009251
 800927c:	08009251 	.word	0x08009251
 8009280:	080092d5 	.word	0x080092d5
 8009284:	08009251 	.word	0x08009251
 8009288:	08009251 	.word	0x08009251
 800928c:	08009251 	.word	0x08009251
 8009290:	08009251 	.word	0x08009251
 8009294:	080093d3 	.word	0x080093d3
 8009298:	080092ff 	.word	0x080092ff
 800929c:	0800938d 	.word	0x0800938d
 80092a0:	08009251 	.word	0x08009251
 80092a4:	08009251 	.word	0x08009251
 80092a8:	080093f5 	.word	0x080093f5
 80092ac:	08009251 	.word	0x08009251
 80092b0:	080092ff 	.word	0x080092ff
 80092b4:	08009251 	.word	0x08009251
 80092b8:	08009251 	.word	0x08009251
 80092bc:	08009395 	.word	0x08009395
 80092c0:	6833      	ldr	r3, [r6, #0]
 80092c2:	1d1a      	adds	r2, r3, #4
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	6032      	str	r2, [r6, #0]
 80092c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80092cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80092d0:	2301      	movs	r3, #1
 80092d2:	e09c      	b.n	800940e <_printf_i+0x1e6>
 80092d4:	6833      	ldr	r3, [r6, #0]
 80092d6:	6820      	ldr	r0, [r4, #0]
 80092d8:	1d19      	adds	r1, r3, #4
 80092da:	6031      	str	r1, [r6, #0]
 80092dc:	0606      	lsls	r6, r0, #24
 80092de:	d501      	bpl.n	80092e4 <_printf_i+0xbc>
 80092e0:	681d      	ldr	r5, [r3, #0]
 80092e2:	e003      	b.n	80092ec <_printf_i+0xc4>
 80092e4:	0645      	lsls	r5, r0, #25
 80092e6:	d5fb      	bpl.n	80092e0 <_printf_i+0xb8>
 80092e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80092ec:	2d00      	cmp	r5, #0
 80092ee:	da03      	bge.n	80092f8 <_printf_i+0xd0>
 80092f0:	232d      	movs	r3, #45	@ 0x2d
 80092f2:	426d      	negs	r5, r5
 80092f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80092f8:	4858      	ldr	r0, [pc, #352]	@ (800945c <_printf_i+0x234>)
 80092fa:	230a      	movs	r3, #10
 80092fc:	e011      	b.n	8009322 <_printf_i+0xfa>
 80092fe:	6821      	ldr	r1, [r4, #0]
 8009300:	6833      	ldr	r3, [r6, #0]
 8009302:	0608      	lsls	r0, r1, #24
 8009304:	f853 5b04 	ldr.w	r5, [r3], #4
 8009308:	d402      	bmi.n	8009310 <_printf_i+0xe8>
 800930a:	0649      	lsls	r1, r1, #25
 800930c:	bf48      	it	mi
 800930e:	b2ad      	uxthmi	r5, r5
 8009310:	2f6f      	cmp	r7, #111	@ 0x6f
 8009312:	4852      	ldr	r0, [pc, #328]	@ (800945c <_printf_i+0x234>)
 8009314:	6033      	str	r3, [r6, #0]
 8009316:	bf14      	ite	ne
 8009318:	230a      	movne	r3, #10
 800931a:	2308      	moveq	r3, #8
 800931c:	2100      	movs	r1, #0
 800931e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009322:	6866      	ldr	r6, [r4, #4]
 8009324:	60a6      	str	r6, [r4, #8]
 8009326:	2e00      	cmp	r6, #0
 8009328:	db05      	blt.n	8009336 <_printf_i+0x10e>
 800932a:	6821      	ldr	r1, [r4, #0]
 800932c:	432e      	orrs	r6, r5
 800932e:	f021 0104 	bic.w	r1, r1, #4
 8009332:	6021      	str	r1, [r4, #0]
 8009334:	d04b      	beq.n	80093ce <_printf_i+0x1a6>
 8009336:	4616      	mov	r6, r2
 8009338:	fbb5 f1f3 	udiv	r1, r5, r3
 800933c:	fb03 5711 	mls	r7, r3, r1, r5
 8009340:	5dc7      	ldrb	r7, [r0, r7]
 8009342:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009346:	462f      	mov	r7, r5
 8009348:	42bb      	cmp	r3, r7
 800934a:	460d      	mov	r5, r1
 800934c:	d9f4      	bls.n	8009338 <_printf_i+0x110>
 800934e:	2b08      	cmp	r3, #8
 8009350:	d10b      	bne.n	800936a <_printf_i+0x142>
 8009352:	6823      	ldr	r3, [r4, #0]
 8009354:	07df      	lsls	r7, r3, #31
 8009356:	d508      	bpl.n	800936a <_printf_i+0x142>
 8009358:	6923      	ldr	r3, [r4, #16]
 800935a:	6861      	ldr	r1, [r4, #4]
 800935c:	4299      	cmp	r1, r3
 800935e:	bfde      	ittt	le
 8009360:	2330      	movle	r3, #48	@ 0x30
 8009362:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009366:	f106 36ff 	addle.w	r6, r6, #4294967295
 800936a:	1b92      	subs	r2, r2, r6
 800936c:	6122      	str	r2, [r4, #16]
 800936e:	f8cd a000 	str.w	sl, [sp]
 8009372:	464b      	mov	r3, r9
 8009374:	aa03      	add	r2, sp, #12
 8009376:	4621      	mov	r1, r4
 8009378:	4640      	mov	r0, r8
 800937a:	f7ff fee7 	bl	800914c <_printf_common>
 800937e:	3001      	adds	r0, #1
 8009380:	d14a      	bne.n	8009418 <_printf_i+0x1f0>
 8009382:	f04f 30ff 	mov.w	r0, #4294967295
 8009386:	b004      	add	sp, #16
 8009388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800938c:	6823      	ldr	r3, [r4, #0]
 800938e:	f043 0320 	orr.w	r3, r3, #32
 8009392:	6023      	str	r3, [r4, #0]
 8009394:	4832      	ldr	r0, [pc, #200]	@ (8009460 <_printf_i+0x238>)
 8009396:	2778      	movs	r7, #120	@ 0x78
 8009398:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800939c:	6823      	ldr	r3, [r4, #0]
 800939e:	6831      	ldr	r1, [r6, #0]
 80093a0:	061f      	lsls	r7, r3, #24
 80093a2:	f851 5b04 	ldr.w	r5, [r1], #4
 80093a6:	d402      	bmi.n	80093ae <_printf_i+0x186>
 80093a8:	065f      	lsls	r7, r3, #25
 80093aa:	bf48      	it	mi
 80093ac:	b2ad      	uxthmi	r5, r5
 80093ae:	6031      	str	r1, [r6, #0]
 80093b0:	07d9      	lsls	r1, r3, #31
 80093b2:	bf44      	itt	mi
 80093b4:	f043 0320 	orrmi.w	r3, r3, #32
 80093b8:	6023      	strmi	r3, [r4, #0]
 80093ba:	b11d      	cbz	r5, 80093c4 <_printf_i+0x19c>
 80093bc:	2310      	movs	r3, #16
 80093be:	e7ad      	b.n	800931c <_printf_i+0xf4>
 80093c0:	4826      	ldr	r0, [pc, #152]	@ (800945c <_printf_i+0x234>)
 80093c2:	e7e9      	b.n	8009398 <_printf_i+0x170>
 80093c4:	6823      	ldr	r3, [r4, #0]
 80093c6:	f023 0320 	bic.w	r3, r3, #32
 80093ca:	6023      	str	r3, [r4, #0]
 80093cc:	e7f6      	b.n	80093bc <_printf_i+0x194>
 80093ce:	4616      	mov	r6, r2
 80093d0:	e7bd      	b.n	800934e <_printf_i+0x126>
 80093d2:	6833      	ldr	r3, [r6, #0]
 80093d4:	6825      	ldr	r5, [r4, #0]
 80093d6:	6961      	ldr	r1, [r4, #20]
 80093d8:	1d18      	adds	r0, r3, #4
 80093da:	6030      	str	r0, [r6, #0]
 80093dc:	062e      	lsls	r6, r5, #24
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	d501      	bpl.n	80093e6 <_printf_i+0x1be>
 80093e2:	6019      	str	r1, [r3, #0]
 80093e4:	e002      	b.n	80093ec <_printf_i+0x1c4>
 80093e6:	0668      	lsls	r0, r5, #25
 80093e8:	d5fb      	bpl.n	80093e2 <_printf_i+0x1ba>
 80093ea:	8019      	strh	r1, [r3, #0]
 80093ec:	2300      	movs	r3, #0
 80093ee:	6123      	str	r3, [r4, #16]
 80093f0:	4616      	mov	r6, r2
 80093f2:	e7bc      	b.n	800936e <_printf_i+0x146>
 80093f4:	6833      	ldr	r3, [r6, #0]
 80093f6:	1d1a      	adds	r2, r3, #4
 80093f8:	6032      	str	r2, [r6, #0]
 80093fa:	681e      	ldr	r6, [r3, #0]
 80093fc:	6862      	ldr	r2, [r4, #4]
 80093fe:	2100      	movs	r1, #0
 8009400:	4630      	mov	r0, r6
 8009402:	f7f6 ff6d 	bl	80002e0 <memchr>
 8009406:	b108      	cbz	r0, 800940c <_printf_i+0x1e4>
 8009408:	1b80      	subs	r0, r0, r6
 800940a:	6060      	str	r0, [r4, #4]
 800940c:	6863      	ldr	r3, [r4, #4]
 800940e:	6123      	str	r3, [r4, #16]
 8009410:	2300      	movs	r3, #0
 8009412:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009416:	e7aa      	b.n	800936e <_printf_i+0x146>
 8009418:	6923      	ldr	r3, [r4, #16]
 800941a:	4632      	mov	r2, r6
 800941c:	4649      	mov	r1, r9
 800941e:	4640      	mov	r0, r8
 8009420:	47d0      	blx	sl
 8009422:	3001      	adds	r0, #1
 8009424:	d0ad      	beq.n	8009382 <_printf_i+0x15a>
 8009426:	6823      	ldr	r3, [r4, #0]
 8009428:	079b      	lsls	r3, r3, #30
 800942a:	d413      	bmi.n	8009454 <_printf_i+0x22c>
 800942c:	68e0      	ldr	r0, [r4, #12]
 800942e:	9b03      	ldr	r3, [sp, #12]
 8009430:	4298      	cmp	r0, r3
 8009432:	bfb8      	it	lt
 8009434:	4618      	movlt	r0, r3
 8009436:	e7a6      	b.n	8009386 <_printf_i+0x15e>
 8009438:	2301      	movs	r3, #1
 800943a:	4632      	mov	r2, r6
 800943c:	4649      	mov	r1, r9
 800943e:	4640      	mov	r0, r8
 8009440:	47d0      	blx	sl
 8009442:	3001      	adds	r0, #1
 8009444:	d09d      	beq.n	8009382 <_printf_i+0x15a>
 8009446:	3501      	adds	r5, #1
 8009448:	68e3      	ldr	r3, [r4, #12]
 800944a:	9903      	ldr	r1, [sp, #12]
 800944c:	1a5b      	subs	r3, r3, r1
 800944e:	42ab      	cmp	r3, r5
 8009450:	dcf2      	bgt.n	8009438 <_printf_i+0x210>
 8009452:	e7eb      	b.n	800942c <_printf_i+0x204>
 8009454:	2500      	movs	r5, #0
 8009456:	f104 0619 	add.w	r6, r4, #25
 800945a:	e7f5      	b.n	8009448 <_printf_i+0x220>
 800945c:	080099ed 	.word	0x080099ed
 8009460:	080099fe 	.word	0x080099fe

08009464 <__sflush_r>:
 8009464:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800946c:	0716      	lsls	r6, r2, #28
 800946e:	4605      	mov	r5, r0
 8009470:	460c      	mov	r4, r1
 8009472:	d454      	bmi.n	800951e <__sflush_r+0xba>
 8009474:	684b      	ldr	r3, [r1, #4]
 8009476:	2b00      	cmp	r3, #0
 8009478:	dc02      	bgt.n	8009480 <__sflush_r+0x1c>
 800947a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800947c:	2b00      	cmp	r3, #0
 800947e:	dd48      	ble.n	8009512 <__sflush_r+0xae>
 8009480:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009482:	2e00      	cmp	r6, #0
 8009484:	d045      	beq.n	8009512 <__sflush_r+0xae>
 8009486:	2300      	movs	r3, #0
 8009488:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800948c:	682f      	ldr	r7, [r5, #0]
 800948e:	6a21      	ldr	r1, [r4, #32]
 8009490:	602b      	str	r3, [r5, #0]
 8009492:	d030      	beq.n	80094f6 <__sflush_r+0x92>
 8009494:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009496:	89a3      	ldrh	r3, [r4, #12]
 8009498:	0759      	lsls	r1, r3, #29
 800949a:	d505      	bpl.n	80094a8 <__sflush_r+0x44>
 800949c:	6863      	ldr	r3, [r4, #4]
 800949e:	1ad2      	subs	r2, r2, r3
 80094a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80094a2:	b10b      	cbz	r3, 80094a8 <__sflush_r+0x44>
 80094a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80094a6:	1ad2      	subs	r2, r2, r3
 80094a8:	2300      	movs	r3, #0
 80094aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80094ac:	6a21      	ldr	r1, [r4, #32]
 80094ae:	4628      	mov	r0, r5
 80094b0:	47b0      	blx	r6
 80094b2:	1c43      	adds	r3, r0, #1
 80094b4:	89a3      	ldrh	r3, [r4, #12]
 80094b6:	d106      	bne.n	80094c6 <__sflush_r+0x62>
 80094b8:	6829      	ldr	r1, [r5, #0]
 80094ba:	291d      	cmp	r1, #29
 80094bc:	d82b      	bhi.n	8009516 <__sflush_r+0xb2>
 80094be:	4a2a      	ldr	r2, [pc, #168]	@ (8009568 <__sflush_r+0x104>)
 80094c0:	40ca      	lsrs	r2, r1
 80094c2:	07d6      	lsls	r6, r2, #31
 80094c4:	d527      	bpl.n	8009516 <__sflush_r+0xb2>
 80094c6:	2200      	movs	r2, #0
 80094c8:	6062      	str	r2, [r4, #4]
 80094ca:	04d9      	lsls	r1, r3, #19
 80094cc:	6922      	ldr	r2, [r4, #16]
 80094ce:	6022      	str	r2, [r4, #0]
 80094d0:	d504      	bpl.n	80094dc <__sflush_r+0x78>
 80094d2:	1c42      	adds	r2, r0, #1
 80094d4:	d101      	bne.n	80094da <__sflush_r+0x76>
 80094d6:	682b      	ldr	r3, [r5, #0]
 80094d8:	b903      	cbnz	r3, 80094dc <__sflush_r+0x78>
 80094da:	6560      	str	r0, [r4, #84]	@ 0x54
 80094dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80094de:	602f      	str	r7, [r5, #0]
 80094e0:	b1b9      	cbz	r1, 8009512 <__sflush_r+0xae>
 80094e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80094e6:	4299      	cmp	r1, r3
 80094e8:	d002      	beq.n	80094f0 <__sflush_r+0x8c>
 80094ea:	4628      	mov	r0, r5
 80094ec:	f7ff fbf4 	bl	8008cd8 <_free_r>
 80094f0:	2300      	movs	r3, #0
 80094f2:	6363      	str	r3, [r4, #52]	@ 0x34
 80094f4:	e00d      	b.n	8009512 <__sflush_r+0xae>
 80094f6:	2301      	movs	r3, #1
 80094f8:	4628      	mov	r0, r5
 80094fa:	47b0      	blx	r6
 80094fc:	4602      	mov	r2, r0
 80094fe:	1c50      	adds	r0, r2, #1
 8009500:	d1c9      	bne.n	8009496 <__sflush_r+0x32>
 8009502:	682b      	ldr	r3, [r5, #0]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d0c6      	beq.n	8009496 <__sflush_r+0x32>
 8009508:	2b1d      	cmp	r3, #29
 800950a:	d001      	beq.n	8009510 <__sflush_r+0xac>
 800950c:	2b16      	cmp	r3, #22
 800950e:	d11e      	bne.n	800954e <__sflush_r+0xea>
 8009510:	602f      	str	r7, [r5, #0]
 8009512:	2000      	movs	r0, #0
 8009514:	e022      	b.n	800955c <__sflush_r+0xf8>
 8009516:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800951a:	b21b      	sxth	r3, r3
 800951c:	e01b      	b.n	8009556 <__sflush_r+0xf2>
 800951e:	690f      	ldr	r7, [r1, #16]
 8009520:	2f00      	cmp	r7, #0
 8009522:	d0f6      	beq.n	8009512 <__sflush_r+0xae>
 8009524:	0793      	lsls	r3, r2, #30
 8009526:	680e      	ldr	r6, [r1, #0]
 8009528:	bf08      	it	eq
 800952a:	694b      	ldreq	r3, [r1, #20]
 800952c:	600f      	str	r7, [r1, #0]
 800952e:	bf18      	it	ne
 8009530:	2300      	movne	r3, #0
 8009532:	eba6 0807 	sub.w	r8, r6, r7
 8009536:	608b      	str	r3, [r1, #8]
 8009538:	f1b8 0f00 	cmp.w	r8, #0
 800953c:	dde9      	ble.n	8009512 <__sflush_r+0xae>
 800953e:	6a21      	ldr	r1, [r4, #32]
 8009540:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009542:	4643      	mov	r3, r8
 8009544:	463a      	mov	r2, r7
 8009546:	4628      	mov	r0, r5
 8009548:	47b0      	blx	r6
 800954a:	2800      	cmp	r0, #0
 800954c:	dc08      	bgt.n	8009560 <__sflush_r+0xfc>
 800954e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009552:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009556:	81a3      	strh	r3, [r4, #12]
 8009558:	f04f 30ff 	mov.w	r0, #4294967295
 800955c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009560:	4407      	add	r7, r0
 8009562:	eba8 0800 	sub.w	r8, r8, r0
 8009566:	e7e7      	b.n	8009538 <__sflush_r+0xd4>
 8009568:	20400001 	.word	0x20400001

0800956c <_fflush_r>:
 800956c:	b538      	push	{r3, r4, r5, lr}
 800956e:	690b      	ldr	r3, [r1, #16]
 8009570:	4605      	mov	r5, r0
 8009572:	460c      	mov	r4, r1
 8009574:	b913      	cbnz	r3, 800957c <_fflush_r+0x10>
 8009576:	2500      	movs	r5, #0
 8009578:	4628      	mov	r0, r5
 800957a:	bd38      	pop	{r3, r4, r5, pc}
 800957c:	b118      	cbz	r0, 8009586 <_fflush_r+0x1a>
 800957e:	6a03      	ldr	r3, [r0, #32]
 8009580:	b90b      	cbnz	r3, 8009586 <_fflush_r+0x1a>
 8009582:	f7ff fa93 	bl	8008aac <__sinit>
 8009586:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d0f3      	beq.n	8009576 <_fflush_r+0xa>
 800958e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009590:	07d0      	lsls	r0, r2, #31
 8009592:	d404      	bmi.n	800959e <_fflush_r+0x32>
 8009594:	0599      	lsls	r1, r3, #22
 8009596:	d402      	bmi.n	800959e <_fflush_r+0x32>
 8009598:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800959a:	f7ff fb8c 	bl	8008cb6 <__retarget_lock_acquire_recursive>
 800959e:	4628      	mov	r0, r5
 80095a0:	4621      	mov	r1, r4
 80095a2:	f7ff ff5f 	bl	8009464 <__sflush_r>
 80095a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80095a8:	07da      	lsls	r2, r3, #31
 80095aa:	4605      	mov	r5, r0
 80095ac:	d4e4      	bmi.n	8009578 <_fflush_r+0xc>
 80095ae:	89a3      	ldrh	r3, [r4, #12]
 80095b0:	059b      	lsls	r3, r3, #22
 80095b2:	d4e1      	bmi.n	8009578 <_fflush_r+0xc>
 80095b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80095b6:	f7ff fb7f 	bl	8008cb8 <__retarget_lock_release_recursive>
 80095ba:	e7dd      	b.n	8009578 <_fflush_r+0xc>

080095bc <__swbuf_r>:
 80095bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095be:	460e      	mov	r6, r1
 80095c0:	4614      	mov	r4, r2
 80095c2:	4605      	mov	r5, r0
 80095c4:	b118      	cbz	r0, 80095ce <__swbuf_r+0x12>
 80095c6:	6a03      	ldr	r3, [r0, #32]
 80095c8:	b90b      	cbnz	r3, 80095ce <__swbuf_r+0x12>
 80095ca:	f7ff fa6f 	bl	8008aac <__sinit>
 80095ce:	69a3      	ldr	r3, [r4, #24]
 80095d0:	60a3      	str	r3, [r4, #8]
 80095d2:	89a3      	ldrh	r3, [r4, #12]
 80095d4:	071a      	lsls	r2, r3, #28
 80095d6:	d501      	bpl.n	80095dc <__swbuf_r+0x20>
 80095d8:	6923      	ldr	r3, [r4, #16]
 80095da:	b943      	cbnz	r3, 80095ee <__swbuf_r+0x32>
 80095dc:	4621      	mov	r1, r4
 80095de:	4628      	mov	r0, r5
 80095e0:	f000 f82a 	bl	8009638 <__swsetup_r>
 80095e4:	b118      	cbz	r0, 80095ee <__swbuf_r+0x32>
 80095e6:	f04f 37ff 	mov.w	r7, #4294967295
 80095ea:	4638      	mov	r0, r7
 80095ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095ee:	6823      	ldr	r3, [r4, #0]
 80095f0:	6922      	ldr	r2, [r4, #16]
 80095f2:	1a98      	subs	r0, r3, r2
 80095f4:	6963      	ldr	r3, [r4, #20]
 80095f6:	b2f6      	uxtb	r6, r6
 80095f8:	4283      	cmp	r3, r0
 80095fa:	4637      	mov	r7, r6
 80095fc:	dc05      	bgt.n	800960a <__swbuf_r+0x4e>
 80095fe:	4621      	mov	r1, r4
 8009600:	4628      	mov	r0, r5
 8009602:	f7ff ffb3 	bl	800956c <_fflush_r>
 8009606:	2800      	cmp	r0, #0
 8009608:	d1ed      	bne.n	80095e6 <__swbuf_r+0x2a>
 800960a:	68a3      	ldr	r3, [r4, #8]
 800960c:	3b01      	subs	r3, #1
 800960e:	60a3      	str	r3, [r4, #8]
 8009610:	6823      	ldr	r3, [r4, #0]
 8009612:	1c5a      	adds	r2, r3, #1
 8009614:	6022      	str	r2, [r4, #0]
 8009616:	701e      	strb	r6, [r3, #0]
 8009618:	6962      	ldr	r2, [r4, #20]
 800961a:	1c43      	adds	r3, r0, #1
 800961c:	429a      	cmp	r2, r3
 800961e:	d004      	beq.n	800962a <__swbuf_r+0x6e>
 8009620:	89a3      	ldrh	r3, [r4, #12]
 8009622:	07db      	lsls	r3, r3, #31
 8009624:	d5e1      	bpl.n	80095ea <__swbuf_r+0x2e>
 8009626:	2e0a      	cmp	r6, #10
 8009628:	d1df      	bne.n	80095ea <__swbuf_r+0x2e>
 800962a:	4621      	mov	r1, r4
 800962c:	4628      	mov	r0, r5
 800962e:	f7ff ff9d 	bl	800956c <_fflush_r>
 8009632:	2800      	cmp	r0, #0
 8009634:	d0d9      	beq.n	80095ea <__swbuf_r+0x2e>
 8009636:	e7d6      	b.n	80095e6 <__swbuf_r+0x2a>

08009638 <__swsetup_r>:
 8009638:	b538      	push	{r3, r4, r5, lr}
 800963a:	4b29      	ldr	r3, [pc, #164]	@ (80096e0 <__swsetup_r+0xa8>)
 800963c:	4605      	mov	r5, r0
 800963e:	6818      	ldr	r0, [r3, #0]
 8009640:	460c      	mov	r4, r1
 8009642:	b118      	cbz	r0, 800964c <__swsetup_r+0x14>
 8009644:	6a03      	ldr	r3, [r0, #32]
 8009646:	b90b      	cbnz	r3, 800964c <__swsetup_r+0x14>
 8009648:	f7ff fa30 	bl	8008aac <__sinit>
 800964c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009650:	0719      	lsls	r1, r3, #28
 8009652:	d422      	bmi.n	800969a <__swsetup_r+0x62>
 8009654:	06da      	lsls	r2, r3, #27
 8009656:	d407      	bmi.n	8009668 <__swsetup_r+0x30>
 8009658:	2209      	movs	r2, #9
 800965a:	602a      	str	r2, [r5, #0]
 800965c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009660:	81a3      	strh	r3, [r4, #12]
 8009662:	f04f 30ff 	mov.w	r0, #4294967295
 8009666:	e033      	b.n	80096d0 <__swsetup_r+0x98>
 8009668:	0758      	lsls	r0, r3, #29
 800966a:	d512      	bpl.n	8009692 <__swsetup_r+0x5a>
 800966c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800966e:	b141      	cbz	r1, 8009682 <__swsetup_r+0x4a>
 8009670:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009674:	4299      	cmp	r1, r3
 8009676:	d002      	beq.n	800967e <__swsetup_r+0x46>
 8009678:	4628      	mov	r0, r5
 800967a:	f7ff fb2d 	bl	8008cd8 <_free_r>
 800967e:	2300      	movs	r3, #0
 8009680:	6363      	str	r3, [r4, #52]	@ 0x34
 8009682:	89a3      	ldrh	r3, [r4, #12]
 8009684:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009688:	81a3      	strh	r3, [r4, #12]
 800968a:	2300      	movs	r3, #0
 800968c:	6063      	str	r3, [r4, #4]
 800968e:	6923      	ldr	r3, [r4, #16]
 8009690:	6023      	str	r3, [r4, #0]
 8009692:	89a3      	ldrh	r3, [r4, #12]
 8009694:	f043 0308 	orr.w	r3, r3, #8
 8009698:	81a3      	strh	r3, [r4, #12]
 800969a:	6923      	ldr	r3, [r4, #16]
 800969c:	b94b      	cbnz	r3, 80096b2 <__swsetup_r+0x7a>
 800969e:	89a3      	ldrh	r3, [r4, #12]
 80096a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80096a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80096a8:	d003      	beq.n	80096b2 <__swsetup_r+0x7a>
 80096aa:	4621      	mov	r1, r4
 80096ac:	4628      	mov	r0, r5
 80096ae:	f000 f84f 	bl	8009750 <__smakebuf_r>
 80096b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096b6:	f013 0201 	ands.w	r2, r3, #1
 80096ba:	d00a      	beq.n	80096d2 <__swsetup_r+0x9a>
 80096bc:	2200      	movs	r2, #0
 80096be:	60a2      	str	r2, [r4, #8]
 80096c0:	6962      	ldr	r2, [r4, #20]
 80096c2:	4252      	negs	r2, r2
 80096c4:	61a2      	str	r2, [r4, #24]
 80096c6:	6922      	ldr	r2, [r4, #16]
 80096c8:	b942      	cbnz	r2, 80096dc <__swsetup_r+0xa4>
 80096ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80096ce:	d1c5      	bne.n	800965c <__swsetup_r+0x24>
 80096d0:	bd38      	pop	{r3, r4, r5, pc}
 80096d2:	0799      	lsls	r1, r3, #30
 80096d4:	bf58      	it	pl
 80096d6:	6962      	ldrpl	r2, [r4, #20]
 80096d8:	60a2      	str	r2, [r4, #8]
 80096da:	e7f4      	b.n	80096c6 <__swsetup_r+0x8e>
 80096dc:	2000      	movs	r0, #0
 80096de:	e7f7      	b.n	80096d0 <__swsetup_r+0x98>
 80096e0:	2400007c 	.word	0x2400007c

080096e4 <_sbrk_r>:
 80096e4:	b538      	push	{r3, r4, r5, lr}
 80096e6:	4d06      	ldr	r5, [pc, #24]	@ (8009700 <_sbrk_r+0x1c>)
 80096e8:	2300      	movs	r3, #0
 80096ea:	4604      	mov	r4, r0
 80096ec:	4608      	mov	r0, r1
 80096ee:	602b      	str	r3, [r5, #0]
 80096f0:	f7f8 f840 	bl	8001774 <_sbrk>
 80096f4:	1c43      	adds	r3, r0, #1
 80096f6:	d102      	bne.n	80096fe <_sbrk_r+0x1a>
 80096f8:	682b      	ldr	r3, [r5, #0]
 80096fa:	b103      	cbz	r3, 80096fe <_sbrk_r+0x1a>
 80096fc:	6023      	str	r3, [r4, #0]
 80096fe:	bd38      	pop	{r3, r4, r5, pc}
 8009700:	240004d4 	.word	0x240004d4

08009704 <__swhatbuf_r>:
 8009704:	b570      	push	{r4, r5, r6, lr}
 8009706:	460c      	mov	r4, r1
 8009708:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800970c:	2900      	cmp	r1, #0
 800970e:	b096      	sub	sp, #88	@ 0x58
 8009710:	4615      	mov	r5, r2
 8009712:	461e      	mov	r6, r3
 8009714:	da0d      	bge.n	8009732 <__swhatbuf_r+0x2e>
 8009716:	89a3      	ldrh	r3, [r4, #12]
 8009718:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800971c:	f04f 0100 	mov.w	r1, #0
 8009720:	bf14      	ite	ne
 8009722:	2340      	movne	r3, #64	@ 0x40
 8009724:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009728:	2000      	movs	r0, #0
 800972a:	6031      	str	r1, [r6, #0]
 800972c:	602b      	str	r3, [r5, #0]
 800972e:	b016      	add	sp, #88	@ 0x58
 8009730:	bd70      	pop	{r4, r5, r6, pc}
 8009732:	466a      	mov	r2, sp
 8009734:	f000 f848 	bl	80097c8 <_fstat_r>
 8009738:	2800      	cmp	r0, #0
 800973a:	dbec      	blt.n	8009716 <__swhatbuf_r+0x12>
 800973c:	9901      	ldr	r1, [sp, #4]
 800973e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009742:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009746:	4259      	negs	r1, r3
 8009748:	4159      	adcs	r1, r3
 800974a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800974e:	e7eb      	b.n	8009728 <__swhatbuf_r+0x24>

08009750 <__smakebuf_r>:
 8009750:	898b      	ldrh	r3, [r1, #12]
 8009752:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009754:	079d      	lsls	r5, r3, #30
 8009756:	4606      	mov	r6, r0
 8009758:	460c      	mov	r4, r1
 800975a:	d507      	bpl.n	800976c <__smakebuf_r+0x1c>
 800975c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009760:	6023      	str	r3, [r4, #0]
 8009762:	6123      	str	r3, [r4, #16]
 8009764:	2301      	movs	r3, #1
 8009766:	6163      	str	r3, [r4, #20]
 8009768:	b003      	add	sp, #12
 800976a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800976c:	ab01      	add	r3, sp, #4
 800976e:	466a      	mov	r2, sp
 8009770:	f7ff ffc8 	bl	8009704 <__swhatbuf_r>
 8009774:	9f00      	ldr	r7, [sp, #0]
 8009776:	4605      	mov	r5, r0
 8009778:	4639      	mov	r1, r7
 800977a:	4630      	mov	r0, r6
 800977c:	f7ff fb18 	bl	8008db0 <_malloc_r>
 8009780:	b948      	cbnz	r0, 8009796 <__smakebuf_r+0x46>
 8009782:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009786:	059a      	lsls	r2, r3, #22
 8009788:	d4ee      	bmi.n	8009768 <__smakebuf_r+0x18>
 800978a:	f023 0303 	bic.w	r3, r3, #3
 800978e:	f043 0302 	orr.w	r3, r3, #2
 8009792:	81a3      	strh	r3, [r4, #12]
 8009794:	e7e2      	b.n	800975c <__smakebuf_r+0xc>
 8009796:	89a3      	ldrh	r3, [r4, #12]
 8009798:	6020      	str	r0, [r4, #0]
 800979a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800979e:	81a3      	strh	r3, [r4, #12]
 80097a0:	9b01      	ldr	r3, [sp, #4]
 80097a2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80097a6:	b15b      	cbz	r3, 80097c0 <__smakebuf_r+0x70>
 80097a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097ac:	4630      	mov	r0, r6
 80097ae:	f000 f81d 	bl	80097ec <_isatty_r>
 80097b2:	b128      	cbz	r0, 80097c0 <__smakebuf_r+0x70>
 80097b4:	89a3      	ldrh	r3, [r4, #12]
 80097b6:	f023 0303 	bic.w	r3, r3, #3
 80097ba:	f043 0301 	orr.w	r3, r3, #1
 80097be:	81a3      	strh	r3, [r4, #12]
 80097c0:	89a3      	ldrh	r3, [r4, #12]
 80097c2:	431d      	orrs	r5, r3
 80097c4:	81a5      	strh	r5, [r4, #12]
 80097c6:	e7cf      	b.n	8009768 <__smakebuf_r+0x18>

080097c8 <_fstat_r>:
 80097c8:	b538      	push	{r3, r4, r5, lr}
 80097ca:	4d07      	ldr	r5, [pc, #28]	@ (80097e8 <_fstat_r+0x20>)
 80097cc:	2300      	movs	r3, #0
 80097ce:	4604      	mov	r4, r0
 80097d0:	4608      	mov	r0, r1
 80097d2:	4611      	mov	r1, r2
 80097d4:	602b      	str	r3, [r5, #0]
 80097d6:	f7f7 ffa4 	bl	8001722 <_fstat>
 80097da:	1c43      	adds	r3, r0, #1
 80097dc:	d102      	bne.n	80097e4 <_fstat_r+0x1c>
 80097de:	682b      	ldr	r3, [r5, #0]
 80097e0:	b103      	cbz	r3, 80097e4 <_fstat_r+0x1c>
 80097e2:	6023      	str	r3, [r4, #0]
 80097e4:	bd38      	pop	{r3, r4, r5, pc}
 80097e6:	bf00      	nop
 80097e8:	240004d4 	.word	0x240004d4

080097ec <_isatty_r>:
 80097ec:	b538      	push	{r3, r4, r5, lr}
 80097ee:	4d06      	ldr	r5, [pc, #24]	@ (8009808 <_isatty_r+0x1c>)
 80097f0:	2300      	movs	r3, #0
 80097f2:	4604      	mov	r4, r0
 80097f4:	4608      	mov	r0, r1
 80097f6:	602b      	str	r3, [r5, #0]
 80097f8:	f7f7 ffa3 	bl	8001742 <_isatty>
 80097fc:	1c43      	adds	r3, r0, #1
 80097fe:	d102      	bne.n	8009806 <_isatty_r+0x1a>
 8009800:	682b      	ldr	r3, [r5, #0]
 8009802:	b103      	cbz	r3, 8009806 <_isatty_r+0x1a>
 8009804:	6023      	str	r3, [r4, #0]
 8009806:	bd38      	pop	{r3, r4, r5, pc}
 8009808:	240004d4 	.word	0x240004d4

0800980c <_init>:
 800980c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800980e:	bf00      	nop
 8009810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009812:	bc08      	pop	{r3}
 8009814:	469e      	mov	lr, r3
 8009816:	4770      	bx	lr

08009818 <_fini>:
 8009818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800981a:	bf00      	nop
 800981c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800981e:	bc08      	pop	{r3}
 8009820:	469e      	mov	lr, r3
 8009822:	4770      	bx	lr
