module SIPO(in,clk,rst,out);
input in,clk,rst;
output [3:0] out;

dff d1(in,clk,rst,out[3]);
dff d2(out[3],clk,rst,out[2]);
dff d3(out[2],clk,rst,out[1]);
dff d4(out[1],clk,rst,out[0]);

endmodule

module dff(in,clk,rst,out);
input in,clk,rst;
output reg out;
always @(posedge clk)
begin
if(rst==1)
out = 1'b0;
else
out=in;
end
endmodule
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TESTBENCH
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
module SIPO_TB();
reg in,clk=0,rst;
wire [3:0]out;
SIPO dut(in,clk,rst,out);
begin
always #5 clk=~clk;
end
initial begin
in=1;
#5 rst=1;
#5 rst=0;
#5 in=1;
#10 in=0;
#20 in=1;
#10 $finish;
end
endmodule
