# //  Questa Sim-64
# //  Version 2022.2 linux_x86_64 Apr 25 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib work
vcom -reportprogress 300 -work work /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/notg.vhd /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/org5.vhd /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/tffg.vhd /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/xorg2.vhd /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffg.vhd /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/andg6.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:28:26 on Dec 08,2022
# vcom -reportprogress 300 -work work /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/notg.vhd /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/org5.vhd /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/tffg.vhd /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/xorg2.vhd /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffg.vhd /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/andg6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity notg
# -- Compiling architecture dataflow of notg
# -- Compiling entity org5
# -- Compiling architecture dataflow of org5
# -- Compiling entity tffg
# -- Compiling architecture structure of tffg
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity andg6
# -- Compiling architecture dataflow of andg6
# End time: 21:28:26 on Dec 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Control/controlhazard.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:28:32 on Dec 08,2022
# vcom -reportprogress 300 -work work /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Control/controlhazard.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controlhazards
# -- Compiling architecture behavioral of controlhazards
# End time: 21:28:32 on Dec 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/test/tb_hazards.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:29:06 on Dec 08,2022
# vcom -reportprogress 300 -work work /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/test/tb_hazards.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_controlhazards
# -- Compiling architecture behavior of tb_controlhazards
# End time: 21:29:06 on Dec 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_controlhazards -voptargs=+acc
# vsim work.tb_controlhazards -voptargs="+acc" 
# Start time: 21:29:23 on Dec 08,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_controlhazards(behavior)#1
# Loading work.controlhazards(behavioral)#1
# Loading work.notg(dataflow)#1
# Loading work.andg6(dataflow)#1
# Loading work.org5(dataflow)#1
# Loading work.tffg(structure)#1
# Loading work.xorg2(dataflow)#1
# Loading work.dffg(mixed)#1
add wave -position insertpoint sim:/tb_controlhazards/DUT/*
run 1000
quit -sim
# End time: 21:31:02 on Dec 08,2022, Elapsed time: 0:01:39
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/test/tb_hazards.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 21:31:05 on Dec 08,2022
# vcom -reportprogress 300 -work work /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/test/tb_hazards.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_controlhazards
# -- Compiling architecture behavior of tb_controlhazards
# End time: 21:31:05 on Dec 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_controlhazards
# vsim -voptargs="+acc" work.tb_controlhazards 
# Start time: 21:31:12 on Dec 08,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_controlhazards(behavior)#1
# Loading work.controlhazards(behavioral)#1
# Loading work.notg(dataflow)#1
# Loading work.andg6(dataflow)#1
# Loading work.org5(dataflow)#1
# Loading work.tffg(structure)#1
# Loading work.xorg2(dataflow)#1
# Loading work.dffg(mixed)#1
add wave -position insertpoint sim:/tb_controlhazards/DUT/*
run 1000
# End time: 21:45:48 on Dec 08,2022, Elapsed time: 0:14:36
# Errors: 0, Warnings: 1
