Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_2018_03/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4d4fd048493448a38cad286e785d82d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot MIPS_CPU_sim_func_synth xil_defaultlib.MIPS_CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.RAM32X1S(IS_WCLK_INVERTED=1'b1)
Compiling module xil_defaultlib.dram
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110100010...
Compiling module xil_defaultlib.iromIP_blk_mem_gen_prim_wrapper_...
Compiling module xil_defaultlib.iromIP_blk_mem_gen_prim_width
Compiling module xil_defaultlib.iromIP_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.iromIP_blk_mem_gen_top
Compiling module xil_defaultlib.iromIP_blk_mem_gen_v8_4_2_synth
Compiling module xil_defaultlib.iromIP_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.iromIP
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.FDSE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.MIPS_CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_CPU_sim_func_synth
