project:
  title:        "UART Evidencia"
  author:       "SON25"
  discord:      "NaN"
  description:  "Configurable UART for serial communication"
  language:     "Verilog"
  clock_hz:     0
  tiles:        "1x1"
  top_module:   "tt_um_uart"
  source_files:
    - "uart.v"

pinout:
  # Inputs
  ui[0]: "RX_IN"    # Serial input
  ui[1]: "TX_START" # Transmission start signal
  ui[2]: "BAUD_EN"  # 16x baud rate enable
  ui[3]: "CTRL0"    # Data bits config LSB
  ui[4]: "CTRL1"    # Data bits config
  ui[5]: "CTRL2"    # Parity type (0=Odd, 1=Even)
  ui[6]: "CTRL3"    # Parity enable (0=Enabled)
  ui[7]: "CTRL4"    # Stop bits (0=1bit, 1=2bits)

  # Outputs
  uo[0]: "TX_OUT"   # Serial output
  uo[1]: "TX_BUSY"  # Transmitter busy
  uo[2]: "RX_READY" # Data received ready
  uo[3]: "RX_ERROR" # Error indicator
  uo[4]: ""         # Unused
  uo[5]: ""         # Unused
  uo[6]: ""         # Unused
  uo[7]: ""         # Unused

  # Bidirectional pins
  uio[0]: "DATA0"   # Data bit 0 (input only)
  uio[1]: "DATA1"   # Data bit 1
  uio[2]: "DATA2"   # Data bit 2
  uio[3]: "DATA3"   # Data bit 3
  uio[4]: "DATA4"   # Data bit 4
  uio[5]: "DATA5"   # Data bit 5
  uio[6]: "DATA6"   # Data bit 6
  uio[7]: "DATA7"   # Data bit 7

yaml_version: 6
