/* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* top =  1  *)
(* src = "dut.sv:1.1-19.10" *)
module simple_assign(a, b, c, d, e, out_and, out_or, out_not, out_complex);
  (* src = "dut.sv:2.16-2.17" *)
  input a;
  wire a;
  (* src = "dut.sv:3.16-3.17" *)
  input b;
  wire b;
  (* src = "dut.sv:4.16-4.17" *)
  input c;
  wire c;
  (* src = "dut.sv:5.16-5.17" *)
  input d;
  wire d;
  (* src = "dut.sv:6.16-6.17" *)
  input e;
  wire e;
  (* src = "dut.sv:7.17-7.24" *)
  output out_and;
  wire out_and;
  (* src = "dut.sv:8.17-8.23" *)
  output out_or;
  wire out_or;
  (* src = "dut.sv:9.17-9.24" *)
  output out_not;
  wire out_not;
  (* src = "dut.sv:10.17-10.28" *)
  output out_complex;
  wire out_complex;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  \$_NAND_  _04_ (
    .A(_01_),
    .B(out_not),
    .Y(out_complex)
  );
  \$_OR_  _05_ (
    .A(b),
    .B(a),
    .Y(_02_)
  );
  \$_OR_  _06_ (
    .A(_02_),
    .B(c),
    .Y(_03_)
  );
  \$_OR_  _07_ (
    .A(_03_),
    .B(d),
    .Y(out_or)
  );
  \$_ANDNOT_  _08_ (
    .A(c),
    .B(out_not),
    .Y(out_and)
  );
  \$_NAND_  _09_ (
    .A(b),
    .B(a),
    .Y(out_not)
  );
  \$_NAND_  _10_ (
    .A(d),
    .B(c),
    .Y(_00_)
  );
  \$_ORNOT_  _11_ (
    .A(_00_),
    .B(e),
    .Y(_01_)
  );
endmodule
