// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matrixmul_1D_rev2_HH_
#define _matrixmul_1D_rev2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matrixmul_1D_rev2bkb.h"
#include "matrixmul_1D_rev2_A.h"

namespace ap_rtl {

struct matrixmul_1D_rev2 : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<15> > Input_r_address0;
    sc_out< sc_logic > Input_r_ce0;
    sc_in< sc_lv<8> > Input_r_q0;
    sc_out< sc_lv<14> > AB_address0;
    sc_out< sc_logic > AB_ce0;
    sc_out< sc_logic > AB_we0;
    sc_out< sc_lv<32> > AB_d0;


    // Module declarations
    matrixmul_1D_rev2(sc_module_name name);
    SC_HAS_PROCESS(matrixmul_1D_rev2);

    ~matrixmul_1D_rev2();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matrixmul_1D_rev2_A* A_U;
    matrixmul_1D_rev2_A* B_U;
    matrixmul_1D_rev2bkb<1,1,8,8,23,23>* matrixmul_1D_rev2bkb_U1;
    sc_signal< sc_lv<14> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<14> > indvarinc_fu_274_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<14> > indvarinc1_fu_291_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<3> > i_1_fu_314_p2;
    sc_signal< sc_lv<3> > i_1_reg_551;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<3> > j_1_fu_326_p2;
    sc_signal< sc_lv<3> > j_1_reg_559;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<64> > tmp_8_fu_342_p1;
    sc_signal< sc_lv<64> > tmp_8_reg_564;
    sc_signal< sc_lv<1> > exitcond5_fu_320_p2;
    sc_signal< sc_lv<3> > i_2_fu_353_p2;
    sc_signal< sc_lv<3> > i_2_reg_577;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<10> > tmp_5_fu_359_p3;
    sc_signal< sc_lv<10> > tmp_5_reg_582;
    sc_signal< sc_lv<1> > exitcond4_fu_347_p2;
    sc_signal< sc_lv<3> > j_2_fu_373_p2;
    sc_signal< sc_lv<3> > j_2_reg_590;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > exitcond3_fu_367_p2;
    sc_signal< sc_lv<8> > i_3_fu_422_p2;
    sc_signal< sc_lv<8> > i_3_reg_603;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<14> > tmp_s_fu_432_p3;
    sc_signal< sc_lv<14> > tmp_s_reg_608;
    sc_signal< sc_lv<1> > exitcond_fu_416_p2;
    sc_signal< sc_lv<14> > j7_cast3_fu_440_p1;
    sc_signal< sc_lv<14> > j7_cast3_reg_614;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<8> > j_3_fu_450_p2;
    sc_signal< sc_lv<8> > j_3_reg_623;
    sc_signal< sc_lv<8> > k_1_fu_466_p2;
    sc_signal< sc_lv<8> > k_1_reg_631;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > exitcond7_fu_460_p2;
    sc_signal< sc_lv<8> > A_q0;
    sc_signal< sc_lv<8> > A_load_reg_646;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<8> > B_q0;
    sc_signal< sc_lv<8> > B_load_reg_651;
    sc_signal< sc_lv<23> > grp_fu_524_p3;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<14> > A_address0;
    sc_signal< sc_logic > A_ce0;
    sc_signal< sc_logic > A_we0;
    sc_signal< sc_lv<8> > A_d0;
    sc_signal< sc_lv<14> > B_address0;
    sc_signal< sc_logic > B_ce0;
    sc_signal< sc_logic > B_we0;
    sc_signal< sc_lv<8> > B_d0;
    sc_signal< sc_lv<14> > invdar_reg_160;
    sc_signal< sc_lv<1> > tmp_1_fu_285_p2;
    sc_signal< sc_lv<14> > invdar1_reg_171;
    sc_signal< sc_lv<1> > tmp_3_fu_302_p2;
    sc_signal< sc_lv<3> > i_reg_182;
    sc_signal< sc_lv<3> > j_reg_194;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > exitcond6_fu_308_p2;
    sc_signal< sc_lv<3> > i1_reg_205;
    sc_signal< sc_lv<3> > j2_reg_217;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<8> > i6_reg_229;
    sc_signal< sc_lv<1> > exitcond9_fu_444_p2;
    sc_signal< sc_lv<8> > j7_reg_240;
    sc_signal< sc_lv<23> > sum_reg_251;
    sc_signal< sc_lv<8> > k_reg_263;
    sc_signal< sc_lv<64> > tmp_fu_280_p1;
    sc_signal< sc_lv<64> > tmp_2_fu_297_p1;
    sc_signal< sc_lv<64> > tmp_4_fu_396_p1;
    sc_signal< sc_lv<64> > tmp_10_fu_411_p1;
    sc_signal< sc_lv<64> > tmp_14_fu_477_p1;
    sc_signal< sc_lv<64> > tmp_17_fu_499_p1;
    sc_signal< sc_lv<64> > tmp_12_fu_513_p1;
    sc_signal< sc_lv<10> > tmp_7_fu_332_p4;
    sc_signal< sc_lv<8> > tmp1_fu_379_p3;
    sc_signal< sc_lv<10> > tmp1_cast_fu_387_p1;
    sc_signal< sc_lv<10> > tmp_9_fu_391_p2;
    sc_signal< sc_lv<10> > tmp_6_fu_401_p4;
    sc_signal< sc_lv<7> > tmp_19_fu_428_p1;
    sc_signal< sc_lv<14> > k_cast2_fu_456_p1;
    sc_signal< sc_lv<14> > tmp_13_fu_472_p2;
    sc_signal< sc_lv<7> > tmp_20_fu_482_p1;
    sc_signal< sc_lv<14> > tmp_15_fu_486_p3;
    sc_signal< sc_lv<14> > tmp_16_fu_494_p2;
    sc_signal< sc_lv<14> > tmp_11_fu_509_p2;
    sc_signal< sc_lv<8> > grp_fu_524_p0;
    sc_signal< sc_lv<8> > grp_fu_524_p1;
    sc_signal< sc_lv<14> > ap_NS_fsm;
    sc_signal< sc_lv<16> > grp_fu_524_p00;
    sc_signal< sc_lv<16> > grp_fu_524_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<14> ap_ST_fsm_state1;
    static const sc_lv<14> ap_ST_fsm_state2;
    static const sc_lv<14> ap_ST_fsm_state3;
    static const sc_lv<14> ap_ST_fsm_state4;
    static const sc_lv<14> ap_ST_fsm_state5;
    static const sc_lv<14> ap_ST_fsm_state6;
    static const sc_lv<14> ap_ST_fsm_state7;
    static const sc_lv<14> ap_ST_fsm_state8;
    static const sc_lv<14> ap_ST_fsm_state9;
    static const sc_lv<14> ap_ST_fsm_state10;
    static const sc_lv<14> ap_ST_fsm_state11;
    static const sc_lv<14> ap_ST_fsm_state12;
    static const sc_lv<14> ap_ST_fsm_state13;
    static const sc_lv<14> ap_ST_fsm_state14;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<14> ap_const_lv14_3FFF;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<8> ap_const_lv8_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_AB_address0();
    void thread_AB_ce0();
    void thread_AB_d0();
    void thread_AB_we0();
    void thread_A_address0();
    void thread_A_ce0();
    void thread_A_d0();
    void thread_A_we0();
    void thread_B_address0();
    void thread_B_ce0();
    void thread_B_d0();
    void thread_B_we0();
    void thread_Input_r_address0();
    void thread_Input_r_ce0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_exitcond3_fu_367_p2();
    void thread_exitcond4_fu_347_p2();
    void thread_exitcond5_fu_320_p2();
    void thread_exitcond6_fu_308_p2();
    void thread_exitcond7_fu_460_p2();
    void thread_exitcond9_fu_444_p2();
    void thread_exitcond_fu_416_p2();
    void thread_grp_fu_524_p0();
    void thread_grp_fu_524_p00();
    void thread_grp_fu_524_p1();
    void thread_grp_fu_524_p10();
    void thread_i_1_fu_314_p2();
    void thread_i_2_fu_353_p2();
    void thread_i_3_fu_422_p2();
    void thread_indvarinc1_fu_291_p2();
    void thread_indvarinc_fu_274_p2();
    void thread_j7_cast3_fu_440_p1();
    void thread_j_1_fu_326_p2();
    void thread_j_2_fu_373_p2();
    void thread_j_3_fu_450_p2();
    void thread_k_1_fu_466_p2();
    void thread_k_cast2_fu_456_p1();
    void thread_tmp1_cast_fu_387_p1();
    void thread_tmp1_fu_379_p3();
    void thread_tmp_10_fu_411_p1();
    void thread_tmp_11_fu_509_p2();
    void thread_tmp_12_fu_513_p1();
    void thread_tmp_13_fu_472_p2();
    void thread_tmp_14_fu_477_p1();
    void thread_tmp_15_fu_486_p3();
    void thread_tmp_16_fu_494_p2();
    void thread_tmp_17_fu_499_p1();
    void thread_tmp_19_fu_428_p1();
    void thread_tmp_1_fu_285_p2();
    void thread_tmp_20_fu_482_p1();
    void thread_tmp_2_fu_297_p1();
    void thread_tmp_3_fu_302_p2();
    void thread_tmp_4_fu_396_p1();
    void thread_tmp_5_fu_359_p3();
    void thread_tmp_6_fu_401_p4();
    void thread_tmp_7_fu_332_p4();
    void thread_tmp_8_fu_342_p1();
    void thread_tmp_9_fu_391_p2();
    void thread_tmp_fu_280_p1();
    void thread_tmp_s_fu_432_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
