# verilog
verilog studying
![image](https://github.com/user-attachments/assets/d03cbaeb-db0d-423c-82e0-323cdae1d894)
