<!DOCTYPE html >
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2003" style="overflow: hidden; position: relative; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	-webkit-transform-origin: top left;
	-moz-transform-origin: top left;
	-o-transform-origin: top left;
	-ms-transform-origin: top left;
	-webkit-transform: scale(0.25);
	-moz-transform: scale(0.25);
	-o-transform: scale(0.25);
	-ms-transform: scale(0.25);
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2003{left:69px;top:1124px;}
#t2_2003{left:627px;top:49px;letter-spacing:-0.3px;word-spacing:0.3px;}
#t3_2003{left:784px;top:1124px;letter-spacing:0.1px;word-spacing:-0.4px;}
#t4_2003{left:830px;top:1124px;letter-spacing:0.1px;}
#t5_2003{left:70px;top:102px;letter-spacing:-0.2px;word-spacing:-5px;}
#t6_2003{left:70px;top:119px;letter-spacing:-0.1px;word-spacing:-3.9px;}
#t7_2003{left:70px;top:136px;letter-spacing:-0.1px;word-spacing:-4.3px;}
#t8_2003{left:70px;top:153px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t9_2003{left:70px;top:170px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#ta_2003{left:70px;top:186px;letter-spacing:-0.3px;}
#tb_2003{left:70px;top:211px;word-spacing:-1.9px;}
#tc_2003{left:70px;top:228px;word-spacing:-1.9px;}
#td_2003{left:70px;top:244px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#te_2003{left:70px;top:261px;word-spacing:-1.9px;}
#tf_2003{left:70px;top:278px;letter-spacing:-0.2px;word-spacing:-3.7px;}
#tg_2003{left:70px;top:295px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#th_2003{left:70px;top:312px;letter-spacing:-0.1px;word-spacing:-1.7px;}
#ti_2003{left:70px;top:336px;letter-spacing:-0.2px;word-spacing:-1.5px;}
#tj_2003{left:70px;top:353px;letter-spacing:-0.1px;word-spacing:-3.1px;}
#tk_2003{left:70px;top:370px;word-spacing:-2.6px;}
#tl_2003{left:70px;top:387px;word-spacing:-4.2px;}
#tm_2003{left:70px;top:403px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tn_2003{left:70px;top:428px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#to_2003{left:70px;top:445px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tp_2003{left:70px;top:460px;}
#tq_2003{left:96px;top:468px;letter-spacing:-0.1px;word-spacing:-2.6px;}
#tr_2003{left:96px;top:484px;word-spacing:-2px;}
#ts_2003{left:96px;top:501px;word-spacing:-1.9px;}
#tt_2003{left:96px;top:518px;letter-spacing:-0.1px;word-spacing:-3.4px;}
#tu_2003{left:96px;top:535px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#tv_2003{left:70px;top:550px;}
#tw_2003{left:96px;top:558px;letter-spacing:-0.1px;word-spacing:-2.2px;}
#tx_2003{left:96px;top:574px;word-spacing:-1.9px;}
#ty_2003{left:70px;top:599px;word-spacing:-1.9px;}
#tz_2003{left:70px;top:616px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t10_2003{left:70px;top:640px;letter-spacing:-0.1px;word-spacing:-3.3px;}
#t11_2003{left:681px;top:637px;}
#t12_2003{left:696px;top:640px;letter-spacing:-0.3px;word-spacing:-3.1px;}
#t13_2003{left:70px;top:657px;word-spacing:-2px;}
#t14_2003{left:70px;top:674px;letter-spacing:-0.1px;word-spacing:-2px;}
#t15_2003{left:70px;top:691px;letter-spacing:-0.3px;word-spacing:-1.7px;}
#t16_2003{left:70px;top:707px;letter-spacing:-0.1px;}
#t17_2003{left:70px;top:732px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t18_2003{left:70px;top:749px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t19_2003{left:70px;top:765px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t1a_2003{left:70px;top:782px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t1b_2003{left:70px;top:799px;letter-spacing:-0.1px;word-spacing:-5.1px;}
#t1c_2003{left:70px;top:816px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t1d_2003{left:70px;top:833px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#t1e_2003{left:70px;top:849px;word-spacing:-2px;}
#t1f_2003{left:70px;top:866px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#t1g_2003{left:70px;top:891px;letter-spacing:-0.1px;word-spacing:-3.7px;}
#t1h_2003{left:70px;top:908px;letter-spacing:-0.1px;word-spacing:-4.5px;}
#t1i_2003{left:70px;top:924px;word-spacing:-1.9px;}
#t1j_2003{left:70px;top:941px;word-spacing:-3.1px;}
#t1k_2003{left:70px;top:958px;letter-spacing:-0.2px;word-spacing:-1.8px;}

.s1_2003{
	FONT-SIZE: 48.8px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s2_2003{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(8,96,168);
}

.s3_2003{
	FONT-SIZE: 55px;
	FONT-FAMILY: Verdana_9zn;
	color: rgb(0,0,0);
}

.s4_2003{
	FONT-SIZE: 85.4px;
	FONT-FAMILY: TimesNewRoman_9zw;
	color: rgb(0,0,0);
}

.s5_2003{
	FONT-SIZE: 44px;
	FONT-FAMILY: Verdana_9zn;
	color: rgb(0,0,0);
}

#form1_2003{	z-index: 2;	cursor: pointer;	border-style: none;	padding: 0px;	position: absolute;	left: 70px;	top: 891px;	width: 64px;	height: 17px;	text-align: left;	background: transparent;	font: normal 12px Arial, Helvetica, sans-serif;}

</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2003" type="text/css" >

@font-face {
	font-family: Verdana_9zn;
	src: url("fonts/Verdana_9zn.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_2koi;
	src: url("fonts/NeoSansIntel_2koi.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_9zw;
	src: url("fonts/TimesNewRoman_9zw.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2003Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2003" style="-webkit-user-select: none;"><object width="935" height="1210" data="2003/2003.svg" type="image/svg+xml" id="pdf2003" style="width:935px; height:1210px; background-color:white; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div id="t1_2003" class="t s1_2003">GETSEC[SENTER]—Enter a Measured Environment</div>
<div id="t2_2003" class="t s2_2003">SAFER MODE EXTENSIONS REFERENCE</div>
<div id="t3_2003" class="t s1_2003">Vol. 2D</div>
<div id="t4_2003" class="t s1_2003">6-23</div>
<div id="t5_2003" class="t s3_2003">To prevent other (logical) processors from interfering with the ILP operating in authenticated code execution mode, </div>
<div id="t6_2003" class="t s3_2003">memory (excluding implicit write-back transactions) and I/O activities originating from other processor agents are </div>
<div id="t7_2003" class="t s3_2003">blocked. This protection starts when the ILP enters into authenticated code execution mode. Only memory and I/O </div>
<div id="t8_2003" class="t s3_2003">transactions initiated from the ILP are allowed to proceed. Exiting authenticated code execution mode is done by </div>
<div id="t9_2003" class="t s3_2003">executing GETSEC[EXITAC]. The protection of memory and I/O activities remains in effect until the ILP executes </div>
<div id="ta_2003" class="t s3_2003">GETSEC[EXITAC].</div>
<div id="tb_2003" class="t s3_2003">Once the authenticated code module has been loaded into the authenticated code execution area, it is protected </div>
<div id="tc_2003" class="t s3_2003">against further modification from external bus snoops. There is also a requirement that the memory type for the </div>
<div id="td_2003" class="t s3_2003">authenticated code module address range be WB (via initialization of the MTRRs prior to execution of this instruc-</div>
<div id="te_2003" class="t s3_2003">tion). If this condition is not satisfied, it is a violation of security and the processor will force a TXT system reset </div>
<div id="tf_2003" class="t s3_2003">(after writing an error code to the chipset LT.ERRORCODE register). This action is referred to as a Intel® TXT reset </div>
<div id="tg_2003" class="t s3_2003">condition. It is performed when it is considered unreliable to signal an error through the conventional exception </div>
<div id="th_2003" class="t s3_2003">reporting mechanism. </div>
<div id="ti_2003" class="t s3_2003">To conform to the minimum granularity of MTRR MSRs for specifying the memory type, authenticated code RAM </div>
<div id="tj_2003" class="t s3_2003">(ACRAM) is allocated to the processor in 4096 byte granular blocks. If an AC module size as specified in ECX is not </div>
<div id="tk_2003" class="t s3_2003">a multiple of 4096 then the processor will allocate up to the next 4096 byte boundary for mapping as ACRAM with </div>
<div id="tl_2003" class="t s3_2003">indeterminate data. This pad area will not be visible to the authenticated code module as external memory nor can </div>
<div id="tm_2003" class="t s3_2003">it depend on the value of the data used to fill the pad area.</div>
<div id="tn_2003" class="t s3_2003">Once successful authentication has been completed by the ILP, the computed hash is stored in a trusted storage </div>
<div id="to_2003" class="t s3_2003">facility in the platform. The following trusted storage facility are supported: </div>
<div id="tp_2003" class="t s4_2003">•</div>
<div id="tq_2003" class="t s3_2003">If the platform register FTM_INTERFACE_ID.[bits 3:0] = 0, the computed hash is stored to the platform’s TPM </div>
<div id="tr_2003" class="t s3_2003">at PCR17 after this register is implicitly reset. PCR17 is a dedicated register for holding the computed hash of </div>
<div id="ts_2003" class="t s3_2003">the authenticated code module loaded and subsequently executed by the GETSEC[SENTER]. As part of this </div>
<div id="tt_2003" class="t s3_2003">process, the dynamic PCRs 18-22 are reset so they can be utilized by subsequently software for registration of </div>
<div id="tu_2003" class="t s3_2003">code and data modules. </div>
<div id="tv_2003" class="t s4_2003">•</div>
<div id="tw_2003" class="t s3_2003">If the platform register FTM_INTERFACE_ID.[bits 3:0] = 1, the computed hash is stored in a firmware trusted </div>
<div id="tx_2003" class="t s3_2003">module (FTM) using a modified protocol similar to the protocol used to write to TPM’s PCR17. </div>
<div id="ty_2003" class="t s3_2003">After successful execution of SENTER, either PCR17 (if FTM is not enabled) or the FTM (if enabled) contains the </div>
<div id="tz_2003" class="t s3_2003">measurement of AC code and the SENTER launching parameters. </div>
<div id="t10_2003" class="t s3_2003">After authentication is completed successfully, the private configuration space of the Intel</div>
<div id="t11_2003" class="t s5_2003">®</div>
<div id="t12_2003" class="t s3_2003">TXT-capable chipset is </div>
<div id="t13_2003" class="t s3_2003">unlocked so that the authenticated code module and measured environment software can gain access to this </div>
<div id="t14_2003" class="t s3_2003">normally restricted chipset state. The Intel® TXT-capable chipset private configuration space can be locked later </div>
<div id="t15_2003" class="t s3_2003">by software writing to the chipset LT.CMD.CLOSE-PRIVATE register or unconditionally using the GETSEC[SEXIT] </div>
<div id="t16_2003" class="t s3_2003">instruction.</div>
<div id="t17_2003" class="t s3_2003">The SENTER leaf function also initializes some processor architecture state for the ILP from contents held in the </div>
<div id="t18_2003" class="t s3_2003">header of the authenticated code module. Since the authenticated code module is relocatable, all address refer-</div>
<div id="t19_2003" class="t s3_2003">ences are relative to the base address passed in via EBX. The ILP GDTR base value is initialized to EBX + [GDTBa-</div>
<div id="t1a_2003" class="t s3_2003">sePtr] and GDTR limit set to [GDTLimit]. The CS selector is initialized to the value held in the AC module header </div>
<div id="t1b_2003" class="t s3_2003">field SegSel, while the DS, SS, and ES selectors are initialized to CS+8. The segment descriptor fields are initialized </div>
<div id="t1c_2003" class="t s3_2003">implicitly with BASE=0, LIMIT=FFFFFh, G=1, D=1, P=1, S=1, read/write/accessed for DS, SS, and ES, while </div>
<div id="t1d_2003" class="t s3_2003">execute/read/accessed for CS. Execution in the authenticated code module for the ILP begins with the EIP set to </div>
<div id="t1e_2003" class="t s3_2003">EBX + [EntryPoint]. AC module defined fields used for initializing processor state are consistency checked with a </div>
<div id="t1f_2003" class="t s3_2003">failure resulting in an TXT-shutdown condition.</div>
<div id="t1g_2003" class="t s3_2003">Table 6-6 provides a summary of processor state initialization for the ILP and RLP(s) after successful completion of </div>
<div id="t1h_2003" class="t s3_2003">GETSEC[SENTER]. For both ILP and RLP(s), paging is disabled upon entry to the measured environment. It is up to </div>
<div id="t1i_2003" class="t s3_2003">the ILP to establish a trusted paging environment, with appropriate mappings, to meet protection requirements </div>
<div id="t1j_2003" class="t s3_2003">established during the launch of the measured environment. RLP state initialization is not completed until a subse-</div>
<div id="t1k_2003" class="t s3_2003">quent wake-up has been signaled by execution of the GETSEC[WAKEUP] function by the ILP.</div>

<!-- End text definitions -->


<!-- Begin Form Data -->
<form>
<input id="form1_2003" type="button" tabindex="2537" data-objref="12432 0 R" onclick="IDRViewer.goToPage(2004);" data-action-type="GoTo" data-page="2004" data-zoom="XYZ 68 1107 null" title="Page 2004"/>

</form>
<!-- End Form Data -->

</div>
</body>
</html>
