.include "macros.inc"

.section .text, "ax"  # 0x80006A00 - 0x80406260
.global RFCOMM_Init
RFCOMM_Init:
/* 80096304 00092144  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80096308 00092148  7C 08 02 A6 */	mflr r0
/* 8009630C 0009214C  38 80 00 00 */	li r4, 0
/* 80096310 00092150  38 A0 04 18 */	li r5, 0x418
/* 80096314 00092154  90 01 00 14 */	stw r0, 0x14(r1)
/* 80096318 00092158  93 E1 00 0C */	stw r31, 0xc(r1)
/* 8009631C 0009215C  3F E0 80 50 */	lis r31, rfc_cb@ha
/* 80096320 00092160  38 7F 98 08 */	addi r3, r31, rfc_cb@l
/* 80096324 00092164  4B F6 E0 2D */	bl memset
/* 80096328 00092168  38 7F 98 08 */	addi r3, r31, -26616
/* 8009632C 0009216C  38 80 00 01 */	li r4, 1
/* 80096330 00092170  38 00 00 05 */	li r0, 5
/* 80096334 00092174  98 83 00 65 */	stb r4, 0x65(r3)
/* 80096338 00092178  98 03 04 14 */	stb r0, 0x414(r3)
/* 8009633C 0009217C  48 00 19 ED */	bl rfcomm_l2cap_if_init
/* 80096340 00092180  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80096344 00092184  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80096348 00092188  7C 08 03 A6 */	mtlr r0
/* 8009634C 0009218C  38 21 00 10 */	addi r1, r1, 0x10
/* 80096350 00092190  4E 80 00 20 */	blr 
