Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RS232top_TB_behav xil_defaultlib.RS232top_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'fifo' remains a black box since it has no binding entity [C:/Users/Alvaro/Proyectos_vivado/LCSE/Mejora_WL/Archivos/Sources/RS232top.vhd:127]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Count [count_default]
Compiling architecture behavioral of entity xil_defaultlib.RS232_TX [rs232_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.BitCounter [bitcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RS232_RX [rs232_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.ShiftRegister [shiftregister_default]
Compiling architecture rtl of entity xil_defaultlib.RS232top [rs232top_default]
Compiling architecture testbench of entity xil_defaultlib.rs232top_tb
Built simulation snapshot RS232top_TB_behav
