[
  {
    "path": ".gitignore",
    "mode": "100644",
    "type": "blob",
    "sha": "1ed068d9b07fe004c1639b7d335238b43d71a9bc",
    "size": 49,
    "url": "https://api.github.com/repos/yuri-panchul/systemverilog-homework/git/blobs/1ed068d9b07fe004c1639b7d335238b43d71a9bc"
  },
  {
    "path": ".lint_rules.vlt",
    "mode": "100644",
    "type": "blob",
    "sha": "a5c04bdf7bbe4cb39ad55c8d6361312bdc0cfcea",
    "size": 156,
    "url": "https://api.github.com/repos/yuri-panchul/systemverilog-homework/git/blobs/a5c04bdf7bbe4cb39ad55c8d6361312bdc0cfcea"
  },
  {
    "path": "01_combinational_logic",
    "mode": "040000",
    "type": "tree",
    "sha": "b0d82e9f398b461923f1633ba9d95c7e1534ba5f",
    "url": "https://api.github.com/repos/yuri-panchul/systemverilog-homework/git/trees/b0d82e9f398b461923f1633ba9d95c7e1534ba5f"
  },
  {
    "path": "02_sequential_basics",
    "mode": "040000",
    "type": "tree",
    "sha": "d781e54456312598cf30fc1635c0bc13f63fc669",
    "url": "https://api.github.com/repos/yuri-panchul/systemverilog-homework/git/trees/d781e54456312598cf30fc1635c0bc13f63fc669"
  },
  {
    "path": "03_finite_state_machines",
    "mode": "040000",
    "type": "tree",
    "sha": "4b0349a5b893a8b9b6620a025c9a9616916826b2",
    "url": "https://api.github.com/repos/yuri-panchul/systemverilog-homework/git/trees/4b0349a5b893a8b9b6620a025c9a9616916826b2"
  },
  {
    "path": "04_arithmetics_and_pipelining",
    "mode": "040000",
    "type": "tree",
    "sha": "34a4dc3f9c1a8e3978b919e5c21187c35d843050",
    "url": "https://api.github.com/repos/yuri-panchul/systemverilog-homework/git/trees/34a4dc3f9c1a8e3978b919e5c21187c35d843050"
  },
  {
    "path": "05_fifo_and_single_cycle_cpu",
    "mode": "040000",
    "type": "tree",
    "sha": "7d42a251dc57d835762b6e0dcfd78b218f40092e",
    "url": "https://api.github.com/repos/yuri-panchul/systemverilog-homework/git/trees/7d42a251dc57d835762b6e0dcfd78b218f40092e"
  },
  {
    "path": "06_cache",
    "mode": "040000",
    "type": "tree",
    "sha": "38ea5c8c8aa966be9bea55a487129de22a59d1a4",
    "url": "https://api.github.com/repos/yuri-panchul/systemverilog-homework/git/trees/38ea5c8c8aa966be9bea55a487129de22a59d1a4"
  },
  {
    "path": "10_exam",
    "mode": "040000",
    "type": "tree",
    "sha": "c8491b7e08ff12605d5e4b486e103e1d4aa0255f",
    "url": "https://api.github.com/repos/yuri-panchul/systemverilog-homework/git/trees/c8491b7e08ff12605d5e4b486e103e1d4aa0255f"
  },
  {
    "path": "LICENSE",
    "mode": "100644",
    "type": "blob",
    "sha": "508f0657049a9894fe092f29f56b2ecc466dbb80",
    "size": 1112,
    "url": "https://api.github.com/repos/yuri-panchul/systemverilog-homework/git/blobs/508f0657049a9894fe092f29f56b2ecc466dbb80"
  },
  {
    "path": "README.md",
    "mode": "100644",
    "type": "blob",
    "sha": "90214c621394a6acb061716178a1df74a5c9e7a0",
    "size": 4809,
    "url": "https://api.github.com/repos/yuri-panchul/systemverilog-homework/git/blobs/90214c621394a6acb061716178a1df74a5c9e7a0"
  },
  {
    "path": "README.pdf",
    "mode": "100644",
    "type": "blob",
    "sha": "2df72815a0dae37c8c62cd343fba180c6d4a3a22",
    "size": 1169960,
    "url": "https://api.github.com/repos/yuri-panchul/systemverilog-homework/git/blobs/2df72815a0dae37c8c62cd343fba180c6d4a3a22"
  },
  {
    "path": "README_ru.md",
    "mode": "100644",
    "type": "blob",
    "sha": "7ba3f4a1f8809a1c4239325f85f984acc893799f",
    "size": 8819,
    "url": "https://api.github.com/repos/yuri-panchul/systemverilog-homework/git/blobs/7ba3f4a1f8809a1c4239325f85f984acc893799f"
  },
  {
    "path": "bin",
    "mode": "040000",
    "type": "tree",
    "sha": "451465b5125e6f2258a60c138b4f9a79212a4b77",
    "url": "https://api.github.com/repos/yuri-panchul/systemverilog-homework/git/trees/451465b5125e6f2258a60c138b4f9a79212a4b77"
  },
  {
    "path": "common",
    "mode": "040000",
    "type": "tree",
    "sha": "c27eb1a3fec717fbd9a64a6eb372397060e86503",
    "url": "https://api.github.com/repos/yuri-panchul/systemverilog-homework/git/trees/c27eb1a3fec717fbd9a64a6eb372397060e86503"
  },
  {
    "path": "doc",
    "mode": "040000",
    "type": "tree",
    "sha": "c392152731e9d7f7418820899149139ad0262c21",
    "url": "https://api.github.com/repos/yuri-panchul/systemverilog-homework/git/trees/c392152731e9d7f7418820899149139ad0262c21"
  },
  {
    "path": "scripts",
    "mode": "040000",
    "type": "tree",
    "sha": "869d9be487626e08107815052a17830ea2ef1309",
    "url": "https://api.github.com/repos/yuri-panchul/systemverilog-homework/git/trees/869d9be487626e08107815052a17830ea2ef1309"
  }
]