PROJECT: my_pll_64mhz
		working_path: "C:/work/tinysdr_fpga_lora_tx/lora_tx_clarity/my_pll_64mhz/syn_results"
		module: my_pll_64mhz
		verilog_file_list: "C:/lscc/diamond/3.10_x64/cae_library/synthesis/verilog/ecp5u.v" "C:/lscc/diamond/3.10_x64/cae_library/synthesis/verilog/pmi_def.v" "C:/work/tinysdr_fpga_lora_tx/lora_tx_clarity/my_pll_64mhz/my_pll_64mhz.v"
		vlog_std_v2001: true
		constraint_file_name: "C:/work/tinysdr_fpga_lora_tx/lora_tx_clarity/my_pll_64mhz/my_pll_64mhz.fdc"
		suffix_name: edn
		output_file_name: my_pll_64mhz
		write_prf: true
		disable_io_insertion: true
		force_gsr: false
		frequency: 100
		fanout_limit: 50
		retiming: false
		pipe: false
		part: LFE5U-25F
		speed_grade: 6
		
