#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 30 18:05:05 2024
# Process ID: 16342
# Current directory: /home/binh/work/pulpino-binh/fpga/ips
# Command line: vivado
# Log file: /home/binh/work/pulpino-binh/fpga/ips/vivado.log
# Journal file: /home/binh/work/pulpino-binh/fpga/ips/vivado.jou
#-----------------------------------------------------------
start_gui
create_project bram_control /home/binh/work/pulpino-binh/fpga/ips/bram_control -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/binh/Downloads/vivado-2018.3/Vivado/2018.3/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
create_bd_design "design_1"
Wrote  : </home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
INFO: [Device 21-403] Loading part xc7z020clg484-1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
file mkdir /home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/new
close [ open /home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/new/user_bram_control.v w ]
add_files /home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/new/user_bram_control.v
update_compile_order -fileset sources_1
ipx::open_ipxact_file /home/binh/Downloads/vivado-2018.3/Vivado/2018.3/data/ip/interfaces/bram_v1_0/bram.xml
ipx::unload_abstraction_definition /home/binh/Downloads/vivado-2018.3/Vivado/2018.3/data/ip/interfaces/bram_v1_0/bram_rtl.xml
ipx::unload_bus_definition /home/binh/Downloads/vivado-2018.3/Vivado/2018.3/data/ip/interfaces/bram_v1_0/bram.xml
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
create_bd_cell -type module -reference user_bram_control user_bram_control_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORTA' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORTA' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORTB' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORTB' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
connect_bd_intf_net [get_bd_intf_pins user_bram_control_0/BRAM_PORTB] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins user_bram_control_0/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </processing_system7_0/Data> at <0x40000000 [ 8K ]>
regenerate_bd_layout
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR
ERROR: [BD 41-79] Exec TCL: Specified object '/DDR' already exists. Please use a different name
ERROR: [Common 17-39] 'create_bd_intf_port' failed due to earlier errors.
set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
ERROR: [BD 41-79] Exec TCL: Specified object '/DDR' already exists. Please use a different name
ERROR: [Common 17-39] 'create_bd_intf_port' failed due to earlier errors.
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_ports FIXED_IO]
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR
/DDR
create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO
/FIXED_IO
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 UART_0
/UART_0
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 clking_axi
/clking_axi
set_property CONFIG.FREQ_HZ 50000000 [get_bd_intf_ports /clking_axi]
set SPI0_MISO_I [ create_bd_port -dir I SPI0_MISO_I ]
/SPI0_MISO_I
  set SPI0_MOSI_I [ create_bd_port -dir I SPI0_MOSI_I ]
/SPI0_MOSI_I
  set SPI0_MOSI_O [ create_bd_port -dir O SPI0_MOSI_O ]
/SPI0_MOSI_O
  set SPI0_SCLK_I [ create_bd_port -dir I SPI0_SCLK_I ]
/SPI0_SCLK_I
  set SPI0_SCLK_O [ create_bd_port -dir O SPI0_SCLK_O ]
/SPI0_SCLK_O
  set SPI0_SS_I [ create_bd_port -dir I SPI0_SS_I ]
/SPI0_SS_I
  set SPI0_SS_O [ create_bd_port -dir O SPI0_SS_O ]
/SPI0_SS_O
  set fetch_enable [ create_bd_port -dir O -from 31 -to 0 fetch_enable ]
/fetch_enable
  set gpio_io_i [ create_bd_port -dir I -from 31 -to 0 gpio_io_i ]
/gpio_io_i
  set gpio_io_o [ create_bd_port -dir O -from 31 -to 0 gpio_io_o ]
/gpio_io_o
  set jtag_emu_i [ create_bd_port -dir I -from 31 -to 0 jtag_emu_i ]
/jtag_emu_i
  set jtag_emu_o [ create_bd_port -dir O -from 31 -to 0 jtag_emu_o ]
/jtag_emu_o
  set ps7_clk [ create_bd_port -dir O ps7_clk ]
/ps7_clk
  set ps7_rst_n [ create_bd_port -dir O ps7_rst_n ]
/ps7_rst_n
set axi_crossbar_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_crossbar:2.1 axi_crossbar_0 ]
/axi_crossbar_0
  set_property -dict [ list \
   CONFIG.CONNECTIVITY_MODE {SASD} \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.NUM_MI {4} \
   CONFIG.R_REGISTER {0} \
   CONFIG.S01_BASE_ID {0x00001000} \
   CONFIG.S02_BASE_ID {0x00002000} \
   CONFIG.S03_BASE_ID {0x00003000} \
   CONFIG.S04_BASE_ID {0x00004000} \
   CONFIG.S05_BASE_ID {0x00005000} \
   CONFIG.S06_BASE_ID {0x00006000} \
   CONFIG.S07_BASE_ID {0x00007000} \
   CONFIG.S08_BASE_ID {0x00008000} \
   CONFIG.S09_BASE_ID {0x00009000} \
   CONFIG.S10_BASE_ID {0x0000a000} \
   CONFIG.S11_BASE_ID {0x0000b000} \
   CONFIG.S12_BASE_ID {0x0000c000} \
   CONFIG.S13_BASE_ID {0x0000d000} \
   CONFIG.S14_BASE_ID {0x0000e000} \
   CONFIG.S15_BASE_ID {0x0000f000} \
   CONFIG.STRATEGY {1} \
 ] $axi_crossbar_0
# Create instance: axi_gpio_emu, and set properties
  set axi_gpio_emu [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_emu ]
/axi_gpio_emu
  # Create instance: axi_jtag_emu, and set properties
  set axi_jtag_emu [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_jtag_emu ]
/axi_jtag_emu
  # Create instance: axi_protocol_converter_0, and set properties
  set axi_protocol_converter_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_converter_0 ]
/axi_protocol_converter_0
  set_property -dict [ list \
   CONFIG.TRANSLATION_MODE {0} \
 ] $axi_protocol_converter_0
  # Create instance: axi_protocol_converter_1, and set properties
  set axi_protocol_converter_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_converter_1 ]
/axi_protocol_converter_1
  set_property -dict [ list \
   CONFIG.MI_PROTOCOL {AXI4} \
   CONFIG.SI_PROTOCOL {AXI3} \
 ] $axi_protocol_converter_1
  # Create instance: axi_protocol_converter_2, and set properties
  set axi_protocol_converter_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_converter_2 ]
/axi_protocol_converter_2
  # Create instance: axi_protocol_converter_3, and set properties
  set axi_protocol_converter_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_converter_3 ]
/axi_protocol_converter_3
  set_property -dict [ list \
   CONFIG.TRANSLATION_MODE {0} \
 ] $axi_protocol_converter_3
  # Create instance: axi_protocol_converter_4, and set properties
  set axi_protocol_converter_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_converter_4 ]
/axi_protocol_converter_4
  set_property -dict [ list \
   CONFIG.TRANSLATION_MODE {0} \
 ] $axi_protocol_converter_4
  # Create instance: axi_pulp_control, and set properties
  set axi_pulp_control [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_pulp_control ]
/axi_pulp_control
  set_property -dict [ list \
   CONFIG.C_ALL_INPUTS {0} \
   CONFIG.C_ALL_OUTPUTS {1} \
   CONFIG.C_IS_DUAL {0} \
 ] $axi_pulp_control
set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
ERROR: [BD 41-79] Exec TCL: Specified object '/processing_system7_0' already exists. Please use a different name
ERROR: [BD 5-7] Error: running create_bd_cell  -vlnv xilinx.com:ip:processing_system7:5.5 -type ip -name processing_system7_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells processing_system7_0]
WARNING: [BD 5-231] No interface nets matched 'get_bd_intf_nets processing_system7_0_M_AXI_GP0'
WARNING: [BD 5-234] No nets matched 'get_bd_nets processing_system7_0_FCLK_RESET0_N'
WARNING: [BD 5-230] No cells matched 'get_bd_cells processing_system7_0'
set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
/processing_system7_0
if {[string equal $::env(BOARD) "zybo"]} {
      set_property -dict [ list CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50} \
       CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} \
       CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
       CONFIG.PCW_SD0_GRP_WP_IO {EMIO} \
       CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {1} \
       CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
       CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
       CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525} \
       CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K128M16 JT-125} \
       CONFIG.PCW_USE_S_AXI_HP0 {0} \
       CONFIG.preset {ZedBoard} \
    ] $processing_system7_0
  } else {
     set_property -dict [ list \
      CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} \
      CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
      CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {1} \
      CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
      CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
      CONFIG.PCW_USE_S_AXI_HP0 {0} \
      CONFIG.PCW_SD0_GRP_WP_IO {EMIO} \
      CONFIG.preset {ZedBoard} \
    ] $processing_system7_0
missing close-brace
if {[string equal $::env(BOARD) "zybo"]} {
      set_property -dict [ list CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50} \
       CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} \
       CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
       CONFIG.PCW_SD0_GRP_WP_IO {EMIO} \
       CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {1} \
       CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
       CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
       CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525} \
       CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K128M16 JT-125} \
       CONFIG.PCW_USE_S_AXI_HP0 {0} \
       CONFIG.preset {ZedBoard} \
    ] $processing_system7_0
  } else {
     set_property -dict [ list \
      CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} \
      CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
      CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {1} \
      CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
      CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
      CONFIG.PCW_USE_S_AXI_HP0 {0} \
      CONFIG.PCW_SD0_GRP_WP_IO {EMIO} \
      CONFIG.preset {ZedBoard} \
    ] $processing_system7_0}
can't read "::env(BOARD)": no such variable
set_property -dict [ list \
      CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} \
      CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
      CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {1} \
      CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
      CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
      CONFIG.PCW_USE_S_AXI_HP0 {0} \
      CONFIG.PCW_SD0_GRP_WP_IO {EMIO} \
      CONFIG.preset {ZedBoard} \
    ] $processing_system7_0
set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
/xlconstant_0
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
 ] $xlconstant_0
connect_bd_intf_net -intf_net axi_crossbar_0_M00_AXI [get_bd_intf_pins axi_crossbar_0/M00_AXI] [get_bd_intf_pins axi_protocol_converter_0/S_AXI]
  connect_bd_intf_net -intf_net axi_crossbar_0_M01_AXI [get_bd_intf_pins axi_crossbar_0/M01_AXI] [get_bd_intf_pins axi_protocol_converter_2/S_AXI]
  connect_bd_intf_net -intf_net axi_crossbar_0_M02_AXI [get_bd_intf_pins axi_crossbar_0/M02_AXI] [get_bd_intf_pins axi_protocol_converter_3/S_AXI]
  connect_bd_intf_net -intf_net axi_crossbar_0_M03_AXI [get_bd_intf_pins axi_crossbar_0/M03_AXI] [get_bd_intf_pins axi_protocol_converter_4/S_AXI]
  connect_bd_intf_net -intf_net axi_protocol_converter_0_M_AXI [get_bd_intf_pins axi_protocol_converter_0/M_AXI] [get_bd_intf_pins axi_pulp_control/S_AXI]
  connect_bd_intf_net -intf_net axi_protocol_converter_1_M_AXI [get_bd_intf_pins axi_crossbar_0/S00_AXI] [get_bd_intf_pins axi_protocol_converter_1/M_AXI]
  connect_bd_intf_net -intf_net axi_protocol_converter_2_M_AXI [get_bd_intf_ports clking_axi] [get_bd_intf_pins axi_protocol_converter_2/M_AXI]
  connect_bd_intf_net -intf_net axi_protocol_converter_3_M_AXI [get_bd_intf_pins axi_jtag_emu/S_AXI] [get_bd_intf_pins axi_protocol_converter_3/M_AXI]
  connect_bd_intf_net -intf_net axi_protocol_converter_4_M_AXI [get_bd_intf_pins axi_gpio_emu/S_AXI] [get_bd_intf_pins axi_protocol_converter_4/M_AXI]
  connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
  connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
  connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins axi_protocol_converter_1/S_AXI] [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
  connect_bd_intf_net -intf_net processing_system7_0_UART_0 [get_bd_intf_ports UART_0] [get_bd_intf_pins processing_system7_0/UART_0]
  # Create port connections
  connect_bd_net -net SPI0_MISO_I_1 [get_bd_ports SPI0_MISO_I] [get_bd_pins processing_system7_0/SPI0_MISO_I]
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/SPI0_MISO_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
  connect_bd_net -net SPI0_MOSI_I_1 [get_bd_ports SPI0_MOSI_I] [get_bd_pins processing_system7_0/SPI0_MOSI_I]
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/SPI0_MOSI_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
  connect_bd_net -net SPI0_SCLK_I_1 [get_bd_ports SPI0_SCLK_I] [get_bd_pins processing_system7_0/SPI0_SCLK_I]
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/SPI0_SCLK_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
  connect_bd_net -net SPI0_SS_I_1 [get_bd_ports SPI0_SS_I] [get_bd_pins processing_system7_0/SPI0_SS_I]
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/SPI0_SS_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
  connect_bd_net -net axi_gpio_emu_gpio_io_o [get_bd_ports gpio_io_o] [get_bd_pins axi_gpio_emu/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_emu/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
  connect_bd_net -net axi_jtag_emu_gpio_io_o [get_bd_ports jtag_emu_o] [get_bd_pins axi_jtag_emu/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_jtag_emu/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
  connect_bd_net -net axi_pulp_control_gpio_io_o [get_bd_ports fetch_enable] [get_bd_pins axi_pulp_control/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_pulp_control/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
  connect_bd_net -net gpio_io_i_1 [get_bd_ports jtag_emu_i] [get_bd_pins axi_jtag_emu/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_jtag_emu/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
  connect_bd_net -net gpio_io_i_2 [get_bd_ports gpio_io_i] [get_bd_pins axi_gpio_emu/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_emu/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
  connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_ports ps7_clk] [get_bd_pins axi_crossbar_0/aclk] [get_bd_pins axi_gpio_emu/s_axi_aclk] [get_bd_pins axi_jtag_emu/s_axi_aclk] [get_bd_pins axi_protocol_converter_0/aclk] [get_bd_pins axi_protocol_converter_1/aclk] [get_bd_pins axi_protocol_converter_2/aclk] [get_bd_pins axi_protocol_converter_3/aclk] [get_bd_pins axi_protocol_converter_4/aclk] [get_bd_pins axi_pulp_control/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
  connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_ports ps7_rst_n] [get_bd_pins axi_crossbar_0/aresetn] [get_bd_pins axi_gpio_emu/s_axi_aresetn] [get_bd_pins axi_jtag_emu/s_axi_aresetn] [get_bd_pins axi_protocol_converter_0/aresetn] [get_bd_pins axi_protocol_converter_1/aresetn] [get_bd_pins axi_protocol_converter_2/aresetn] [get_bd_pins axi_protocol_converter_3/aresetn] [get_bd_pins axi_protocol_converter_4/aresetn] [get_bd_pins axi_pulp_control/s_axi_aresetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
  connect_bd_net -net processing_system7_0_SPI0_MOSI_O [get_bd_ports SPI0_MOSI_O] [get_bd_pins processing_system7_0/SPI0_MOSI_O]
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/SPI0_MOSI_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
  connect_bd_net -net processing_system7_0_SPI0_SCLK_O [get_bd_ports SPI0_SCLK_O] [get_bd_pins processing_system7_0/SPI0_SCLK_O]
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/SPI0_SCLK_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
  connect_bd_net -net processing_system7_0_SPI0_SS_O [get_bd_ports SPI0_SS_O] [get_bd_pins processing_system7_0/SPI0_SS_O]
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/SPI0_SS_O is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
  connect_bd_net -net xlconstant_0_dout [get_bd_pins processing_system7_0/SDIO0_WP] [get_bd_pins xlconstant_0/dout]
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/SDIO0_WP is being overridden by the user. This pin will not be connected as a part of interface connection SDIO_0
create_bd_addr_seg -range 0x00010000 -offset 0x51030000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_gpio_emu/S_AXI/Reg] SEG_axi_gpio_emu_Reg
/processing_system7_0/Data/SEG_axi_gpio_emu_Reg
  create_bd_addr_seg -range 0x00010000 -offset 0x51020000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_jtag_emu/S_AXI/Reg] SEG_axi_jtag_emu_Reg
/processing_system7_0/Data/SEG_axi_jtag_emu_Reg
  create_bd_addr_seg -range 0x00010000 -offset 0x51000000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_pulp_control/S_AXI/Reg] SEG_axi_pulp_control_Reg
/processing_system7_0/Data/SEG_axi_pulp_control_Reg
  create_bd_addr_seg -range 0x00010000 -offset 0x51010000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs clking_axi/Reg] SEG_clking_axi_Reg
/processing_system7_0/Data/SEG_clking_axi_Reg
regenerate_bd_layout
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_ps7_0_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_ps7_0_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_ps7_0_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_ps7_0_100M/ext_reset_in'
delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_cells rst_ps7_0_100M]
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_cells rst_ps7_0_100M]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
redo
INFO: [Common 17-16] redo 'regenerate_bd_layout'
redo
INFO: [Common 17-16] redo 'delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]'
redo
INFO: [Common 17-16] redo 'delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]'
redo
INFO: [Common 17-16] redo 'delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]'
redo
INFO: [Common 17-16] redo 'delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]'
regenerate_bd_layout
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_ps7_0_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_ps7_0_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_ps7_0_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_ps7_0_100M/ext_reset_in'
delete_bd_objs [get_bd_cells rst_ps7_0_100M]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells rst_ps7_0_100M]'
connect_bd_net [get_bd_pins rst_ps7_0_100M/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </processing_system7_0/Data> at <0x40000000 [ 8K ]>
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0]
connect_bd_intf_net [get_bd_intf_pins axi_protocol_converter_1/S_AXI] [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_MI {5}] [get_bd_cells axi_crossbar_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_smc/S00_AXI] [get_bd_intf_pins axi_crossbar_0/M04_AXI]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_intf_nets axi_crossbar_0_M04_AXI] [get_bd_cells axi_smc]
connect_bd_intf_net [get_bd_intf_pins axi_crossbar_0/M04_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_intf_nets user_bram_control_0_BRAM_PORTB] [get_bd_cells user_bram_control_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
save_bd_design
Wrote  : </home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_intf_nets axi_protocol_converter_0_M_AXI] [get_bd_intf_nets axi_crossbar_0_M00_AXI] [get_bd_cells axi_protocol_converter_0]
delete_bd_objs [get_bd_intf_nets axi_protocol_converter_4_M_AXI] [get_bd_intf_nets axi_crossbar_0_M03_AXI] [get_bd_cells axi_protocol_converter_4]
delete_bd_objs [get_bd_intf_nets axi_protocol_converter_3_M_AXI] [get_bd_intf_nets axi_crossbar_0_M02_AXI] [get_bd_cells axi_protocol_converter_3]
delete_bd_objs [get_bd_intf_nets axi_protocol_converter_1_M_AXI] [get_bd_intf_nets axi_crossbar_0_M04_AXI] [get_bd_intf_nets axi_crossbar_0_M01_AXI] [get_bd_cells axi_crossbar_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells axi_protocol_converter_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_emu/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_emu/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_jtag_emu/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_jtag_emu/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_pulp_control/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_pulp_control/S_AXI]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_protocol_converter_2_M_AXI] [get_bd_cells axi_protocol_converter_2]
delete_bd_objs [get_bd_intf_nets axi_smc_M01_AXI] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_intf_nets axi_smc_M03_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets axi_smc_M02_AXI] [get_bd_cells axi_smc]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/clking_axi} intc_ip {Auto} master_apm {0}}  [get_bd_intf_ports clking_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_emu/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_emu/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_jtag_emu/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_jtag_emu/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_pulp_control/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_pulp_control/S_AXI]
endgroup
regenerate_bd_layout
close_bd_design [get_bd_designs design_1]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
open_bd_design {/home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_emu
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_jtag_emu
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_1
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_2
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_3
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_4
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_pulp_control
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <design_1> from BD file </home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/bd/design_1/design_1.bd>
regenerate_bd_layout
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_crossbar_0_M00_AXI] [get_bd_intf_nets axi_protocol_converter_0_M_AXI] [get_bd_cells axi_protocol_converter_0]
delete_bd_objs [get_bd_intf_nets axi_crossbar_0_M03_AXI] [get_bd_intf_nets axi_protocol_converter_4_M_AXI] [get_bd_cells axi_protocol_converter_4]
delete_bd_objs [get_bd_intf_nets axi_crossbar_0_M02_AXI] [get_bd_intf_nets axi_protocol_converter_3_M_AXI] [get_bd_cells axi_protocol_converter_3]
delete_bd_objs [get_bd_intf_nets axi_crossbar_0_M01_AXI] [get_bd_intf_nets axi_protocol_converter_2_M_AXI] [get_bd_cells axi_protocol_converter_2]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets axi_protocol_converter_1_M_AXI] [get_bd_cells axi_protocol_converter_1]
delete_bd_objs [get_bd_intf_nets axi_crossbar_0_M04_AXI] [get_bd_cells axi_crossbar_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/clking_axi} intc_ip {Auto} master_apm {0}}  [get_bd_intf_ports clking_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_emu/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_emu/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_jtag_emu/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_jtag_emu/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_pulp_control/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_pulp_control/S_AXI]
endgroup
regenerate_bd_layout
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 30 19:08:47 2024...
