//  Catapult Ultra Synthesis 10.5c/896140 (Production Release) Sun Sep  6 22:45:38 PDT 2020
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2020, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                 PROPERTY OF MENTOR GRAPHICS OR ITS LICENSORS
//  
//  Running on Linux yl7897@newnano.poly.edu 3.10.0-1062.4.1.el7.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v23.5_3.0, HLS_PKGS v23.5_3.0, 
//                       SIF_TOOLKITS v23.5_3.0, SIF_XILINX v23.5_3.0, 
//                       SIF_ALTERA v23.5_3.0, CCS_LIBS v23.5_3.0, 
//                       CDS_PPRO v10.3c_2, CDS_DesigChecker v10.5c, 
//                       CDS_OASYS v19.1_3.7, CDS_PSR v20.1_0.0, 
//                       DesignPad v2.78_1.0
//  
//  Start time Wed Jun 16 22:15:22 2021
# -------------------------------------------------
# Logging session transcript to file "/tmp/log56080742bef80.0"
# Loading options from '$HOME/.catapult/10.5c-896140.aol.reg'.
project load /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult.ccs
# Moving session transcript to file "/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/catapult.log"
solution file add ./src/main.cpp -exclude true
# /INPUTFILES/1
solution file add ./src/ntt.cpp
# /INPUTFILES/2
solution file add ./src/utils.cpp -exclude true
# /INPUTFILES/3
option set Input/TargetPlatform x86_64
option set Input/CppStandard c++11
# c++11
go analyze

go compile
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(10): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 2.60 seconds, memory usage 1445344kB, peak memory usage 1445344kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'peaceNTT.v6' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(68): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(68): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(68): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(68): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 4096 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 2048 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 4096 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v6/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v6': elapsed time 2.23 seconds, memory usage 1445344kB, peak memory usage 1445344kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 49, Real ops = 15, Vars = 18 (SOL-21)
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx690tffg1761-2
solution library add Xilinx_RAMS
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v6' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-2_beh.lib' [mgc_Xilinx-VIRTEX-7-2_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v6': elapsed time 0.70 seconds, memory usage 1445344kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 49, Real ops = 15, Vars = 18 (SOL-21)
directive set -CLOCKS {clk {-CLOCK_PERIOD 12.5 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 6.25 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 12.5 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 6.25 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go memories
directive set SCHED_USE_MULTICYCLE true
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v6' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v6': elapsed time 0.08 seconds, memory usage 1445284kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 49, Real ops = 15, Vars = 18 (SOL-21)
# Info: Starting transformation 'loops' on solution 'peaceNTT.v6' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v6': elapsed time 0.03 seconds, memory usage 1445284kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 59, Real ops = 15, Vars = 23 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v6' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 4096 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 4096 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 4096 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 4096 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v6': elapsed time 0.30 seconds, memory usage 1445284kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 61, Real ops = 15, Vars = 23 (SOL-21)
# /SCHED_USE_MULTICYCLE true
go libraries
go extract
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v6' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v6': elapsed time 0.03 seconds, memory usage 1445284kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 61, Real ops = 15, Vars = 23 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v6' (SOL-8)
# Design 'peaceNTT' contains '15' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v6': elapsed time 0.27 seconds, memory usage 1445284kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 78, Real ops = 15, Vars = 26 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v6' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(83): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (54 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 1241110 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 1241105, Area (Datapath, Register, Total) = 41300.81, 0.00, 41300.81 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 1486865, Area (Datapath, Register, Total) = 33677.39, 0.00, 33677.39 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v6': elapsed time 0.24 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 78, Real ops = 15, Vars = 26 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v6' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'vec:rsc.q' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.radr' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'result:rsc.q' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.radr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.we' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.d' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wadr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'twiddle:rsc.q' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.radr' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'xt:rsc.clken' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.q' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.radr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.we' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.d' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wadr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'peaceNTT' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(68): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v6': elapsed time 3.48 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2464, Real ops = 18, Vars = 120 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v6' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COPY_LOOP#1:i(12:0).sva(11:0)' for variables 'COPY_LOOP#1:i(12:0).sva(11:0), COPY_LOOP:i(12:0).sva(11:0), COMP_LOOP:r(11:0).sva#1' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v6': elapsed time 0.82 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 617, Real ops = 206, Vars = 157 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v6' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v6': elapsed time 0.76 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 590, Real ops = 176, Vars = 439 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v6' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v6/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v6/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v6/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v6/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v6': elapsed time 5.34 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 587, Real ops = 177, Vars = 147 (SOL-21)
go assembly
directive set /peaceNTT/core/COPY_LOOP -UNROLL 4
# Info: Branching solution 'peaceNTT.v8' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v8/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COPY_LOOP/UNROLL 4
directive set /peaceNTT/core/STAGE_LOOP -PIPELINE_INIT_INTERVAL 1
# /peaceNTT/core/STAGE_LOOP/PIPELINE_INIT_INTERVAL 1
directive set /peaceNTT/core/COMP_LOOP -UNROLL 4
# /peaceNTT/core/COMP_LOOP/UNROLL 4
directive set /peaceNTT/core/COPY_LOOP#1 -UNROLL 8
# /peaceNTT/core/COPY_LOOP#1/UNROLL 8
go extract
# Info: Starting transformation 'loops' on solution 'peaceNTT.v8' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v8': elapsed time 0.93 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 117, Real ops = 36, Vars = 31 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v8' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 4096 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 4096 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 4096 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v8': elapsed time 0.70 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 146, Real ops = 36, Vars = 29 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v8' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v8': elapsed time 0.04 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 146, Real ops = 36, Vars = 29 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v8' (SOL-8)
# Design 'peaceNTT' contains '68' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v8': elapsed time 0.65 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 259, Real ops = 68, Vars = 55 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v8' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(61):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc.@)" ntt.cpp(61,17,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(61):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc.@)#1" ntt.cpp(61,8,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(85):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc.@)" ntt.cpp(85,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(89):   REM "COMP_LOOP-1:COMP_LOOP:rem#1" ntt.cpp(89,40,1), delay:  16cy, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,64,0) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(89):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc.@)" ntt.cpp(89,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,40,1): chained data dependency with delay of 2.25 at time 1632cy+10 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation REM "COMP_LOOP-1:COMP_LOOP:rem#1" with delay  16cy (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,64,0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,34,1): chained data dependency at time 1632cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation ACCU "COMP_LOOP-1:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,65)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(85):  ntt.cpp(85,26,10): chained data dependency at time 1632cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(85):    from operation READSLICE READSLICE "COMP_LOOP:f1:slc()(63-0)#2" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(85):  ntt.cpp(85,26,10): chained data dependency at time 1631cy+10 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(85):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc.@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(85):    mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(6,10,128,1024,1024,128,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(85):    with output variable "COMP_LOOP:f1:read_mem(xt:rsc.@).cse.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(85):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(61):  ntt.cpp(61,8,6): chained feedback data dependency with delay of 1.93872 at time 1631cy+10 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(61):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc.@)#1" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(61):    mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(6,10,128,1024,1024,128,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(61):    with output variable "xt:rsc.@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(61):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(61):  ntt.cpp(61,8,6): chained data dependency with delay of 1.18872 at time 1631cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(61):    from operation CONCATENATE CONCATENATE "COPY_LOOP#1:conc#67" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(61):  ntt.cpp(61,17,6): chained data dependency at time 1630cy+10 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(61):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc.@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(61):    mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(4,12,64,4096,4096,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(61):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,12,9): chained feedback data dependency with delay of 1.5 at time 1649cy+10 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc.@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(4,12,64,4096,4096,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with output variable "result:rsc.@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v8': elapsed time 0.21 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 259, Real ops = 68, Vars = 55 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/core/STAGE_LOOP -PIPELINE_INIT_INTERVAL 0
# Info: Branching solution 'peaceNTT.v9' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v9/CDesignChecker/design_checker.sh'
# /peaceNTT/core/STAGE_LOOP/PIPELINE_INIT_INTERVAL 0
go extract
# Info: Starting transformation 'loops' on solution 'peaceNTT.v9' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v9': elapsed time 0.89 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 117, Real ops = 36, Vars = 31 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v9' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 4096 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 4096 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 4096 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v9': elapsed time 0.68 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 146, Real ops = 36, Vars = 29 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v9' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v9': elapsed time 0.05 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 146, Real ops = 36, Vars = 29 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v9' (SOL-8)
# Design 'peaceNTT' contains '36' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v9': elapsed time 0.18 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 181, Real ops = 36, Vars = 31 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v9' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(83): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (54 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 294934 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 336913, Area (Datapath, Register, Total) = 135863.65, 0.00, 135863.65 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 1289233, Area (Datapath, Register, Total) = 34058.39, 0.00, 34058.39 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v9': elapsed time 0.62 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 181, Real ops = 36, Vars = 31 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v9' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'vec:rsc.q' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.radr' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'result:rsc.q' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.radr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.we' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.d' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wadr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'twiddle:rsc.q' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.radr' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'xt:rsc.clken' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.q' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.radr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.we' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.d' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wadr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'peaceNTT' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(68): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v9': elapsed time 6.46 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 8000, Real ops = 30, Vars = 143 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v9' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP:acc#5.mut' for variables 'COMP_LOOP:acc#5.mut, COMP_LOOP:acc#6.mut, COMP_LOOP:acc#7.mut, COMP_LOOP:acc#8.mut' (3 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i(12:3).sva#1' for variables 'COPY_LOOP#1:i(12:3).sva#1, COPY_LOOP:i(12:2).sva(9:0), COMP_LOOP:slc(COMP_LOOP-4:acc#4)(11-2).psp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:acc#1.itm' for variables 'COMP_LOOP-1:acc#1.itm, COMP_LOOP:f2:asn#4.itm, COMP_LOOP:f2:asn#5.itm, COMP_LOOP:f2:asn#6.itm, COMP_LOOP:f2:asn#7.itm, COPY_LOOP#1:asn#4.itm, COPY_LOOP#1:asn#6.itm, COPY_LOOP:asn#1.itm' (7 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:acc#1.itm' for variables 'COMP_LOOP-2:acc#1.itm, COMP_LOOP:f2:slc()(63-0)#1.itm, COMP_LOOP:f2:slc()(63-0)#2.itm, COMP_LOOP:f2:slc()(63-0)#3.itm, COMP_LOOP:f2:slc()(63-0).itm' (4 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v9': elapsed time 3.03 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 1242, Real ops = 429, Vars = 228 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v9' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v9': elapsed time 1.32 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 1206, Real ops = 402, Vars = 863 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v9' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v9/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v9/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v9/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v9/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v9': elapsed time 7.49 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 1190, Real ops = 402, Vars = 236 (SOL-21)
go assembly
directive set /peaceNTT/core/xt:rsc -INTERLEAVE 8
# Info: Branching solution 'peaceNTT.v10' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v10/CDesignChecker/design_checker.sh'
# /peaceNTT/core/xt:rsc/INTERLEAVE 8
directive set /peaceNTT/core/xt -WORD_WIDTH 128
# /peaceNTT/core/xt/WORD_WIDTH 128
directive set /peaceNTT/vec:rsc -INTERLEAVE 8
# /peaceNTT/vec:rsc/INTERLEAVE 8
directive set /peaceNTT/result:rsc -INTERLEAVE 8
# /peaceNTT/result:rsc/INTERLEAVE 8
directive set /peaceNTT/twiddle:rsc -INTERLEAVE 8
# /peaceNTT/twiddle:rsc/INTERLEAVE 8
go extract
# Info: Starting transformation 'loops' on solution 'peaceNTT.v10' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v10': elapsed time 0.92 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 117, Real ops = 36, Vars = 31 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v10' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(75): Resource '/peaceNTT/core/xt:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Resource '/peaceNTT/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Resource '/peaceNTT/result:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Resource '/peaceNTT/twiddle:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v10': elapsed time 4.69 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 374, Real ops = 36, Vars = 110 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v10' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v10': elapsed time 0.09 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 374, Real ops = 36, Vars = 110 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v10' (SOL-8)
# Design 'peaceNTT' contains '100' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v10': elapsed time 0.68 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 679, Real ops = 100, Vars = 134 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v10' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(83): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (54 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 294934 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 310289, Area (Datapath, Register, Total) = 137099.95, 0.00, 137099.95 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 1272849, Area (Datapath, Register, Total) = 35294.69, 0.00, 35294.69 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v10': elapsed time 1.34 seconds, memory usage 1445848kB, peak memory usage 1445864kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 679, Real ops = 100, Vars = 134 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v10' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'xt:rsc(0)(0).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).q' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).we' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).d' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).q' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).we' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).d' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).q' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).we' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).d' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).q' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).we' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).d' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).q' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).we' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).d' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).q' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).we' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).d' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).q' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).we' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).d' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).q' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).we' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).d' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).q' added to design 'peaceNTT' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).radr' added to design 'peaceNTT' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).q' added to design 'peaceNTT' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).radr' added to design 'peaceNTT' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).q' added to design 'peaceNTT' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).radr' added to design 'peaceNTT' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).q' added to design 'peaceNTT' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).radr' added to design 'peaceNTT' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(0).q' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).radr' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).we' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).d' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(1).we' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(1).d' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(1).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(2).q' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).radr' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).we' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).d' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(3).we' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(3).d' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(3).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(4).q' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).radr' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).we' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).d' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(5).we' added to design 'peaceNTT' for component 'result:rsc(0)(5)i' (LIB-3)
# Global signal 'result:rsc(0)(5).d' added to design 'peaceNTT' for component 'result:rsc(0)(5)i' (LIB-3)
# Global signal 'result:rsc(0)(5).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(5)i' (LIB-3)
# Global signal 'result:rsc(0)(6).q' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).radr' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).we' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).d' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(7).we' added to design 'peaceNTT' for component 'result:rsc(0)(7)i' (LIB-3)
# Global signal 'result:rsc(0)(7).d' added to design 'peaceNTT' for component 'result:rsc(0)(7)i' (LIB-3)
# Global signal 'result:rsc(0)(7).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(7)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(1).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(1).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(2).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(2).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(3).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(3).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(4).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(4).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(5).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(5).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(6).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(6).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(7).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(7).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(6).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(4).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(2).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(7).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(6).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(5).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(4).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(3).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(2).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(1).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(0).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(7).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(6).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(5).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(4).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(3).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(2).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(1).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(0).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(0):obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(68): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v10': elapsed time 22.45 seconds, memory usage 1454072kB, peak memory usage 1454072kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 41604, Real ops = 82, Vars = 633 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v10' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP:acc#5.mut' for variables 'COMP_LOOP:acc#5.mut, COMP_LOOP:acc#6.mut, COMP_LOOP:acc#7.mut, COMP_LOOP:acc#8.mut' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:f2:mux#1.itm' for variables 'COMP_LOOP:f2:mux#1.itm, COMP_LOOP:f2:mux1h#1.itm, COMP_LOOP:f2:mux1h#2.itm, COMP_LOOP:f2:mux1h.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i(12:3).sva#1' for variables 'COPY_LOOP#1:i(12:3).sva#1, COPY_LOOP:i(12:2).sva(9:0), COMP_LOOP:slc(COMP_LOOP-4:acc#4)(11-2).psp.sva' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v10': elapsed time 28.80 seconds, memory usage 1519608kB, peak memory usage 1519608kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 2719, Real ops = 799, Vars = 594 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v10' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v10': elapsed time 3.12 seconds, memory usage 1519608kB, peak memory usage 1519608kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 2843, Real ops = 836, Vars = 2096 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v10' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v10/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v10/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v10/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v10/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v10': elapsed time 17.98 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 2822, Real ops = 836, Vars = 605 (SOL-21)
directive set DSP_EXTRACTION false
# Error: directive set: not a valid enumeration value
directive set DSP_EXTRACTION nio
# Error: directive set: not a valid enumeration value
directive set DSP_EXTRACTION no
# Error: Directive 'DSP_EXTRACTION' must be specified no later than state 'schedule'. (DIR-5)
# Error: directive set: directive cannot be set at this stage
go assembly
directive set /peaceNTT/core/STAGE_LOOP -PIPELINE_INIT_INTERVAL 1
# Info: Branching solution 'peaceNTT.v12' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v12/CDesignChecker/design_checker.sh'
# /peaceNTT/core/STAGE_LOOP/PIPELINE_INIT_INTERVAL 1
go extract
# Info: Starting transformation 'loops' on solution 'peaceNTT.v12' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v12': elapsed time 0.93 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 117, Real ops = 36, Vars = 31 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v12' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(75): Resource '/peaceNTT/core/xt:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Resource '/peaceNTT/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Resource '/peaceNTT/result:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Resource '/peaceNTT/twiddle:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v12': elapsed time 4.85 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 374, Real ops = 36, Vars = 110 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v12' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v12': elapsed time 0.10 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 374, Real ops = 36, Vars = 110 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v12' (SOL-8)
# Design 'peaceNTT' contains '132' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v12': elapsed time 1.05 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 671, Real ops = 132, Vars = 158 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v12' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(91):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)#1" ntt.cpp(91,12,17) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(61):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(61,17,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(61):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)#1" ntt.cpp(61,8,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(85):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(85,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(89):   REM "COMP_LOOP-1:COMP_LOOP:rem#1" ntt.cpp(89,40,1), delay:  16cy, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,64,0) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(89):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(89,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,40,1): chained data dependency with delay of 0.75 at time 668cy+10 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation REM "COMP_LOOP-1:COMP_LOOP:rem#1" with delay  16cy (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,64,0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with output variable "COMP_LOOP-1:COMP_LOOP:rem#1.cmx.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,34,1): chained data dependency at time 668cy+3.9 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation ACCU "COMP_LOOP-1:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,65)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(85):  ntt.cpp(85,26,10): chained data dependency at time 668cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(85):    from operation MUX1HOT "COMP_LOOP:f1:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(85):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,4)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(85):    with output variable "tmp(63:0).lpi#2.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(85):  ntt.cpp(85,26,10): chained data dependency at time 668cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(85):    from operation READSLICE READSLICE "COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@))(63-0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(85):  ntt.cpp(85,26,10): chained data dependency at time 667cy+10 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(85):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(85):    mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(7,7,128,128,128,128,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(85):    with output variable "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@).ncse.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(85):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(61):  ntt.cpp(61,8,6): chained feedback data dependency with delay of 0.75 at time 667cy+10 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(61):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)#1" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(61):    mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(7,7,128,128,128,128,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(61):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(61):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(61):  ntt.cpp(61,8,6): chained data dependency with delay of 0.75 at time 667cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(61):    from operation CONCATENATE CONCATENATE "COPY_LOOP#1:conc#67" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(61):  ntt.cpp(61,17,6): chained data dependency at time 666cy+10 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(61):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(61):    mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(23,9,64,512,512,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(61):    with output variable "tmp#10.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(61):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):  ntt.cpp(91,12,17): chained feedback data dependency at time 666cy+10 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)#1" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):    mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(23,9,64,512,512,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(91):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):  ntt.cpp(89,12,9): chained data dependency at time 685cy+10 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    mapped to "Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(23,9,64,512,512,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(89):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v12': elapsed time 0.49 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 671, Real ops = 132, Vars = 158 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/core/COPY_LOOP -UNROLL 8
# Info: Branching solution 'peaceNTT.v15' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v15/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COPY_LOOP/UNROLL 8
directive set /peaceNTT/core/COPY_LOOP -PIPELINE_INIT_INTERVAL 1
# /peaceNTT/core/COPY_LOOP/PIPELINE_INIT_INTERVAL 1
directive set /peaceNTT/core/STAGE_LOOP -PIPELINE_INIT_INTERVAL 0
# /peaceNTT/core/STAGE_LOOP/PIPELINE_INIT_INTERVAL 0
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 1
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 1
directive set /peaceNTT/core/COMP_LOOP -UNROLL 8
# /peaceNTT/core/COMP_LOOP/UNROLL 8
directive set /peaceNTT/core/COPY_LOOP#1 -PIPELINE_INIT_INTERVAL 1
# /peaceNTT/core/COPY_LOOP#1/PIPELINE_INIT_INTERVAL 1
go extract
# Info: Starting transformation 'loops' on solution 'peaceNTT.v15' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v15': elapsed time 1.25 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 186, Real ops = 64, Vars = 39 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v15' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(75): Resource '/peaceNTT/core/xt:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Resource '/peaceNTT/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Resource '/peaceNTT/result:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Resource '/peaceNTT/twiddle:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v15': elapsed time 2.58 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 344, Real ops = 64, Vars = 118 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v15' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v15': elapsed time 0.09 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 344, Real ops = 64, Vars = 118 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v15' (SOL-8)
# Design 'peaceNTT' contains '111' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v15': elapsed time 0.84 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 514, Real ops = 111, Vars = 117 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v15' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(83): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (54 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 155158 c-steps) (SCHD-8)
# Error:  insufficient resources 'Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(7,7,128,128,128,128,1)' to schedule '/peaceNTT/core'. 2 are needed, but only 1 instances are available (SCHD-4)
# Error: $PROJECT_HOME/src/ntt.cpp(75):  please merge accesses to 'xt:rsc(0)(0)' to reduce the number of required resources (SCHD-39)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v15': elapsed time 0.47 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 514, Real ops = 111, Vars = 117 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - resource competition
go assembly
directive set /peaceNTT/core/COPY_LOOP#1 -PIPELINE_INIT_INTERVAL 0
# Info: Branching solution 'peaceNTT.v16' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v16/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COPY_LOOP#1/PIPELINE_INIT_INTERVAL 0
go extract
# Info: Starting transformation 'loops' on solution 'peaceNTT.v16' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v16': elapsed time 1.35 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 186, Real ops = 64, Vars = 39 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v16' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(75): Resource '/peaceNTT/core/xt:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Resource '/peaceNTT/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Resource '/peaceNTT/result:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Resource '/peaceNTT/twiddle:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v16': elapsed time 2.72 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 344, Real ops = 64, Vars = 118 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v16' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v16': elapsed time 0.09 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 344, Real ops = 64, Vars = 118 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v16' (SOL-8)
# Design 'peaceNTT' contains '111' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v16': elapsed time 0.85 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 510, Real ops = 111, Vars = 116 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v16' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(83): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (54 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 155158 c-steps) (SCHD-8)
# Error:  insufficient resources 'Xilinx_RAMS.BLOCK_1R1W_RBW_rwport_en(7,7,128,128,128,128,1)' to schedule '/peaceNTT/core'. 2 are needed, but only 1 instances are available (SCHD-4)
# Error: $PROJECT_HOME/src/ntt.cpp(75):  please merge accesses to 'xt:rsc(0)(0)' to reduce the number of required resources (SCHD-39)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v16': elapsed time 0.55 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 510, Real ops = 111, Vars = 116 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - resource competition
flow run /SCVerify/launch_make ./scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Warning: Could not locate Makefile './scverify/Verify_rtl_v_msim.mk' in Output Files folder
# Making './scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v16'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: ./scverify/Verify_rtl_v_msim.mk: No such file or directory
# make: *** No rule to make target `./scverify/Verify_rtl_v_msim.mk'.  Stop.
flow run /SCVerify/launch_make ./scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Warning: Could not locate Makefile './scverify/Verify_rtl_v_msim.mk' in Output Files folder
# Making './scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v16'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: ./scverify/Verify_rtl_v_msim.mk: No such file or directory
# make: *** No rule to make target `./scverify/Verify_rtl_v_msim.mk'.  Stop.
flow run /SCVerify/launch_make ./scverify/Verify_rtl_vhdl_msim.mk {} SIMTOOL=msim simgui
# Warning: Could not locate Makefile './scverify/Verify_rtl_vhdl_msim.mk' in Output Files folder
# Making './scverify/Verify_rtl_vhdl_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v16'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_rtl_vhdl_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: ./scverify/Verify_rtl_vhdl_msim.mk: No such file or directory
# make: *** No rule to make target `./scverify/Verify_rtl_vhdl_msim.mk'.  Stop.
flow run /SCVerify/launch_make ./scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Warning: Could not locate Makefile './scverify/Verify_rtl_v_msim.mk' in Output Files folder
# Making './scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v16'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: ./scverify/Verify_rtl_v_msim.mk: No such file or directory
# make: *** No rule to make target `./scverify/Verify_rtl_v_msim.mk'.  Stop.
make
# g++ -g -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -std=c++11   -c -o src/main.o src/main.cpp
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home//bin/g++ -o ntt_tb.out src/main.o src/ntt.o src/utils.o 
flow run /SCVerify/launch_make ./scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Warning: Could not locate Makefile './scverify/Verify_rtl_v_msim.mk' in Output Files folder
# Making './scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v16'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# make: ./scverify/Verify_rtl_v_msim.mk: No such file or directory
# make: *** No rule to make target `./scverify/Verify_rtl_v_msim.mk'.  Stop.
project save
# Saving project file '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult.ccs'. (PRJ-5)
go assembly
directive set /peaceNTT/core/COPY_LOOP -PIPELINE_INIT_INTERVAL 0
# Info: Branching solution 'peaceNTT.v17' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v17/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COPY_LOOP/PIPELINE_INIT_INTERVAL 0
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 0
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 0
go extract
# Info: Starting transformation 'loops' on solution 'peaceNTT.v17' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v17': elapsed time 1.33 seconds, memory usage 1650680kB, peak memory usage 1650680kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 186, Real ops = 64, Vars = 39 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v17' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(75): Resource '/peaceNTT/core/xt:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Resource '/peaceNTT/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Resource '/peaceNTT/result:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Resource '/peaceNTT/twiddle:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v17': elapsed time 2.74 seconds, memory usage 1650680kB, peak memory usage 1650680kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 344, Real ops = 64, Vars = 118 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v17' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v17': elapsed time 0.08 seconds, memory usage 1650680kB, peak memory usage 1650680kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 344, Real ops = 64, Vars = 118 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v17' (SOL-8)
# Design 'peaceNTT' contains '111' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v17': elapsed time 0.61 seconds, memory usage 1650680kB, peak memory usage 1650680kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 502, Real ops = 111, Vars = 114 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v17' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(83): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (54 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 155158 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 155153, Area (Datapath, Register, Total) = 331319.30, 0.00, 331319.30 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 1258513, Area (Datapath, Register, Total) = 35842.27, 0.00, 35842.27 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v17': elapsed time 1.92 seconds, memory usage 1650680kB, peak memory usage 1650680kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 502, Real ops = 111, Vars = 114 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v17' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'xt:rsc(0)(0).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).q' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).we' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).d' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).q' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).we' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).d' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).q' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).we' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).d' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).q' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).we' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).d' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).q' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).we' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).d' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).q' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).we' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).d' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).q' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).we' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).d' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).q' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).we' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).d' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).q' added to design 'peaceNTT' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).radr' added to design 'peaceNTT' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).q' added to design 'peaceNTT' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).radr' added to design 'peaceNTT' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).q' added to design 'peaceNTT' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).radr' added to design 'peaceNTT' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).q' added to design 'peaceNTT' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).radr' added to design 'peaceNTT' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(0).q' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).radr' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).we' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).d' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(1).we' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(1).d' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(1).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(2).q' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).radr' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).we' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).d' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(3).we' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(3).d' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(3).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(4).q' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).radr' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).we' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).d' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(5).we' added to design 'peaceNTT' for component 'result:rsc(0)(5)i' (LIB-3)
# Global signal 'result:rsc(0)(5).d' added to design 'peaceNTT' for component 'result:rsc(0)(5)i' (LIB-3)
# Global signal 'result:rsc(0)(5).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(5)i' (LIB-3)
# Global signal 'result:rsc(0)(6).q' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).radr' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).we' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).d' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(7).we' added to design 'peaceNTT' for component 'result:rsc(0)(7)i' (LIB-3)
# Global signal 'result:rsc(0)(7).d' added to design 'peaceNTT' for component 'result:rsc(0)(7)i' (LIB-3)
# Global signal 'result:rsc(0)(7).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(7)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(1).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(1).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(2).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(2).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(3).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(3).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(4).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(4).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(5).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(5).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(6).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(6).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(7).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(7).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(6).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(4).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(2).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(7).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(6).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(5).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(4).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(3).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(2).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(1).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(0).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(7).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(6).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(5).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(4).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(3).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(2).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(1).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(0).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(0):obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(68): Input port 'g:rsc.dat' is never used. (OPT-4)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v17': elapsed time 23.74 seconds, memory usage 1708024kB, peak memory usage 1716216kB (SOL-15)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v17': elapsed time 32.69 seconds, memory usage 1708024kB, peak memory usage 1716216kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 79074, Real ops = 95, Vars = 640 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v17' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v17': elapsed time 24.37 seconds, memory usage 1773560kB, peak memory usage 1773560kB (SOL-15)
# Creating shared register 'COMP_LOOP:acc#10.itm' for variables 'COMP_LOOP:acc#10.itm, COMP_LOOP:acc#11.mut, COMP_LOOP:acc#12.mut, COMP_LOOP:acc#5.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#6.itm' for variables 'COMP_LOOP:acc#6.itm, COMP_LOOP:acc#9.itm, COMP_LOOP-7:acc#1.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#7.itm' for variables 'COMP_LOOP:acc#7.itm, COMP_LOOP:acc#8.itm, COMP_LOOP-6:acc#1.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i(12:3).sva(8:0)' for variables 'COPY_LOOP#1:i(12:3).sva(8:0), COPY_LOOP:i(12:3).sva(8:0), COMP_LOOP:slc(COMP_LOOP-8:acc#4)(11-3).psp.sva' (2 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v17': elapsed time 51.57 seconds, memory usage 1773560kB, peak memory usage 1773560kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v17': elapsed time 81.59 seconds, memory usage 1773560kB, peak memory usage 1773560kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v17': elapsed time 105.72 seconds, memory usage 1773560kB, peak memory usage 1773560kB (SOL-15)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v17': elapsed time 106.63 seconds, memory usage 1773560kB, peak memory usage 1773560kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 2876, Real ops = 823, Vars = 572 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v17' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v17': elapsed time 4.21 seconds, memory usage 1773560kB, peak memory usage 1773560kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 3260, Real ops = 957, Vars = 2273 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v17' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v17/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v17/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v17/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v17/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Running transformation 'extract' on solution 'peaceNTT.v17': elapsed time 24.19 seconds, memory usage 1839096kB, peak memory usage 1839096kB (SOL-15)
# Info: Completed transformation 'extract' on solution 'peaceNTT.v17': elapsed time 24.26 seconds, memory usage 1839096kB, peak memory usage 1839096kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 3237, Real ops = 955, Vars = 628 (SOL-21)
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 13.33 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 6.665 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Branching solution 'peaceNTT.v18' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v18/CDesignChecker/design_checker.sh'
# /CLOCKS {clk {-CLOCK_PERIOD 13.33 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 6.665 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go extract
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v18' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v18': elapsed time 0.12 seconds, memory usage 1839096kB, peak memory usage 1839096kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 49, Real ops = 15, Vars = 18 (SOL-21)
# Info: Starting transformation 'loops' on solution 'peaceNTT.v18' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v18': elapsed time 1.32 seconds, memory usage 1839096kB, peak memory usage 1839096kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 186, Real ops = 64, Vars = 39 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v18' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(75): Resource '/peaceNTT/core/xt:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Resource '/peaceNTT/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Resource '/peaceNTT/result:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Resource '/peaceNTT/twiddle:rsc' split into 1 x 8 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v18': elapsed time 2.68 seconds, memory usage 1839096kB, peak memory usage 1839096kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 344, Real ops = 64, Vars = 118 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v18' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v18': elapsed time 0.09 seconds, memory usage 1839096kB, peak memory usage 1839096kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 344, Real ops = 64, Vars = 118 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v18' (SOL-8)
# Design 'peaceNTT' contains '111' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v18': elapsed time 0.63 seconds, memory usage 1839096kB, peak memory usage 1839096kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 502, Real ops = 111, Vars = 114 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v18' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(83): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (51 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 147478 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 147473, Area (Datapath, Register, Total) = 331319.30, 0.00, 331319.30 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 1214993, Area (Datapath, Register, Total) = 35842.27, 0.00, 35842.27 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v18': elapsed time 1.89 seconds, memory usage 1839096kB, peak memory usage 1839096kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 502, Real ops = 111, Vars = 114 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v18' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'xt:rsc(0)(0).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).q' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).we' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).d' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).q' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).we' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).d' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).q' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).we' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).d' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).q' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).we' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).d' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).q' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).we' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).d' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).q' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).we' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).d' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).q' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).we' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).d' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).q' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).we' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).d' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).q' added to design 'peaceNTT' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).radr' added to design 'peaceNTT' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).q' added to design 'peaceNTT' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).radr' added to design 'peaceNTT' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).q' added to design 'peaceNTT' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).radr' added to design 'peaceNTT' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).q' added to design 'peaceNTT' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).radr' added to design 'peaceNTT' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(0).q' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).radr' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).we' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).d' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(1).we' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(1).d' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(1).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(2).q' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).radr' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).we' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).d' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(3).we' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(3).d' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(3).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(4).q' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).radr' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).we' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).d' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(5).we' added to design 'peaceNTT' for component 'result:rsc(0)(5)i' (LIB-3)
# Global signal 'result:rsc(0)(5).d' added to design 'peaceNTT' for component 'result:rsc(0)(5)i' (LIB-3)
# Global signal 'result:rsc(0)(5).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(5)i' (LIB-3)
# Global signal 'result:rsc(0)(6).q' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).radr' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).we' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).d' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(7).we' added to design 'peaceNTT' for component 'result:rsc(0)(7)i' (LIB-3)
# Global signal 'result:rsc(0)(7).d' added to design 'peaceNTT' for component 'result:rsc(0)(7)i' (LIB-3)
# Global signal 'result:rsc(0)(7).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(7)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(1).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(1).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(2).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(2).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(3).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(3).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(4).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(4).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(5).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(5).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(6).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(6).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(7).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(7).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(6).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(4).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(2).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(7).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(6).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(5).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(4).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(3).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(2).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(1).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(0).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(7).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(6).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(5).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(4).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(3).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(2).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(1).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(0).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(0):obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(68): Input port 'g:rsc.dat' is never used. (OPT-4)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v18': elapsed time 23.22 seconds, memory usage 1904632kB, peak memory usage 1904632kB (SOL-15)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v18': elapsed time 29.38 seconds, memory usage 1904632kB, peak memory usage 1904632kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 76401, Real ops = 94, Vars = 633 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v18' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v18': elapsed time 24.48 seconds, memory usage 1970168kB, peak memory usage 1970168kB (SOL-15)
# Creating shared register 'COMP_LOOP:acc#10.itm' for variables 'COMP_LOOP:acc#10.itm, COMP_LOOP:acc#11.mut, COMP_LOOP:acc#12.mut, COMP_LOOP:acc#5.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#6.itm' for variables 'COMP_LOOP:acc#6.itm, COMP_LOOP:acc#9.itm, COMP_LOOP-7:acc#1.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:acc#7.itm' for variables 'COMP_LOOP:acc#7.itm, COMP_LOOP:acc#8.itm, COMP_LOOP-6:acc#1.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i(12:3).sva(8:0)' for variables 'COPY_LOOP#1:i(12:3).sva(8:0), COPY_LOOP:i(12:3).sva(8:0), COMP_LOOP:slc(COMP_LOOP-8:acc#4)(11-3).psp.sva' (2 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v18': elapsed time 54.07 seconds, memory usage 1970168kB, peak memory usage 1970168kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v18': elapsed time 84.08 seconds, memory usage 1970168kB, peak memory usage 1970168kB (SOL-15)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v18': elapsed time 98.45 seconds, memory usage 1970168kB, peak memory usage 1970168kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 2796, Real ops = 796, Vars = 541 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v18' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v18': elapsed time 3.63 seconds, memory usage 1970168kB, peak memory usage 1970168kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 3239, Real ops = 950, Vars = 2267 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v18' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v18/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v18/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v18/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v18/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v18': elapsed time 22.97 seconds, memory usage 2035704kB, peak memory usage 2035704kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 3211, Real ops = 953, Vars = 585 (SOL-21)
flow run /SCVerify/launch_make ./scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v18'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/rtl_v_msim'
# mkdir -p scverify/rtl_v_msim
# ============================================
# Setting up default modelsim.ini file from '/opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/../modelsim.ini'
# cat "/opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/../modelsim.ini" >scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/rtl_v_msim/mgc_hls'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlib scverify/rtl_v_msim/mgc_hls
# ============================================
# Mapping logical library 'mgc_hls' to physical path '$SCVLIBS/scverify/rtl_v_msim/mgc_hls'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vmap mgc_hls \$SCVLIBS/scverify/rtl_v_msim/mgc_hls
# Model Technology ModelSim SE-64 vmap 10.6 Lib Mapping Utility 2016.12 Dec 13 2016
# vmap mgc_hls $SCVLIBS/scverify/rtl_v_msim/mgc_hls 
# Modifying scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/rtl_v_msim/work'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlib scverify/rtl_v_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/rtl_v_msim/work'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vmap work \$SCVLIBS/scverify/rtl_v_msim/work
# Model Technology ModelSim SE-64 vmap 10.6 Lib Mapping Utility 2016.12 Dec 13 2016
# vmap work $SCVLIBS/scverify/rtl_v_msim/work 
# Modifying scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/rtl_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home//bin/tclsh8.5 /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./Catapult/peaceNTT.v18/scverify/ccs_wave_signals.dat scverify/rtl_v_msim/scverify_msim_wave.tcl ./Catapult/peaceNTT.v18/.dut_inst_info.tcl ./Catapult/peaceNTT.v18/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./Catapult/peaceNTT.v18/scverify/ccs_wave_signals.dat scverify/rtl_v_msim/scverify_msim_wave.tcl ./Catapult/peaceNTT.v18/.dut_inst_info.tcl ./Catapult/peaceNTT.v18/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/rtl_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/ccs_in_v1.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work mgc_hls     /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/ccs_in_v1.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 23:15:56 on Jun 16,2021
# vlog -work mgc_hls /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/ccs_in_v1.v 
# -- Compiling module ccs_in_v1
# 
# Top level modules:
# 	ccs_in_v1
# End time: 23:15:56 on Jun 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/mgc_io_sync_v2.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work mgc_hls     /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/mgc_io_sync_v2.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 23:15:56 on Jun 16,2021
# vlog -work mgc_hls /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/mgc_io_sync_v2.v 
# -- Compiling module mgc_io_sync_v2
# 
# Top level modules:
# 	mgc_io_sync_v2
# End time: 23:15:56 on Jun 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work mgc_hls     /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 23:15:56 on Jun 16,2021
# vlog -work mgc_hls /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v 
# -- Compiling module mgc_rem
# 
# Top level modules:
# 	mgc_rem
# End time: 23:15:56 on Jun 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/mgc_shift_l_beh_v5.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work mgc_hls     /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/mgc_shift_l_beh_v5.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 23:15:56 on Jun 16,2021
# vlog -work mgc_hls /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/mgc_shift_l_beh_v5.v 
# -- Compiling module mgc_shift_l_v5
# 
# Top level modules:
# 	mgc_shift_l_v5
# End time: 23:15:56 on Jun 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work mgc_hls     /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 23:15:56 on Jun 16,2021
# vlog -work mgc_hls /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v 
# -- Compiling module BLOCK_1R1W_RBW
# 
# Top level modules:
# 	BLOCK_1R1W_RBW
# End time: 23:15:56 on Jun 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: rtl.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work work     rtl.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 23:15:56 on Jun 16,2021
# vlog -work work rtl.v 
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_38_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_37_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_36_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_35_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_34_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_33_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_32_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_31_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_wport_30_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_29_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_wport_28_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_27_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_wport_26_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_25_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_wport_24_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_23_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_21_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_19_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_17_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_15_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_14_7_128_128_128_128_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_13_7_128_128_128_128_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_12_7_128_128_128_128_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_11_7_128_128_128_128_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_10_7_128_128_128_128_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_9_7_128_128_128_128_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_8_7_128_128_128_128_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_7_7_128_128_128_128_1_gen
# -- Compiling module peaceNTT_core_core_fsm
# -- Compiling module peaceNTT_core_wait_dp
# -- Compiling module peaceNTT_core
# -- Compiling module peaceNTT
# 
# Top level modules:
# 	peaceNTT
# End time: 23:15:56 on Jun 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../src/main.cpp
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=peaceNTT -DCCS_DESIGN_FUNC_peaceNTT -DCCS_DESIGN_TOP_peaceNTT -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../src/main.cpp
# Start time: 23:15:56 on Jun 16,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# In file included from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/mem_fn.hpp:25:0,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/bind.hpp:26,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_boost.h:42,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_dynamic_processes.h:34,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/systemc:155,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/systemc.h:211,
#                  from /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/include/mc_scverify.h:196,
#                  from ../../src/../include/main.h:6,
#                  from ../../src/main.cpp:1:
# /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/get_pointer.hpp:21:40: warning: 'template<class> class std::auto_ptr' is deprecated [-Wdeprecated-declarations]
#  template<class T> T * get_pointer(std::auto_ptr<T> const& p)
#                                         ^
# In file included from /opt/mentorgraphics/modelsimSE106/modeltech/gcc-5.3.0-linux_x86_64/include/c++/5.3.0/memory:81:0,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/systemc.h:51,
#                  from /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/include/mc_scverify.h:196,
#                  from ../../src/../include/main.h:6,
#                  from ../../src/main.cpp:1:
# /opt/mentorgraphics/modelsimSE106/modeltech/gcc-5.3.0-linux_x86_64/include/c++/5.3.0/bits/unique_ptr.h:49:28: note: declared here
#    template<typename> class auto_ptr;
#                             ^
# ../../src/main.cpp: In function 'void cpyVec(uint64_t*, uint64_t*, uint64_t)':
# ../../src/main.cpp:6:22: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
#      for(int i = 0; i < n; i++)
#                       ^
# ../../src/main.cpp: In member function 'int testbench::main()':
# ../../src/main.cpp:141:20: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
#   for (int i = 0; i < VECTOR_SIZE; i++){
#                     ^
# ../../src/main.cpp:150:20: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
#   for (int i = 0; i < VECTOR_SIZE; i++){
#                     ^
# ../../src/main.cpp:132:11: warning: unused variable 'k' [-Wunused-variable]
#   uint64_t k = 3;
#            ^
# 
# "/opt/mentorgraphics/modelsimSE106/modeltech/gcc-5.3.0-linux_x86_64/include/c++
#           /5.3.0/type_traits", line 311: error: identifier "__float128" is
#           undefined
#       struct __is_floating_point_helper<__float128>
#                                         ^
# 
# 1 error detected in the compilation of "../../src/main.cpp".
# ** Error: (sccom-6143) Creation of debug database failed.
# End time: 23:16:00 on Jun 16,2021, Elapsed time: 0:00:04
# Errors: 2, Warnings: 0
# make: *** [scverify/rtl_v_msim/main.cpp.cxxts] Error 11
project save
# Saving project file '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult.ccs'. (PRJ-5)
flow run /SCVerify/launch_make ./scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v18'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Compiling C++ file: ../../src/main.cpp
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=peaceNTT -DCCS_DESIGN_FUNC_peaceNTT -DCCS_DESIGN_TOP_peaceNTT -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../src/main.cpp
# Start time: 23:19:08 on Jun 16,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# In file included from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/mem_fn.hpp:25:0,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/bind.hpp:26,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_boost.h:42,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_dynamic_processes.h:34,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/systemc:155,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/systemc.h:211,
#                  from /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/include/mc_scverify.h:196,
#                  from ../../src/../include/main.h:6,
#                  from ../../src/main.cpp:1:
# /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/get_pointer.hpp:21:40: warning: 'template<class> class std::auto_ptr' is deprecated [-Wdeprecated-declarations]
#  template<class T> T * get_pointer(std::auto_ptr<T> const& p)
#                                         ^
# In file included from /opt/mentorgraphics/modelsimSE106/modeltech/gcc-5.3.0-linux_x86_64/include/c++/5.3.0/memory:81:0,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/systemc.h:51,
#                  from /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/include/mc_scverify.h:196,
#                  from ../../src/../include/main.h:6,
#                  from ../../src/main.cpp:1:
# /opt/mentorgraphics/modelsimSE106/modeltech/gcc-5.3.0-linux_x86_64/include/c++/5.3.0/bits/unique_ptr.h:49:28: note: declared here
#    template<typename> class auto_ptr;
#                             ^
# ../../src/main.cpp: In function 'void cpyVec(uint64_t*, uint64_t*, uint64_t)':
# ../../src/main.cpp:6:22: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
#      for(int i = 0; i < n; i++)
#                       ^
# ../../src/main.cpp: In member function 'int testbench::main()':
# ../../src/main.cpp:132:11: warning: unused variable 'k' [-Wunused-variable]
#   uint64_t k = 3;
#            ^
# 
# "/opt/mentorgraphics/modelsimSE106/modeltech/gcc-5.3.0-linux_x86_64/include/c++
#           /5.3.0/type_traits", line 311: error: identifier "__float128" is
#           undefined
#       struct __is_floating_point_helper<__float128>
#                                         ^
# 
# 1 error detected in the compilation of "../../src/main.cpp".
# ** Error: (sccom-6143) Creation of debug database failed.
# End time: 23:19:12 on Jun 16,2021, Elapsed time: 0:00:04
# Errors: 2, Warnings: 0
# make: *** [scverify/rtl_v_msim/main.cpp.cxxts] Error 11
# Input file has changed
solution new -state new -solution peaceNTT.v18 peaceNTT
# Info: Branching solution 'peaceNTT.v19' at state 'new' (PRJ-2)
# peaceNTT.v19
# Input file has changed
solution new -state new -solution peaceNTT.v19 peaceNTT
# Info: Branching solution 'peaceNTT.v20' at state 'new' (PRJ-2)
# peaceNTT.v20
go compile
# Info: Starting transformation 'analyze' on solution 'peaceNTT.v20' (SOL-8)
# Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# $MGC_HOME/shared/include/ac_int.h(2812): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'peaceNTT.v20': elapsed time 1.50 seconds, memory usage 2035720kB, peak memory usage 2035720kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'peaceNTT.v20' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(68): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Synthesizing routine 'peaceNTT' (CIN-13)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Inlining routine 'peaceNTT' (CIN-14)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Inlining routine 'cpyVec_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(1982): Inlining routine 'cpyVec_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Optimizing block '/peaceNTT' ... (CIN-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): INOUT port 'vec' is only used as an input. (OPT-10)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 4096 times. (LOOP-2)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 2048 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_int.h(1982): Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 4096 times. (LOOP-2)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Toplevel found in header $MGC_HOME/shared/include/ac_int.h, using $PROJECT_HOME/src/ntt.cpp for header dependencies.
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v20/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v20': elapsed time 1.53 seconds, memory usage 2035720kB, peak memory usage 2035720kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 49, Real ops = 15, Vars = 18 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v20' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v20': elapsed time 0.29 seconds, memory usage 2035720kB, peak memory usage 2035720kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 49, Real ops = 15, Vars = 18 (SOL-21)
directive set -CLOCKS {clk {-CLOCK_PERIOD 13.33 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 6.665 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 13.33 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 6.665 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go extract
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v20' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v20': elapsed time 0.10 seconds, memory usage 2035720kB, peak memory usage 2035720kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 49, Real ops = 15, Vars = 18 (SOL-21)
# Info: Starting transformation 'loops' on solution 'peaceNTT.v20' (SOL-8)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $MGC_HOME/shared/include/ac_int.h(1982): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 8 times. (LOOP-3)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v20': elapsed time 1.23 seconds, memory usage 2035720kB, peak memory usage 2035720kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 186, Real ops = 64, Vars = 39 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v20' (SOL-8)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Resource '/peaceNTT/core/xt:rsc' split into 1 x 8 blocks (MEM-11)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 128). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Resource '/peaceNTT/vec:rsc' split into 1 x 8 blocks (MEM-11)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Resource '/peaceNTT/result:rsc' split into 1 x 8 blocks (MEM-11)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Resource '/peaceNTT/twiddle:rsc' split into 1 x 8 blocks (MEM-11)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 512 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v20': elapsed time 2.52 seconds, memory usage 2035720kB, peak memory usage 2035720kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 344, Real ops = 64, Vars = 118 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v20' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v20': elapsed time 0.10 seconds, memory usage 2035720kB, peak memory usage 2035720kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 344, Real ops = 64, Vars = 118 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v20' (SOL-8)
# Design 'peaceNTT' contains '111' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v20': elapsed time 0.66 seconds, memory usage 2035720kB, peak memory usage 2035720kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 502, Real ops = 111, Vars = 114 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v20' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $MGC_HOME/shared/include/ac_int.h(1982): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (51 c-steps) (SCHD-7)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 147478 c-steps) (SCHD-8)
# Info: $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 147473, Area (Datapath, Register, Total) = 331319.30, 0.00, 331319.30 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 1214993, Area (Datapath, Register, Total) = 35842.27, 0.00, 35842.27 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v20': elapsed time 1.93 seconds, memory usage 2035720kB, peak memory usage 2035720kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 502, Real ops = 111, Vars = 114 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v20' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'xt:rsc(0)(0).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).q' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).we' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).d' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).q' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).we' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).d' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).q' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).we' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).d' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).q' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).we' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).d' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).q' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).we' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).d' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).q' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).we' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).d' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).q' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).we' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).d' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).q' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).radr' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).we' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).d' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).wadr' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).q' added to design 'peaceNTT' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).radr' added to design 'peaceNTT' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).q' added to design 'peaceNTT' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).radr' added to design 'peaceNTT' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).q' added to design 'peaceNTT' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).radr' added to design 'peaceNTT' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).q' added to design 'peaceNTT' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).radr' added to design 'peaceNTT' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(0).q' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).radr' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).we' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).d' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(1).we' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(1).d' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(1).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(2).q' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).radr' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).we' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).d' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(3).we' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(3).d' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(3).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(4).q' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).radr' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).we' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).d' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(5).we' added to design 'peaceNTT' for component 'result:rsc(0)(5)i' (LIB-3)
# Global signal 'result:rsc(0)(5).d' added to design 'peaceNTT' for component 'result:rsc(0)(5)i' (LIB-3)
# Global signal 'result:rsc(0)(5).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(5)i' (LIB-3)
# Global signal 'result:rsc(0)(6).q' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).radr' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).we' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).d' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(7).we' added to design 'peaceNTT' for component 'result:rsc(0)(7)i' (LIB-3)
# Global signal 'result:rsc(0)(7).d' added to design 'peaceNTT' for component 'result:rsc(0)(7)i' (LIB-3)
# Global signal 'result:rsc(0)(7).wadr' added to design 'peaceNTT' for component 'result:rsc(0)(7)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(1).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(1).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(2).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(2).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(3).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(3).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(4).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(4).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(5).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(5).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(6).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(6).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(7).q' added to design 'peaceNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(7).radr' added to design 'peaceNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(6).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(4).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(2).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(7).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(6).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(5).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(4).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(3).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(2).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(1).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(0).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(7).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(6).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(5).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(4).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(3).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(2).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(1).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(0).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(0):obj' (LIB-3)
# Warning: $MGC_HOME/pkgs/dcs_gcc/gcc-4.9.2/include/c++/4.9.2/cstdlib(39): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Running transformation 'schedule' on solution 'peaceNTT.v20': elapsed time 24.36 seconds, memory usage 2035720kB, peak memory usage 2035720kB (SOL-15)
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v20': elapsed time 28.26 seconds, memory usage 2035720kB, peak memory usage 2035720kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 76401, Real ops = 94, Vars = 633 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v20' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v20': elapsed time 25.13 seconds, memory usage 2101256kB, peak memory usage 2101256kB (SOL-15)
# Creating shared register 'COPY_LOOP#1:i:acc#10.itm' for variables 'COPY_LOOP#1:i:acc#10.itm, COPY_LOOP#1:i:acc#11.itm, COPY_LOOP#1:i:acc#13.itm, COPY_LOOP#1:i:acc#14.mut, COPY_LOOP#1:i:acc#15.mut' (4 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:acc#12.itm' for variables 'COPY_LOOP#1:i:acc#12.itm, COPY_LOOP#1:i:acc#8.itm, COMP_LOOP-7:f2:acc.itm' (2 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v20': elapsed time 55.15 seconds, memory usage 2101256kB, peak memory usage 2101256kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v20': elapsed time 79.62 seconds, memory usage 2101256kB, peak memory usage 2101256kB (SOL-15)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v20': elapsed time 96.82 seconds, memory usage 2101256kB, peak memory usage 2101256kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 2883, Real ops = 824, Vars = 554 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v20' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v20': elapsed time 3.96 seconds, memory usage 2101256kB, peak memory usage 2101256kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 3355, Real ops = 984, Vars = 2389 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v20' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v20/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v20/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Warning: Toplevel found in header $MGC_HOME/shared/include/ac_int.h, using $PROJECT_HOME/src/ntt.cpp for header dependencies.
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v20/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v20/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v20': elapsed time 23.22 seconds, memory usage 2166792kB, peak memory usage 2166792kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 3334, Real ops = 979, Vars = 600 (SOL-21)
flow run /SCVerify/launch_make ./scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/home/yl7897/NTT_Xilinx/Catapult/peaseNTT/Catapult/peaceNTT.v20'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/rtl_v_msim'
# mkdir -p scverify/rtl_v_msim
# ============================================
# Setting up default modelsim.ini file from '/opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/../modelsim.ini'
# cat "/opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/../modelsim.ini" >scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/rtl_v_msim/mgc_hls'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlib scverify/rtl_v_msim/mgc_hls
# ============================================
# Mapping logical library 'mgc_hls' to physical path '$SCVLIBS/scverify/rtl_v_msim/mgc_hls'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vmap mgc_hls \$SCVLIBS/scverify/rtl_v_msim/mgc_hls
# Model Technology ModelSim SE-64 vmap 10.6 Lib Mapping Utility 2016.12 Dec 13 2016
# vmap mgc_hls $SCVLIBS/scverify/rtl_v_msim/mgc_hls 
# Modifying scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/rtl_v_msim/work'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlib scverify/rtl_v_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/rtl_v_msim/work'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vmap work \$SCVLIBS/scverify/rtl_v_msim/work
# Model Technology ModelSim SE-64 vmap 10.6 Lib Mapping Utility 2016.12 Dec 13 2016
# vmap work $SCVLIBS/scverify/rtl_v_msim/work 
# Modifying scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/rtl_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home//bin/tclsh8.5 /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./Catapult/peaceNTT.v20/scverify/ccs_wave_signals.dat scverify/rtl_v_msim/scverify_msim_wave.tcl ./Catapult/peaceNTT.v20/.dut_inst_info.tcl ./Catapult/peaceNTT.v20/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./Catapult/peaceNTT.v20/scverify/ccs_wave_signals.dat scverify/rtl_v_msim/scverify_msim_wave.tcl ./Catapult/peaceNTT.v20/.dut_inst_info.tcl ./Catapult/peaceNTT.v20/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/rtl_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/ccs_in_v1.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work mgc_hls     /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/ccs_in_v1.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 23:25:29 on Jun 16,2021
# vlog -work mgc_hls /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/ccs_in_v1.v 
# -- Compiling module ccs_in_v1
# 
# Top level modules:
# 	ccs_in_v1
# End time: 23:25:29 on Jun 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/mgc_io_sync_v2.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work mgc_hls     /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/mgc_io_sync_v2.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 23:25:29 on Jun 16,2021
# vlog -work mgc_hls /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/mgc_io_sync_v2.v 
# -- Compiling module mgc_io_sync_v2
# 
# Top level modules:
# 	mgc_io_sync_v2
# End time: 23:25:29 on Jun 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work mgc_hls     /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 23:25:29 on Jun 16,2021
# vlog -work mgc_hls /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v 
# -- Compiling module mgc_rem
# 
# Top level modules:
# 	mgc_rem
# End time: 23:25:29 on Jun 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/mgc_shift_l_beh_v5.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work mgc_hls     /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/mgc_shift_l_beh_v5.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 23:25:29 on Jun 16,2021
# vlog -work mgc_hls /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs/mgc_shift_l_beh_v5.v 
# -- Compiling module mgc_shift_l_v5
# 
# Top level modules:
# 	mgc_shift_l_v5
# End time: 23:25:29 on Jun 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work mgc_hls     /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 23:25:29 on Jun 16,2021
# vlog -work mgc_hls /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v 
# -- Compiling module BLOCK_1R1W_RBW
# 
# Top level modules:
# 	BLOCK_1R1W_RBW
# End time: 23:25:29 on Jun 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: rtl.v
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlog -work work     rtl.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 23:25:29 on Jun 16,2021
# vlog -work work rtl.v 
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_38_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_37_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_36_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_35_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_34_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_33_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_32_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_31_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_wport_30_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_29_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_wport_28_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_27_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_wport_26_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_25_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_wport_24_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_23_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_21_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_19_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_17_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_15_9_64_512_512_64_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_14_7_128_128_128_128_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_13_7_128_128_128_128_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_12_7_128_128_128_128_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_11_7_128_128_128_128_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_10_7_128_128_128_128_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_9_7_128_128_128_128_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_8_7_128_128_128_128_1_gen
# -- Compiling module peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_7_7_128_128_128_128_1_gen
# -- Compiling module peaceNTT_core_core_fsm
# -- Compiling module peaceNTT_core_wait_dp
# -- Compiling module peaceNTT_core
# -- Compiling module peaceNTT
# 
# Top level modules:
# 	peaceNTT
# End time: 23:25:29 on Jun 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../src/main.cpp
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=peaceNTT -DCCS_DESIGN_FUNC_peaceNTT -DCCS_DESIGN_TOP_peaceNTT -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../src/main.cpp
# Start time: 23:25:29 on Jun 16,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# In file included from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/mem_fn.hpp:25:0,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/bind.hpp:26,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_boost.h:42,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/sc_dynamic_processes.h:34,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/systemc:155,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/systemc.h:211,
#                  from /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/include/mc_scverify.h:196,
#                  from ../../src/../include/main.h:6,
#                  from ../../src/main.cpp:1:
# /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/get_pointer.hpp:21:40: warning: 'template<class> class std::auto_ptr' is deprecated [-Wdeprecated-declarations]
#  template<class T> T * get_pointer(std::auto_ptr<T> const& p)
#                                         ^
# In file included from /opt/mentorgraphics/modelsimSE106/modeltech/gcc-5.3.0-linux_x86_64/include/c++/5.3.0/memory:81:0,
#                  from /opt/mentorgraphics/modelsimSE106/modeltech/include/systemc/systemc.h:51,
#                  from /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/include/mc_scverify.h:196,
#                  from ../../src/../include/main.h:6,
#                  from ../../src/main.cpp:1:
# /opt/mentorgraphics/modelsimSE106/modeltech/gcc-5.3.0-linux_x86_64/include/c++/5.3.0/bits/unique_ptr.h:49:28: note: declared here
#    template<typename> class auto_ptr;
#                             ^
# ../../src/main.cpp: In function 'void cpyVec(uint64_t*, uint64_t*, uint64_t)':
# ../../src/main.cpp:6:22: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]
#      for(int i = 0; i < n; i++)
#                       ^
# ../../src/main.cpp: In member function 'int testbench::main()':
# ../../src/main.cpp:132:11: warning: unused variable 'k' [-Wunused-variable]
#   uint64_t k = 3;
#            ^
# 
# "/opt/mentorgraphics/modelsimSE106/modeltech/gcc-5.3.0-linux_x86_64/include/c++
#           /5.3.0/type_traits", line 311: error: identifier "__float128" is
#           undefined
#       struct __is_floating_point_helper<__float128>
#                                         ^
# 
# 1 error detected in the compilation of "../../src/main.cpp".
# ** Error: (sccom-6143) Creation of debug database failed.
# End time: 23:25:32 on Jun 16,2021, Elapsed time: 0:00:03
# Errors: 2, Warnings: 0
# make: *** [scverify/rtl_v_msim/main.cpp.cxxts] Error 11
