
# 逻辑门的描述

|              | Verilog描述                                            | 逻辑表达式          |
| ------------ | ---------------------------------------------------------- | ----------------------- |
| 与门     | F = A & B ;                                            | F=AB                |
| 或门     | F = A \| B ;                                           | F=A+B               |
| 非门     | F = ~A ;                                               | F=A′                |
| 与非门   | F = ~ (A & B);                                         | F=(AB)′             |
| 或非门   | F = ~ (A \| B);                                        | F=(A+B)′            |
| 与或非门 | F = ~((A & B) \| (C & D));                             | F=(AB+CD)′          |
| 异或门   | F = (A ^ B);  F = (~A&B ) \| (A& ~B);                  | F=A⊕B  F=A′B+AB′    |
| 同或门   | F = (A ~^ B);  F = ~ (A ^ B);  F = (~A&~B ) \| (A& B); | F=(A⊕B)′  F=A′B′+AB |