/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire [10:0] _04_;
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [14:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [11:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_98z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = celloutsig_0_4z ? celloutsig_0_13z : celloutsig_0_7z[4];
  assign celloutsig_0_98z = celloutsig_0_31z ? celloutsig_0_53z : _00_;
  assign celloutsig_1_7z = celloutsig_1_0z ? celloutsig_1_1z : celloutsig_1_3z;
  assign celloutsig_0_21z = celloutsig_0_13z ? celloutsig_0_12z : _00_;
  assign celloutsig_0_25z = celloutsig_0_1z[10] ? celloutsig_0_13z : celloutsig_0_8z;
  assign celloutsig_0_4z = ~((celloutsig_0_0z[6] | celloutsig_0_0z[8]) & (celloutsig_0_1z[12] | celloutsig_0_2z));
  assign celloutsig_0_8z = ~((_01_ | celloutsig_0_2z) & (celloutsig_0_4z | celloutsig_0_1z[5]));
  assign celloutsig_1_8z = ~((_02_ | celloutsig_1_6z[8]) & (celloutsig_1_0z | celloutsig_1_2z));
  assign celloutsig_0_12z = ~((celloutsig_0_5z | celloutsig_0_0z[3]) & (celloutsig_0_9z[0] | celloutsig_0_6z[2]));
  assign celloutsig_0_16z = ~((celloutsig_0_11z[1] | _01_) & (celloutsig_0_1z[1] | celloutsig_0_1z[3]));
  assign celloutsig_0_18z = ~((celloutsig_0_6z[4] | celloutsig_0_14z) & (celloutsig_0_14z | celloutsig_0_8z));
  assign celloutsig_0_23z = ~((celloutsig_0_18z | celloutsig_0_9z[5]) & (celloutsig_0_19z | celloutsig_0_21z));
  assign celloutsig_0_26z = ~((celloutsig_0_0z[4] | celloutsig_0_0z[9]) & (celloutsig_0_10z | celloutsig_0_0z[0]));
  assign celloutsig_0_31z = ~(celloutsig_0_24z[5] ^ in_data[76]);
  assign celloutsig_1_0z = ~(in_data[183] ^ in_data[154]);
  assign celloutsig_1_17z = ~(celloutsig_1_0z ^ celloutsig_1_7z);
  assign celloutsig_0_20z = ~(celloutsig_0_1z[10] ^ celloutsig_0_10z);
  reg [4:0] _22_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _22_ <= 5'h00;
    else _22_ <= celloutsig_0_1z[12:8];
  assign { _01_, _03_[3], _00_, _03_[1:0] } = _22_;
  reg [6:0] _23_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _23_ <= 7'h00;
    else _23_ <= celloutsig_0_11z[6:0];
  assign out_data[38:32] = _23_;
  reg [10:0] _24_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _24_ <= 11'h000;
    else _24_ <= { in_data[114:105], celloutsig_1_2z };
  assign { _04_[10:1], _02_ } = _24_;
  assign celloutsig_0_1z = in_data[39:25] / { 1'h1, in_data[81:68] };
  assign celloutsig_0_11z = in_data[36:27] / { 1'h1, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_5z = celloutsig_0_0z[11:9] == { _01_, _03_[3], _00_ };
  assign celloutsig_0_17z = celloutsig_0_0z[9:5] == { celloutsig_0_11z[3:0], celloutsig_0_5z };
  assign celloutsig_0_27z = { celloutsig_0_7z[3:0], celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_18z } || { in_data[38:24], celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_4z };
  assign celloutsig_0_53z = in_data[63:50] || { in_data[58:51], celloutsig_0_21z, celloutsig_0_30z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_38z };
  assign celloutsig_1_2z = { in_data[187:170], celloutsig_1_1z } || { in_data[142:125], celloutsig_1_0z };
  assign celloutsig_0_19z = in_data[77:75] || { celloutsig_0_0z[7], celloutsig_0_15z, celloutsig_0_12z };
  assign celloutsig_0_28z = { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_18z } < { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_5z, _01_, _03_[3], _00_, _03_[1:0], _01_, _03_[3], _00_, _03_[1:0], celloutsig_0_5z };
  assign celloutsig_0_38z = { celloutsig_0_36z[7:4], celloutsig_0_15z } < { celloutsig_0_16z, celloutsig_0_30z, celloutsig_0_18z, celloutsig_0_26z, celloutsig_0_10z };
  assign celloutsig_1_1z = { in_data[155:144], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } < in_data[146:131];
  assign celloutsig_0_13z = { celloutsig_0_1z[12:1], celloutsig_0_2z, celloutsig_0_10z } < { in_data[72:64], celloutsig_0_6z };
  assign celloutsig_0_22z = in_data[10:8] < { _03_[3], _00_, _03_[1] };
  assign celloutsig_1_3z = celloutsig_1_2z & ~(celloutsig_1_2z);
  assign celloutsig_0_10z = celloutsig_0_2z & ~(celloutsig_0_0z[10]);
  assign celloutsig_0_14z = celloutsig_0_11z[8] & ~(celloutsig_0_12z);
  assign celloutsig_0_15z = _00_ & ~(celloutsig_0_4z);
  assign celloutsig_0_2z = in_data[8] & ~(celloutsig_0_1z[10]);
  assign celloutsig_0_6z = in_data[74:70] % { 1'h1, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_9z = { _03_[1:0], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_4z } % { 1'h1, celloutsig_0_0z[9:6], celloutsig_0_2z };
  assign celloutsig_1_5z = { _04_[2], _04_[10:1], _02_, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z } % { 1'h1, _04_[6:1], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, in_data[96] };
  assign celloutsig_1_11z = { celloutsig_1_5z[6:5], celloutsig_1_3z } % { 1'h1, celloutsig_1_7z, in_data[96] };
  assign celloutsig_0_24z = { celloutsig_0_11z[8:2], celloutsig_0_15z } % { 1'h1, celloutsig_0_11z[8:4], celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_7z = in_data[18:11] * { in_data[48:43], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_19z = { celloutsig_1_9z[5:2], celloutsig_1_9z } * { _04_[7:1], _02_, celloutsig_1_11z };
  assign celloutsig_0_0z = in_data[56:45] >> in_data[19:8];
  assign celloutsig_1_6z = _04_[10:1] >> { celloutsig_1_5z[11:4], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_12z[9], celloutsig_1_17z, celloutsig_1_1z } >> { celloutsig_1_5z[5:4], celloutsig_1_2z };
  assign celloutsig_0_36z = { celloutsig_0_11z[1:0], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_28z } <<< { celloutsig_0_1z[10:8], celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_27z };
  assign celloutsig_1_9z = in_data[119:113] <<< in_data[168:162];
  assign celloutsig_1_12z = { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_9z } <<< { celloutsig_1_5z[10:2], celloutsig_1_3z };
  assign { _03_[4], _03_[2] } = { _01_, _00_ };
  assign _04_[0] = _02_;
  assign { out_data[130:128], out_data[106:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_98z };
endmodule
