#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5654dff8c2a0 .scope module, "adder_test" "adder_test" 2 2;
 .timescale 0 0;
P_0x5654dff8c7f0 .param/l "DATA_WIDTH" 0 2 3, +C4<00000000000000000000000000001000>;
P_0x5654dff8c830 .param/l "PARALLEL" 0 2 4, +C4<00000000000000000000000000001000>;
P_0x5654dff8c870 .param/l "period" 0 2 22, +C4<00000000000000000000000000001010>;
v0x5654dffb61b0_0 .var "clk", 0 0;
v0x5654dffb6250_0 .var "din", 63 0;
v0x5654dffb6360_0 .net "dout", 10 0, L_0x5654dffb7710;  1 drivers
v0x5654dffb6400_0 .var/i "i", 31 0;
S_0x5654dff8aa60 .scope module, "adder_tree" "adder_tree" 2 12, 3 3 0, S_0x5654dff8c2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 64 "din"
    .port_info 2 /OUTPUT 11 "dout"
P_0x5654dff8fc50 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x5654dff8fc90 .param/l "PARALLEL" 0 3 5, +C4<00000000000000000000000000001000>;
v0x5654dffb5f30_0 .net "clk", 0 0, v0x5654dffb61b0_0;  1 drivers
v0x5654dffb5ff0_0 .net "din", 63 0, v0x5654dffb6250_0;  1 drivers
v0x5654dffb60b0_0 .net "dout", 10 0, L_0x5654dffb7710;  alias, 1 drivers
S_0x5654dff8d900 .scope generate, "genblk2" "genblk2" 3 12, 3 12 0, S_0x5654dff8aa60;
 .timescale 0 0;
P_0x5654dff88350 .param/l "NEXT_ITER" 1 3 21, +C4<000000000000000000000000000000100>;
v0x5654dffb5e70_0 .net "result", 35 0, L_0x5654dffb6f50;  1 drivers
S_0x5654dff8ca80 .scope module, "add_pairs_inst" "add_pairs" 3 26, 3 61 0, S_0x5654dff8d900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 64 "din"
    .port_info 2 /OUTPUT 36 "dout"
P_0x5654dff87b20 .param/l "DATA_WIDTH" 0 3 62, +C4<00000000000000000000000000001000>;
P_0x5654dff87b60 .param/l "OUT_SIZE" 1 3 69, +C4<000000000000000000000000000000100>;
P_0x5654dff87ba0 .param/l "STAGE_N" 0 3 63, +C4<00000000000000000000000000001000>;
v0x5654dffb2330_0 .net "clk", 0 0, v0x5654dffb61b0_0;  alias, 1 drivers
v0x5654dffb23f0_0 .net "din", 63 0, v0x5654dffb6250_0;  alias, 1 drivers
v0x5654dffb24d0_0 .net "dout", 35 0, L_0x5654dffb6f50;  alias, 1 drivers
L_0x5654dffb65d0 .part v0x5654dffb6250_0, 0, 8;
L_0x5654dffb66a0 .part v0x5654dffb6250_0, 8, 8;
L_0x5654dffb6840 .part v0x5654dffb6250_0, 16, 8;
L_0x5654dffb6910 .part v0x5654dffb6250_0, 24, 8;
L_0x5654dffb6ae0 .part v0x5654dffb6250_0, 32, 8;
L_0x5654dffb6bb0 .part v0x5654dffb6250_0, 40, 8;
L_0x5654dffb6d60 .part v0x5654dffb6250_0, 48, 8;
L_0x5654dffb6e30 .part v0x5654dffb6250_0, 56, 8;
L_0x5654dffb6f50 .concat8 [ 9 9 9 9], v0x5654dff8e920_0, v0x5654dffb0c30_0, v0x5654dffb16f0_0, v0x5654dffb2180_0;
S_0x5654dff91ea0 .scope generate, "genblk1[0]" "genblk1[0]" 3 72, 3 72 0, S_0x5654dff8ca80;
 .timescale 0 0;
P_0x5654dff8ade0 .param/l "i" 0 3 72, +C4<00>;
S_0x5654dff92020 .scope module, "add_inst" "add" 3 73, 3 45 0, S_0x5654dff91ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din_a"
    .port_info 2 /INPUT 8 "din_b"
    .port_info 3 /OUTPUT 9 "dout"
P_0x5654dff8afa0 .param/l "DATA_WIDTH" 0 3 46, +C4<00000000000000000000000000001000>;
v0x5654dff8b3d0_0 .net "clk", 0 0, v0x5654dffb61b0_0;  alias, 1 drivers
v0x5654dff887c0_0 .net/s "din_a", 7 0, L_0x5654dffb65d0;  1 drivers
v0x5654dff87da0_0 .net/s "din_b", 7 0, L_0x5654dffb66a0;  1 drivers
v0x5654dff8a9c0_0 .net/s "dout", 8 0, v0x5654dff8e920_0;  1 drivers
v0x5654dff8e920_0 .var "dout_r", 8 0;
E_0x5654dff71220 .event posedge, v0x5654dff8b3d0_0;
S_0x5654dffb04b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 72, 3 72 0, S_0x5654dff8ca80;
 .timescale 0 0;
P_0x5654dffb06c0 .param/l "i" 0 3 72, +C4<01>;
S_0x5654dffb0780 .scope module, "add_inst" "add" 3 73, 3 45 0, S_0x5654dffb04b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din_a"
    .port_info 2 /INPUT 8 "din_b"
    .port_info 3 /OUTPUT 9 "dout"
P_0x5654dffb0950 .param/l "DATA_WIDTH" 0 3 46, +C4<00000000000000000000000000001000>;
v0x5654dff8f040_0 .net "clk", 0 0, v0x5654dffb61b0_0;  alias, 1 drivers
v0x5654dff8efa0_0 .net/s "din_a", 7 0, L_0x5654dffb6840;  1 drivers
v0x5654dffb0a60_0 .net/s "din_b", 7 0, L_0x5654dffb6910;  1 drivers
v0x5654dffb0b50_0 .net/s "dout", 8 0, v0x5654dffb0c30_0;  1 drivers
v0x5654dffb0c30_0 .var "dout_r", 8 0;
S_0x5654dffb0de0 .scope generate, "genblk1[2]" "genblk1[2]" 3 72, 3 72 0, S_0x5654dff8ca80;
 .timescale 0 0;
P_0x5654dffb0fd0 .param/l "i" 0 3 72, +C4<010>;
S_0x5654dffb1090 .scope module, "add_inst" "add" 3 73, 3 45 0, S_0x5654dffb0de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din_a"
    .port_info 2 /INPUT 8 "din_b"
    .port_info 3 /OUTPUT 9 "dout"
P_0x5654dffb1260 .param/l "DATA_WIDTH" 0 3 46, +C4<00000000000000000000000000001000>;
v0x5654dffb1360_0 .net "clk", 0 0, v0x5654dffb61b0_0;  alias, 1 drivers
v0x5654dffb1470_0 .net/s "din_a", 7 0, L_0x5654dffb6ae0;  1 drivers
v0x5654dffb1550_0 .net/s "din_b", 7 0, L_0x5654dffb6bb0;  1 drivers
v0x5654dffb1610_0 .net/s "dout", 8 0, v0x5654dffb16f0_0;  1 drivers
v0x5654dffb16f0_0 .var "dout_r", 8 0;
S_0x5654dffb18a0 .scope generate, "genblk1[3]" "genblk1[3]" 3 72, 3 72 0, S_0x5654dff8ca80;
 .timescale 0 0;
P_0x5654dffb1a90 .param/l "i" 0 3 72, +C4<011>;
S_0x5654dffb1b70 .scope module, "add_inst" "add" 3 73, 3 45 0, S_0x5654dffb18a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din_a"
    .port_info 2 /INPUT 8 "din_b"
    .port_info 3 /OUTPUT 9 "dout"
P_0x5654dffb1d40 .param/l "DATA_WIDTH" 0 3 46, +C4<00000000000000000000000000001000>;
v0x5654dffb1e10_0 .net "clk", 0 0, v0x5654dffb61b0_0;  alias, 1 drivers
v0x5654dffb1ed0_0 .net/s "din_a", 7 0, L_0x5654dffb6d60;  1 drivers
v0x5654dffb1fb0_0 .net/s "din_b", 7 0, L_0x5654dffb6e30;  1 drivers
v0x5654dffb20a0_0 .net/s "dout", 8 0, v0x5654dffb2180_0;  1 drivers
v0x5654dffb2180_0 .var "dout_r", 8 0;
S_0x5654dffb2610 .scope module, "adder_tree_inst" "adder_tree" 3 32, 3 3 0, S_0x5654dff8d900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 36 "din"
    .port_info 2 /OUTPUT 11 "dout"
P_0x5654dffb2790 .param/l "DATA_WIDTH" 0 3 4, +C4<000000000000000000000000000001001>;
P_0x5654dffb27d0 .param/l "PARALLEL" 0 3 5, +C4<000000000000000000000000000000100>;
v0x5654dffb5b30_0 .net "clk", 0 0, v0x5654dffb61b0_0;  alias, 1 drivers
v0x5654dffb5bf0_0 .net "din", 35 0, L_0x5654dffb6f50;  alias, 1 drivers
v0x5654dffb5d00_0 .net "dout", 10 0, L_0x5654dffb7710;  alias, 1 drivers
S_0x5654dffb2a00 .scope generate, "genblk2" "genblk2" 3 12, 3 12 0, S_0x5654dffb2610;
 .timescale 0 0;
P_0x5654dffb2bf0 .param/l "NEXT_ITER" 1 3 21, +C4<0000000000000000000000000000000010>;
v0x5654dffb5a20_0 .net "result", 19 0, L_0x5654dffb75d0;  1 drivers
S_0x5654dffb2cc0 .scope module, "add_pairs_inst" "add_pairs" 3 26, 3 61 0, S_0x5654dffb2a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 36 "din"
    .port_info 2 /OUTPUT 20 "dout"
P_0x5654dffb2eb0 .param/l "DATA_WIDTH" 0 3 62, +C4<000000000000000000000000000001001>;
P_0x5654dffb2ef0 .param/l "OUT_SIZE" 1 3 69, +C4<0000000000000000000000000000000010>;
P_0x5654dffb2f30 .param/l "STAGE_N" 0 3 63, +C4<000000000000000000000000000000100>;
v0x5654dffb46e0_0 .net "clk", 0 0, v0x5654dffb61b0_0;  alias, 1 drivers
v0x5654dffb47a0_0 .net "din", 35 0, L_0x5654dffb6f50;  alias, 1 drivers
v0x5654dffb4860_0 .net "dout", 19 0, L_0x5654dffb75d0;  alias, 1 drivers
L_0x5654dffb70e0 .part L_0x5654dffb6f50, 0, 9;
L_0x5654dffb7180 .part L_0x5654dffb6f50, 9, 9;
L_0x5654dffb72f0 .part L_0x5654dffb6f50, 18, 9;
L_0x5654dffb73c0 .part L_0x5654dffb6f50, 27, 9;
L_0x5654dffb75d0 .concat8 [ 10 10 0 0], v0x5654dffb3aa0_0, v0x5654dffb4530_0;
S_0x5654dffb3170 .scope generate, "genblk1[0]" "genblk1[0]" 3 72, 3 72 0, S_0x5654dffb2cc0;
 .timescale 0 0;
P_0x5654dffb3380 .param/l "i" 0 3 72, +C4<00>;
S_0x5654dffb3460 .scope module, "add_inst" "add" 3 73, 3 45 0, S_0x5654dffb3170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 9 "din_a"
    .port_info 2 /INPUT 9 "din_b"
    .port_info 3 /OUTPUT 10 "dout"
P_0x5654dffb3630 .param/l "DATA_WIDTH" 0 3 46, +C4<000000000000000000000000000001001>;
v0x5654dffb3730_0 .net "clk", 0 0, v0x5654dffb61b0_0;  alias, 1 drivers
v0x5654dffb37f0_0 .net/s "din_a", 8 0, L_0x5654dffb70e0;  1 drivers
v0x5654dffb38d0_0 .net/s "din_b", 8 0, L_0x5654dffb7180;  1 drivers
v0x5654dffb39c0_0 .net/s "dout", 9 0, v0x5654dffb3aa0_0;  1 drivers
v0x5654dffb3aa0_0 .var "dout_r", 9 0;
S_0x5654dffb3c50 .scope generate, "genblk1[1]" "genblk1[1]" 3 72, 3 72 0, S_0x5654dffb2cc0;
 .timescale 0 0;
P_0x5654dffb3e60 .param/l "i" 0 3 72, +C4<01>;
S_0x5654dffb3f20 .scope module, "add_inst" "add" 3 73, 3 45 0, S_0x5654dffb3c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 9 "din_a"
    .port_info 2 /INPUT 9 "din_b"
    .port_info 3 /OUTPUT 10 "dout"
P_0x5654dffb40f0 .param/l "DATA_WIDTH" 0 3 46, +C4<000000000000000000000000000001001>;
v0x5654dffb41c0_0 .net "clk", 0 0, v0x5654dffb61b0_0;  alias, 1 drivers
v0x5654dffb4280_0 .net/s "din_a", 8 0, L_0x5654dffb72f0;  1 drivers
v0x5654dffb4360_0 .net/s "din_b", 8 0, L_0x5654dffb73c0;  1 drivers
v0x5654dffb4450_0 .net/s "dout", 9 0, v0x5654dffb4530_0;  1 drivers
v0x5654dffb4530_0 .var "dout_r", 9 0;
S_0x5654dffb49b0 .scope module, "adder_tree_inst" "adder_tree" 3 32, 3 3 0, S_0x5654dffb2a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 20 "din"
    .port_info 2 /OUTPUT 11 "dout"
P_0x5654dffb2870 .param/l "DATA_WIDTH" 0 3 4, +C4<0000000000000000000000000000001010>;
P_0x5654dffb28b0 .param/l "PARALLEL" 0 3 5, +C4<0000000000000000000000000000000010>;
v0x5654dffb5760_0 .net "clk", 0 0, v0x5654dffb61b0_0;  alias, 1 drivers
v0x5654dffb5820_0 .net "din", 19 0, L_0x5654dffb75d0;  alias, 1 drivers
v0x5654dffb58e0_0 .net "dout", 10 0, L_0x5654dffb7710;  alias, 1 drivers
L_0x5654dffb7780 .part L_0x5654dffb75d0, 0, 10;
L_0x5654dffb7820 .part L_0x5654dffb75d0, 10, 10;
S_0x5654dffb4d60 .scope generate, "genblk1" "genblk1" 3 12, 3 12 0, S_0x5654dffb49b0;
 .timescale 0 0;
S_0x5654dffb4f50 .scope module, "add_inst" "add" 3 13, 3 45 0, S_0x5654dffb4d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "din_a"
    .port_info 2 /INPUT 10 "din_b"
    .port_info 3 /OUTPUT 11 "dout"
P_0x5654dffb5140 .param/l "DATA_WIDTH" 0 3 46, +C4<0000000000000000000000000000001010>;
L_0x5654dffb7710 .functor BUFZ 11, v0x5654dffb55b0_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
v0x5654dffb5240_0 .net "clk", 0 0, v0x5654dffb61b0_0;  alias, 1 drivers
v0x5654dffb5300_0 .net/s "din_a", 9 0, L_0x5654dffb7780;  1 drivers
v0x5654dffb53e0_0 .net/s "din_b", 9 0, L_0x5654dffb7820;  1 drivers
v0x5654dffb54d0_0 .net/s "dout", 10 0, L_0x5654dffb7710;  alias, 1 drivers
v0x5654dffb55b0_0 .var "dout_r", 10 0;
    .scope S_0x5654dff92020;
T_0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5654dff8e920_0, 0, 9;
    %end;
    .thread T_0;
    .scope S_0x5654dff92020;
T_1 ;
    %wait E_0x5654dff71220;
    %load/vec4 v0x5654dff887c0_0;
    %pad/s 9;
    %load/vec4 v0x5654dff87da0_0;
    %pad/s 9;
    %add;
    %assign/vec4 v0x5654dff8e920_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5654dffb0780;
T_2 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5654dffb0c30_0, 0, 9;
    %end;
    .thread T_2;
    .scope S_0x5654dffb0780;
T_3 ;
    %wait E_0x5654dff71220;
    %load/vec4 v0x5654dff8efa0_0;
    %pad/s 9;
    %load/vec4 v0x5654dffb0a60_0;
    %pad/s 9;
    %add;
    %assign/vec4 v0x5654dffb0c30_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5654dffb1090;
T_4 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5654dffb16f0_0, 0, 9;
    %end;
    .thread T_4;
    .scope S_0x5654dffb1090;
T_5 ;
    %wait E_0x5654dff71220;
    %load/vec4 v0x5654dffb1470_0;
    %pad/s 9;
    %load/vec4 v0x5654dffb1550_0;
    %pad/s 9;
    %add;
    %assign/vec4 v0x5654dffb16f0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5654dffb1b70;
T_6 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5654dffb2180_0, 0, 9;
    %end;
    .thread T_6;
    .scope S_0x5654dffb1b70;
T_7 ;
    %wait E_0x5654dff71220;
    %load/vec4 v0x5654dffb1ed0_0;
    %pad/s 9;
    %load/vec4 v0x5654dffb1fb0_0;
    %pad/s 9;
    %add;
    %assign/vec4 v0x5654dffb2180_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5654dffb3460;
T_8 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5654dffb3aa0_0, 0, 10;
    %end;
    .thread T_8;
    .scope S_0x5654dffb3460;
T_9 ;
    %wait E_0x5654dff71220;
    %load/vec4 v0x5654dffb37f0_0;
    %pad/s 10;
    %load/vec4 v0x5654dffb38d0_0;
    %pad/s 10;
    %add;
    %assign/vec4 v0x5654dffb3aa0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5654dffb3f20;
T_10 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5654dffb4530_0, 0, 10;
    %end;
    .thread T_10;
    .scope S_0x5654dffb3f20;
T_11 ;
    %wait E_0x5654dff71220;
    %load/vec4 v0x5654dffb4280_0;
    %pad/s 10;
    %load/vec4 v0x5654dffb4360_0;
    %pad/s 10;
    %add;
    %assign/vec4 v0x5654dffb4530_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5654dffb4f50;
T_12 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5654dffb55b0_0, 0, 11;
    %end;
    .thread T_12;
    .scope S_0x5654dffb4f50;
T_13 ;
    %wait E_0x5654dff71220;
    %load/vec4 v0x5654dffb5300_0;
    %pad/s 11;
    %load/vec4 v0x5654dffb53e0_0;
    %pad/s 11;
    %add;
    %assign/vec4 v0x5654dffb55b0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5654dff8c2a0;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654dffb61b0_0, 0, 1;
    %pushi/vec4 2694881440, 0, 37;
    %concati/vec4 84215045, 0, 27;
    %store/vec4 v0x5654dffb6250_0, 0, 64;
    %end;
    .thread T_14;
    .scope S_0x5654dff8c2a0;
T_15 ;
    %delay 5, 0;
    %load/vec4 v0x5654dffb61b0_0;
    %inv;
    %store/vec4 v0x5654dffb61b0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5654dff8c2a0;
T_16 ;
    %vpi_call 2 29 "$dumpfile", "data.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x5654dff8c2a0;
T_17 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5654dffb6400_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x5654dffb6400_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_17.1, 5;
    %load/vec4 v0x5654dffb6400_0;
    %parti/s 8, 0, 2;
    %replicate 8;
    %store/vec4 v0x5654dffb6250_0, 0, 64;
    %delay 10, 0;
    %vpi_call 2 38 "$display", "%x", v0x5654dffb6360_0 {0 0 0};
    %load/vec4 v0x5654dffb6400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5654dffb6400_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "adder_tb.v";
    "./adder_tree.v";
