{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 00:57:35 2014 " "Info: Processing started: Thu Nov 13 00:57:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cubefield -c cubefield " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cubefield -c cubefield" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info (12023): Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info (12023): Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Info (12023): Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Info (12023): Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cubefield.v(31) " "Warning (10268): Verilog HDL information at cubefield.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cubefield.v(57) " "Warning (10268): Verilog HDL information at cubefield.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cubefield.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file cubefield.v" { { "Info" "ISGN_ENTITY_NAME" "1 cubefield " "Info (12023): Found entity 1: cubefield" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 display " "Info (12023): Found entity 2: display" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cursormemory.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file cursormemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 cursormemory " "Info (12023): Found entity 1: cursormemory" {  } { { "cursormemory.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cursormemory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bmp2mif/background.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file bmp2mif/background.v" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Info (12023): Found entity 1: background" {  } { { "bmp2mif/background.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/bmp2mif/background.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cubefield.v(96) " "Critical Warning (10846): Verilog HDL Instantiation warning at cubefield.v(96): instance has no name" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 96 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cubefield.v(97) " "Critical Warning (10846): Verilog HDL Instantiation warning at cubefield.v(97): instance has no name" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 97 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cubefield.v(106) " "Critical Warning (10846): Verilog HDL Instantiation warning at cubefield.v(106): instance has no name" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 106 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cubefield " "Info (12127): Elaborating entity \"cubefield\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cubefield.v(34) " "Warning (10230): Verilog HDL assignment warning at cubefield.v(34): truncated value with size 3 to match size of target (2)" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cubefield.v(35) " "Warning (10230): Verilog HDL assignment warning at cubefield.v(35): truncated value with size 3 to match size of target (2)" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cubefield.v(37) " "Warning (10230): Verilog HDL assignment warning at cubefield.v(37): truncated value with size 3 to match size of target (2)" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cubefield.v(38) " "Warning (10230): Verilog HDL assignment warning at cubefield.v(38): truncated value with size 3 to match size of target (2)" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cubefield.v(41) " "Warning (10230): Verilog HDL assignment warning at cubefield.v(41): truncated value with size 3 to match size of target (2)" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cubefield.v(44) " "Warning (10230): Verilog HDL assignment warning at cubefield.v(44): truncated value with size 3 to match size of target (2)" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cubefield.v(49) " "Warning (10230): Verilog HDL assignment warning at cubefield.v(49): truncated value with size 3 to match size of target (2)" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cubefield.v(53) " "Warning (10230): Verilog HDL assignment warning at cubefield.v(53): truncated value with size 3 to match size of target (2)" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "cubefield.v(51) " "Warning (10272): Verilog HDL Case Statement warning at cubefield.v(51): case item expression covers a value already covered by a previous case item" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 51 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done_bkgrd cubefield.v(31) " "Warning (10240): Verilog HDL Always Construct warning at cubefield.v(31): inferring latch(es) for variable \"done_bkgrd\", which holds its previous value in one or more paths through the always construct" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D cubefield.v(59) " "Warning (10235): Verilog HDL Always Construct warning at cubefield.v(59): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q cubefield.v(60) " "Warning (10235): Verilog HDL Always Construct warning at cubefield.v(60): variable \"Q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q cubefield.v(70) " "Warning (10235): Verilog HDL Always Construct warning at cubefield.v(70): variable \"Q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcounter_x cubefield.v(72) " "Warning (10235): Verilog HDL Always Construct warning at cubefield.v(72): variable \"bcounter_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcounter_x cubefield.v(73) " "Warning (10235): Verilog HDL Always Construct warning at cubefield.v(73): variable \"bcounter_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cubefield.v(73) " "Warning (10230): Verilog HDL assignment warning at cubefield.v(73): truncated value with size 32 to match size of target (8)" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "background_counter cubefield.v(74) " "Warning (10235): Verilog HDL Always Construct warning at cubefield.v(74): variable \"background_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 cubefield.v(74) " "Warning (10230): Verilog HDL assignment warning at cubefield.v(74): truncated value with size 32 to match size of target (15)" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q cubefield.v(76) " "Warning (10235): Verilog HDL Always Construct warning at cubefield.v(76): variable \"Q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcounter_y cubefield.v(79) " "Warning (10235): Verilog HDL Always Construct warning at cubefield.v(79): variable \"bcounter_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cubefield.v(79) " "Warning (10230): Verilog HDL assignment warning at cubefield.v(79): truncated value with size 32 to match size of target (7)" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "background_counter cubefield.v(80) " "Warning (10235): Verilog HDL Always Construct warning at cubefield.v(80): variable \"background_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 cubefield.v(80) " "Warning (10230): Verilog HDL assignment warning at cubefield.v(80): truncated value with size 32 to match size of target (15)" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q cubefield.v(82) " "Warning (10235): Verilog HDL Always Construct warning at cubefield.v(82): variable \"Q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ccounter_x cubefield.v(84) " "Warning (10235): Verilog HDL Always Construct warning at cubefield.v(84): variable \"ccounter_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ccounter_x cubefield.v(85) " "Warning (10235): Verilog HDL Always Construct warning at cubefield.v(85): variable \"ccounter_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cubefield.v(85) " "Warning (10230): Verilog HDL assignment warning at cubefield.v(85): truncated value with size 32 to match size of target (4)" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cursor_counter cubefield.v(86) " "Warning (10235): Verilog HDL Always Construct warning at cubefield.v(86): variable \"cursor_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cubefield.v(86) " "Warning (10230): Verilog HDL assignment warning at cubefield.v(86): truncated value with size 32 to match size of target (8)" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q cubefield.v(88) " "Warning (10235): Verilog HDL Always Construct warning at cubefield.v(88): variable \"Q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cursor_counter cubefield.v(57) " "Warning (10240): Verilog HDL Always Construct warning at cubefield.v(57): inferring latch(es) for variable \"cursor_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "background_counter cubefield.v(57) " "Warning (10240): Verilog HDL Always Construct warning at cubefield.v(57): inferring latch(es) for variable \"background_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcounter_x cubefield.v(57) " "Warning (10240): Verilog HDL Always Construct warning at cubefield.v(57): inferring latch(es) for variable \"bcounter_x\", which holds its previous value in one or more paths through the always construct" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcounter_y cubefield.v(57) " "Warning (10240): Verilog HDL Always Construct warning at cubefield.v(57): inferring latch(es) for variable \"bcounter_y\", which holds its previous value in one or more paths through the always construct" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ccounter_x cubefield.v(57) " "Warning (10240): Verilog HDL Always Construct warning at cubefield.v(57): inferring latch(es) for variable \"ccounter_x\", which holds its previous value in one or more paths through the always construct" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ccounter_y cubefield.v(57) " "Warning (10240): Verilog HDL Always Construct warning at cubefield.v(57): inferring latch(es) for variable \"ccounter_y\", which holds its previous value in one or more paths through the always construct" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done_bkgrd cubefield.v(57) " "Warning (10240): Verilog HDL Always Construct warning at cubefield.v(57): inferring latch(es) for variable \"done_bkgrd\", which holds its previous value in one or more paths through the always construct" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x cubefield.v(57) " "Warning (10240): Verilog HDL Always Construct warning at cubefield.v(57): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "VGA_CLK cubefield.v(106) " "Error (10663): Verilog HDL Port Connection error at cubefield.v(106): output or inout port \"VGA_CLK\" must be connected to a structural net expression" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 106 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "VGA_HS cubefield.v(106) " "Error (10663): Verilog HDL Port Connection error at cubefield.v(106): output or inout port \"VGA_HS\" must be connected to a structural net expression" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 106 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "VGA_VS cubefield.v(106) " "Error (10663): Verilog HDL Port Connection error at cubefield.v(106): output or inout port \"VGA_VS\" must be connected to a structural net expression" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 106 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "VGA_SYNC cubefield.v(106) " "Error (10663): Verilog HDL Port Connection error at cubefield.v(106): output or inout port \"VGA_SYNC\" must be connected to a structural net expression" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 106 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_INST_PORTS_EXCEEDS_MODULE_DECLARATION" "<unnamed instance> 14 display 12 cubefield.v(106) " "Error (10285): Verilog HDL Module Instantiation error at cubefield.v(106): instance \"<unnamed instance>\" specifies 14 actual port connections but module \"display\" only expects 12" {  } { { "cubefield.v" "" { Text "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.v" 106 0 0 } }  } 0 10285 "Verilog HDL Module Instantiation error at %5!s!: instance \"%1!s!\" specifies %2!d! actual port connections but module \"%3!s!\" only expects %4!d!" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error (12153): Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.map.smsg " "Info (144001): Generated suppressed messages file C:/Users/Raeia/Desktop/2nd Year/ECE241/Project/cubefield.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 42 s Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 6 errors, 42 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "297 " "Error: Peak virtual memory: 297 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 13 00:57:36 2014 " "Error: Processing ended: Thu Nov 13 00:57:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 42 s " "Error (293001): Quartus II Full Compilation was unsuccessful. 8 errors, 42 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
