

================================================================
== Vitis HLS Report for 'rshiftWordByOctet_net_axis_512_512_3_s'
================================================================
* Date:           Sat Mar 18 14:38:33 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.536 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3a, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3a, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3a, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3b, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3b, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3b, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3b, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3a, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln489 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:489]   --->   Operation 11 'specpipeline' 'specpipeline_ln489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%fsmState_1_load = load i1 %fsmState_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:505]   --->   Operation 12 'load' 'fsmState_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512 %prevWord_data_V_5"   --->   Operation 13 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_19 = load i64 %prevWord_keep_V_8"   --->   Operation 14 'load' 'p_Val2_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln505 = br i1 %fsmState_1_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:505]   --->   Operation 15 'br' 'br_ln505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %rxEng_dataBuffer3a, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 16 'nbreadreq' 'tmp_i' <Predicate = (!fsmState_1_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 8> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %tmp_i, void %._crit_edge3.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:508]   --->   Operation 17 'br' 'br_ln508' <Predicate = (!fsmState_1_load)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.16ns)   --->   "%rxEng_dataBuffer3a_read = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer3a" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 18 'read' 'rxEng_dataBuffer3a_read' <Predicate = (!fsmState_1_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 8> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i577 %rxEng_dataBuffer3a_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 19 'trunc' 'currWord_data_V' <Predicate = (!fsmState_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%currWord_keep_V = partselect i64 @_ssdm_op_PartSelect.i64.i577.i32.i32, i577 %rxEng_dataBuffer3a_read, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'partselect' 'currWord_keep_V' <Predicate = (!fsmState_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %rxEng_dataBuffer3a_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'bitselect' 'currWord_last_V' <Predicate = (!fsmState_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rs_firstWord_1_load = load i1 %rs_firstWord_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:512]   --->   Operation 22 'load' 'rs_firstWord_1_load' <Predicate = (!fsmState_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln512 = br i1 %rs_firstWord_1_load, void, void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:512]   --->   Operation 23 'br' 'br_ln512' <Predicate = (!fsmState_1_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i577 %rxEng_dataBuffer3a_read"   --->   Operation 24 'trunc' 'trunc_ln674' <Predicate = (!fsmState_1_load & tmp_i & !rs_firstWord_1_load)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_488_i = partselect i32 @_ssdm_op_PartSelect.i32.i577.i32.i32, i577 %rxEng_dataBuffer3a_read, i32 512, i32 543"   --->   Operation 25 'partselect' 'p_Result_488_i' <Predicate = (!fsmState_1_load & tmp_i & !rs_firstWord_1_load)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_489_i = partselect i32 @_ssdm_op_PartSelect.i32.i577.i32.i32, i577 %rxEng_dataBuffer3a_read, i32 544, i32 575"   --->   Operation 26 'partselect' 'p_Result_489_i' <Predicate = (!fsmState_1_load & tmp_i & !rs_firstWord_1_load)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.85ns)   --->   "%sendWord_last_V = icmp_eq  i32 %p_Result_489_i, i32 0"   --->   Operation 27 'icmp' 'sendWord_last_V' <Predicate = (!fsmState_1_load & tmp_i & !rs_firstWord_1_load)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln531 = br void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:531]   --->   Operation 28 'br' 'br_ln531' <Predicate = (!fsmState_1_load & tmp_i & !rs_firstWord_1_load)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sendWord_last_V_4 = phi i1 %sendWord_last_V, void, i1 0, void"   --->   Operation 29 'phi' 'sendWord_last_V_4' <Predicate = (!fsmState_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln533 = store i512 %currWord_data_V, i512 %prevWord_data_V_5" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:533]   --->   Operation 30 'store' 'store_ln533' <Predicate = (!fsmState_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln533 = store i64 %currWord_keep_V, i64 %prevWord_keep_V_8" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:533]   --->   Operation 31 'store' 'store_ln533' <Predicate = (!fsmState_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln535 = br i1 %currWord_last_V, void %mergeST.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:535]   --->   Operation 32 'br' 'br_ln535' <Predicate = (!fsmState_1_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln539 = br i1 %sendWord_last_V_4, void, void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:539]   --->   Operation 33 'br' 'br_ln539' <Predicate = (!fsmState_1_load & tmp_i & currWord_last_V)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln541 = store i1 1, i1 %fsmState_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:541]   --->   Operation 34 'store' 'store_ln541' <Predicate = (!fsmState_1_load & tmp_i & currWord_last_V & !sendWord_last_V_4)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln542 = br void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:542]   --->   Operation 35 'br' 'br_ln542' <Predicate = (!fsmState_1_load & tmp_i & currWord_last_V & !sendWord_last_V_4)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln543 = br void %mergeST.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:543]   --->   Operation 36 'br' 'br_ln543' <Predicate = (!fsmState_1_load & tmp_i & currWord_last_V)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%rs_firstWord_1_new_0_i = phi i1 1, void %._crit_edge6.i, i1 0, void %._crit_edge4.i"   --->   Operation 37 'phi' 'rs_firstWord_1_new_0_i' <Predicate = (!fsmState_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln534 = store i1 %rs_firstWord_1_new_0_i, i1 %rs_firstWord_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:534]   --->   Operation 38 'store' 'store_ln534' <Predicate = (!fsmState_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln545 = br void %._crit_edge3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:545]   --->   Operation 39 'br' 'br_ln545' <Predicate = (!fsmState_1_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln546 = br void %rshiftWordByOctet<net_axis<512>, 512, 3>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:546]   --->   Operation 40 'br' 'br_ln546' <Predicate = (!fsmState_1_load)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln557 = store i1 0, i1 %fsmState_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:557]   --->   Operation 41 'store' 'store_ln557' <Predicate = (fsmState_1_load)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511"   --->   Operation 42 'partselect' 'p_Result_i' <Predicate = (!fsmState_1_load & tmp_i & !rs_firstWord_1_load)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_487_i = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_19, i32 32, i32 63"   --->   Operation 43 'partselect' 'p_Result_487_i' <Predicate = (!fsmState_1_load & tmp_i & !rs_firstWord_1_load)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i32.i32.i256.i256, i1 %sendWord_last_V, i32 %p_Result_488_i, i32 %p_Result_487_i, i256 %trunc_ln674, i256 %p_Result_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 44 'bitconcatenate' 'p_0' <Predicate = (!fsmState_1_load & tmp_i & !rs_firstWord_1_load)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer3b, i577 %p_0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 45 'write' 'write_ln173' <Predicate = (!fsmState_1_load & tmp_i & !rs_firstWord_1_load)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 8> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_i_319 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511"   --->   Operation 46 'partselect' 'p_Result_i_319' <Predicate = (fsmState_1_load)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_485_i = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_19, i32 32, i32 63"   --->   Operation 47 'partselect' 'p_Result_485_i' <Predicate = (fsmState_1_load)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_03 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i33.i32.i256.i256, i33 4294967296, i32 %p_Result_485_i, i256 0, i256 %p_Result_i_319" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 48 'bitconcatenate' 'p_03' <Predicate = (fsmState_1_load)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer3b, i577 %p_03" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 49 'write' 'write_ln173' <Predicate = (fsmState_1_load)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 8> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln558 = br void %rshiftWordByOctet<net_axis<512>, 512, 3>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:558]   --->   Operation 50 'br' 'br_ln558' <Predicate = (fsmState_1_load)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fsmState_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_data_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_keep_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rxEng_dataBuffer3a]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rs_firstWord_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rxEng_dataBuffer3b]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specinterface_ln0       (specinterface ) [ 000]
specpipeline_ln489      (specpipeline  ) [ 000]
fsmState_1_load         (load          ) [ 011]
p_Val2_s                (load          ) [ 011]
p_Val2_19               (load          ) [ 011]
br_ln505                (br            ) [ 000]
tmp_i                   (nbreadreq     ) [ 011]
br_ln508                (br            ) [ 000]
rxEng_dataBuffer3a_read (read          ) [ 000]
currWord_data_V         (trunc         ) [ 000]
currWord_keep_V         (partselect    ) [ 000]
currWord_last_V         (bitselect     ) [ 010]
rs_firstWord_1_load     (load          ) [ 011]
br_ln512                (br            ) [ 000]
trunc_ln674             (trunc         ) [ 011]
p_Result_488_i          (partselect    ) [ 011]
p_Result_489_i          (partselect    ) [ 000]
sendWord_last_V         (icmp          ) [ 011]
br_ln531                (br            ) [ 000]
sendWord_last_V_4       (phi           ) [ 010]
store_ln533             (store         ) [ 000]
store_ln533             (store         ) [ 000]
br_ln535                (br            ) [ 000]
br_ln539                (br            ) [ 000]
store_ln541             (store         ) [ 000]
br_ln542                (br            ) [ 000]
br_ln543                (br            ) [ 000]
rs_firstWord_1_new_0_i  (phi           ) [ 000]
store_ln534             (store         ) [ 000]
br_ln545                (br            ) [ 000]
br_ln546                (br            ) [ 000]
store_ln557             (store         ) [ 000]
p_Result_i              (partselect    ) [ 000]
p_Result_487_i          (partselect    ) [ 000]
p_0                     (bitconcatenate) [ 000]
write_ln173             (write         ) [ 000]
p_Result_i_319          (partselect    ) [ 000]
p_Result_485_i          (partselect    ) [ 000]
p_03                    (bitconcatenate) [ 000]
write_ln173             (write         ) [ 000]
br_ln558                (br            ) [ 000]
ret_ln0                 (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fsmState_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fsmState_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prevWord_data_V_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_V_5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prevWord_keep_V_8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep_V_8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rxEng_dataBuffer3a">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_dataBuffer3a"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rs_firstWord_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rs_firstWord_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rxEng_dataBuffer3b">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_dataBuffer3b"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i577.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i577.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i577.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i256.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i1.i32.i32.i256.i256"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i33.i32.i256.i256"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_i_nbreadreq_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="577" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="rxEng_dataBuffer3a_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="577" slack="0"/>
<pin id="80" dir="0" index="1" bw="577" slack="0"/>
<pin id="81" dir="1" index="2" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxEng_dataBuffer3a_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="577" slack="0"/>
<pin id="87" dir="0" index="2" bw="577" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="91" class="1005" name="sendWord_last_V_4_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="93" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sendWord_last_V_4 (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="sendWord_last_V_4_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sendWord_last_V_4/1 "/>
</bind>
</comp>

<comp id="101" class="1005" name="rs_firstWord_1_new_0_i_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="103" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rs_firstWord_1_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="rs_firstWord_1_new_0_i_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rs_firstWord_1_new_0_i/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="256" slack="0"/>
<pin id="114" dir="0" index="1" bw="512" slack="1"/>
<pin id="115" dir="0" index="2" bw="10" slack="0"/>
<pin id="116" dir="0" index="3" bw="10" slack="0"/>
<pin id="117" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/2 p_Result_i_319/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="1"/>
<pin id="124" dir="0" index="2" bw="7" slack="0"/>
<pin id="125" dir="0" index="3" bw="7" slack="0"/>
<pin id="126" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_487_i/2 p_Result_485_i/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="fsmState_1_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fsmState_1_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_Val2_s_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="512" slack="0"/>
<pin id="136" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_Val2_19_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_19/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="currWord_data_V_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="577" slack="0"/>
<pin id="144" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="currWord_keep_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="577" slack="0"/>
<pin id="149" dir="0" index="2" bw="11" slack="0"/>
<pin id="150" dir="0" index="3" bw="11" slack="0"/>
<pin id="151" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="currWord_keep_V/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="currWord_last_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="577" slack="0"/>
<pin id="159" dir="0" index="2" bw="11" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="rs_firstWord_1_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rs_firstWord_1_load/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="trunc_ln674_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="577" slack="0"/>
<pin id="170" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_Result_488_i_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="577" slack="0"/>
<pin id="175" dir="0" index="2" bw="11" slack="0"/>
<pin id="176" dir="0" index="3" bw="11" slack="0"/>
<pin id="177" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_488_i/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_Result_489_i_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="577" slack="0"/>
<pin id="185" dir="0" index="2" bw="11" slack="0"/>
<pin id="186" dir="0" index="3" bw="11" slack="0"/>
<pin id="187" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_489_i/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sendWord_last_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sendWord_last_V/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln533_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="512" slack="0"/>
<pin id="201" dir="0" index="1" bw="512" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln533/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln533_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="0"/>
<pin id="207" dir="0" index="1" bw="64" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln533/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln541_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln541/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln534_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln534/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln557_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln557/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_0_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="577" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="1"/>
<pin id="232" dir="0" index="2" bw="32" slack="1"/>
<pin id="233" dir="0" index="3" bw="32" slack="0"/>
<pin id="234" dir="0" index="4" bw="256" slack="1"/>
<pin id="235" dir="0" index="5" bw="256" slack="0"/>
<pin id="236" dir="1" index="6" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_03_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="577" slack="0"/>
<pin id="243" dir="0" index="1" bw="33" slack="0"/>
<pin id="244" dir="0" index="2" bw="32" slack="0"/>
<pin id="245" dir="0" index="3" bw="1" slack="0"/>
<pin id="246" dir="0" index="4" bw="256" slack="0"/>
<pin id="247" dir="1" index="5" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_03/2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="fsmState_1_load_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fsmState_1_load "/>
</bind>
</comp>

<comp id="258" class="1005" name="p_Val2_s_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="512" slack="1"/>
<pin id="260" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="263" class="1005" name="p_Val2_19_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="1"/>
<pin id="265" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_19 "/>
</bind>
</comp>

<comp id="268" class="1005" name="tmp_i_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="275" class="1005" name="rs_firstWord_1_load_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rs_firstWord_1_load "/>
</bind>
</comp>

<comp id="279" class="1005" name="trunc_ln674_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="256" slack="1"/>
<pin id="281" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674 "/>
</bind>
</comp>

<comp id="284" class="1005" name="p_Result_488_i_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_488_i "/>
</bind>
</comp>

<comp id="289" class="1005" name="sendWord_last_V_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="62" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="110"><net_src comp="46" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="44" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="118"><net_src comp="48" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="50" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="120"><net_src comp="52" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="127"><net_src comp="54" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="56" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="129"><net_src comp="58" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="78" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="78" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="78" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="78" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="78" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="78" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="196"><net_src comp="182" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="198"><net_src comp="192" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="203"><net_src comp="142" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="2" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="146" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="4" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="46" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="0" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="104" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="8" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="44" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="0" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="237"><net_src comp="60" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="121" pin="4"/><net_sink comp="229" pin=3"/></net>

<net id="239"><net_src comp="112" pin="4"/><net_sink comp="229" pin=5"/></net>

<net id="240"><net_src comp="229" pin="6"/><net_sink comp="84" pin=2"/></net>

<net id="248"><net_src comp="64" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="66" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="121" pin="4"/><net_sink comp="241" pin=2"/></net>

<net id="251"><net_src comp="68" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="252"><net_src comp="112" pin="4"/><net_sink comp="241" pin=4"/></net>

<net id="253"><net_src comp="241" pin="5"/><net_sink comp="84" pin=2"/></net>

<net id="257"><net_src comp="130" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="134" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="266"><net_src comp="138" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="271"><net_src comp="70" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="164" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="168" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="229" pin=4"/></net>

<net id="287"><net_src comp="172" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="292"><net_src comp="192" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="229" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fsmState_1 | {1 }
	Port: prevWord_data_V_5 | {1 }
	Port: prevWord_keep_V_8 | {1 }
	Port: rs_firstWord_1 | {1 }
	Port: rxEng_dataBuffer3b | {2 }
 - Input state : 
	Port: rshiftWordByOctet<net_axis<512>, 512, 3> : fsmState_1 | {1 }
	Port: rshiftWordByOctet<net_axis<512>, 512, 3> : prevWord_data_V_5 | {1 }
	Port: rshiftWordByOctet<net_axis<512>, 512, 3> : prevWord_keep_V_8 | {1 }
	Port: rshiftWordByOctet<net_axis<512>, 512, 3> : rxEng_dataBuffer3a | {1 }
	Port: rshiftWordByOctet<net_axis<512>, 512, 3> : rs_firstWord_1 | {1 }
  - Chain level:
	State 1
		br_ln505 : 1
		br_ln512 : 1
		sendWord_last_V : 1
		sendWord_last_V_4 : 2
		store_ln533 : 1
		store_ln533 : 1
		br_ln535 : 1
		br_ln539 : 3
		rs_firstWord_1_new_0_i : 2
		store_ln534 : 3
	State 2
		p_0 : 1
		write_ln173 : 2
		p_03 : 1
		write_ln173 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|   icmp   |       sendWord_last_V_fu_192       |    0    |    20   |
|----------|------------------------------------|---------|---------|
| nbreadreq|        tmp_i_nbreadreq_fu_70       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   read   | rxEng_dataBuffer3a_read_read_fu_78 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |           grp_write_fu_84          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |             grp_fu_112             |    0    |    0    |
|          |             grp_fu_121             |    0    |    0    |
|partselect|       currWord_keep_V_fu_146       |    0    |    0    |
|          |        p_Result_488_i_fu_172       |    0    |    0    |
|          |        p_Result_489_i_fu_182       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |       currWord_data_V_fu_142       |    0    |    0    |
|          |         trunc_ln674_fu_168         |    0    |    0    |
|----------|------------------------------------|---------|---------|
| bitselect|       currWord_last_V_fu_156       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|bitconcatenate|             p_0_fu_229             |    0    |    0    |
|          |             p_03_fu_241            |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |    20   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|    fsmState_1_load_reg_254   |    1   |
|    p_Result_488_i_reg_284    |   32   |
|       p_Val2_19_reg_263      |   64   |
|       p_Val2_s_reg_258       |   512  |
|  rs_firstWord_1_load_reg_275 |    1   |
|rs_firstWord_1_new_0_i_reg_101|    1   |
|   sendWord_last_V_4_reg_91   |    1   |
|    sendWord_last_V_reg_289   |    1   |
|         tmp_i_reg_268        |    1   |
|      trunc_ln674_reg_279     |   256  |
+------------------------------+--------+
|             Total            |   870  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_84 |  p2  |   2  |  577 |  1154  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |  1154  ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   20   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   870  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   870  |   29   |
+-----------+--------+--------+--------+
