Release 13.1 - xst O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst\projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: fsm.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fsm.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fsm"
Output Format                      : NGC
Target Device                      : xc3s50-4-vq100

---- Source Options
Top Module Name                    : fsm
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : fsm.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/student/Plocha/Projekt/student_test/work/fsm.vhd" in Library work.
Entity <fsm> compiled.
Entity <fsm> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <fsm> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <fsm> in library <work> (Architecture <behavioral>).
Entity <fsm> analyzed. Unit <fsm> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <fsm>.
    Related source file is "C:/Documents and Settings/student/Plocha/Projekt/student_test/work/fsm.vhd".
    Found finite state machine <FSM_0> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 23                                             |
    | Transitions        | 84                                             |
    | Inputs             | 12                                             |
    | Outputs            | 24                                             |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RESET                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | test_both_0                                    |
    | Power Up State     | test_both_0                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <fsm> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <present_state/FSM> on signal <present_state[1:23]> with one-hot encoding.
------------------------------------------
 State         | Encoding
------------------------------------------
 test_both_0   | 00000000000000000000001
 test_both_1   | 00000000000000000000010
 test_c1_2     | 00000000000000000100000
 test_c2_2     | 00000000000000000010000
 test_c1_3     | 00000000000000001000000
 test_c2_3     | 00000000100000000000000
 test_c1_4     | 00000000000000010000000
 test_c2_4     | 00000001000000000000000
 test_c1_5     | 00000000000000100000000
 test_c2_5     | 00000010000000000000000
 test_c1_6     | 00000000000001000000000
 test_c2_6     | 00000100000000000000000
 test_c1_7     | 00000000000010000000000
 test_c2_7     | 00001000000000000000000
 test_c1_8     | 00000000000100000000000
 test_c2_8     | 00010000000000000000000
 test_c1_9     | 00000000001000000000000
 test_c2_9     | 00100000000000000000000
 test_ok       | 00000000010000000000000
 test_fail     | 00000000000000000001000
 print_success | 01000000000000000000000
 print_fail    | 00000000000000000000100
 finish        | 10000000000000000000000
------------------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fsm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fsm, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fsm.ngr
Top Level Output File Name         : fsm
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 72
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 4
#      LUT2_L                      : 1
#      LUT3                        : 15
#      LUT4                        : 41
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 5
#      MUXF5                       : 1
#      VCC                         : 1
# FlipFlops/Latches                : 23
#      FDC                         : 22
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 18
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50vq100-4 

 Number of Slices:                       34  out of    768     4%  
 Number of Slice Flip Flops:             23  out of   1536     1%  
 Number of 4 input LUTs:                 64  out of   1536     4%  
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of     63    38%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 23    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 23    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.762ns (Maximum Frequency: 147.885MHz)
   Minimum input arrival time before clock: 8.282ns
   Maximum output required time after clock: 11.590ns
   Maximum combinational path delay: 12.706ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.762ns (frequency: 147.885MHz)
  Total number of paths / destination ports: 85 / 23
-------------------------------------------------------------------------
Delay:               6.762ns (Levels of Logic = 4)
  Source:            present_state_FSM_FFd4 (FF)
  Destination:       present_state_FSM_FFd20 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: present_state_FSM_FFd4 to present_state_FSM_FFd20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.720   0.985  present_state_FSM_FFd4 (present_state_FSM_FFd4)
     LUT4:I2->O            1   0.551   0.996  present_state_FSM_FFd20-In1121 (present_state_FSM_FFd20-In1121)
     LUT4:I1->O            1   0.551   0.827  present_state_FSM_FFd20-In11123_SW0 (N27)
     LUT4_D:I3->O          1   0.551   0.827  present_state_FSM_FFd20-In11123 (present_state_FSM_N3)
     LUT4:I3->O            1   0.551   0.000  present_state_FSM_FFd20-In (present_state_FSM_FFd20-In)
     FDC:D                     0.203          present_state_FSM_FFd20
    ----------------------------------------
    Total                      6.762ns (3.127ns logic, 3.635ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 386 / 23
-------------------------------------------------------------------------
Offset:              8.282ns (Levels of Logic = 5)
  Source:            KEY<3> (PAD)
  Destination:       present_state_FSM_FFd5 (FF)
  Destination Clock: CLK rising

  Data Path: KEY<3> to present_state_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.821   1.342  KEY_3_IBUF (KEY_3_IBUF)
     LUT3:I0->O            1   0.551   1.140  FSM_LCD_WR12 (FSM_LCD_WR12)
     LUT4:I0->O           16   0.551   1.576  FSM_LCD_WR133 (N01)
     LUT3:I0->O            1   0.551   0.996  present_state_FSM_FFd8-In_SW1 (N29)
     LUT4:I1->O            1   0.551   0.000  present_state_FSM_FFd8-In (present_state_FSM_FFd8-In)
     FDC:D                     0.203          present_state_FSM_FFd8
    ----------------------------------------
    Total                      8.282ns (3.228ns logic, 5.054ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 48 / 5
-------------------------------------------------------------------------
Offset:              11.590ns (Levels of Logic = 8)
  Source:            present_state_FSM_FFd6 (FF)
  Destination:       FSM_LCD_CLR (PAD)
  Source Clock:      CLK rising

  Data Path: present_state_FSM_FFd6 to FSM_LCD_CLR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.720   1.256  present_state_FSM_FFd6 (present_state_FSM_FFd6)
     LUT4:I0->O            1   0.551   0.000  FSM_LCD_WR_or0000_wg_lut<0> (FSM_LCD_WR_or0000_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  FSM_LCD_WR_or0000_wg_cy<0> (FSM_LCD_WR_or0000_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  FSM_LCD_WR_or0000_wg_cy<1> (FSM_LCD_WR_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  FSM_LCD_WR_or0000_wg_cy<2> (FSM_LCD_WR_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  FSM_LCD_WR_or0000_wg_cy<3> (FSM_LCD_WR_or0000_wg_cy<3>)
     MUXCY:CI->O           2   0.303   1.072  FSM_LCD_WR_or0000_wg_cy<4> (FSM_LCD_WR_or0000)
     LUT3:I1->O            1   0.551   0.801  FSM_LCD_CLR1 (FSM_LCD_CLR_OBUF)
     OBUF:I->O                 5.644          FSM_LCD_CLR_OBUF (FSM_LCD_CLR)
    ----------------------------------------
    Total                     11.590ns (8.461ns logic, 3.129ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 2
-------------------------------------------------------------------------
Delay:               12.706ns (Levels of Logic = 5)
  Source:            KEY<3> (PAD)
  Destination:       FSM_LCD_WR (PAD)

  Data Path: KEY<3> to FSM_LCD_WR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.821   1.342  KEY_3_IBUF (KEY_3_IBUF)
     LUT3:I0->O            1   0.551   1.140  FSM_LCD_WR12 (FSM_LCD_WR12)
     LUT4:I0->O           16   0.551   1.305  FSM_LCD_WR133 (N01)
     LUT4:I2->O            1   0.551   0.801  FSM_LCD_WR2 (FSM_LCD_WR_OBUF)
     OBUF:I->O                 5.644          FSM_LCD_WR_OBUF (FSM_LCD_WR)
    ----------------------------------------
    Total                     12.706ns (8.118ns logic, 4.588ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.44 secs
 
--> 

Total memory usage is 136724 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

