INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.sim/sim_1/synth/func/xsim/mips_cpu_8_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_cpu_8
INFO: [VRFC 10-311] analyzing module glbl
