# Project 1: **Discrete Signals**
*The purpose was to fundament the **Verilog** notions used for **sequential circuits** design*\

