strict digraph "" {
	node [label="\N"];
	"46:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f174d41a750>",
		fillcolor=turquoise,
		label="46:BL
dout <= 32'hzzzzzzzz;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f174d41a0d0>]",
		style=filled,
		typ=Block];
	"Leaf_38:AL"	 [def_var="['mem', 'aidx', 'dout']",
		label="Leaf_38:AL"];
	"46:BL" -> "Leaf_38:AL"	 [cond="[]",
		lineno=None];
	"39:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f174d405210>",
		fillcolor=springgreen,
		label="39:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"46:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f174d41ad10>",
		fillcolor=springgreen,
		label="46:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"39:IF" -> "46:IF"	 [cond="['addr', 'sel']",
		label="!(((addr[15:0] < 16'h0040) && (sel == 1'b1)))",
		lineno=39];
	"39:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f174d405090>",
		fillcolor=turquoise,
		label="39:BL
aidx = addr[6:0];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f174d41ae10>]",
		style=filled,
		typ=Block];
	"39:IF" -> "39:BL"	 [cond="['addr', 'sel']",
		label="((addr[15:0] < 16'h0040) && (sel == 1'b1))",
		lineno=39];
	"43:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f174d41a990>",
		fillcolor=springgreen,
		label="43:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"43:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f174d41aa50>",
		fillcolor=turquoise,
		label="43:BL
mem[aidx] <= datai;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f174d41aa90>]",
		style=filled,
		typ=Block];
	"43:IF" -> "43:BL"	 [cond="['w_n']",
		label="(w_n == 1'b0)",
		lineno=43];
	"46:IF" -> "46:BL"	 [cond="['sel']",
		label="(sel == 1'b0)",
		lineno=46];
	"41:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f174d4050d0>",
		fillcolor=springgreen,
		label="41:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"39:BL" -> "41:IF"	 [cond="[]",
		lineno=None];
	"38:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f174d4051d0>",
		fillcolor=turquoise,
		label="38:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"38:BL" -> "39:IF"	 [cond="[]",
		lineno=None];
	"41:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f174d41a950>",
		fillcolor=turquoise,
		label="41:BL
dout <= mem[aidx];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f174d41a790>]",
		style=filled,
		typ=Block];
	"41:BL" -> "Leaf_38:AL"	 [cond="[]",
		lineno=None];
	"38:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f174d4054d0>",
		clk_sens=True,
		fillcolor=gold,
		label="38:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['w_n', 'datai', 'addr', 'mem', 'aidx', 'sel']"];
	"38:AL" -> "38:BL"	 [cond="[]",
		lineno=None];
	"41:IF" -> "43:IF"	 [cond="['w_n']",
		label="!((w_n == 1'b1))",
		lineno=41];
	"41:IF" -> "41:BL"	 [cond="['w_n']",
		label="(w_n == 1'b1)",
		lineno=41];
	"43:BL" -> "Leaf_38:AL"	 [cond="[]",
		lineno=None];
}
