INST:    0010 0000 0000 1110 j .first  
ARCH:    INUM:        0 PC: 0x0000
VERILOG: INUM:        0 PC: 0x0000
INST:    0010 0000 0000 1110 j .second ***DIFF***
ARCH:    INUM:        1 PC: 0x0010
VERILOG: 
INST:    0010 0000 0000 1110 j .third ***DIFF***
ARCH:    INUM:        2 PC: 0x0020
VERILOG: 
INST:    0010 0000 0000 1110 j .forth ***DIFF***
ARCH:    INUM:        3 PC: 0x0030
VERILOG: 
INST:    0010 0000 0000 1110 j .fifth ***DIFF***
ARCH:    INUM:        4 PC: 0x0040
VERILOG: 
INST:    0010 0111 1111 0110 j .back1 ***DIFF***
ARCH:    INUM:        5 PC: 0x0050
VERILOG: 
INST:    0010 0111 1110 1110 j .back2 ***DIFF***
ARCH:    INUM:        6 PC: 0x0048
VERILOG: 
INST:    0010 0111 1110 1110 j .back3 ***DIFF***
ARCH:    INUM:        7 PC: 0x0038
VERILOG: 
INST:    0010 0111 1110 1110 j .back4 ***DIFF***
ARCH:    INUM:        8 PC: 0x0028
VERILOG: 
INST:    0010 0111 1110 1110 j .back5 ***DIFF***
ARCH:    INUM:        9 PC: 0x0018
VERILOG: 
INST:    1100 0101 0000 0101 lbi r5, 5 ***DIFF***
ARCH:    INUM:       10 PC: 0x0008 REG: 5 VALUE: 0x0005
VERILOG: 
INST:    1100 0110 0000 0110 lbi r6, 6 ***DIFF***
ARCH:    INUM:       11 PC: 0x000a REG: 6 VALUE: 0x0006
VERILOG: 
INST:    1100 0111 0000 0111 lbi r7, 7 ***DIFF***
ARCH:    INUM:       12 PC: 0x000c REG: 7 VALUE: 0x0007
VERILOG: 
INST:    0000 0000 0000 0000 halt ***DIFF***
ARCH:    INUM:       13 PC: 0x000e
VERILOG: 
