<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2046" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2046{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t2_2046{left:366px;bottom:48px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3_2046{left:820px;bottom:48px;letter-spacing:-0.2px;}
#t4_2046{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.41px;}
#t5_2046{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t6_2046{left:96px;bottom:1038px;letter-spacing:0.15px;word-spacing:-0.04px;}
#t7_2046{left:96px;bottom:1011px;letter-spacing:0.17px;word-spacing:-0.01px;}
#t8_2046{left:96px;bottom:992px;letter-spacing:0.16px;}
#t9_2046{left:96px;bottom:956px;letter-spacing:0.18px;word-spacing:-0.69px;}
#ta_2046{left:96px;bottom:928px;letter-spacing:0.17px;}
#tb_2046{left:96px;bottom:892px;letter-spacing:0.17px;word-spacing:-0.32px;}
#tc_2046{left:96px;bottom:864px;letter-spacing:0.17px;}
#td_2046{left:96px;bottom:832px;letter-spacing:0.17px;}
#te_2046{left:149px;bottom:796px;letter-spacing:0.14px;}
#tf_2046{left:309px;bottom:806px;letter-spacing:0.17px;}
#tg_2046{left:541px;bottom:796px;letter-spacing:0.14px;word-spacing:0.01px;}
#th_2046{left:276px;bottom:785px;letter-spacing:0.1px;word-spacing:4.2px;}
#ti_2046{left:101px;bottom:686px;letter-spacing:-0.13px;}
#tj_2046{left:288px;bottom:765px;}
#tk_2046{left:324px;bottom:765px;}
#tl_2046{left:361px;bottom:765px;}
#tm_2046{left:388px;bottom:765px;letter-spacing:-0.13px;}
#tn_2046{left:288px;bottom:745px;}
#to_2046{left:324px;bottom:745px;}
#tp_2046{left:388px;bottom:745px;letter-spacing:-0.15px;word-spacing:0.06px;}
#tq_2046{left:288px;bottom:726px;}
#tr_2046{left:324px;bottom:726px;}
#ts_2046{left:361px;bottom:726px;}
#tt_2046{left:388px;bottom:726px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#tu_2046{left:288px;bottom:706px;}
#tv_2046{left:324px;bottom:706px;}
#tw_2046{left:361px;bottom:706px;}
#tx_2046{left:388px;bottom:706px;letter-spacing:-0.14px;word-spacing:-0.07px;}
#ty_2046{left:361px;bottom:686px;}
#tz_2046{left:388px;bottom:686px;letter-spacing:-0.18px;word-spacing:-0.03px;}
#t10_2046{left:361px;bottom:666px;}
#t11_2046{left:388px;bottom:666px;letter-spacing:-0.21px;word-spacing:0.04px;}
#t12_2046{left:361px;bottom:646px;}
#t13_2046{left:388px;bottom:646px;letter-spacing:-0.32px;word-spacing:0.17px;}
#t14_2046{left:361px;bottom:626px;}
#t15_2046{left:388px;bottom:626px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t16_2046{left:288px;bottom:606px;}
#t17_2046{left:324px;bottom:606px;}
#t18_2046{left:361px;bottom:606px;}
#t19_2046{left:388px;bottom:606px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1a_2046{left:101px;bottom:587px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1b_2046{left:287px;bottom:587px;}
#t1c_2046{left:324px;bottom:587px;}
#t1d_2046{left:361px;bottom:587px;}
#t1e_2046{left:388px;bottom:587px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1f_2046{left:101px;bottom:567px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1g_2046{left:288px;bottom:567px;}
#t1h_2046{left:324px;bottom:567px;}
#t1i_2046{left:361px;bottom:567px;}
#t1j_2046{left:388px;bottom:567px;letter-spacing:-0.12px;}
#t1k_2046{left:101px;bottom:537px;letter-spacing:-0.12px;word-spacing:-0.06px;}
#t1l_2046{left:288px;bottom:547px;}
#t1m_2046{left:324px;bottom:547px;}
#t1n_2046{left:361px;bottom:547px;}
#t1o_2046{left:388px;bottom:547px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1p_2046{left:361px;bottom:527px;}
#t1q_2046{left:388px;bottom:527px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1r_2046{left:101px;bottom:507px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1s_2046{left:324px;bottom:507px;}
#t1t_2046{left:361px;bottom:507px;}
#t1u_2046{left:388px;bottom:507px;letter-spacing:-0.12px;}
#t1v_2046{left:101px;bottom:487px;letter-spacing:-0.14px;}
#t1w_2046{left:324px;bottom:487px;}
#t1x_2046{left:361px;bottom:487px;}
#t1y_2046{left:388px;bottom:487px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1z_2046{left:101px;bottom:467px;letter-spacing:-0.18px;word-spacing:0.05px;}
#t20_2046{left:101px;bottom:452px;letter-spacing:-0.23px;word-spacing:0.08px;}
#t21_2046{left:101px;bottom:437px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#t22_2046{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2046{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2046{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s3_2046{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s4_2046{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.s5_2046{font-size:14px;font-family:Arial_62w;color:#000;}
.s6_2046{font-size:14px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s7_2046{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2046" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-Italic_lsi;
	src: url("fonts/sub_Arial-Italic_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2046Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2046" style="-webkit-user-select: none;"><object width="935" height="1210" data="2046/2046.svg" type="image/svg+xml" id="pdf2046" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2046" class="t s1_2046">Instruction Reference </span><span id="t2_2046" class="t s1_2046">CVTDQ2PD, VCVTDQ2PD </span><span id="t3_2046" class="t s1_2046">85 </span>
<span id="t4_2046" class="t s1_2046">26568—Rev. 3.25—November 2021 </span><span id="t5_2046" class="t s1_2046">AMD64 Technology </span>
<span id="t6_2046" class="t s2_2046">Related Instructions </span>
<span id="t7_2046" class="t s3_2046">(V)CVTPD2DQ, (V)CVTPI2PD, (V)CVTSD2SI, (V)CVTSI2SD, (V)CVTTPD2DQ, (V)CVTT- </span>
<span id="t8_2046" class="t s3_2046">SD2SI </span>
<span id="t9_2046" class="t s2_2046">rFLAGS Affected </span>
<span id="ta_2046" class="t s3_2046">None </span>
<span id="tb_2046" class="t s2_2046">MXCSR Flags Affected </span>
<span id="tc_2046" class="t s3_2046">None </span>
<span id="td_2046" class="t s2_2046">Exceptions </span>
<span id="te_2046" class="t s4_2046">Exception </span>
<span id="tf_2046" class="t s4_2046">Mode </span>
<span id="tg_2046" class="t s4_2046">Cause of Exception </span>
<span id="th_2046" class="t s4_2046">Real Virt Prot </span>
<span id="ti_2046" class="t s5_2046">Invalid opcode, #UD </span>
<span id="tj_2046" class="t s5_2046">X </span><span id="tk_2046" class="t s5_2046">X </span><span id="tl_2046" class="t s5_2046">X </span><span id="tm_2046" class="t s5_2046">Instruction not supported, as indicated by CPUID feature identifier. </span>
<span id="tn_2046" class="t s5_2046">A </span><span id="to_2046" class="t s5_2046">A </span><span id="tp_2046" class="t s5_2046">AVX instructions are only recognized in protected mode. </span>
<span id="tq_2046" class="t s5_2046">S </span><span id="tr_2046" class="t s5_2046">S </span><span id="ts_2046" class="t s5_2046">S </span><span id="tt_2046" class="t s5_2046">CR0.EM = 1. </span>
<span id="tu_2046" class="t s5_2046">S </span><span id="tv_2046" class="t s5_2046">S </span><span id="tw_2046" class="t s5_2046">S </span><span id="tx_2046" class="t s5_2046">CR4.OSFXSR = 0. </span>
<span id="ty_2046" class="t s5_2046">A </span><span id="tz_2046" class="t s5_2046">CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE]. </span>
<span id="t10_2046" class="t s5_2046">A </span><span id="t11_2046" class="t s5_2046">XFEATURE_ENABLED_MASK[2:1] ! = 11b. </span>
<span id="t12_2046" class="t s5_2046">A </span><span id="t13_2046" class="t s5_2046">VEX.vvvv ! = 1111b. </span>
<span id="t14_2046" class="t s5_2046">A </span><span id="t15_2046" class="t s5_2046">REX, F2, F3, or 66 prefix preceding VEX prefix. </span>
<span id="t16_2046" class="t s5_2046">S </span><span id="t17_2046" class="t s5_2046">S </span><span id="t18_2046" class="t s5_2046">X </span><span id="t19_2046" class="t s5_2046">Lock prefix (F0h) preceding opcode. </span>
<span id="t1a_2046" class="t s5_2046">Device not available, #NM </span><span id="t1b_2046" class="t s5_2046">S </span><span id="t1c_2046" class="t s5_2046">S </span><span id="t1d_2046" class="t s5_2046">X </span><span id="t1e_2046" class="t s5_2046">CR0.TS = 1. </span>
<span id="t1f_2046" class="t s5_2046">Stack, #SS </span><span id="t1g_2046" class="t s5_2046">S </span><span id="t1h_2046" class="t s5_2046">S </span><span id="t1i_2046" class="t s5_2046">X </span><span id="t1j_2046" class="t s5_2046">Memory address exceeding stack segment limit or non-canonical. </span>
<span id="t1k_2046" class="t s5_2046">General protection, #GP </span>
<span id="t1l_2046" class="t s5_2046">S </span><span id="t1m_2046" class="t s5_2046">S </span><span id="t1n_2046" class="t s5_2046">X </span><span id="t1o_2046" class="t s5_2046">Memory address exceeding data segment limit or non-canonical. </span>
<span id="t1p_2046" class="t s5_2046">X </span><span id="t1q_2046" class="t s5_2046">Null data segment used to reference memory. </span>
<span id="t1r_2046" class="t s5_2046">Page fault, #PF </span><span id="t1s_2046" class="t s5_2046">S </span><span id="t1t_2046" class="t s5_2046">X </span><span id="t1u_2046" class="t s5_2046">Instruction execution caused a page fault. </span>
<span id="t1v_2046" class="t s5_2046">Alignment check, #AC </span><span id="t1w_2046" class="t s5_2046">S </span><span id="t1x_2046" class="t s5_2046">X </span><span id="t1y_2046" class="t s5_2046">Unaligned memory reference with alignment checking enabled. </span>
<span id="t1z_2046" class="t s6_2046">X — AVX and SSE exception </span>
<span id="t20_2046" class="t s6_2046">A — AVX exception </span>
<span id="t21_2046" class="t s6_2046">S — SSE exception </span>
<span id="t22_2046" class="t s7_2046">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
