<stg><name>convolution_Pipeline_conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols</name>


<trans_list>

<trans id="1110" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %pc = alloca i32 1

]]></Node>
<StgValue><ssdm name="pc"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %pr = alloca i32 1

]]></Node>
<StgValue><ssdm name="pr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten11"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %indvar_flatten31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten31"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:7 %conv_biases_load_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %conv_biases_load_cast

]]></Node>
<StgValue><ssdm name="conv_biases_load_cast_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:8 %sext_ln40_185_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_185

]]></Node>
<StgValue><ssdm name="sext_ln40_185_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:9 %sext_ln40_184_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_184

]]></Node>
<StgValue><ssdm name="sext_ln40_184_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:10 %sext_ln40_183_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_183

]]></Node>
<StgValue><ssdm name="sext_ln40_183_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:11 %sext_ln40_182_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_182

]]></Node>
<StgValue><ssdm name="sext_ln40_182_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:12 %sext_ln40_181_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sext_ln40_181

]]></Node>
<StgValue><ssdm name="sext_ln40_181_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:13 %sext_ln40_180_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_180

]]></Node>
<StgValue><ssdm name="sext_ln40_180_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:14 %sext_ln40_179_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_179

]]></Node>
<StgValue><ssdm name="sext_ln40_179_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:15 %sext_ln40_178_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_178

]]></Node>
<StgValue><ssdm name="sext_ln40_178_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:16 %sext_ln38_16_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln38_16

]]></Node>
<StgValue><ssdm name="sext_ln38_16_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:17 %sext_ln40_177_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_177

]]></Node>
<StgValue><ssdm name="sext_ln40_177_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:18 %sext_ln40_176_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_176

]]></Node>
<StgValue><ssdm name="sext_ln40_176_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:19 %sext_ln40_175_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_175

]]></Node>
<StgValue><ssdm name="sext_ln40_175_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:20 %sext_ln40_174_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_174

]]></Node>
<StgValue><ssdm name="sext_ln40_174_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:21 %sext_ln40_173_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_173

]]></Node>
<StgValue><ssdm name="sext_ln40_173_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:22 %sext_ln40_172_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_172

]]></Node>
<StgValue><ssdm name="sext_ln40_172_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:23 %sext_ln40_171_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_171

]]></Node>
<StgValue><ssdm name="sext_ln40_171_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:24 %sext_ln38_15_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_15

]]></Node>
<StgValue><ssdm name="sext_ln38_15_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:25 %sext_ln40_170_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_170

]]></Node>
<StgValue><ssdm name="sext_ln40_170_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:26 %sext_ln40_169_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_169

]]></Node>
<StgValue><ssdm name="sext_ln40_169_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:27 %sext_ln38_14_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_14

]]></Node>
<StgValue><ssdm name="sext_ln38_14_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:28 %sext_ln38_13_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_13

]]></Node>
<StgValue><ssdm name="sext_ln38_13_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:29 %zext_ln38_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_4

]]></Node>
<StgValue><ssdm name="zext_ln38_4_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:30 %sext_ln40_168_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_168

]]></Node>
<StgValue><ssdm name="sext_ln40_168_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:31 %sext_ln40_167_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_167

]]></Node>
<StgValue><ssdm name="sext_ln40_167_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:32 %sext_ln38_12_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_12

]]></Node>
<StgValue><ssdm name="sext_ln38_12_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:33 %sext_ln40_166_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_166

]]></Node>
<StgValue><ssdm name="sext_ln40_166_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:34 %sext_ln40_165_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_165

]]></Node>
<StgValue><ssdm name="sext_ln40_165_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:35 %sext_ln38_11_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_11

]]></Node>
<StgValue><ssdm name="sext_ln38_11_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:36 %zext_ln38_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_3

]]></Node>
<StgValue><ssdm name="zext_ln38_3_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:37 %sext_ln38_10_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_10

]]></Node>
<StgValue><ssdm name="sext_ln38_10_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:38 %sext_ln40_164_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_164

]]></Node>
<StgValue><ssdm name="sext_ln40_164_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:39 %sext_ln38_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_9

]]></Node>
<StgValue><ssdm name="sext_ln38_9_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:40 %sext_ln38_8_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_8

]]></Node>
<StgValue><ssdm name="sext_ln38_8_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:41 %sext_ln40_163_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_163

]]></Node>
<StgValue><ssdm name="sext_ln40_163_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:42 %sext_ln38_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_7

]]></Node>
<StgValue><ssdm name="sext_ln38_7_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:43 %sext_ln38_6_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_6

]]></Node>
<StgValue><ssdm name="sext_ln38_6_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:44 %sext_ln40_162_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_162

]]></Node>
<StgValue><ssdm name="sext_ln40_162_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:45 %sext_ln38_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_5

]]></Node>
<StgValue><ssdm name="sext_ln38_5_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:46 %sext_ln40_161_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_161

]]></Node>
<StgValue><ssdm name="sext_ln40_161_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:47 %sext_ln38_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_4

]]></Node>
<StgValue><ssdm name="sext_ln38_4_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:48 %sext_ln40_160_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_160

]]></Node>
<StgValue><ssdm name="sext_ln40_160_read"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:49 %sext_ln38_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_3

]]></Node>
<StgValue><ssdm name="sext_ln38_3_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:50 %sext_ln40_159_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_159

]]></Node>
<StgValue><ssdm name="sext_ln40_159_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:51 %sext_ln38_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_2

]]></Node>
<StgValue><ssdm name="sext_ln38_2_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:52 %sext_ln40_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40

]]></Node>
<StgValue><ssdm name="sext_ln40_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:53 %sext_ln38_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_1

]]></Node>
<StgValue><ssdm name="sext_ln38_1_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:54 %zext_ln38_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_2

]]></Node>
<StgValue><ssdm name="zext_ln38_2_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:55 %zext_ln38_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln38

]]></Node>
<StgValue><ssdm name="zext_ln38_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:56 %sext_ln38_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38

]]></Node>
<StgValue><ssdm name="sext_ln38_read"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="6">
<![CDATA[
newFuncRoot:57 %conv_biases_load_cast_cast = sext i6 %conv_biases_load_cast_read

]]></Node>
<StgValue><ssdm name="conv_biases_load_cast_cast"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:58 %sext_ln40_185_cast = sext i9 %sext_ln40_185_read

]]></Node>
<StgValue><ssdm name="sext_ln40_185_cast"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:59 %sext_ln40_184_cast = sext i9 %sext_ln40_184_read

]]></Node>
<StgValue><ssdm name="sext_ln40_184_cast"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:60 %sext_ln40_183_cast = sext i9 %sext_ln40_183_read

]]></Node>
<StgValue><ssdm name="sext_ln40_183_cast"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:61 %sext_ln40_182_cast = sext i9 %sext_ln40_182_read

]]></Node>
<StgValue><ssdm name="sext_ln40_182_cast"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="10">
<![CDATA[
newFuncRoot:62 %sext_ln40_181_cast = sext i10 %sext_ln40_181_read

]]></Node>
<StgValue><ssdm name="sext_ln40_181_cast"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:63 %sext_ln40_180_cast = sext i9 %sext_ln40_180_read

]]></Node>
<StgValue><ssdm name="sext_ln40_180_cast"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:64 %sext_ln40_179_cast = sext i9 %sext_ln40_179_read

]]></Node>
<StgValue><ssdm name="sext_ln40_179_cast"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:65 %sext_ln40_178_cast = sext i9 %sext_ln40_178_read

]]></Node>
<StgValue><ssdm name="sext_ln40_178_cast"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="31" op_0_bw="7">
<![CDATA[
newFuncRoot:66 %sext_ln38_16_cast = sext i7 %sext_ln38_16_read

]]></Node>
<StgValue><ssdm name="sext_ln38_16_cast"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:67 %sext_ln40_177_cast = sext i9 %sext_ln40_177_read

]]></Node>
<StgValue><ssdm name="sext_ln40_177_cast"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:68 %sext_ln40_176_cast = sext i9 %sext_ln40_176_read

]]></Node>
<StgValue><ssdm name="sext_ln40_176_cast"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:69 %sext_ln40_175_cast = sext i9 %sext_ln40_175_read

]]></Node>
<StgValue><ssdm name="sext_ln40_175_cast"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:70 %sext_ln40_174_cast = sext i9 %sext_ln40_174_read

]]></Node>
<StgValue><ssdm name="sext_ln40_174_cast"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:71 %sext_ln40_173_cast = sext i9 %sext_ln40_173_read

]]></Node>
<StgValue><ssdm name="sext_ln40_173_cast"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:72 %sext_ln40_172_cast = sext i9 %sext_ln40_172_read

]]></Node>
<StgValue><ssdm name="sext_ln40_172_cast"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:73 %sext_ln40_171_cast = sext i9 %sext_ln40_171_read

]]></Node>
<StgValue><ssdm name="sext_ln40_171_cast"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:74 %sext_ln38_15_cast = sext i8 %sext_ln38_15_read

]]></Node>
<StgValue><ssdm name="sext_ln38_15_cast"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:75 %sext_ln40_170_cast = sext i9 %sext_ln40_170_read

]]></Node>
<StgValue><ssdm name="sext_ln40_170_cast"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:76 %sext_ln40_169_cast = sext i9 %sext_ln40_169_read

]]></Node>
<StgValue><ssdm name="sext_ln40_169_cast"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:77 %sext_ln38_14_cast = sext i8 %sext_ln38_14_read

]]></Node>
<StgValue><ssdm name="sext_ln38_14_cast"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:78 %sext_ln38_13_cast = sext i8 %sext_ln38_13_read

]]></Node>
<StgValue><ssdm name="sext_ln38_13_cast"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:79 %zext_ln38_4_cast = zext i8 %zext_ln38_4_read

]]></Node>
<StgValue><ssdm name="zext_ln38_4_cast"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:80 %sext_ln40_168_cast = sext i9 %sext_ln40_168_read

]]></Node>
<StgValue><ssdm name="sext_ln40_168_cast"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:81 %sext_ln40_167_cast = sext i9 %sext_ln40_167_read

]]></Node>
<StgValue><ssdm name="sext_ln40_167_cast"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:82 %sext_ln38_12_cast = sext i8 %sext_ln38_12_read

]]></Node>
<StgValue><ssdm name="sext_ln38_12_cast"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:83 %sext_ln40_166_cast = sext i9 %sext_ln40_166_read

]]></Node>
<StgValue><ssdm name="sext_ln40_166_cast"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:84 %sext_ln40_165_cast = sext i9 %sext_ln40_165_read

]]></Node>
<StgValue><ssdm name="sext_ln40_165_cast"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:85 %sext_ln38_11_cast = sext i8 %sext_ln38_11_read

]]></Node>
<StgValue><ssdm name="sext_ln38_11_cast"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:86 %zext_ln38_3_cast = zext i8 %zext_ln38_3_read

]]></Node>
<StgValue><ssdm name="zext_ln38_3_cast"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:87 %sext_ln38_10_cast = sext i8 %sext_ln38_10_read

]]></Node>
<StgValue><ssdm name="sext_ln38_10_cast"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:88 %sext_ln40_164_cast = sext i9 %sext_ln40_164_read

]]></Node>
<StgValue><ssdm name="sext_ln40_164_cast"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:89 %sext_ln38_9_cast = sext i8 %sext_ln38_9_read

]]></Node>
<StgValue><ssdm name="sext_ln38_9_cast"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:90 %sext_ln38_8_cast = sext i8 %sext_ln38_8_read

]]></Node>
<StgValue><ssdm name="sext_ln38_8_cast"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:91 %sext_ln40_163_cast = sext i9 %sext_ln40_163_read

]]></Node>
<StgValue><ssdm name="sext_ln40_163_cast"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:92 %sext_ln38_7_cast = sext i8 %sext_ln38_7_read

]]></Node>
<StgValue><ssdm name="sext_ln38_7_cast"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:93 %sext_ln38_6_cast = sext i8 %sext_ln38_6_read

]]></Node>
<StgValue><ssdm name="sext_ln38_6_cast"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:94 %sext_ln40_162_cast = sext i9 %sext_ln40_162_read

]]></Node>
<StgValue><ssdm name="sext_ln40_162_cast"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:95 %sext_ln38_5_cast = sext i8 %sext_ln38_5_read

]]></Node>
<StgValue><ssdm name="sext_ln38_5_cast"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:96 %sext_ln40_161_cast = sext i9 %sext_ln40_161_read

]]></Node>
<StgValue><ssdm name="sext_ln40_161_cast"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:97 %sext_ln38_4_cast = sext i8 %sext_ln38_4_read

]]></Node>
<StgValue><ssdm name="sext_ln38_4_cast"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:98 %sext_ln40_160_cast = sext i9 %sext_ln40_160_read

]]></Node>
<StgValue><ssdm name="sext_ln40_160_cast"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:99 %sext_ln38_3_cast = sext i8 %sext_ln38_3_read

]]></Node>
<StgValue><ssdm name="sext_ln38_3_cast"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:100 %sext_ln40_159_cast = sext i9 %sext_ln40_159_read

]]></Node>
<StgValue><ssdm name="sext_ln40_159_cast"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:101 %sext_ln38_2_cast = sext i8 %sext_ln38_2_read

]]></Node>
<StgValue><ssdm name="sext_ln38_2_cast"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:102 %sext_ln40_cast = sext i9 %sext_ln40_read

]]></Node>
<StgValue><ssdm name="sext_ln40_cast"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:103 %sext_ln38_1_cast = sext i8 %sext_ln38_1_read

]]></Node>
<StgValue><ssdm name="sext_ln38_1_cast"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:104 %zext_ln38_2_cast = zext i8 %zext_ln38_2_read

]]></Node>
<StgValue><ssdm name="zext_ln38_2_cast"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="31" op_0_bw="7">
<![CDATA[
newFuncRoot:105 %zext_ln38_cast = zext i7 %zext_ln38_read

]]></Node>
<StgValue><ssdm name="zext_ln38_cast"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:106 %sext_ln38_cast = sext i8 %sext_ln38_read

]]></Node>
<StgValue><ssdm name="sext_ln38_cast"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:107 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %conv_to_pool_streams_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:108 %store_ln0 = store i10 0, i10 %indvar_flatten31

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:109 %store_ln20 = store i5 0, i5 %r

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:110 %store_ln0 = store i7 0, i7 %indvar_flatten11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:111 %store_ln22 = store i5 0, i5 %c

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:112 %store_ln0 = store i4 0, i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:113 %store_ln26 = store i2 0, i2 %pr

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:114 %store_ln28 = store i2 0, i2 %pc

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:115 %br_ln0 = br void %krn_for_rows

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
krn_for_rows:0 %indvar_flatten31_load = load i10 %indvar_flatten31

]]></Node>
<StgValue><ssdm name="indvar_flatten31_load"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
krn_for_rows:1 %icmp_ln20 = icmp_eq  i10 %indvar_flatten31_load, i10 784

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
krn_for_rows:2 %add_ln20_1 = add i10 %indvar_flatten31_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln20_1"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
krn_for_rows:3 %br_ln20 = br i1 %icmp_ln20, void %for.inc49, void %for.cond.cleanup.exitStub

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc49:2 %indvar_flatten_load = load i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc49:4 %indvar_flatten11_load = load i7 %indvar_flatten11

]]></Node>
<StgValue><ssdm name="indvar_flatten11_load"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc49:9 %icmp_ln22 = icmp_eq  i7 %indvar_flatten11_load, i7 56

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc49:11 %xor_ln20 = xor i1 %icmp_ln22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln20"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc49:13 %icmp_ln26 = icmp_eq  i4 %indvar_flatten_load, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc49:591 %store_ln20 = store i10 %add_ln20_1, i10 %indvar_flatten31

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc49:0 %pc_load = load i2 %pc

]]></Node>
<StgValue><ssdm name="pc_load"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc49:1 %pr_load = load i2 %pr

]]></Node>
<StgValue><ssdm name="pr_load"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc49:3 %c_load = load i5 %c

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc49:5 %r_load = load i5 %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc49:6 %add_ln20 = add i5 %r_load, i5 2

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc49:10 %select_ln20 = select i1 %icmp_ln22, i5 0, i5 %c_load

]]></Node>
<StgValue><ssdm name="select_ln20"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc49:12 %icmp_ln28 = icmp_eq  i2 %pc_load, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc49:14 %and_ln20_1 = and i1 %icmp_ln26, i1 %xor_ln20

]]></Node>
<StgValue><ssdm name="and_ln20_1"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc49:15 %select_ln20_1 = select i1 %icmp_ln22, i5 %add_ln20, i5 %r_load

]]></Node>
<StgValue><ssdm name="select_ln20_1"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc49:16 %add_ln22 = add i5 %select_ln20, i5 2

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc49:17 %or_ln22 = or i1 %and_ln20_1, i1 %icmp_ln22

]]></Node>
<StgValue><ssdm name="or_ln22"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc49:18 %select_ln22 = select i1 %or_ln22, i2 0, i2 %pr_load

]]></Node>
<StgValue><ssdm name="select_ln22"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc49:19 %xor_ln22 = xor i1 %icmp_ln26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln22"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc49:20 %or_ln22_2 = or i1 %icmp_ln22, i1 %xor_ln22

]]></Node>
<StgValue><ssdm name="or_ln22_2"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc49:21 %and_ln20 = and i1 %or_ln22_2, i1 %xor_ln20

]]></Node>
<StgValue><ssdm name="and_ln20"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc49:22 %and_ln22 = and i1 %and_ln20, i1 %icmp_ln28

]]></Node>
<StgValue><ssdm name="and_ln22"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc49:23 %select_ln22_12 = select i1 %and_ln20_1, i5 %add_ln22, i5 %select_ln20

]]></Node>
<StgValue><ssdm name="select_ln22_12"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc49:24 %add_ln26 = add i2 %select_ln22, i2 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc49:25 %or_ln26 = or i1 %and_ln22, i1 %and_ln20_1

]]></Node>
<StgValue><ssdm name="or_ln26"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc49:26 %or_ln26_1 = or i1 %or_ln26, i1 %icmp_ln22

]]></Node>
<StgValue><ssdm name="or_ln26_1"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc49:27 %select_ln26 = select i1 %or_ln26_1, i2 0, i2 %pc_load

]]></Node>
<StgValue><ssdm name="select_ln26"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc49:28 %select_ln26_1 = select i1 %and_ln22, i2 %add_ln26, i2 %select_ln22

]]></Node>
<StgValue><ssdm name="select_ln26_1"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="2">
<![CDATA[
for.inc49:29 %zext_ln26 = zext i2 %select_ln26_1

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc49:30 %empty = add i5 %select_ln20_1, i5 %zext_ln26

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="2">
<![CDATA[
for.inc49:37 %zext_ln28_1 = zext i2 %select_ln26

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc49:39 %empty_50 = add i5 %select_ln22_12, i5 %zext_ln28_1

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc49:592 %store_ln20 = store i5 %select_ln20_1, i5 %r

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc49:594 %store_ln22 = store i5 %select_ln22_12, i5 %c

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc49:596 %store_ln26 = store i2 %select_ln26_1, i2 %pr

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc49:31 %tmp_2141 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0

]]></Node>
<StgValue><ssdm name="tmp_2141"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="10">
<![CDATA[
for.inc49:32 %zext_ln39 = zext i10 %tmp_2141

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.inc49:33 %tmp_2142 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2142"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="6">
<![CDATA[
for.inc49:34 %zext_ln39_1 = zext i6 %tmp_2142

]]></Node>
<StgValue><ssdm name="zext_ln39_1"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:35 %add_ln39_6 = add i11 %zext_ln39, i11 %zext_ln39_1

]]></Node>
<StgValue><ssdm name="add_ln39_6"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="5">
<![CDATA[
for.inc49:40 %zext_ln39_2 = zext i5 %empty_50

]]></Node>
<StgValue><ssdm name="zext_ln39_2"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:41 %add_ln39_7 = add i11 %add_ln39_6, i11 %zext_ln39_2

]]></Node>
<StgValue><ssdm name="add_ln39_7"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:42 %zext_ln39_3 = zext i11 %add_ln39_7

]]></Node>
<StgValue><ssdm name="zext_ln39_3"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:43 %pad_img_addr = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_3

]]></Node>
<StgValue><ssdm name="pad_img_addr"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:45 %pixel = load i11 %pad_img_addr

]]></Node>
<StgValue><ssdm name="pixel"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc49:50 %add_ln39 = add i5 %empty_50, i5 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="5">
<![CDATA[
for.inc49:51 %zext_ln39_4 = zext i5 %add_ln39

]]></Node>
<StgValue><ssdm name="zext_ln39_4"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:52 %add_ln39_8 = add i11 %add_ln39_6, i11 %zext_ln39_4

]]></Node>
<StgValue><ssdm name="add_ln39_8"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:53 %zext_ln39_5 = zext i11 %add_ln39_8

]]></Node>
<StgValue><ssdm name="zext_ln39_5"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:54 %pad_img_addr_1 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_5

]]></Node>
<StgValue><ssdm name="pad_img_addr_1"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:55 %pixel_1 = load i11 %pad_img_addr_1

]]></Node>
<StgValue><ssdm name="pixel_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="237" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:45 %pixel = load i11 %pad_img_addr

]]></Node>
<StgValue><ssdm name="pixel"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:55 %pixel_1 = load i11 %pad_img_addr_1

]]></Node>
<StgValue><ssdm name="pixel_1"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="31" op_0_bw="24">
<![CDATA[
for.inc49:56 %sext_ln40_2 = sext i24 %pixel_1

]]></Node>
<StgValue><ssdm name="sext_ln40_2"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc49:57 %mul_ln40_1 = mul i31 %sext_ln40_2, i31 %zext_ln38_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_1"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc49:62 %add_ln39_1 = add i5 %empty_50, i5 2

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="5">
<![CDATA[
for.inc49:63 %zext_ln39_6 = zext i5 %add_ln39_1

]]></Node>
<StgValue><ssdm name="zext_ln39_6"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:64 %add_ln39_9 = add i11 %add_ln39_6, i11 %zext_ln39_6

]]></Node>
<StgValue><ssdm name="add_ln39_9"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:65 %zext_ln39_7 = zext i11 %add_ln39_9

]]></Node>
<StgValue><ssdm name="zext_ln39_7"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:66 %pad_img_addr_2 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_7

]]></Node>
<StgValue><ssdm name="pad_img_addr_2"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:67 %pixel_2 = load i11 %pad_img_addr_2

]]></Node>
<StgValue><ssdm name="pixel_2"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc49:73 %add_ln39_2 = add i5 %empty_50, i5 3

]]></Node>
<StgValue><ssdm name="add_ln39_2"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="5">
<![CDATA[
for.inc49:74 %zext_ln39_8 = zext i5 %add_ln39_2

]]></Node>
<StgValue><ssdm name="zext_ln39_8"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:75 %add_ln39_10 = add i11 %add_ln39_6, i11 %zext_ln39_8

]]></Node>
<StgValue><ssdm name="add_ln39_10"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:76 %zext_ln39_9 = zext i11 %add_ln39_10

]]></Node>
<StgValue><ssdm name="zext_ln39_9"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:77 %pad_img_addr_3 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_9

]]></Node>
<StgValue><ssdm name="pad_img_addr_3"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:78 %pixel_3 = load i11 %pad_img_addr_3

]]></Node>
<StgValue><ssdm name="pixel_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="5">
<![CDATA[
for.inc49:44 %p_cast = zext i5 %empty_50

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:46 %sext_ln40_1 = sext i24 %pixel

]]></Node>
<StgValue><ssdm name="sext_ln40_1"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:47 %mul_ln40 = mul i32 %sext_ln40_1, i32 %sext_ln38_cast

]]></Node>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:48 %tmp_2143 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln40, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2143"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc49:57 %mul_ln40_1 = mul i31 %sext_ln40_2, i31 %zext_ln38_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_1"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:67 %pixel_2 = load i11 %pad_img_addr_2

]]></Node>
<StgValue><ssdm name="pixel_2"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:68 %sext_ln40_4 = sext i24 %pixel_2

]]></Node>
<StgValue><ssdm name="sext_ln40_4"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:69 %mul_ln40_2 = mul i32 %sext_ln40_4, i32 %zext_ln38_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_2"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:78 %pixel_3 = load i11 %pad_img_addr_3

]]></Node>
<StgValue><ssdm name="pixel_3"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc49:84 %add_ln39_3 = add i6 %p_cast, i6 4

]]></Node>
<StgValue><ssdm name="add_ln39_3"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="6">
<![CDATA[
for.inc49:85 %zext_ln39_10 = zext i6 %add_ln39_3

]]></Node>
<StgValue><ssdm name="zext_ln39_10"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:86 %add_ln39_11 = add i11 %add_ln39_6, i11 %zext_ln39_10

]]></Node>
<StgValue><ssdm name="add_ln39_11"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:87 %zext_ln39_11 = zext i11 %add_ln39_11

]]></Node>
<StgValue><ssdm name="zext_ln39_11"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:88 %pad_img_addr_4 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_11

]]></Node>
<StgValue><ssdm name="pad_img_addr_4"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:89 %pixel_4 = load i11 %pad_img_addr_4

]]></Node>
<StgValue><ssdm name="pixel_4"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc49:95 %add_ln39_4 = add i6 %p_cast, i6 5

]]></Node>
<StgValue><ssdm name="add_ln39_4"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="6">
<![CDATA[
for.inc49:96 %zext_ln39_12 = zext i6 %add_ln39_4

]]></Node>
<StgValue><ssdm name="zext_ln39_12"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:97 %add_ln39_12 = add i11 %add_ln39_6, i11 %zext_ln39_12

]]></Node>
<StgValue><ssdm name="add_ln39_12"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:98 %zext_ln39_13 = zext i11 %add_ln39_12

]]></Node>
<StgValue><ssdm name="zext_ln39_13"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:99 %pad_img_addr_5 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_13

]]></Node>
<StgValue><ssdm name="pad_img_addr_5"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:100 %pixel_5 = load i11 %pad_img_addr_5

]]></Node>
<StgValue><ssdm name="pixel_5"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc49:117 %empty_51 = add i5 %empty, i5 1

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:49 %and_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2143, i8 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc49:57 %mul_ln40_1 = mul i31 %sext_ln40_2, i31 %zext_ln38_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_1"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="31">
<![CDATA[
for.inc49:58 %sext_ln40_3 = sext i31 %mul_ln40_1

]]></Node>
<StgValue><ssdm name="sext_ln40_3"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:59 %add_ln40 = add i32 %and_ln, i32 %sext_ln40_3

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:69 %mul_ln40_2 = mul i32 %sext_ln40_4, i32 %zext_ln38_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_2"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:79 %sext_ln40_5 = sext i24 %pixel_3

]]></Node>
<StgValue><ssdm name="sext_ln40_5"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:80 %mul_ln40_3 = mul i32 %sext_ln40_5, i32 %sext_ln38_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_3"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:89 %pixel_4 = load i11 %pad_img_addr_4

]]></Node>
<StgValue><ssdm name="pixel_4"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:100 %pixel_5 = load i11 %pad_img_addr_5

]]></Node>
<StgValue><ssdm name="pixel_5"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc49:106 %add_ln39_5 = add i6 %p_cast, i6 6

]]></Node>
<StgValue><ssdm name="add_ln39_5"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="6">
<![CDATA[
for.inc49:107 %zext_ln39_14 = zext i6 %add_ln39_5

]]></Node>
<StgValue><ssdm name="zext_ln39_14"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:108 %add_ln39_13 = add i11 %add_ln39_6, i11 %zext_ln39_14

]]></Node>
<StgValue><ssdm name="add_ln39_13"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:109 %zext_ln39_15 = zext i11 %add_ln39_13

]]></Node>
<StgValue><ssdm name="zext_ln39_15"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:110 %pad_img_addr_6 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_15

]]></Node>
<StgValue><ssdm name="pad_img_addr_6"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:111 %pixel_6 = load i11 %pad_img_addr_6

]]></Node>
<StgValue><ssdm name="pixel_6"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc49:118 %tmp_2150 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_51, i5 0

]]></Node>
<StgValue><ssdm name="tmp_2150"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="10">
<![CDATA[
for.inc49:119 %zext_ln39_16 = zext i10 %tmp_2150

]]></Node>
<StgValue><ssdm name="zext_ln39_16"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.inc49:120 %tmp_2151 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_51, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2151"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="11" op_0_bw="6">
<![CDATA[
for.inc49:121 %zext_ln39_17 = zext i6 %tmp_2151

]]></Node>
<StgValue><ssdm name="zext_ln39_17"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:122 %add_ln39_14 = add i11 %zext_ln39_16, i11 %zext_ln39_17

]]></Node>
<StgValue><ssdm name="add_ln39_14"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:123 %add_ln39_15 = add i11 %add_ln39_14, i11 %zext_ln39_2

]]></Node>
<StgValue><ssdm name="add_ln39_15"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:124 %zext_ln39_18 = zext i11 %add_ln39_15

]]></Node>
<StgValue><ssdm name="zext_ln39_18"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:125 %pad_img_addr_7 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_18

]]></Node>
<StgValue><ssdm name="pad_img_addr_7"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:144 %pixel_7 = load i11 %pad_img_addr_7

]]></Node>
<StgValue><ssdm name="pixel_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="299" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:59 %add_ln40 = add i32 %and_ln, i32 %sext_ln40_3

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:60 %tmp_2144 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2144"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:61 %and_ln40_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2144, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_s"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:69 %mul_ln40_2 = mul i32 %sext_ln40_4, i32 %zext_ln38_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_2"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:70 %add_ln40_1 = add i32 %and_ln40_s, i32 %mul_ln40_2

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:80 %mul_ln40_3 = mul i32 %sext_ln40_5, i32 %sext_ln38_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_3"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:90 %sext_ln40_6 = sext i24 %pixel_4

]]></Node>
<StgValue><ssdm name="sext_ln40_6"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:91 %mul_ln40_4 = mul i32 %sext_ln40_6, i32 %sext_ln40_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_4"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:111 %pixel_6 = load i11 %pad_img_addr_6

]]></Node>
<StgValue><ssdm name="pixel_6"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:126 %add_ln39_16 = add i11 %add_ln39_14, i11 %zext_ln39_4

]]></Node>
<StgValue><ssdm name="add_ln39_16"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:127 %zext_ln39_19 = zext i11 %add_ln39_16

]]></Node>
<StgValue><ssdm name="zext_ln39_19"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:128 %pad_img_addr_8 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_19

]]></Node>
<StgValue><ssdm name="pad_img_addr_8"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:129 %add_ln39_17 = add i11 %add_ln39_14, i11 %zext_ln39_6

]]></Node>
<StgValue><ssdm name="add_ln39_17"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:130 %zext_ln39_20 = zext i11 %add_ln39_17

]]></Node>
<StgValue><ssdm name="zext_ln39_20"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:131 %pad_img_addr_9 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_20

]]></Node>
<StgValue><ssdm name="pad_img_addr_9"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:144 %pixel_7 = load i11 %pad_img_addr_7

]]></Node>
<StgValue><ssdm name="pixel_7"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:150 %pixel_8 = load i11 %pad_img_addr_8

]]></Node>
<StgValue><ssdm name="pixel_8"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:156 %pixel_9 = load i11 %pad_img_addr_9

]]></Node>
<StgValue><ssdm name="pixel_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="317" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:70 %add_ln40_1 = add i32 %and_ln40_s, i32 %mul_ln40_2

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:71 %tmp_2145 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_1, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2145"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:72 %and_ln40_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2145, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_1"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:80 %mul_ln40_3 = mul i32 %sext_ln40_5, i32 %sext_ln38_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_3"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:81 %add_ln40_2 = add i32 %and_ln40_1, i32 %mul_ln40_3

]]></Node>
<StgValue><ssdm name="add_ln40_2"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:91 %mul_ln40_4 = mul i32 %sext_ln40_6, i32 %sext_ln40_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_4"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:101 %sext_ln40_7 = sext i24 %pixel_5

]]></Node>
<StgValue><ssdm name="sext_ln40_7"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:102 %mul_ln40_5 = mul i32 %sext_ln40_7, i32 %sext_ln38_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_5"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:132 %add_ln39_18 = add i11 %add_ln39_14, i11 %zext_ln39_8

]]></Node>
<StgValue><ssdm name="add_ln39_18"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:133 %zext_ln39_21 = zext i11 %add_ln39_18

]]></Node>
<StgValue><ssdm name="zext_ln39_21"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:134 %pad_img_addr_10 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_21

]]></Node>
<StgValue><ssdm name="pad_img_addr_10"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:135 %add_ln39_19 = add i11 %add_ln39_14, i11 %zext_ln39_10

]]></Node>
<StgValue><ssdm name="add_ln39_19"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:136 %zext_ln39_22 = zext i11 %add_ln39_19

]]></Node>
<StgValue><ssdm name="zext_ln39_22"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:137 %pad_img_addr_11 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_22

]]></Node>
<StgValue><ssdm name="pad_img_addr_11"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:150 %pixel_8 = load i11 %pad_img_addr_8

]]></Node>
<StgValue><ssdm name="pixel_8"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:156 %pixel_9 = load i11 %pad_img_addr_9

]]></Node>
<StgValue><ssdm name="pixel_9"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:162 %pixel_10 = load i11 %pad_img_addr_10

]]></Node>
<StgValue><ssdm name="pixel_10"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:168 %pixel_11 = load i11 %pad_img_addr_11

]]></Node>
<StgValue><ssdm name="pixel_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="335" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:81 %add_ln40_2 = add i32 %and_ln40_1, i32 %mul_ln40_3

]]></Node>
<StgValue><ssdm name="add_ln40_2"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:82 %tmp_2146 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_2, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2146"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:83 %and_ln40_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2146, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_2"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:91 %mul_ln40_4 = mul i32 %sext_ln40_6, i32 %sext_ln40_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_4"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:92 %add_ln40_3 = add i32 %and_ln40_2, i32 %mul_ln40_4

]]></Node>
<StgValue><ssdm name="add_ln40_3"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:102 %mul_ln40_5 = mul i32 %sext_ln40_7, i32 %sext_ln38_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_5"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:112 %sext_ln40_8 = sext i24 %pixel_6

]]></Node>
<StgValue><ssdm name="sext_ln40_8"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:113 %mul_ln40_6 = mul i32 %sext_ln40_8, i32 %sext_ln40_159_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_6"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:138 %add_ln39_20 = add i11 %add_ln39_14, i11 %zext_ln39_12

]]></Node>
<StgValue><ssdm name="add_ln39_20"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:139 %zext_ln39_23 = zext i11 %add_ln39_20

]]></Node>
<StgValue><ssdm name="zext_ln39_23"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:140 %pad_img_addr_12 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_23

]]></Node>
<StgValue><ssdm name="pad_img_addr_12"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:141 %add_ln39_21 = add i11 %add_ln39_14, i11 %zext_ln39_14

]]></Node>
<StgValue><ssdm name="add_ln39_21"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:142 %zext_ln39_24 = zext i11 %add_ln39_21

]]></Node>
<StgValue><ssdm name="zext_ln39_24"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:143 %pad_img_addr_13 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_24

]]></Node>
<StgValue><ssdm name="pad_img_addr_13"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:162 %pixel_10 = load i11 %pad_img_addr_10

]]></Node>
<StgValue><ssdm name="pixel_10"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:168 %pixel_11 = load i11 %pad_img_addr_11

]]></Node>
<StgValue><ssdm name="pixel_11"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:174 %pixel_12 = load i11 %pad_img_addr_12

]]></Node>
<StgValue><ssdm name="pixel_12"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:180 %pixel_13 = load i11 %pad_img_addr_13

]]></Node>
<StgValue><ssdm name="pixel_13"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc49:186 %empty_52 = add i5 %empty, i5 2

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="354" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:92 %add_ln40_3 = add i32 %and_ln40_2, i32 %mul_ln40_4

]]></Node>
<StgValue><ssdm name="add_ln40_3"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:93 %tmp_2147 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_3, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2147"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:94 %and_ln40_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2147, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_3"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:102 %mul_ln40_5 = mul i32 %sext_ln40_7, i32 %sext_ln38_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_5"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:103 %add_ln40_4 = add i32 %and_ln40_3, i32 %mul_ln40_5

]]></Node>
<StgValue><ssdm name="add_ln40_4"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:113 %mul_ln40_6 = mul i32 %sext_ln40_8, i32 %sext_ln40_159_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_6"/></StgValue>
</operation>

<operation id="360" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:145 %sext_ln40_9 = sext i24 %pixel_7

]]></Node>
<StgValue><ssdm name="sext_ln40_9"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:146 %mul_ln40_7 = mul i32 %sext_ln40_9, i32 %sext_ln38_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_7"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:174 %pixel_12 = load i11 %pad_img_addr_12

]]></Node>
<StgValue><ssdm name="pixel_12"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:180 %pixel_13 = load i11 %pad_img_addr_13

]]></Node>
<StgValue><ssdm name="pixel_13"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc49:187 %tmp_2159 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_52, i5 0

]]></Node>
<StgValue><ssdm name="tmp_2159"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="10">
<![CDATA[
for.inc49:188 %zext_ln39_25 = zext i10 %tmp_2159

]]></Node>
<StgValue><ssdm name="zext_ln39_25"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.inc49:189 %tmp_2160 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_52, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2160"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="6">
<![CDATA[
for.inc49:190 %zext_ln39_26 = zext i6 %tmp_2160

]]></Node>
<StgValue><ssdm name="zext_ln39_26"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:191 %add_ln39_22 = add i11 %zext_ln39_25, i11 %zext_ln39_26

]]></Node>
<StgValue><ssdm name="add_ln39_22"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:192 %add_ln39_23 = add i11 %add_ln39_22, i11 %zext_ln39_2

]]></Node>
<StgValue><ssdm name="add_ln39_23"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:193 %zext_ln39_27 = zext i11 %add_ln39_23

]]></Node>
<StgValue><ssdm name="zext_ln39_27"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:194 %pad_img_addr_14 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_27

]]></Node>
<StgValue><ssdm name="pad_img_addr_14"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:195 %add_ln39_24 = add i11 %add_ln39_22, i11 %zext_ln39_4

]]></Node>
<StgValue><ssdm name="add_ln39_24"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:196 %zext_ln39_28 = zext i11 %add_ln39_24

]]></Node>
<StgValue><ssdm name="zext_ln39_28"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:197 %pad_img_addr_15 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_28

]]></Node>
<StgValue><ssdm name="pad_img_addr_15"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:213 %pixel_14 = load i11 %pad_img_addr_14

]]></Node>
<StgValue><ssdm name="pixel_14"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:219 %pixel_15 = load i11 %pad_img_addr_15

]]></Node>
<StgValue><ssdm name="pixel_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="377" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:103 %add_ln40_4 = add i32 %and_ln40_3, i32 %mul_ln40_5

]]></Node>
<StgValue><ssdm name="add_ln40_4"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:104 %tmp_2148 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_4, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2148"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:105 %and_ln40_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2148, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_4"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:113 %mul_ln40_6 = mul i32 %sext_ln40_8, i32 %sext_ln40_159_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_6"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:114 %add_ln40_5 = add i32 %and_ln40_4, i32 %mul_ln40_6

]]></Node>
<StgValue><ssdm name="add_ln40_5"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:146 %mul_ln40_7 = mul i32 %sext_ln40_9, i32 %sext_ln38_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_7"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:151 %sext_ln40_10 = sext i24 %pixel_8

]]></Node>
<StgValue><ssdm name="sext_ln40_10"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:152 %mul_ln40_8 = mul i32 %sext_ln40_10, i32 %sext_ln40_160_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_8"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:198 %add_ln39_25 = add i11 %add_ln39_22, i11 %zext_ln39_6

]]></Node>
<StgValue><ssdm name="add_ln39_25"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:199 %zext_ln39_29 = zext i11 %add_ln39_25

]]></Node>
<StgValue><ssdm name="zext_ln39_29"/></StgValue>
</operation>

<operation id="387" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:200 %pad_img_addr_16 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_29

]]></Node>
<StgValue><ssdm name="pad_img_addr_16"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:201 %add_ln39_26 = add i11 %add_ln39_22, i11 %zext_ln39_8

]]></Node>
<StgValue><ssdm name="add_ln39_26"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:202 %zext_ln39_30 = zext i11 %add_ln39_26

]]></Node>
<StgValue><ssdm name="zext_ln39_30"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:203 %pad_img_addr_17 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_30

]]></Node>
<StgValue><ssdm name="pad_img_addr_17"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:213 %pixel_14 = load i11 %pad_img_addr_14

]]></Node>
<StgValue><ssdm name="pixel_14"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:219 %pixel_15 = load i11 %pad_img_addr_15

]]></Node>
<StgValue><ssdm name="pixel_15"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:225 %pixel_16 = load i11 %pad_img_addr_16

]]></Node>
<StgValue><ssdm name="pixel_16"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:231 %pixel_17 = load i11 %pad_img_addr_17

]]></Node>
<StgValue><ssdm name="pixel_17"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="395" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:114 %add_ln40_5 = add i32 %and_ln40_4, i32 %mul_ln40_6

]]></Node>
<StgValue><ssdm name="add_ln40_5"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:115 %tmp_2149 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_5, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2149"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:116 %and_ln40_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2149, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_5"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:146 %mul_ln40_7 = mul i32 %sext_ln40_9, i32 %sext_ln38_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_7"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:147 %add_ln40_6 = add i32 %and_ln40_5, i32 %mul_ln40_7

]]></Node>
<StgValue><ssdm name="add_ln40_6"/></StgValue>
</operation>

<operation id="400" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:152 %mul_ln40_8 = mul i32 %sext_ln40_10, i32 %sext_ln40_160_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_8"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:157 %sext_ln40_11 = sext i24 %pixel_9

]]></Node>
<StgValue><ssdm name="sext_ln40_11"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:158 %mul_ln40_9 = mul i32 %sext_ln40_11, i32 %sext_ln38_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_9"/></StgValue>
</operation>

<operation id="403" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:204 %add_ln39_27 = add i11 %add_ln39_22, i11 %zext_ln39_10

]]></Node>
<StgValue><ssdm name="add_ln39_27"/></StgValue>
</operation>

<operation id="404" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:205 %zext_ln39_31 = zext i11 %add_ln39_27

]]></Node>
<StgValue><ssdm name="zext_ln39_31"/></StgValue>
</operation>

<operation id="405" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:206 %pad_img_addr_18 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_31

]]></Node>
<StgValue><ssdm name="pad_img_addr_18"/></StgValue>
</operation>

<operation id="406" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:207 %add_ln39_28 = add i11 %add_ln39_22, i11 %zext_ln39_12

]]></Node>
<StgValue><ssdm name="add_ln39_28"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:208 %zext_ln39_32 = zext i11 %add_ln39_28

]]></Node>
<StgValue><ssdm name="zext_ln39_32"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:209 %pad_img_addr_19 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_32

]]></Node>
<StgValue><ssdm name="pad_img_addr_19"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:225 %pixel_16 = load i11 %pad_img_addr_16

]]></Node>
<StgValue><ssdm name="pixel_16"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:231 %pixel_17 = load i11 %pad_img_addr_17

]]></Node>
<StgValue><ssdm name="pixel_17"/></StgValue>
</operation>

<operation id="411" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:237 %pixel_18 = load i11 %pad_img_addr_18

]]></Node>
<StgValue><ssdm name="pixel_18"/></StgValue>
</operation>

<operation id="412" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:243 %pixel_19 = load i11 %pad_img_addr_19

]]></Node>
<StgValue><ssdm name="pixel_19"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc49:255 %empty_53 = add i5 %empty, i5 3

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="414" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:147 %add_ln40_6 = add i32 %and_ln40_5, i32 %mul_ln40_7

]]></Node>
<StgValue><ssdm name="add_ln40_6"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:148 %tmp_2152 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_6, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2152"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:149 %and_ln40_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2152, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_6"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:152 %mul_ln40_8 = mul i32 %sext_ln40_10, i32 %sext_ln40_160_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_8"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:153 %add_ln40_7 = add i32 %and_ln40_6, i32 %mul_ln40_8

]]></Node>
<StgValue><ssdm name="add_ln40_7"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:158 %mul_ln40_9 = mul i32 %sext_ln40_11, i32 %sext_ln38_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_9"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:163 %sext_ln40_12 = sext i24 %pixel_10

]]></Node>
<StgValue><ssdm name="sext_ln40_12"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:164 %mul_ln40_10 = mul i32 %sext_ln40_12, i32 %sext_ln40_161_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_10"/></StgValue>
</operation>

<operation id="422" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:210 %add_ln39_29 = add i11 %add_ln39_22, i11 %zext_ln39_14

]]></Node>
<StgValue><ssdm name="add_ln39_29"/></StgValue>
</operation>

<operation id="423" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:211 %zext_ln39_33 = zext i11 %add_ln39_29

]]></Node>
<StgValue><ssdm name="zext_ln39_33"/></StgValue>
</operation>

<operation id="424" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:212 %pad_img_addr_20 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_33

]]></Node>
<StgValue><ssdm name="pad_img_addr_20"/></StgValue>
</operation>

<operation id="425" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:237 %pixel_18 = load i11 %pad_img_addr_18

]]></Node>
<StgValue><ssdm name="pixel_18"/></StgValue>
</operation>

<operation id="426" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:243 %pixel_19 = load i11 %pad_img_addr_19

]]></Node>
<StgValue><ssdm name="pixel_19"/></StgValue>
</operation>

<operation id="427" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:249 %pixel_20 = load i11 %pad_img_addr_20

]]></Node>
<StgValue><ssdm name="pixel_20"/></StgValue>
</operation>

<operation id="428" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc49:256 %tmp_2168 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_53, i5 0

]]></Node>
<StgValue><ssdm name="tmp_2168"/></StgValue>
</operation>

<operation id="429" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="11" op_0_bw="10">
<![CDATA[
for.inc49:257 %zext_ln39_34 = zext i10 %tmp_2168

]]></Node>
<StgValue><ssdm name="zext_ln39_34"/></StgValue>
</operation>

<operation id="430" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.inc49:258 %tmp_2169 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_53, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2169"/></StgValue>
</operation>

<operation id="431" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="11" op_0_bw="6">
<![CDATA[
for.inc49:259 %zext_ln39_35 = zext i6 %tmp_2169

]]></Node>
<StgValue><ssdm name="zext_ln39_35"/></StgValue>
</operation>

<operation id="432" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:260 %add_ln39_30 = add i11 %zext_ln39_34, i11 %zext_ln39_35

]]></Node>
<StgValue><ssdm name="add_ln39_30"/></StgValue>
</operation>

<operation id="433" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:261 %add_ln39_31 = add i11 %add_ln39_30, i11 %zext_ln39_2

]]></Node>
<StgValue><ssdm name="add_ln39_31"/></StgValue>
</operation>

<operation id="434" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:262 %zext_ln39_36 = zext i11 %add_ln39_31

]]></Node>
<StgValue><ssdm name="zext_ln39_36"/></StgValue>
</operation>

<operation id="435" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:263 %pad_img_addr_21 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_36

]]></Node>
<StgValue><ssdm name="pad_img_addr_21"/></StgValue>
</operation>

<operation id="436" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:282 %pixel_21 = load i11 %pad_img_addr_21

]]></Node>
<StgValue><ssdm name="pixel_21"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="437" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:153 %add_ln40_7 = add i32 %and_ln40_6, i32 %mul_ln40_8

]]></Node>
<StgValue><ssdm name="add_ln40_7"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:154 %tmp_2153 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_7, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2153"/></StgValue>
</operation>

<operation id="439" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:155 %and_ln40_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2153, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_7"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:158 %mul_ln40_9 = mul i32 %sext_ln40_11, i32 %sext_ln38_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_9"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:159 %add_ln40_8 = add i32 %and_ln40_7, i32 %mul_ln40_9

]]></Node>
<StgValue><ssdm name="add_ln40_8"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:164 %mul_ln40_10 = mul i32 %sext_ln40_12, i32 %sext_ln40_161_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_10"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:169 %sext_ln40_13 = sext i24 %pixel_11

]]></Node>
<StgValue><ssdm name="sext_ln40_13"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:170 %mul_ln40_11 = mul i32 %sext_ln40_13, i32 %sext_ln38_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_11"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:249 %pixel_20 = load i11 %pad_img_addr_20

]]></Node>
<StgValue><ssdm name="pixel_20"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:264 %add_ln39_32 = add i11 %add_ln39_30, i11 %zext_ln39_4

]]></Node>
<StgValue><ssdm name="add_ln39_32"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:265 %zext_ln39_37 = zext i11 %add_ln39_32

]]></Node>
<StgValue><ssdm name="zext_ln39_37"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:266 %pad_img_addr_22 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_37

]]></Node>
<StgValue><ssdm name="pad_img_addr_22"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:267 %add_ln39_33 = add i11 %add_ln39_30, i11 %zext_ln39_6

]]></Node>
<StgValue><ssdm name="add_ln39_33"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:268 %zext_ln39_38 = zext i11 %add_ln39_33

]]></Node>
<StgValue><ssdm name="zext_ln39_38"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:269 %pad_img_addr_23 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_38

]]></Node>
<StgValue><ssdm name="pad_img_addr_23"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:282 %pixel_21 = load i11 %pad_img_addr_21

]]></Node>
<StgValue><ssdm name="pixel_21"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:288 %pixel_22 = load i11 %pad_img_addr_22

]]></Node>
<StgValue><ssdm name="pixel_22"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:294 %pixel_23 = load i11 %pad_img_addr_23

]]></Node>
<StgValue><ssdm name="pixel_23"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="455" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:159 %add_ln40_8 = add i32 %and_ln40_7, i32 %mul_ln40_9

]]></Node>
<StgValue><ssdm name="add_ln40_8"/></StgValue>
</operation>

<operation id="456" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:160 %tmp_2154 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_8, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2154"/></StgValue>
</operation>

<operation id="457" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:161 %and_ln40_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2154, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_8"/></StgValue>
</operation>

<operation id="458" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:164 %mul_ln40_10 = mul i32 %sext_ln40_12, i32 %sext_ln40_161_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_10"/></StgValue>
</operation>

<operation id="459" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:165 %add_ln40_9 = add i32 %and_ln40_8, i32 %mul_ln40_10

]]></Node>
<StgValue><ssdm name="add_ln40_9"/></StgValue>
</operation>

<operation id="460" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:170 %mul_ln40_11 = mul i32 %sext_ln40_13, i32 %sext_ln38_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_11"/></StgValue>
</operation>

<operation id="461" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:175 %sext_ln40_14 = sext i24 %pixel_12

]]></Node>
<StgValue><ssdm name="sext_ln40_14"/></StgValue>
</operation>

<operation id="462" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:176 %mul_ln40_12 = mul i32 %sext_ln40_14, i32 %sext_ln40_162_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_12"/></StgValue>
</operation>

<operation id="463" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:270 %add_ln39_34 = add i11 %add_ln39_30, i11 %zext_ln39_8

]]></Node>
<StgValue><ssdm name="add_ln39_34"/></StgValue>
</operation>

<operation id="464" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:271 %zext_ln39_39 = zext i11 %add_ln39_34

]]></Node>
<StgValue><ssdm name="zext_ln39_39"/></StgValue>
</operation>

<operation id="465" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:272 %pad_img_addr_24 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_39

]]></Node>
<StgValue><ssdm name="pad_img_addr_24"/></StgValue>
</operation>

<operation id="466" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:273 %add_ln39_35 = add i11 %add_ln39_30, i11 %zext_ln39_10

]]></Node>
<StgValue><ssdm name="add_ln39_35"/></StgValue>
</operation>

<operation id="467" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:274 %zext_ln39_40 = zext i11 %add_ln39_35

]]></Node>
<StgValue><ssdm name="zext_ln39_40"/></StgValue>
</operation>

<operation id="468" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:275 %pad_img_addr_25 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_40

]]></Node>
<StgValue><ssdm name="pad_img_addr_25"/></StgValue>
</operation>

<operation id="469" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:288 %pixel_22 = load i11 %pad_img_addr_22

]]></Node>
<StgValue><ssdm name="pixel_22"/></StgValue>
</operation>

<operation id="470" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:294 %pixel_23 = load i11 %pad_img_addr_23

]]></Node>
<StgValue><ssdm name="pixel_23"/></StgValue>
</operation>

<operation id="471" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:300 %pixel_24 = load i11 %pad_img_addr_24

]]></Node>
<StgValue><ssdm name="pixel_24"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:306 %pixel_25 = load i11 %pad_img_addr_25

]]></Node>
<StgValue><ssdm name="pixel_25"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="473" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:165 %add_ln40_9 = add i32 %and_ln40_8, i32 %mul_ln40_10

]]></Node>
<StgValue><ssdm name="add_ln40_9"/></StgValue>
</operation>

<operation id="474" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:166 %tmp_2155 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_9, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2155"/></StgValue>
</operation>

<operation id="475" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:167 %and_ln40_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2155, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_9"/></StgValue>
</operation>

<operation id="476" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:170 %mul_ln40_11 = mul i32 %sext_ln40_13, i32 %sext_ln38_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_11"/></StgValue>
</operation>

<operation id="477" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:171 %add_ln40_10 = add i32 %and_ln40_9, i32 %mul_ln40_11

]]></Node>
<StgValue><ssdm name="add_ln40_10"/></StgValue>
</operation>

<operation id="478" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:176 %mul_ln40_12 = mul i32 %sext_ln40_14, i32 %sext_ln40_162_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_12"/></StgValue>
</operation>

<operation id="479" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:181 %sext_ln40_15 = sext i24 %pixel_13

]]></Node>
<StgValue><ssdm name="sext_ln40_15"/></StgValue>
</operation>

<operation id="480" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:182 %mul_ln40_13 = mul i32 %sext_ln40_15, i32 %sext_ln38_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_13"/></StgValue>
</operation>

<operation id="481" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:276 %add_ln39_36 = add i11 %add_ln39_30, i11 %zext_ln39_12

]]></Node>
<StgValue><ssdm name="add_ln39_36"/></StgValue>
</operation>

<operation id="482" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:277 %zext_ln39_41 = zext i11 %add_ln39_36

]]></Node>
<StgValue><ssdm name="zext_ln39_41"/></StgValue>
</operation>

<operation id="483" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:278 %pad_img_addr_26 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_41

]]></Node>
<StgValue><ssdm name="pad_img_addr_26"/></StgValue>
</operation>

<operation id="484" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:279 %add_ln39_37 = add i11 %add_ln39_30, i11 %zext_ln39_14

]]></Node>
<StgValue><ssdm name="add_ln39_37"/></StgValue>
</operation>

<operation id="485" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:280 %zext_ln39_42 = zext i11 %add_ln39_37

]]></Node>
<StgValue><ssdm name="zext_ln39_42"/></StgValue>
</operation>

<operation id="486" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:281 %pad_img_addr_27 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_42

]]></Node>
<StgValue><ssdm name="pad_img_addr_27"/></StgValue>
</operation>

<operation id="487" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:300 %pixel_24 = load i11 %pad_img_addr_24

]]></Node>
<StgValue><ssdm name="pixel_24"/></StgValue>
</operation>

<operation id="488" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:306 %pixel_25 = load i11 %pad_img_addr_25

]]></Node>
<StgValue><ssdm name="pixel_25"/></StgValue>
</operation>

<operation id="489" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:312 %pixel_26 = load i11 %pad_img_addr_26

]]></Node>
<StgValue><ssdm name="pixel_26"/></StgValue>
</operation>

<operation id="490" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:318 %pixel_27 = load i11 %pad_img_addr_27

]]></Node>
<StgValue><ssdm name="pixel_27"/></StgValue>
</operation>

<operation id="491" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc49:324 %empty_54 = add i5 %empty, i5 4

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="492" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:171 %add_ln40_10 = add i32 %and_ln40_9, i32 %mul_ln40_11

]]></Node>
<StgValue><ssdm name="add_ln40_10"/></StgValue>
</operation>

<operation id="493" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:172 %tmp_2156 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_10, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2156"/></StgValue>
</operation>

<operation id="494" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:173 %and_ln40_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2156, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_10"/></StgValue>
</operation>

<operation id="495" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:176 %mul_ln40_12 = mul i32 %sext_ln40_14, i32 %sext_ln40_162_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_12"/></StgValue>
</operation>

<operation id="496" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:177 %add_ln40_11 = add i32 %and_ln40_10, i32 %mul_ln40_12

]]></Node>
<StgValue><ssdm name="add_ln40_11"/></StgValue>
</operation>

<operation id="497" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:182 %mul_ln40_13 = mul i32 %sext_ln40_15, i32 %sext_ln38_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_13"/></StgValue>
</operation>

<operation id="498" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:214 %sext_ln40_16 = sext i24 %pixel_14

]]></Node>
<StgValue><ssdm name="sext_ln40_16"/></StgValue>
</operation>

<operation id="499" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:215 %mul_ln40_14 = mul i32 %sext_ln40_16, i32 %sext_ln38_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_14"/></StgValue>
</operation>

<operation id="500" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:312 %pixel_26 = load i11 %pad_img_addr_26

]]></Node>
<StgValue><ssdm name="pixel_26"/></StgValue>
</operation>

<operation id="501" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:318 %pixel_27 = load i11 %pad_img_addr_27

]]></Node>
<StgValue><ssdm name="pixel_27"/></StgValue>
</operation>

<operation id="502" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc49:325 %tmp_2177 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_54, i5 0

]]></Node>
<StgValue><ssdm name="tmp_2177"/></StgValue>
</operation>

<operation id="503" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="11" op_0_bw="10">
<![CDATA[
for.inc49:326 %zext_ln39_43 = zext i10 %tmp_2177

]]></Node>
<StgValue><ssdm name="zext_ln39_43"/></StgValue>
</operation>

<operation id="504" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.inc49:327 %tmp_2178 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_54, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2178"/></StgValue>
</operation>

<operation id="505" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="11" op_0_bw="6">
<![CDATA[
for.inc49:328 %zext_ln39_44 = zext i6 %tmp_2178

]]></Node>
<StgValue><ssdm name="zext_ln39_44"/></StgValue>
</operation>

<operation id="506" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:329 %add_ln39_38 = add i11 %zext_ln39_43, i11 %zext_ln39_44

]]></Node>
<StgValue><ssdm name="add_ln39_38"/></StgValue>
</operation>

<operation id="507" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:330 %add_ln39_39 = add i11 %add_ln39_38, i11 %zext_ln39_2

]]></Node>
<StgValue><ssdm name="add_ln39_39"/></StgValue>
</operation>

<operation id="508" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:331 %zext_ln39_45 = zext i11 %add_ln39_39

]]></Node>
<StgValue><ssdm name="zext_ln39_45"/></StgValue>
</operation>

<operation id="509" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:332 %pad_img_addr_28 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_45

]]></Node>
<StgValue><ssdm name="pad_img_addr_28"/></StgValue>
</operation>

<operation id="510" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:333 %add_ln39_40 = add i11 %add_ln39_38, i11 %zext_ln39_4

]]></Node>
<StgValue><ssdm name="add_ln39_40"/></StgValue>
</operation>

<operation id="511" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:334 %zext_ln39_46 = zext i11 %add_ln39_40

]]></Node>
<StgValue><ssdm name="zext_ln39_46"/></StgValue>
</operation>

<operation id="512" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:335 %pad_img_addr_29 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_46

]]></Node>
<StgValue><ssdm name="pad_img_addr_29"/></StgValue>
</operation>

<operation id="513" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:351 %pixel_28 = load i11 %pad_img_addr_28

]]></Node>
<StgValue><ssdm name="pixel_28"/></StgValue>
</operation>

<operation id="514" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:357 %pixel_29 = load i11 %pad_img_addr_29

]]></Node>
<StgValue><ssdm name="pixel_29"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="515" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:177 %add_ln40_11 = add i32 %and_ln40_10, i32 %mul_ln40_12

]]></Node>
<StgValue><ssdm name="add_ln40_11"/></StgValue>
</operation>

<operation id="516" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:178 %tmp_2157 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_11, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2157"/></StgValue>
</operation>

<operation id="517" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:179 %and_ln40_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2157, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_11"/></StgValue>
</operation>

<operation id="518" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:182 %mul_ln40_13 = mul i32 %sext_ln40_15, i32 %sext_ln38_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_13"/></StgValue>
</operation>

<operation id="519" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:183 %add_ln40_12 = add i32 %and_ln40_11, i32 %mul_ln40_13

]]></Node>
<StgValue><ssdm name="add_ln40_12"/></StgValue>
</operation>

<operation id="520" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:215 %mul_ln40_14 = mul i32 %sext_ln40_16, i32 %sext_ln38_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_14"/></StgValue>
</operation>

<operation id="521" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:220 %sext_ln40_17 = sext i24 %pixel_15

]]></Node>
<StgValue><ssdm name="sext_ln40_17"/></StgValue>
</operation>

<operation id="522" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:221 %mul_ln40_15 = mul i32 %sext_ln40_17, i32 %sext_ln40_163_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_15"/></StgValue>
</operation>

<operation id="523" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:336 %add_ln39_41 = add i11 %add_ln39_38, i11 %zext_ln39_6

]]></Node>
<StgValue><ssdm name="add_ln39_41"/></StgValue>
</operation>

<operation id="524" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:337 %zext_ln39_47 = zext i11 %add_ln39_41

]]></Node>
<StgValue><ssdm name="zext_ln39_47"/></StgValue>
</operation>

<operation id="525" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:338 %pad_img_addr_30 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_47

]]></Node>
<StgValue><ssdm name="pad_img_addr_30"/></StgValue>
</operation>

<operation id="526" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:339 %add_ln39_42 = add i11 %add_ln39_38, i11 %zext_ln39_8

]]></Node>
<StgValue><ssdm name="add_ln39_42"/></StgValue>
</operation>

<operation id="527" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:340 %zext_ln39_48 = zext i11 %add_ln39_42

]]></Node>
<StgValue><ssdm name="zext_ln39_48"/></StgValue>
</operation>

<operation id="528" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:341 %pad_img_addr_31 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_48

]]></Node>
<StgValue><ssdm name="pad_img_addr_31"/></StgValue>
</operation>

<operation id="529" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:351 %pixel_28 = load i11 %pad_img_addr_28

]]></Node>
<StgValue><ssdm name="pixel_28"/></StgValue>
</operation>

<operation id="530" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:357 %pixel_29 = load i11 %pad_img_addr_29

]]></Node>
<StgValue><ssdm name="pixel_29"/></StgValue>
</operation>

<operation id="531" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:363 %pixel_30 = load i11 %pad_img_addr_30

]]></Node>
<StgValue><ssdm name="pixel_30"/></StgValue>
</operation>

<operation id="532" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:369 %pixel_31 = load i11 %pad_img_addr_31

]]></Node>
<StgValue><ssdm name="pixel_31"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="533" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="5">
<![CDATA[
for.inc49:36 %zext_ln28 = zext i5 %empty

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="534" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:183 %add_ln40_12 = add i32 %and_ln40_11, i32 %mul_ln40_13

]]></Node>
<StgValue><ssdm name="add_ln40_12"/></StgValue>
</operation>

<operation id="535" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:184 %tmp_2158 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_12, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2158"/></StgValue>
</operation>

<operation id="536" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:185 %and_ln40_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2158, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_12"/></StgValue>
</operation>

<operation id="537" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:215 %mul_ln40_14 = mul i32 %sext_ln40_16, i32 %sext_ln38_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_14"/></StgValue>
</operation>

<operation id="538" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:216 %add_ln40_13 = add i32 %and_ln40_12, i32 %mul_ln40_14

]]></Node>
<StgValue><ssdm name="add_ln40_13"/></StgValue>
</operation>

<operation id="539" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:221 %mul_ln40_15 = mul i32 %sext_ln40_17, i32 %sext_ln40_163_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_15"/></StgValue>
</operation>

<operation id="540" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:226 %sext_ln40_18 = sext i24 %pixel_16

]]></Node>
<StgValue><ssdm name="sext_ln40_18"/></StgValue>
</operation>

<operation id="541" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:227 %mul_ln40_16 = mul i32 %sext_ln40_18, i32 %sext_ln38_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_16"/></StgValue>
</operation>

<operation id="542" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:342 %add_ln39_43 = add i11 %add_ln39_38, i11 %zext_ln39_10

]]></Node>
<StgValue><ssdm name="add_ln39_43"/></StgValue>
</operation>

<operation id="543" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:343 %zext_ln39_49 = zext i11 %add_ln39_43

]]></Node>
<StgValue><ssdm name="zext_ln39_49"/></StgValue>
</operation>

<operation id="544" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:344 %pad_img_addr_32 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_49

]]></Node>
<StgValue><ssdm name="pad_img_addr_32"/></StgValue>
</operation>

<operation id="545" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:345 %add_ln39_44 = add i11 %add_ln39_38, i11 %zext_ln39_12

]]></Node>
<StgValue><ssdm name="add_ln39_44"/></StgValue>
</operation>

<operation id="546" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:346 %zext_ln39_50 = zext i11 %add_ln39_44

]]></Node>
<StgValue><ssdm name="zext_ln39_50"/></StgValue>
</operation>

<operation id="547" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:347 %pad_img_addr_33 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_50

]]></Node>
<StgValue><ssdm name="pad_img_addr_33"/></StgValue>
</operation>

<operation id="548" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:363 %pixel_30 = load i11 %pad_img_addr_30

]]></Node>
<StgValue><ssdm name="pixel_30"/></StgValue>
</operation>

<operation id="549" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:369 %pixel_31 = load i11 %pad_img_addr_31

]]></Node>
<StgValue><ssdm name="pixel_31"/></StgValue>
</operation>

<operation id="550" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:375 %pixel_32 = load i11 %pad_img_addr_32

]]></Node>
<StgValue><ssdm name="pixel_32"/></StgValue>
</operation>

<operation id="551" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:381 %pixel_33 = load i11 %pad_img_addr_33

]]></Node>
<StgValue><ssdm name="pixel_33"/></StgValue>
</operation>

<operation id="552" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc49:393 %empty_55 = add i6 %zext_ln28, i6 5

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="553" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:216 %add_ln40_13 = add i32 %and_ln40_12, i32 %mul_ln40_14

]]></Node>
<StgValue><ssdm name="add_ln40_13"/></StgValue>
</operation>

<operation id="554" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:217 %tmp_2161 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_13, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2161"/></StgValue>
</operation>

<operation id="555" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:218 %and_ln40_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2161, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_13"/></StgValue>
</operation>

<operation id="556" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:221 %mul_ln40_15 = mul i32 %sext_ln40_17, i32 %sext_ln40_163_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_15"/></StgValue>
</operation>

<operation id="557" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:222 %add_ln40_14 = add i32 %and_ln40_13, i32 %mul_ln40_15

]]></Node>
<StgValue><ssdm name="add_ln40_14"/></StgValue>
</operation>

<operation id="558" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:227 %mul_ln40_16 = mul i32 %sext_ln40_18, i32 %sext_ln38_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_16"/></StgValue>
</operation>

<operation id="559" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:232 %sext_ln40_19 = sext i24 %pixel_17

]]></Node>
<StgValue><ssdm name="sext_ln40_19"/></StgValue>
</operation>

<operation id="560" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:233 %mul_ln40_17 = mul i32 %sext_ln40_19, i32 %sext_ln38_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_17"/></StgValue>
</operation>

<operation id="561" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:348 %add_ln39_45 = add i11 %add_ln39_38, i11 %zext_ln39_14

]]></Node>
<StgValue><ssdm name="add_ln39_45"/></StgValue>
</operation>

<operation id="562" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:349 %zext_ln39_51 = zext i11 %add_ln39_45

]]></Node>
<StgValue><ssdm name="zext_ln39_51"/></StgValue>
</operation>

<operation id="563" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:350 %pad_img_addr_34 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_51

]]></Node>
<StgValue><ssdm name="pad_img_addr_34"/></StgValue>
</operation>

<operation id="564" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:375 %pixel_32 = load i11 %pad_img_addr_32

]]></Node>
<StgValue><ssdm name="pixel_32"/></StgValue>
</operation>

<operation id="565" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:381 %pixel_33 = load i11 %pad_img_addr_33

]]></Node>
<StgValue><ssdm name="pixel_33"/></StgValue>
</operation>

<operation id="566" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:387 %pixel_34 = load i11 %pad_img_addr_34

]]></Node>
<StgValue><ssdm name="pixel_34"/></StgValue>
</operation>

<operation id="567" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc49:394 %tmp_2186 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty_55, i5 0

]]></Node>
<StgValue><ssdm name="tmp_2186"/></StgValue>
</operation>

<operation id="568" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
for.inc49:395 %tmp_2187 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_55, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2187"/></StgValue>
</operation>

<operation id="569" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="11" op_0_bw="7">
<![CDATA[
for.inc49:396 %zext_ln39_52 = zext i7 %tmp_2187

]]></Node>
<StgValue><ssdm name="zext_ln39_52"/></StgValue>
</operation>

<operation id="570" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:397 %add_ln39_46 = add i11 %tmp_2186, i11 %zext_ln39_52

]]></Node>
<StgValue><ssdm name="add_ln39_46"/></StgValue>
</operation>

<operation id="571" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:398 %add_ln39_47 = add i11 %add_ln39_46, i11 %zext_ln39_2

]]></Node>
<StgValue><ssdm name="add_ln39_47"/></StgValue>
</operation>

<operation id="572" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:399 %zext_ln39_53 = zext i11 %add_ln39_47

]]></Node>
<StgValue><ssdm name="zext_ln39_53"/></StgValue>
</operation>

<operation id="573" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:400 %pad_img_addr_35 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_53

]]></Node>
<StgValue><ssdm name="pad_img_addr_35"/></StgValue>
</operation>

<operation id="574" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:419 %pixel_35 = load i11 %pad_img_addr_35

]]></Node>
<StgValue><ssdm name="pixel_35"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="575" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:222 %add_ln40_14 = add i32 %and_ln40_13, i32 %mul_ln40_15

]]></Node>
<StgValue><ssdm name="add_ln40_14"/></StgValue>
</operation>

<operation id="576" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:223 %tmp_2162 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_14, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2162"/></StgValue>
</operation>

<operation id="577" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:224 %and_ln40_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2162, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_14"/></StgValue>
</operation>

<operation id="578" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:227 %mul_ln40_16 = mul i32 %sext_ln40_18, i32 %sext_ln38_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_16"/></StgValue>
</operation>

<operation id="579" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:228 %add_ln40_15 = add i32 %and_ln40_14, i32 %mul_ln40_16

]]></Node>
<StgValue><ssdm name="add_ln40_15"/></StgValue>
</operation>

<operation id="580" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:233 %mul_ln40_17 = mul i32 %sext_ln40_19, i32 %sext_ln38_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_17"/></StgValue>
</operation>

<operation id="581" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:238 %sext_ln40_20 = sext i24 %pixel_18

]]></Node>
<StgValue><ssdm name="sext_ln40_20"/></StgValue>
</operation>

<operation id="582" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:239 %mul_ln40_18 = mul i32 %sext_ln40_20, i32 %sext_ln40_164_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_18"/></StgValue>
</operation>

<operation id="583" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:387 %pixel_34 = load i11 %pad_img_addr_34

]]></Node>
<StgValue><ssdm name="pixel_34"/></StgValue>
</operation>

<operation id="584" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:401 %add_ln39_48 = add i11 %add_ln39_46, i11 %zext_ln39_4

]]></Node>
<StgValue><ssdm name="add_ln39_48"/></StgValue>
</operation>

<operation id="585" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:402 %zext_ln39_54 = zext i11 %add_ln39_48

]]></Node>
<StgValue><ssdm name="zext_ln39_54"/></StgValue>
</operation>

<operation id="586" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:403 %pad_img_addr_36 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_54

]]></Node>
<StgValue><ssdm name="pad_img_addr_36"/></StgValue>
</operation>

<operation id="587" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:404 %add_ln39_49 = add i11 %add_ln39_46, i11 %zext_ln39_6

]]></Node>
<StgValue><ssdm name="add_ln39_49"/></StgValue>
</operation>

<operation id="588" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:405 %zext_ln39_55 = zext i11 %add_ln39_49

]]></Node>
<StgValue><ssdm name="zext_ln39_55"/></StgValue>
</operation>

<operation id="589" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:406 %pad_img_addr_37 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_55

]]></Node>
<StgValue><ssdm name="pad_img_addr_37"/></StgValue>
</operation>

<operation id="590" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:419 %pixel_35 = load i11 %pad_img_addr_35

]]></Node>
<StgValue><ssdm name="pixel_35"/></StgValue>
</operation>

<operation id="591" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:425 %pixel_36 = load i11 %pad_img_addr_36

]]></Node>
<StgValue><ssdm name="pixel_36"/></StgValue>
</operation>

<operation id="592" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:431 %pixel_37 = load i11 %pad_img_addr_37

]]></Node>
<StgValue><ssdm name="pixel_37"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="593" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:228 %add_ln40_15 = add i32 %and_ln40_14, i32 %mul_ln40_16

]]></Node>
<StgValue><ssdm name="add_ln40_15"/></StgValue>
</operation>

<operation id="594" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:229 %tmp_2163 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_15, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2163"/></StgValue>
</operation>

<operation id="595" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:230 %and_ln40_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2163, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_15"/></StgValue>
</operation>

<operation id="596" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:233 %mul_ln40_17 = mul i32 %sext_ln40_19, i32 %sext_ln38_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_17"/></StgValue>
</operation>

<operation id="597" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:234 %add_ln40_16 = add i32 %and_ln40_15, i32 %mul_ln40_17

]]></Node>
<StgValue><ssdm name="add_ln40_16"/></StgValue>
</operation>

<operation id="598" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:239 %mul_ln40_18 = mul i32 %sext_ln40_20, i32 %sext_ln40_164_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_18"/></StgValue>
</operation>

<operation id="599" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:244 %sext_ln40_21 = sext i24 %pixel_19

]]></Node>
<StgValue><ssdm name="sext_ln40_21"/></StgValue>
</operation>

<operation id="600" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:245 %mul_ln40_19 = mul i32 %sext_ln40_21, i32 %sext_ln38_10_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_19"/></StgValue>
</operation>

<operation id="601" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:407 %add_ln39_50 = add i11 %add_ln39_46, i11 %zext_ln39_8

]]></Node>
<StgValue><ssdm name="add_ln39_50"/></StgValue>
</operation>

<operation id="602" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:408 %zext_ln39_56 = zext i11 %add_ln39_50

]]></Node>
<StgValue><ssdm name="zext_ln39_56"/></StgValue>
</operation>

<operation id="603" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:409 %pad_img_addr_38 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_56

]]></Node>
<StgValue><ssdm name="pad_img_addr_38"/></StgValue>
</operation>

<operation id="604" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:410 %add_ln39_51 = add i11 %add_ln39_46, i11 %zext_ln39_10

]]></Node>
<StgValue><ssdm name="add_ln39_51"/></StgValue>
</operation>

<operation id="605" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:411 %zext_ln39_57 = zext i11 %add_ln39_51

]]></Node>
<StgValue><ssdm name="zext_ln39_57"/></StgValue>
</operation>

<operation id="606" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:412 %pad_img_addr_39 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_57

]]></Node>
<StgValue><ssdm name="pad_img_addr_39"/></StgValue>
</operation>

<operation id="607" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:413 %add_ln39_52 = add i11 %add_ln39_46, i11 %zext_ln39_12

]]></Node>
<StgValue><ssdm name="add_ln39_52"/></StgValue>
</operation>

<operation id="608" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:416 %add_ln39_53 = add i11 %add_ln39_46, i11 %zext_ln39_14

]]></Node>
<StgValue><ssdm name="add_ln39_53"/></StgValue>
</operation>

<operation id="609" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:425 %pixel_36 = load i11 %pad_img_addr_36

]]></Node>
<StgValue><ssdm name="pixel_36"/></StgValue>
</operation>

<operation id="610" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:431 %pixel_37 = load i11 %pad_img_addr_37

]]></Node>
<StgValue><ssdm name="pixel_37"/></StgValue>
</operation>

<operation id="611" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:437 %pixel_38 = load i11 %pad_img_addr_38

]]></Node>
<StgValue><ssdm name="pixel_38"/></StgValue>
</operation>

<operation id="612" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:443 %pixel_39 = load i11 %pad_img_addr_39

]]></Node>
<StgValue><ssdm name="pixel_39"/></StgValue>
</operation>

<operation id="613" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc49:462 %empty_56 = add i6 %zext_ln28, i6 6

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="614" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc49:463 %tmp_2195 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty_56, i5 0

]]></Node>
<StgValue><ssdm name="tmp_2195"/></StgValue>
</operation>

<operation id="615" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
for.inc49:464 %tmp_2196 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_56, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2196"/></StgValue>
</operation>

<operation id="616" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="11" op_0_bw="7">
<![CDATA[
for.inc49:465 %zext_ln39_60 = zext i7 %tmp_2196

]]></Node>
<StgValue><ssdm name="zext_ln39_60"/></StgValue>
</operation>

<operation id="617" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:466 %add_ln39_54 = add i11 %tmp_2195, i11 %zext_ln39_60

]]></Node>
<StgValue><ssdm name="add_ln39_54"/></StgValue>
</operation>

<operation id="618" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:467 %add_ln39_55 = add i11 %add_ln39_54, i11 %zext_ln39_2

]]></Node>
<StgValue><ssdm name="add_ln39_55"/></StgValue>
</operation>

<operation id="619" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:470 %add_ln39_56 = add i11 %add_ln39_54, i11 %zext_ln39_4

]]></Node>
<StgValue><ssdm name="add_ln39_56"/></StgValue>
</operation>

<operation id="620" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:473 %add_ln39_57 = add i11 %add_ln39_54, i11 %zext_ln39_6

]]></Node>
<StgValue><ssdm name="add_ln39_57"/></StgValue>
</operation>

<operation id="621" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:476 %add_ln39_58 = add i11 %add_ln39_54, i11 %zext_ln39_8

]]></Node>
<StgValue><ssdm name="add_ln39_58"/></StgValue>
</operation>

<operation id="622" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:479 %add_ln39_59 = add i11 %add_ln39_54, i11 %zext_ln39_10

]]></Node>
<StgValue><ssdm name="add_ln39_59"/></StgValue>
</operation>

<operation id="623" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:482 %add_ln39_60 = add i11 %add_ln39_54, i11 %zext_ln39_12

]]></Node>
<StgValue><ssdm name="add_ln39_60"/></StgValue>
</operation>

<operation id="624" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:485 %add_ln39_61 = add i11 %add_ln39_54, i11 %zext_ln39_14

]]></Node>
<StgValue><ssdm name="add_ln39_61"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="625" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:234 %add_ln40_16 = add i32 %and_ln40_15, i32 %mul_ln40_17

]]></Node>
<StgValue><ssdm name="add_ln40_16"/></StgValue>
</operation>

<operation id="626" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:235 %tmp_2164 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_16, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2164"/></StgValue>
</operation>

<operation id="627" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:236 %and_ln40_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2164, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_16"/></StgValue>
</operation>

<operation id="628" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:239 %mul_ln40_18 = mul i32 %sext_ln40_20, i32 %sext_ln40_164_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_18"/></StgValue>
</operation>

<operation id="629" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:240 %add_ln40_17 = add i32 %and_ln40_16, i32 %mul_ln40_18

]]></Node>
<StgValue><ssdm name="add_ln40_17"/></StgValue>
</operation>

<operation id="630" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:245 %mul_ln40_19 = mul i32 %sext_ln40_21, i32 %sext_ln38_10_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_19"/></StgValue>
</operation>

<operation id="631" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:250 %sext_ln40_22 = sext i24 %pixel_20

]]></Node>
<StgValue><ssdm name="sext_ln40_22"/></StgValue>
</operation>

<operation id="632" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:251 %mul_ln40_20 = mul i32 %sext_ln40_22, i32 %zext_ln38_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_20"/></StgValue>
</operation>

<operation id="633" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:414 %zext_ln39_58 = zext i11 %add_ln39_52

]]></Node>
<StgValue><ssdm name="zext_ln39_58"/></StgValue>
</operation>

<operation id="634" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:415 %pad_img_addr_40 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_58

]]></Node>
<StgValue><ssdm name="pad_img_addr_40"/></StgValue>
</operation>

<operation id="635" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:417 %zext_ln39_59 = zext i11 %add_ln39_53

]]></Node>
<StgValue><ssdm name="zext_ln39_59"/></StgValue>
</operation>

<operation id="636" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:418 %pad_img_addr_41 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_59

]]></Node>
<StgValue><ssdm name="pad_img_addr_41"/></StgValue>
</operation>

<operation id="637" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:437 %pixel_38 = load i11 %pad_img_addr_38

]]></Node>
<StgValue><ssdm name="pixel_38"/></StgValue>
</operation>

<operation id="638" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:443 %pixel_39 = load i11 %pad_img_addr_39

]]></Node>
<StgValue><ssdm name="pixel_39"/></StgValue>
</operation>

<operation id="639" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:449 %pixel_40 = load i11 %pad_img_addr_40

]]></Node>
<StgValue><ssdm name="pixel_40"/></StgValue>
</operation>

<operation id="640" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:456 %pixel_41 = load i11 %pad_img_addr_41

]]></Node>
<StgValue><ssdm name="pixel_41"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="641" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:240 %add_ln40_17 = add i32 %and_ln40_16, i32 %mul_ln40_18

]]></Node>
<StgValue><ssdm name="add_ln40_17"/></StgValue>
</operation>

<operation id="642" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:241 %tmp_2165 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_17, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2165"/></StgValue>
</operation>

<operation id="643" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:242 %and_ln40_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2165, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_17"/></StgValue>
</operation>

<operation id="644" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:245 %mul_ln40_19 = mul i32 %sext_ln40_21, i32 %sext_ln38_10_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_19"/></StgValue>
</operation>

<operation id="645" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:246 %add_ln40_18 = add i32 %and_ln40_17, i32 %mul_ln40_19

]]></Node>
<StgValue><ssdm name="add_ln40_18"/></StgValue>
</operation>

<operation id="646" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:251 %mul_ln40_20 = mul i32 %sext_ln40_22, i32 %zext_ln38_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_20"/></StgValue>
</operation>

<operation id="647" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:283 %sext_ln40_23 = sext i24 %pixel_21

]]></Node>
<StgValue><ssdm name="sext_ln40_23"/></StgValue>
</operation>

<operation id="648" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:284 %mul_ln40_21 = mul i32 %sext_ln40_23, i32 %sext_ln38_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_21"/></StgValue>
</operation>

<operation id="649" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:449 %pixel_40 = load i11 %pad_img_addr_40

]]></Node>
<StgValue><ssdm name="pixel_40"/></StgValue>
</operation>

<operation id="650" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:456 %pixel_41 = load i11 %pad_img_addr_41

]]></Node>
<StgValue><ssdm name="pixel_41"/></StgValue>
</operation>

<operation id="651" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:468 %zext_ln39_61 = zext i11 %add_ln39_55

]]></Node>
<StgValue><ssdm name="zext_ln39_61"/></StgValue>
</operation>

<operation id="652" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:469 %pad_img_addr_42 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_61

]]></Node>
<StgValue><ssdm name="pad_img_addr_42"/></StgValue>
</operation>

<operation id="653" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:471 %zext_ln39_62 = zext i11 %add_ln39_56

]]></Node>
<StgValue><ssdm name="zext_ln39_62"/></StgValue>
</operation>

<operation id="654" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:472 %pad_img_addr_43 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_62

]]></Node>
<StgValue><ssdm name="pad_img_addr_43"/></StgValue>
</operation>

<operation id="655" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:488 %pixel_42 = load i11 %pad_img_addr_42

]]></Node>
<StgValue><ssdm name="pixel_42"/></StgValue>
</operation>

<operation id="656" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:494 %pixel_43 = load i11 %pad_img_addr_43

]]></Node>
<StgValue><ssdm name="pixel_43"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="657" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:246 %add_ln40_18 = add i32 %and_ln40_17, i32 %mul_ln40_19

]]></Node>
<StgValue><ssdm name="add_ln40_18"/></StgValue>
</operation>

<operation id="658" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:247 %tmp_2166 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_18, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2166"/></StgValue>
</operation>

<operation id="659" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:248 %and_ln40_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2166, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_18"/></StgValue>
</operation>

<operation id="660" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:251 %mul_ln40_20 = mul i32 %sext_ln40_22, i32 %zext_ln38_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_20"/></StgValue>
</operation>

<operation id="661" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:252 %add_ln40_19 = add i32 %and_ln40_18, i32 %mul_ln40_20

]]></Node>
<StgValue><ssdm name="add_ln40_19"/></StgValue>
</operation>

<operation id="662" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:284 %mul_ln40_21 = mul i32 %sext_ln40_23, i32 %sext_ln38_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_21"/></StgValue>
</operation>

<operation id="663" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:289 %sext_ln40_24 = sext i24 %pixel_22

]]></Node>
<StgValue><ssdm name="sext_ln40_24"/></StgValue>
</operation>

<operation id="664" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:290 %mul_ln40_22 = mul i32 %sext_ln40_24, i32 %sext_ln40_165_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_22"/></StgValue>
</operation>

<operation id="665" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:474 %zext_ln39_63 = zext i11 %add_ln39_57

]]></Node>
<StgValue><ssdm name="zext_ln39_63"/></StgValue>
</operation>

<operation id="666" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:475 %pad_img_addr_44 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_63

]]></Node>
<StgValue><ssdm name="pad_img_addr_44"/></StgValue>
</operation>

<operation id="667" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:477 %zext_ln39_64 = zext i11 %add_ln39_58

]]></Node>
<StgValue><ssdm name="zext_ln39_64"/></StgValue>
</operation>

<operation id="668" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:478 %pad_img_addr_45 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_64

]]></Node>
<StgValue><ssdm name="pad_img_addr_45"/></StgValue>
</operation>

<operation id="669" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:488 %pixel_42 = load i11 %pad_img_addr_42

]]></Node>
<StgValue><ssdm name="pixel_42"/></StgValue>
</operation>

<operation id="670" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:494 %pixel_43 = load i11 %pad_img_addr_43

]]></Node>
<StgValue><ssdm name="pixel_43"/></StgValue>
</operation>

<operation id="671" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:500 %pixel_44 = load i11 %pad_img_addr_44

]]></Node>
<StgValue><ssdm name="pixel_44"/></StgValue>
</operation>

<operation id="672" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:506 %pixel_45 = load i11 %pad_img_addr_45

]]></Node>
<StgValue><ssdm name="pixel_45"/></StgValue>
</operation>

<operation id="673" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc49:586 %add_ln28 = add i2 %select_ln26, i2 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="674" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="or_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc49:587 %add_ln26_1 = add i4 %indvar_flatten_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln26_1"/></StgValue>
</operation>

<operation id="675" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc49:588 %select_ln26_2 = select i1 %or_ln22, i4 1, i4 %add_ln26_1

]]></Node>
<StgValue><ssdm name="select_ln26_2"/></StgValue>
</operation>

<operation id="676" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc49:589 %add_ln22_6 = add i7 %indvar_flatten11_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln22_6"/></StgValue>
</operation>

<operation id="677" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc49:590 %select_ln22_13 = select i1 %icmp_ln22, i7 1, i7 %add_ln22_6

]]></Node>
<StgValue><ssdm name="select_ln22_13"/></StgValue>
</operation>

<operation id="678" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc49:593 %store_ln22 = store i7 %select_ln22_13, i7 %indvar_flatten11

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="679" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc49:595 %store_ln26 = store i4 %select_ln26_2, i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="680" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc49:597 %store_ln28 = store i2 %add_ln28, i2 %pc

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="681" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:252 %add_ln40_19 = add i32 %and_ln40_18, i32 %mul_ln40_20

]]></Node>
<StgValue><ssdm name="add_ln40_19"/></StgValue>
</operation>

<operation id="682" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:253 %tmp_2167 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_19, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2167"/></StgValue>
</operation>

<operation id="683" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:254 %and_ln40_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2167, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_19"/></StgValue>
</operation>

<operation id="684" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:284 %mul_ln40_21 = mul i32 %sext_ln40_23, i32 %sext_ln38_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_21"/></StgValue>
</operation>

<operation id="685" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:285 %add_ln40_20 = add i32 %and_ln40_19, i32 %mul_ln40_21

]]></Node>
<StgValue><ssdm name="add_ln40_20"/></StgValue>
</operation>

<operation id="686" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:290 %mul_ln40_22 = mul i32 %sext_ln40_24, i32 %sext_ln40_165_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_22"/></StgValue>
</operation>

<operation id="687" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:295 %sext_ln40_25 = sext i24 %pixel_23

]]></Node>
<StgValue><ssdm name="sext_ln40_25"/></StgValue>
</operation>

<operation id="688" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:296 %mul_ln40_23 = mul i32 %sext_ln40_25, i32 %sext_ln40_166_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_23"/></StgValue>
</operation>

<operation id="689" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:480 %zext_ln39_65 = zext i11 %add_ln39_59

]]></Node>
<StgValue><ssdm name="zext_ln39_65"/></StgValue>
</operation>

<operation id="690" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:481 %pad_img_addr_46 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_65

]]></Node>
<StgValue><ssdm name="pad_img_addr_46"/></StgValue>
</operation>

<operation id="691" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:483 %zext_ln39_66 = zext i11 %add_ln39_60

]]></Node>
<StgValue><ssdm name="zext_ln39_66"/></StgValue>
</operation>

<operation id="692" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:484 %pad_img_addr_47 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_66

]]></Node>
<StgValue><ssdm name="pad_img_addr_47"/></StgValue>
</operation>

<operation id="693" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:500 %pixel_44 = load i11 %pad_img_addr_44

]]></Node>
<StgValue><ssdm name="pixel_44"/></StgValue>
</operation>

<operation id="694" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:506 %pixel_45 = load i11 %pad_img_addr_45

]]></Node>
<StgValue><ssdm name="pixel_45"/></StgValue>
</operation>

<operation id="695" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:512 %pixel_46 = load i11 %pad_img_addr_46

]]></Node>
<StgValue><ssdm name="pixel_46"/></StgValue>
</operation>

<operation id="696" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:518 %pixel_47 = load i11 %pad_img_addr_47

]]></Node>
<StgValue><ssdm name="pixel_47"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="697" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:285 %add_ln40_20 = add i32 %and_ln40_19, i32 %mul_ln40_21

]]></Node>
<StgValue><ssdm name="add_ln40_20"/></StgValue>
</operation>

<operation id="698" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:286 %tmp_2170 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_20, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2170"/></StgValue>
</operation>

<operation id="699" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:287 %and_ln40_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2170, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_20"/></StgValue>
</operation>

<operation id="700" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:290 %mul_ln40_22 = mul i32 %sext_ln40_24, i32 %sext_ln40_165_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_22"/></StgValue>
</operation>

<operation id="701" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:291 %add_ln40_21 = add i32 %and_ln40_20, i32 %mul_ln40_22

]]></Node>
<StgValue><ssdm name="add_ln40_21"/></StgValue>
</operation>

<operation id="702" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:296 %mul_ln40_23 = mul i32 %sext_ln40_25, i32 %sext_ln40_166_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_23"/></StgValue>
</operation>

<operation id="703" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:301 %sext_ln40_26 = sext i24 %pixel_24

]]></Node>
<StgValue><ssdm name="sext_ln40_26"/></StgValue>
</operation>

<operation id="704" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:302 %mul_ln40_24 = mul i32 %sext_ln40_26, i32 %sext_ln38_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_24"/></StgValue>
</operation>

<operation id="705" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="11">
<![CDATA[
for.inc49:486 %zext_ln39_67 = zext i11 %add_ln39_61

]]></Node>
<StgValue><ssdm name="zext_ln39_67"/></StgValue>
</operation>

<operation id="706" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:487 %pad_img_addr_48 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_67

]]></Node>
<StgValue><ssdm name="pad_img_addr_48"/></StgValue>
</operation>

<operation id="707" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:512 %pixel_46 = load i11 %pad_img_addr_46

]]></Node>
<StgValue><ssdm name="pixel_46"/></StgValue>
</operation>

<operation id="708" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:518 %pixel_47 = load i11 %pad_img_addr_47

]]></Node>
<StgValue><ssdm name="pixel_47"/></StgValue>
</operation>

<operation id="709" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:524 %pixel_48 = load i11 %pad_img_addr_48

]]></Node>
<StgValue><ssdm name="pixel_48"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="710" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:291 %add_ln40_21 = add i32 %and_ln40_20, i32 %mul_ln40_22

]]></Node>
<StgValue><ssdm name="add_ln40_21"/></StgValue>
</operation>

<operation id="711" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:292 %tmp_2171 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_21, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2171"/></StgValue>
</operation>

<operation id="712" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:293 %and_ln40_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2171, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_21"/></StgValue>
</operation>

<operation id="713" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:296 %mul_ln40_23 = mul i32 %sext_ln40_25, i32 %sext_ln40_166_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_23"/></StgValue>
</operation>

<operation id="714" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:297 %add_ln40_22 = add i32 %and_ln40_21, i32 %mul_ln40_23

]]></Node>
<StgValue><ssdm name="add_ln40_22"/></StgValue>
</operation>

<operation id="715" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:302 %mul_ln40_24 = mul i32 %sext_ln40_26, i32 %sext_ln38_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_24"/></StgValue>
</operation>

<operation id="716" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:307 %sext_ln40_27 = sext i24 %pixel_25

]]></Node>
<StgValue><ssdm name="sext_ln40_27"/></StgValue>
</operation>

<operation id="717" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:308 %mul_ln40_25 = mul i32 %sext_ln40_27, i32 %sext_ln40_167_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_25"/></StgValue>
</operation>

<operation id="718" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="24" op_0_bw="11">
<![CDATA[
for.inc49:524 %pixel_48 = load i11 %pad_img_addr_48

]]></Node>
<StgValue><ssdm name="pixel_48"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="719" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:297 %add_ln40_22 = add i32 %and_ln40_21, i32 %mul_ln40_23

]]></Node>
<StgValue><ssdm name="add_ln40_22"/></StgValue>
</operation>

<operation id="720" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:298 %tmp_2172 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_22, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2172"/></StgValue>
</operation>

<operation id="721" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:299 %and_ln40_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2172, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_22"/></StgValue>
</operation>

<operation id="722" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:302 %mul_ln40_24 = mul i32 %sext_ln40_26, i32 %sext_ln38_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_24"/></StgValue>
</operation>

<operation id="723" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:303 %add_ln40_23 = add i32 %and_ln40_22, i32 %mul_ln40_24

]]></Node>
<StgValue><ssdm name="add_ln40_23"/></StgValue>
</operation>

<operation id="724" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:308 %mul_ln40_25 = mul i32 %sext_ln40_27, i32 %sext_ln40_167_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_25"/></StgValue>
</operation>

<operation id="725" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:313 %sext_ln40_28 = sext i24 %pixel_26

]]></Node>
<StgValue><ssdm name="sext_ln40_28"/></StgValue>
</operation>

<operation id="726" st_id="29" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:314 %mul_ln40_26 = mul i32 %sext_ln40_28, i32 %sext_ln40_168_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_26"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="727" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:303 %add_ln40_23 = add i32 %and_ln40_22, i32 %mul_ln40_24

]]></Node>
<StgValue><ssdm name="add_ln40_23"/></StgValue>
</operation>

<operation id="728" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:304 %tmp_2173 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_23, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2173"/></StgValue>
</operation>

<operation id="729" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:305 %and_ln40_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2173, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_23"/></StgValue>
</operation>

<operation id="730" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:308 %mul_ln40_25 = mul i32 %sext_ln40_27, i32 %sext_ln40_167_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_25"/></StgValue>
</operation>

<operation id="731" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:309 %add_ln40_24 = add i32 %and_ln40_23, i32 %mul_ln40_25

]]></Node>
<StgValue><ssdm name="add_ln40_24"/></StgValue>
</operation>

<operation id="732" st_id="30" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:314 %mul_ln40_26 = mul i32 %sext_ln40_28, i32 %sext_ln40_168_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_26"/></StgValue>
</operation>

<operation id="733" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:319 %sext_ln40_29 = sext i24 %pixel_27

]]></Node>
<StgValue><ssdm name="sext_ln40_29"/></StgValue>
</operation>

<operation id="734" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:320 %mul_ln40_27 = mul i32 %sext_ln40_29, i32 %zext_ln38_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_27"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="735" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:309 %add_ln40_24 = add i32 %and_ln40_23, i32 %mul_ln40_25

]]></Node>
<StgValue><ssdm name="add_ln40_24"/></StgValue>
</operation>

<operation id="736" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:310 %tmp_2174 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_24, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2174"/></StgValue>
</operation>

<operation id="737" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:311 %and_ln40_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2174, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_24"/></StgValue>
</operation>

<operation id="738" st_id="31" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:314 %mul_ln40_26 = mul i32 %sext_ln40_28, i32 %sext_ln40_168_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_26"/></StgValue>
</operation>

<operation id="739" st_id="31" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:315 %add_ln40_25 = add i32 %and_ln40_24, i32 %mul_ln40_26

]]></Node>
<StgValue><ssdm name="add_ln40_25"/></StgValue>
</operation>

<operation id="740" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:320 %mul_ln40_27 = mul i32 %sext_ln40_29, i32 %zext_ln38_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_27"/></StgValue>
</operation>

<operation id="741" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:352 %sext_ln40_30 = sext i24 %pixel_28

]]></Node>
<StgValue><ssdm name="sext_ln40_30"/></StgValue>
</operation>

<operation id="742" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:353 %mul_ln40_28 = mul i32 %sext_ln40_30, i32 %sext_ln38_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_28"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="743" st_id="32" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:315 %add_ln40_25 = add i32 %and_ln40_24, i32 %mul_ln40_26

]]></Node>
<StgValue><ssdm name="add_ln40_25"/></StgValue>
</operation>

<operation id="744" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:316 %tmp_2175 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_25, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2175"/></StgValue>
</operation>

<operation id="745" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:317 %and_ln40_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2175, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_25"/></StgValue>
</operation>

<operation id="746" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:320 %mul_ln40_27 = mul i32 %sext_ln40_29, i32 %zext_ln38_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_27"/></StgValue>
</operation>

<operation id="747" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:321 %add_ln40_26 = add i32 %and_ln40_25, i32 %mul_ln40_27

]]></Node>
<StgValue><ssdm name="add_ln40_26"/></StgValue>
</operation>

<operation id="748" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:353 %mul_ln40_28 = mul i32 %sext_ln40_30, i32 %sext_ln38_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_28"/></StgValue>
</operation>

<operation id="749" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:358 %sext_ln40_31 = sext i24 %pixel_29

]]></Node>
<StgValue><ssdm name="sext_ln40_31"/></StgValue>
</operation>

<operation id="750" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:359 %mul_ln40_29 = mul i32 %sext_ln40_31, i32 %sext_ln38_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_29"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="751" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:321 %add_ln40_26 = add i32 %and_ln40_25, i32 %mul_ln40_27

]]></Node>
<StgValue><ssdm name="add_ln40_26"/></StgValue>
</operation>

<operation id="752" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:322 %tmp_2176 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_26, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2176"/></StgValue>
</operation>

<operation id="753" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:323 %and_ln40_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2176, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_26"/></StgValue>
</operation>

<operation id="754" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:353 %mul_ln40_28 = mul i32 %sext_ln40_30, i32 %sext_ln38_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_28"/></StgValue>
</operation>

<operation id="755" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:354 %add_ln40_27 = add i32 %and_ln40_26, i32 %mul_ln40_28

]]></Node>
<StgValue><ssdm name="add_ln40_27"/></StgValue>
</operation>

<operation id="756" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:359 %mul_ln40_29 = mul i32 %sext_ln40_31, i32 %sext_ln38_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_29"/></StgValue>
</operation>

<operation id="757" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:364 %sext_ln40_32 = sext i24 %pixel_30

]]></Node>
<StgValue><ssdm name="sext_ln40_32"/></StgValue>
</operation>

<operation id="758" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:365 %mul_ln40_30 = mul i32 %sext_ln40_32, i32 %sext_ln40_169_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_30"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="759" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:354 %add_ln40_27 = add i32 %and_ln40_26, i32 %mul_ln40_28

]]></Node>
<StgValue><ssdm name="add_ln40_27"/></StgValue>
</operation>

<operation id="760" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:355 %tmp_2179 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_27, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2179"/></StgValue>
</operation>

<operation id="761" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:356 %and_ln40_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2179, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_27"/></StgValue>
</operation>

<operation id="762" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:359 %mul_ln40_29 = mul i32 %sext_ln40_31, i32 %sext_ln38_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_29"/></StgValue>
</operation>

<operation id="763" st_id="34" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:360 %add_ln40_28 = add i32 %and_ln40_27, i32 %mul_ln40_29

]]></Node>
<StgValue><ssdm name="add_ln40_28"/></StgValue>
</operation>

<operation id="764" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:365 %mul_ln40_30 = mul i32 %sext_ln40_32, i32 %sext_ln40_169_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_30"/></StgValue>
</operation>

<operation id="765" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:370 %sext_ln40_33 = sext i24 %pixel_31

]]></Node>
<StgValue><ssdm name="sext_ln40_33"/></StgValue>
</operation>

<operation id="766" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:371 %mul_ln40_31 = mul i32 %sext_ln40_33, i32 %sext_ln40_170_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_31"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="767" st_id="35" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:360 %add_ln40_28 = add i32 %and_ln40_27, i32 %mul_ln40_29

]]></Node>
<StgValue><ssdm name="add_ln40_28"/></StgValue>
</operation>

<operation id="768" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:361 %tmp_2180 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_28, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2180"/></StgValue>
</operation>

<operation id="769" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:362 %and_ln40_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2180, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_28"/></StgValue>
</operation>

<operation id="770" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:365 %mul_ln40_30 = mul i32 %sext_ln40_32, i32 %sext_ln40_169_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_30"/></StgValue>
</operation>

<operation id="771" st_id="35" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:366 %add_ln40_29 = add i32 %and_ln40_28, i32 %mul_ln40_30

]]></Node>
<StgValue><ssdm name="add_ln40_29"/></StgValue>
</operation>

<operation id="772" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:371 %mul_ln40_31 = mul i32 %sext_ln40_33, i32 %sext_ln40_170_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_31"/></StgValue>
</operation>

<operation id="773" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:376 %sext_ln40_34 = sext i24 %pixel_32

]]></Node>
<StgValue><ssdm name="sext_ln40_34"/></StgValue>
</operation>

<operation id="774" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:377 %mul_ln40_32 = mul i32 %sext_ln40_34, i32 %sext_ln38_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_32"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="775" st_id="36" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:366 %add_ln40_29 = add i32 %and_ln40_28, i32 %mul_ln40_30

]]></Node>
<StgValue><ssdm name="add_ln40_29"/></StgValue>
</operation>

<operation id="776" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:367 %tmp_2181 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_29, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2181"/></StgValue>
</operation>

<operation id="777" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:368 %and_ln40_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2181, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_29"/></StgValue>
</operation>

<operation id="778" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:371 %mul_ln40_31 = mul i32 %sext_ln40_33, i32 %sext_ln40_170_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_31"/></StgValue>
</operation>

<operation id="779" st_id="36" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:372 %add_ln40_30 = add i32 %and_ln40_29, i32 %mul_ln40_31

]]></Node>
<StgValue><ssdm name="add_ln40_30"/></StgValue>
</operation>

<operation id="780" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:377 %mul_ln40_32 = mul i32 %sext_ln40_34, i32 %sext_ln38_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_32"/></StgValue>
</operation>

<operation id="781" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:382 %sext_ln40_35 = sext i24 %pixel_33

]]></Node>
<StgValue><ssdm name="sext_ln40_35"/></StgValue>
</operation>

<operation id="782" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:383 %mul_ln40_33 = mul i32 %sext_ln40_35, i32 %sext_ln40_171_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_33"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="783" st_id="37" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:372 %add_ln40_30 = add i32 %and_ln40_29, i32 %mul_ln40_31

]]></Node>
<StgValue><ssdm name="add_ln40_30"/></StgValue>
</operation>

<operation id="784" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:373 %tmp_2182 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_30, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2182"/></StgValue>
</operation>

<operation id="785" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:374 %and_ln40_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2182, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_30"/></StgValue>
</operation>

<operation id="786" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:377 %mul_ln40_32 = mul i32 %sext_ln40_34, i32 %sext_ln38_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_32"/></StgValue>
</operation>

<operation id="787" st_id="37" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:378 %add_ln40_31 = add i32 %and_ln40_30, i32 %mul_ln40_32

]]></Node>
<StgValue><ssdm name="add_ln40_31"/></StgValue>
</operation>

<operation id="788" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:383 %mul_ln40_33 = mul i32 %sext_ln40_35, i32 %sext_ln40_171_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_33"/></StgValue>
</operation>

<operation id="789" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:388 %sext_ln40_36 = sext i24 %pixel_34

]]></Node>
<StgValue><ssdm name="sext_ln40_36"/></StgValue>
</operation>

<operation id="790" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:389 %mul_ln40_34 = mul i32 %sext_ln40_36, i32 %sext_ln40_172_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_34"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="791" st_id="38" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:378 %add_ln40_31 = add i32 %and_ln40_30, i32 %mul_ln40_32

]]></Node>
<StgValue><ssdm name="add_ln40_31"/></StgValue>
</operation>

<operation id="792" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:379 %tmp_2183 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_31, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2183"/></StgValue>
</operation>

<operation id="793" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:380 %and_ln40_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2183, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_31"/></StgValue>
</operation>

<operation id="794" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:383 %mul_ln40_33 = mul i32 %sext_ln40_35, i32 %sext_ln40_171_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_33"/></StgValue>
</operation>

<operation id="795" st_id="38" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:384 %add_ln40_32 = add i32 %and_ln40_31, i32 %mul_ln40_33

]]></Node>
<StgValue><ssdm name="add_ln40_32"/></StgValue>
</operation>

<operation id="796" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:389 %mul_ln40_34 = mul i32 %sext_ln40_36, i32 %sext_ln40_172_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_34"/></StgValue>
</operation>

<operation id="797" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:420 %sext_ln40_37 = sext i24 %pixel_35

]]></Node>
<StgValue><ssdm name="sext_ln40_37"/></StgValue>
</operation>

<operation id="798" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:421 %mul_ln40_35 = mul i32 %sext_ln40_37, i32 %sext_ln40_173_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_35"/></StgValue>
</operation>

<operation id="979" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0">
<![CDATA[
for.cond.cleanup.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="799" st_id="39" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:384 %add_ln40_32 = add i32 %and_ln40_31, i32 %mul_ln40_33

]]></Node>
<StgValue><ssdm name="add_ln40_32"/></StgValue>
</operation>

<operation id="800" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:385 %tmp_2184 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_32, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2184"/></StgValue>
</operation>

<operation id="801" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:386 %and_ln40_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2184, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_32"/></StgValue>
</operation>

<operation id="802" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:389 %mul_ln40_34 = mul i32 %sext_ln40_36, i32 %sext_ln40_172_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_34"/></StgValue>
</operation>

<operation id="803" st_id="39" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:390 %add_ln40_33 = add i32 %and_ln40_32, i32 %mul_ln40_34

]]></Node>
<StgValue><ssdm name="add_ln40_33"/></StgValue>
</operation>

<operation id="804" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:421 %mul_ln40_35 = mul i32 %sext_ln40_37, i32 %sext_ln40_173_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_35"/></StgValue>
</operation>

<operation id="805" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:426 %sext_ln40_38 = sext i24 %pixel_36

]]></Node>
<StgValue><ssdm name="sext_ln40_38"/></StgValue>
</operation>

<operation id="806" st_id="39" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:427 %mul_ln40_36 = mul i32 %sext_ln40_38, i32 %sext_ln40_174_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_36"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="807" st_id="40" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:390 %add_ln40_33 = add i32 %and_ln40_32, i32 %mul_ln40_34

]]></Node>
<StgValue><ssdm name="add_ln40_33"/></StgValue>
</operation>

<operation id="808" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:391 %tmp_2185 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_33, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2185"/></StgValue>
</operation>

<operation id="809" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:392 %and_ln40_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2185, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_33"/></StgValue>
</operation>

<operation id="810" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:421 %mul_ln40_35 = mul i32 %sext_ln40_37, i32 %sext_ln40_173_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_35"/></StgValue>
</operation>

<operation id="811" st_id="40" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:422 %add_ln40_34 = add i32 %and_ln40_33, i32 %mul_ln40_35

]]></Node>
<StgValue><ssdm name="add_ln40_34"/></StgValue>
</operation>

<operation id="812" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:427 %mul_ln40_36 = mul i32 %sext_ln40_38, i32 %sext_ln40_174_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_36"/></StgValue>
</operation>

<operation id="813" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:432 %sext_ln40_39 = sext i24 %pixel_37

]]></Node>
<StgValue><ssdm name="sext_ln40_39"/></StgValue>
</operation>

<operation id="814" st_id="40" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:433 %mul_ln40_37 = mul i32 %sext_ln40_39, i32 %sext_ln40_175_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_37"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="815" st_id="41" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:422 %add_ln40_34 = add i32 %and_ln40_33, i32 %mul_ln40_35

]]></Node>
<StgValue><ssdm name="add_ln40_34"/></StgValue>
</operation>

<operation id="816" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:423 %tmp_2188 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_34, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2188"/></StgValue>
</operation>

<operation id="817" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:424 %and_ln40_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2188, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_34"/></StgValue>
</operation>

<operation id="818" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:427 %mul_ln40_36 = mul i32 %sext_ln40_38, i32 %sext_ln40_174_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_36"/></StgValue>
</operation>

<operation id="819" st_id="41" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:428 %add_ln40_35 = add i32 %and_ln40_34, i32 %mul_ln40_36

]]></Node>
<StgValue><ssdm name="add_ln40_35"/></StgValue>
</operation>

<operation id="820" st_id="41" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:433 %mul_ln40_37 = mul i32 %sext_ln40_39, i32 %sext_ln40_175_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_37"/></StgValue>
</operation>

<operation id="821" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:438 %sext_ln40_40 = sext i24 %pixel_38

]]></Node>
<StgValue><ssdm name="sext_ln40_40"/></StgValue>
</operation>

<operation id="822" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:439 %mul_ln40_38 = mul i32 %sext_ln40_40, i32 %sext_ln40_176_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_38"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="823" st_id="42" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:428 %add_ln40_35 = add i32 %and_ln40_34, i32 %mul_ln40_36

]]></Node>
<StgValue><ssdm name="add_ln40_35"/></StgValue>
</operation>

<operation id="824" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:429 %tmp_2189 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_35, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2189"/></StgValue>
</operation>

<operation id="825" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:430 %and_ln40_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2189, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_35"/></StgValue>
</operation>

<operation id="826" st_id="42" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:433 %mul_ln40_37 = mul i32 %sext_ln40_39, i32 %sext_ln40_175_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_37"/></StgValue>
</operation>

<operation id="827" st_id="42" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:434 %add_ln40_36 = add i32 %and_ln40_35, i32 %mul_ln40_37

]]></Node>
<StgValue><ssdm name="add_ln40_36"/></StgValue>
</operation>

<operation id="828" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:439 %mul_ln40_38 = mul i32 %sext_ln40_40, i32 %sext_ln40_176_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_38"/></StgValue>
</operation>

<operation id="829" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:444 %sext_ln40_41 = sext i24 %pixel_39

]]></Node>
<StgValue><ssdm name="sext_ln40_41"/></StgValue>
</operation>

<operation id="830" st_id="42" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:445 %mul_ln40_39 = mul i32 %sext_ln40_41, i32 %sext_ln40_177_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_39"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="831" st_id="43" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:434 %add_ln40_36 = add i32 %and_ln40_35, i32 %mul_ln40_37

]]></Node>
<StgValue><ssdm name="add_ln40_36"/></StgValue>
</operation>

<operation id="832" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:435 %tmp_2190 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_36, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2190"/></StgValue>
</operation>

<operation id="833" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:436 %and_ln40_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2190, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_36"/></StgValue>
</operation>

<operation id="834" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:439 %mul_ln40_38 = mul i32 %sext_ln40_40, i32 %sext_ln40_176_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_38"/></StgValue>
</operation>

<operation id="835" st_id="43" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:440 %add_ln40_37 = add i32 %and_ln40_36, i32 %mul_ln40_38

]]></Node>
<StgValue><ssdm name="add_ln40_37"/></StgValue>
</operation>

<operation id="836" st_id="43" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:445 %mul_ln40_39 = mul i32 %sext_ln40_41, i32 %sext_ln40_177_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_39"/></StgValue>
</operation>

<operation id="837" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="31" op_0_bw="24">
<![CDATA[
for.inc49:450 %sext_ln40_42 = sext i24 %pixel_40

]]></Node>
<StgValue><ssdm name="sext_ln40_42"/></StgValue>
</operation>

<operation id="838" st_id="43" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc49:451 %mul_ln40_40 = mul i31 %sext_ln40_42, i31 %sext_ln38_16_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_40"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="839" st_id="44" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:440 %add_ln40_37 = add i32 %and_ln40_36, i32 %mul_ln40_38

]]></Node>
<StgValue><ssdm name="add_ln40_37"/></StgValue>
</operation>

<operation id="840" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:441 %tmp_2191 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_37, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2191"/></StgValue>
</operation>

<operation id="841" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:442 %and_ln40_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2191, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_37"/></StgValue>
</operation>

<operation id="842" st_id="44" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:445 %mul_ln40_39 = mul i32 %sext_ln40_41, i32 %sext_ln40_177_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_39"/></StgValue>
</operation>

<operation id="843" st_id="44" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:446 %add_ln40_38 = add i32 %and_ln40_37, i32 %mul_ln40_39

]]></Node>
<StgValue><ssdm name="add_ln40_38"/></StgValue>
</operation>

<operation id="844" st_id="44" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc49:451 %mul_ln40_40 = mul i31 %sext_ln40_42, i31 %sext_ln38_16_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_40"/></StgValue>
</operation>

<operation id="845" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:457 %sext_ln40_44 = sext i24 %pixel_41

]]></Node>
<StgValue><ssdm name="sext_ln40_44"/></StgValue>
</operation>

<operation id="846" st_id="44" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:458 %mul_ln40_41 = mul i32 %sext_ln40_44, i32 %sext_ln40_178_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_41"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="847" st_id="45" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:446 %add_ln40_38 = add i32 %and_ln40_37, i32 %mul_ln40_39

]]></Node>
<StgValue><ssdm name="add_ln40_38"/></StgValue>
</operation>

<operation id="848" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:447 %tmp_2192 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_38, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2192"/></StgValue>
</operation>

<operation id="849" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:448 %and_ln40_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2192, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_38"/></StgValue>
</operation>

<operation id="850" st_id="45" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc49:451 %mul_ln40_40 = mul i31 %sext_ln40_42, i31 %sext_ln38_16_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_40"/></StgValue>
</operation>

<operation id="851" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="31">
<![CDATA[
for.inc49:452 %sext_ln40_43 = sext i31 %mul_ln40_40

]]></Node>
<StgValue><ssdm name="sext_ln40_43"/></StgValue>
</operation>

<operation id="852" st_id="45" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:453 %add_ln40_39 = add i32 %and_ln40_38, i32 %sext_ln40_43

]]></Node>
<StgValue><ssdm name="add_ln40_39"/></StgValue>
</operation>

<operation id="853" st_id="45" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:458 %mul_ln40_41 = mul i32 %sext_ln40_44, i32 %sext_ln40_178_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_41"/></StgValue>
</operation>

<operation id="854" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:489 %sext_ln40_45 = sext i24 %pixel_42

]]></Node>
<StgValue><ssdm name="sext_ln40_45"/></StgValue>
</operation>

<operation id="855" st_id="45" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:490 %mul_ln40_42 = mul i32 %sext_ln40_45, i32 %sext_ln40_179_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_42"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="856" st_id="46" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:453 %add_ln40_39 = add i32 %and_ln40_38, i32 %sext_ln40_43

]]></Node>
<StgValue><ssdm name="add_ln40_39"/></StgValue>
</operation>

<operation id="857" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:454 %tmp_2193 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_39, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2193"/></StgValue>
</operation>

<operation id="858" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:455 %and_ln40_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2193, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_39"/></StgValue>
</operation>

<operation id="859" st_id="46" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:458 %mul_ln40_41 = mul i32 %sext_ln40_44, i32 %sext_ln40_178_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_41"/></StgValue>
</operation>

<operation id="860" st_id="46" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:459 %add_ln40_40 = add i32 %and_ln40_39, i32 %mul_ln40_41

]]></Node>
<StgValue><ssdm name="add_ln40_40"/></StgValue>
</operation>

<operation id="861" st_id="46" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:490 %mul_ln40_42 = mul i32 %sext_ln40_45, i32 %sext_ln40_179_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_42"/></StgValue>
</operation>

<operation id="862" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:495 %sext_ln40_46 = sext i24 %pixel_43

]]></Node>
<StgValue><ssdm name="sext_ln40_46"/></StgValue>
</operation>

<operation id="863" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:496 %mul_ln40_43 = mul i32 %sext_ln40_46, i32 %sext_ln40_180_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_43"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="864" st_id="47" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:459 %add_ln40_40 = add i32 %and_ln40_39, i32 %mul_ln40_41

]]></Node>
<StgValue><ssdm name="add_ln40_40"/></StgValue>
</operation>

<operation id="865" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:460 %tmp_2194 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_40, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2194"/></StgValue>
</operation>

<operation id="866" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:461 %and_ln40_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2194, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_40"/></StgValue>
</operation>

<operation id="867" st_id="47" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:490 %mul_ln40_42 = mul i32 %sext_ln40_45, i32 %sext_ln40_179_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_42"/></StgValue>
</operation>

<operation id="868" st_id="47" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:491 %add_ln40_41 = add i32 %and_ln40_40, i32 %mul_ln40_42

]]></Node>
<StgValue><ssdm name="add_ln40_41"/></StgValue>
</operation>

<operation id="869" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:496 %mul_ln40_43 = mul i32 %sext_ln40_46, i32 %sext_ln40_180_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_43"/></StgValue>
</operation>

<operation id="870" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:501 %sext_ln40_47 = sext i24 %pixel_44

]]></Node>
<StgValue><ssdm name="sext_ln40_47"/></StgValue>
</operation>

<operation id="871" st_id="47" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:502 %mul_ln40_44 = mul i32 %sext_ln40_47, i32 %sext_ln40_181_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_44"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="872" st_id="48" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:491 %add_ln40_41 = add i32 %and_ln40_40, i32 %mul_ln40_42

]]></Node>
<StgValue><ssdm name="add_ln40_41"/></StgValue>
</operation>

<operation id="873" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:492 %tmp_2197 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_41, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2197"/></StgValue>
</operation>

<operation id="874" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:493 %and_ln40_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2197, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_41"/></StgValue>
</operation>

<operation id="875" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:496 %mul_ln40_43 = mul i32 %sext_ln40_46, i32 %sext_ln40_180_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_43"/></StgValue>
</operation>

<operation id="876" st_id="48" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:497 %add_ln40_42 = add i32 %and_ln40_41, i32 %mul_ln40_43

]]></Node>
<StgValue><ssdm name="add_ln40_42"/></StgValue>
</operation>

<operation id="877" st_id="48" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:502 %mul_ln40_44 = mul i32 %sext_ln40_47, i32 %sext_ln40_181_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_44"/></StgValue>
</operation>

<operation id="878" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:507 %sext_ln40_48 = sext i24 %pixel_45

]]></Node>
<StgValue><ssdm name="sext_ln40_48"/></StgValue>
</operation>

<operation id="879" st_id="48" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:508 %mul_ln40_45 = mul i32 %sext_ln40_48, i32 %sext_ln40_182_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_45"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="880" st_id="49" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:497 %add_ln40_42 = add i32 %and_ln40_41, i32 %mul_ln40_43

]]></Node>
<StgValue><ssdm name="add_ln40_42"/></StgValue>
</operation>

<operation id="881" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:498 %tmp_2198 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_42, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2198"/></StgValue>
</operation>

<operation id="882" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:499 %and_ln40_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2198, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_42"/></StgValue>
</operation>

<operation id="883" st_id="49" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:502 %mul_ln40_44 = mul i32 %sext_ln40_47, i32 %sext_ln40_181_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_44"/></StgValue>
</operation>

<operation id="884" st_id="49" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:503 %add_ln40_43 = add i32 %and_ln40_42, i32 %mul_ln40_44

]]></Node>
<StgValue><ssdm name="add_ln40_43"/></StgValue>
</operation>

<operation id="885" st_id="49" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:508 %mul_ln40_45 = mul i32 %sext_ln40_48, i32 %sext_ln40_182_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_45"/></StgValue>
</operation>

<operation id="886" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:513 %sext_ln40_49 = sext i24 %pixel_46

]]></Node>
<StgValue><ssdm name="sext_ln40_49"/></StgValue>
</operation>

<operation id="887" st_id="49" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:514 %mul_ln40_46 = mul i32 %sext_ln40_49, i32 %sext_ln40_183_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_46"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="888" st_id="50" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:503 %add_ln40_43 = add i32 %and_ln40_42, i32 %mul_ln40_44

]]></Node>
<StgValue><ssdm name="add_ln40_43"/></StgValue>
</operation>

<operation id="889" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:504 %tmp_2199 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_43, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2199"/></StgValue>
</operation>

<operation id="890" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:505 %and_ln40_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2199, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_43"/></StgValue>
</operation>

<operation id="891" st_id="50" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:508 %mul_ln40_45 = mul i32 %sext_ln40_48, i32 %sext_ln40_182_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_45"/></StgValue>
</operation>

<operation id="892" st_id="50" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:509 %add_ln40_44 = add i32 %and_ln40_43, i32 %mul_ln40_45

]]></Node>
<StgValue><ssdm name="add_ln40_44"/></StgValue>
</operation>

<operation id="893" st_id="50" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:514 %mul_ln40_46 = mul i32 %sext_ln40_49, i32 %sext_ln40_183_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_46"/></StgValue>
</operation>

<operation id="894" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:519 %sext_ln40_50 = sext i24 %pixel_47

]]></Node>
<StgValue><ssdm name="sext_ln40_50"/></StgValue>
</operation>

<operation id="895" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:520 %mul_ln40_47 = mul i32 %sext_ln40_50, i32 %sext_ln40_184_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_47"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="896" st_id="51" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:509 %add_ln40_44 = add i32 %and_ln40_43, i32 %mul_ln40_45

]]></Node>
<StgValue><ssdm name="add_ln40_44"/></StgValue>
</operation>

<operation id="897" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:510 %tmp_2200 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_44, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2200"/></StgValue>
</operation>

<operation id="898" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:511 %and_ln40_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2200, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_44"/></StgValue>
</operation>

<operation id="899" st_id="51" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:514 %mul_ln40_46 = mul i32 %sext_ln40_49, i32 %sext_ln40_183_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_46"/></StgValue>
</operation>

<operation id="900" st_id="51" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:515 %add_ln40_45 = add i32 %and_ln40_44, i32 %mul_ln40_46

]]></Node>
<StgValue><ssdm name="add_ln40_45"/></StgValue>
</operation>

<operation id="901" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:520 %mul_ln40_47 = mul i32 %sext_ln40_50, i32 %sext_ln40_184_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_47"/></StgValue>
</operation>

<operation id="902" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="24">
<![CDATA[
for.inc49:525 %sext_ln40_51 = sext i24 %pixel_48

]]></Node>
<StgValue><ssdm name="sext_ln40_51"/></StgValue>
</operation>

<operation id="903" st_id="51" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:526 %mul_ln40_48 = mul i32 %sext_ln40_51, i32 %sext_ln40_185_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_48"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="904" st_id="52" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:515 %add_ln40_45 = add i32 %and_ln40_44, i32 %mul_ln40_46

]]></Node>
<StgValue><ssdm name="add_ln40_45"/></StgValue>
</operation>

<operation id="905" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:516 %tmp_2201 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_45, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2201"/></StgValue>
</operation>

<operation id="906" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:517 %and_ln40_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2201, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_45"/></StgValue>
</operation>

<operation id="907" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:520 %mul_ln40_47 = mul i32 %sext_ln40_50, i32 %sext_ln40_184_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_47"/></StgValue>
</operation>

<operation id="908" st_id="52" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:521 %add_ln40_46 = add i32 %and_ln40_45, i32 %mul_ln40_47

]]></Node>
<StgValue><ssdm name="add_ln40_46"/></StgValue>
</operation>

<operation id="909" st_id="52" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:526 %mul_ln40_48 = mul i32 %sext_ln40_51, i32 %sext_ln40_185_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_48"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="910" st_id="53" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:521 %add_ln40_46 = add i32 %and_ln40_45, i32 %mul_ln40_47

]]></Node>
<StgValue><ssdm name="add_ln40_46"/></StgValue>
</operation>

<operation id="911" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:522 %tmp_2202 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_46, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2202"/></StgValue>
</operation>

<operation id="912" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
for.inc49:523 %and_ln40_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2202, i8 0

]]></Node>
<StgValue><ssdm name="and_ln40_46"/></StgValue>
</operation>

<operation id="913" st_id="53" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:526 %mul_ln40_48 = mul i32 %sext_ln40_51, i32 %sext_ln40_185_cast

]]></Node>
<StgValue><ssdm name="mul_ln40_48"/></StgValue>
</operation>

<operation id="914" st_id="53" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:527 %add_ln40_47 = add i32 %and_ln40_46, i32 %mul_ln40_48

]]></Node>
<StgValue><ssdm name="add_ln40_47"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="915" st_id="54" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:527 %add_ln40_47 = add i32 %and_ln40_46, i32 %mul_ln40_48

]]></Node>
<StgValue><ssdm name="add_ln40_47"/></StgValue>
</operation>

<operation id="916" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:528 %trunc_ln = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_47, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="917" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc49:529 %x = add i24 %trunc_ln, i24 %conv_biases_load_cast_cast

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="918" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc49:531 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %x, i32 23

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="919" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc49:532 %sub_ln7 = sub i24 0, i24 %x

]]></Node>
<StgValue><ssdm name="sub_ln7"/></StgValue>
</operation>

<operation id="920" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc49:533 %select_ln7 = select i1 %tmp_11, i24 %sub_ln7, i24 %x

]]></Node>
<StgValue><ssdm name="select_ln7"/></StgValue>
</operation>

<operation id="921" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:534 %tmp = partselect i24 @llvm.part.select.i24, i24 %select_ln7, i32 23, i32 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="922" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="24">
<![CDATA[
for.inc49:535 %tmp_s = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="923" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="25">
<![CDATA[
for.inc49:536 %sext_ln7 = sext i25 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln7"/></StgValue>
</operation>

<operation id="924" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc49:537 %tmp_544 = cttz i32 @llvm.cttz.i32, i32 %sext_ln7, i1 1

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="925" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="11" op_0_bw="32">
<![CDATA[
for.inc49:538 %trunc_ln7 = trunc i32 %tmp_544

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="926" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:539 %sub_ln7_1 = sub i32 24, i32 %tmp_544

]]></Node>
<StgValue><ssdm name="sub_ln7_1"/></StgValue>
</operation>

<operation id="927" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="5" op_0_bw="32">
<![CDATA[
for.inc49:543 %trunc_ln7_1 = trunc i32 %sub_ln7_1

]]></Node>
<StgValue><ssdm name="trunc_ln7_1"/></StgValue>
</operation>

<operation id="928" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc49:544 %sub_ln7_2 = sub i5 14, i5 %trunc_ln7_1

]]></Node>
<StgValue><ssdm name="sub_ln7_2"/></StgValue>
</operation>

<operation id="929" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="24" op_0_bw="5">
<![CDATA[
for.inc49:545 %zext_ln7_1 = zext i5 %sub_ln7_2

]]></Node>
<StgValue><ssdm name="zext_ln7_1"/></StgValue>
</operation>

<operation id="930" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc49:546 %lshr_ln7_1 = lshr i24 16777215, i24 %zext_ln7_1

]]></Node>
<StgValue><ssdm name="lshr_ln7_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="931" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:540 %add_ln7 = add i32 %sub_ln7_1, i32 4294967243

]]></Node>
<StgValue><ssdm name="add_ln7"/></StgValue>
</operation>

<operation id="932" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:541 %tmp_12 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln7, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="933" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc49:542 %icmp_ln7_1 = icmp_sgt  i31 %tmp_12, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln7_1"/></StgValue>
</operation>

<operation id="934" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc49:547 %and_ln7_1 = and i24 %select_ln7, i24 %lshr_ln7_1

]]></Node>
<StgValue><ssdm name="and_ln7_1"/></StgValue>
</operation>

<operation id="935" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc49:548 %icmp_ln7_2 = icmp_ne  i24 %and_ln7_1, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln7_2"/></StgValue>
</operation>

<operation id="936" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc49:549 %and_ln7 = and i1 %icmp_ln7_1, i1 %icmp_ln7_2

]]></Node>
<StgValue><ssdm name="and_ln7"/></StgValue>
</operation>

<operation id="937" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc49:550 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="938" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc49:551 %xor_ln7 = xor i1 %tmp_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln7"/></StgValue>
</operation>

<operation id="939" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="24" op_0_bw="32">
<![CDATA[
for.inc49:552 %trunc_ln7_2 = trunc i32 %add_ln7

]]></Node>
<StgValue><ssdm name="trunc_ln7_2"/></StgValue>
</operation>

<operation id="940" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc49:553 %bit_select30_i_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i24, i24 %select_ln7, i24 %trunc_ln7_2

]]></Node>
<StgValue><ssdm name="bit_select30_i_i_i"/></StgValue>
</operation>

<operation id="941" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc49:554 %and_ln7_2 = and i1 %bit_select30_i_i_i, i1 %xor_ln7

]]></Node>
<StgValue><ssdm name="and_ln7_2"/></StgValue>
</operation>

<operation id="942" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc49:555 %or_ln7_1 = or i1 %and_ln7_2, i1 %and_ln7

]]></Node>
<StgValue><ssdm name="or_ln7_1"/></StgValue>
</operation>

<operation id="943" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc49:556 %or_ln7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln7_1

]]></Node>
<StgValue><ssdm name="or_ln7"/></StgValue>
</operation>

<operation id="944" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="24">
<![CDATA[
for.inc49:557 %zext_ln7 = zext i24 %select_ln7

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="945" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:558 %icmp_ln7_3 = icmp_sgt  i32 %add_ln7, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln7_3"/></StgValue>
</operation>

<operation id="946" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:559 %add_ln7_1 = add i32 %sub_ln7_1, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln7_1"/></StgValue>
</operation>

<operation id="947" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="32">
<![CDATA[
for.inc49:560 %zext_ln7_2 = zext i32 %add_ln7_1

]]></Node>
<StgValue><ssdm name="zext_ln7_2"/></StgValue>
</operation>

<operation id="948" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc49:561 %lshr_ln7 = lshr i64 %zext_ln7, i64 %zext_ln7_2

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="949" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc49:562 %sub_ln7_3 = sub i32 54, i32 %sub_ln7_1

]]></Node>
<StgValue><ssdm name="sub_ln7_3"/></StgValue>
</operation>

<operation id="950" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="32">
<![CDATA[
for.inc49:563 %zext_ln7_3 = zext i32 %sub_ln7_3

]]></Node>
<StgValue><ssdm name="zext_ln7_3"/></StgValue>
</operation>

<operation id="951" st_id="58" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc49:564 %shl_ln7 = shl i64 %zext_ln7, i64 %zext_ln7_3

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="952" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49:565 %select_ln7_1 = select i1 %icmp_ln7_3, i64 %lshr_ln7, i64 %shl_ln7

]]></Node>
<StgValue><ssdm name="select_ln7_1"/></StgValue>
</operation>

<operation id="953" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="2">
<![CDATA[
for.inc49:566 %zext_ln7_4 = zext i2 %or_ln7

]]></Node>
<StgValue><ssdm name="zext_ln7_4"/></StgValue>
</operation>

<operation id="954" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc49:567 %add_ln7_2 = add i64 %select_ln7_1, i64 %zext_ln7_4

]]></Node>
<StgValue><ssdm name="add_ln7_2"/></StgValue>
</operation>

<operation id="955" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:568 %lshr_ln7_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln7_2, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln7_3"/></StgValue>
</operation>

<operation id="956" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc49:570 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln7_2, i32 54

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="957" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc49:577 %trunc_ln7_7 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %add_ln7_2, i32 1, i32 52

]]></Node>
<StgValue><ssdm name="trunc_ln7_7"/></StgValue>
</operation>

<operation id="958" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc49:579 %icmp_ln7_5 = icmp_eq  i52 %trunc_ln7_7, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln7_5"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="959" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc49:530 %icmp_ln7 = icmp_eq  i24 %x, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="960" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="63">
<![CDATA[
for.inc49:569 %zext_ln7_5 = zext i63 %lshr_ln7_3

]]></Node>
<StgValue><ssdm name="zext_ln7_5"/></StgValue>
</operation>

<operation id="961" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc49:571 %select_ln7_2 = select i1 %tmp_14, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln7_2"/></StgValue>
</operation>

<operation id="962" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:572 %sub_ln7_4 = sub i11 16, i11 %trunc_ln7

]]></Node>
<StgValue><ssdm name="sub_ln7_4"/></StgValue>
</operation>

<operation id="963" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:573 %add_ln7_3 = add i11 %sub_ln7_4, i11 %select_ln7_2

]]></Node>
<StgValue><ssdm name="add_ln7_3"/></StgValue>
</operation>

<operation id="964" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
for.inc49:574 %tmp_546 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %tmp_11, i11 %add_ln7_3

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="965" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.inc49:575 %LD = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln7_5, i12 %tmp_546, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="966" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc49:578 %icmp_ln7_4 = icmp_ne  i11 %add_ln7_3, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln7_4"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="967" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64">
<![CDATA[
for.inc49:576 %bitcast_ln756 = bitcast i64 %LD

]]></Node>
<StgValue><ssdm name="bitcast_ln756"/></StgValue>
</operation>

<operation id="968" st_id="61" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc49:581 %tmp_547 = fcmp_ogt  i64 %bitcast_ln756, i64 0

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="969" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc49:580 %or_ln7_2 = or i1 %icmp_ln7_5, i1 %icmp_ln7_4

]]></Node>
<StgValue><ssdm name="or_ln7_2"/></StgValue>
</operation>

<operation id="970" st_id="62" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc49:581 %tmp_547 = fcmp_ogt  i64 %bitcast_ln756, i64 0

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="971" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc49:582 %and_ln7_3 = and i1 %or_ln7_2, i1 %tmp_547

]]></Node>
<StgValue><ssdm name="and_ln7_3"/></StgValue>
</operation>

<operation id="972" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc49:583 %select_ln7_3 = select i1 %and_ln7_3, i24 %x, i24 0

]]></Node>
<StgValue><ssdm name="select_ln7_3"/></StgValue>
</operation>

<operation id="973" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc49:584 %select_ln7_4 = select i1 %icmp_ln7, i24 0, i24 %select_ln7_3

]]></Node>
<StgValue><ssdm name="select_ln7_4"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="974" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc49:7 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="975" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc49:8 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="976" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc49:38 %specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln28"/></StgValue>
</operation>

<operation id="977" st_id="63" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc49:585 %write_ln44 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %conv_to_pool_streams_1, i24 %select_ln7_4

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="978" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0">
<![CDATA[
for.inc49:598 %br_ln28 = br void %krn_for_rows

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
