#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffc41e4d80 .scope module, "tb_carry_ripple_adder" "tb_carry_ripple_adder" 2 1;
 .timescale 0 0;
v0x7fffc420e460_0 .var/i "i", 31 0;
v0x7fffc420e540_0 .var/i "seed", 31 0;
v0x7fffc420e620_0 .var "t_a", 2 0;
v0x7fffc420e6f0_0 .var "t_b", 2 0;
v0x7fffc420e7c0_0 .var "t_op", 0 0;
v0x7fffc420e8b0_0 .net "t_out", 3 0, L_0x7fffc4210000;  1 drivers
S_0x7fffc41e4b80 .scope module, "DUT" "carry_ripple_adder" 2 7, 3 1 0, S_0x7fffc41e4d80;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a"
    .port_info 1 /INPUT 3 "b"
    .port_info 2 /OUTPUT 4 "out"
v0x7fffc420dfb0_0 .net "a", 2 0, v0x7fffc420e620_0;  1 drivers
v0x7fffc420e0b0_0 .net "b", 2 0, v0x7fffc420e6f0_0;  1 drivers
v0x7fffc420e190_0 .net "c1", 0 0, L_0x7fffc420ed60;  1 drivers
v0x7fffc420e230_0 .net "c2", 0 0, L_0x7fffc420f4d0;  1 drivers
v0x7fffc420e2d0_0 .net "out", 3 0, L_0x7fffc4210000;  alias, 1 drivers
L_0x7fffc420ee10 .part v0x7fffc420e620_0, 0, 1;
L_0x7fffc420ef60 .part v0x7fffc420e6f0_0, 0, 1;
L_0x7fffc420f610 .part v0x7fffc420e620_0, 1, 1;
L_0x7fffc420f740 .part v0x7fffc420e6f0_0, 1, 1;
L_0x7fffc420fc40 .part v0x7fffc420e620_0, 2, 1;
L_0x7fffc420fe00 .part v0x7fffc420e6f0_0, 2, 1;
L_0x7fffc4210000 .concat8 [ 1 1 1 1], L_0x7fffc420eb80, L_0x7fffc420f2b0, L_0x7fffc420f990, L_0x7fffc420fbb0;
S_0x7fffc41e5ec0 .scope module, "f1" "FA" 3 5, 3 19 0, S_0x7fffc41e4b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x7fffc420ed60 .functor OR 1, L_0x7fffc420eaa0, L_0x7fffc420ec80, C4<0>, C4<0>;
v0x7fffc420ae50_0 .net "a", 0 0, L_0x7fffc420ee10;  1 drivers
v0x7fffc420af10_0 .net "b", 0 0, L_0x7fffc420ef60;  1 drivers
L_0x7f7a7dda0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffc420afe0_0 .net "c_in", 0 0, L_0x7f7a7dda0018;  1 drivers
v0x7fffc420b0e0_0 .net "c_out", 0 0, L_0x7fffc420ed60;  alias, 1 drivers
v0x7fffc420b180_0 .net "sum", 0 0, L_0x7fffc420eb80;  1 drivers
v0x7fffc420b270_0 .net "w1", 0 0, L_0x7fffc420e970;  1 drivers
v0x7fffc420b360_0 .net "w2", 0 0, L_0x7fffc420eaa0;  1 drivers
v0x7fffc420b400_0 .net "w3", 0 0, L_0x7fffc420ec80;  1 drivers
S_0x7fffc41eaed0 .scope module, "M1" "HA" 3 23, 3 10 0, S_0x7fffc41e5ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "c_out"
L_0x7fffc420e970 .functor XOR 1, L_0x7fffc420ee10, L_0x7fffc420ef60, C4<0>, C4<0>;
L_0x7fffc420eaa0 .functor AND 1, L_0x7fffc420ee10, L_0x7fffc420ef60, C4<1>, C4<1>;
v0x7fffc41e7ca0_0 .net "a", 0 0, L_0x7fffc420ee10;  alias, 1 drivers
v0x7fffc41e7a10_0 .net "b", 0 0, L_0x7fffc420ef60;  alias, 1 drivers
v0x7fffc41e6690_0 .net "c_out", 0 0, L_0x7fffc420eaa0;  alias, 1 drivers
v0x7fffc41e52e0_0 .net "sum", 0 0, L_0x7fffc420e970;  alias, 1 drivers
S_0x7fffc420a870 .scope module, "M2" "HA" 3 24, 3 10 0, S_0x7fffc41e5ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "c_out"
L_0x7fffc420eb80 .functor XOR 1, L_0x7fffc420e970, L_0x7f7a7dda0018, C4<0>, C4<0>;
L_0x7fffc420ec80 .functor AND 1, L_0x7fffc420e970, L_0x7f7a7dda0018, C4<1>, C4<1>;
v0x7fffc420aad0_0 .net "a", 0 0, L_0x7fffc420e970;  alias, 1 drivers
v0x7fffc420ab70_0 .net "b", 0 0, L_0x7f7a7dda0018;  alias, 1 drivers
v0x7fffc420ac10_0 .net "c_out", 0 0, L_0x7fffc420ec80;  alias, 1 drivers
v0x7fffc420ace0_0 .net "sum", 0 0, L_0x7fffc420eb80;  alias, 1 drivers
S_0x7fffc420b500 .scope module, "f2" "FA" 3 6, 3 19 0, S_0x7fffc41e4b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x7fffc420f4d0 .functor OR 1, L_0x7fffc420f1d0, L_0x7fffc420f440, C4<0>, C4<0>;
v0x7fffc420c3a0_0 .net "a", 0 0, L_0x7fffc420f610;  1 drivers
v0x7fffc420c460_0 .net "b", 0 0, L_0x7fffc420f740;  1 drivers
v0x7fffc420c530_0 .net "c_in", 0 0, L_0x7fffc420ed60;  alias, 1 drivers
v0x7fffc420c650_0 .net "c_out", 0 0, L_0x7fffc420f4d0;  alias, 1 drivers
v0x7fffc420c6f0_0 .net "sum", 0 0, L_0x7fffc420f2b0;  1 drivers
v0x7fffc420c7e0_0 .net "w1", 0 0, L_0x7fffc420f120;  1 drivers
v0x7fffc420c8d0_0 .net "w2", 0 0, L_0x7fffc420f1d0;  1 drivers
v0x7fffc420c970_0 .net "w3", 0 0, L_0x7fffc420f440;  1 drivers
S_0x7fffc420b750 .scope module, "M1" "HA" 3 23, 3 10 0, S_0x7fffc420b500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "c_out"
L_0x7fffc420f120 .functor XOR 1, L_0x7fffc420f610, L_0x7fffc420f740, C4<0>, C4<0>;
L_0x7fffc420f1d0 .functor AND 1, L_0x7fffc420f610, L_0x7fffc420f740, C4<1>, C4<1>;
v0x7fffc420b9c0_0 .net "a", 0 0, L_0x7fffc420f610;  alias, 1 drivers
v0x7fffc420baa0_0 .net "b", 0 0, L_0x7fffc420f740;  alias, 1 drivers
v0x7fffc420bb60_0 .net "c_out", 0 0, L_0x7fffc420f1d0;  alias, 1 drivers
v0x7fffc420bc30_0 .net "sum", 0 0, L_0x7fffc420f120;  alias, 1 drivers
S_0x7fffc420bda0 .scope module, "M2" "HA" 3 24, 3 10 0, S_0x7fffc420b500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "c_out"
L_0x7fffc420f2b0 .functor XOR 1, L_0x7fffc420f120, L_0x7fffc420ed60, C4<0>, C4<0>;
L_0x7fffc420f440 .functor AND 1, L_0x7fffc420f120, L_0x7fffc420ed60, C4<1>, C4<1>;
v0x7fffc420c000_0 .net "a", 0 0, L_0x7fffc420f120;  alias, 1 drivers
v0x7fffc420c0d0_0 .net "b", 0 0, L_0x7fffc420ed60;  alias, 1 drivers
v0x7fffc420c1a0_0 .net "c_out", 0 0, L_0x7fffc420f440;  alias, 1 drivers
v0x7fffc420c270_0 .net "sum", 0 0, L_0x7fffc420f2b0;  alias, 1 drivers
S_0x7fffc420ca40 .scope module, "f3" "FA" 3 7, 3 19 0, S_0x7fffc41e4b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x7fffc420fbb0 .functor OR 1, L_0x7fffc420f900, L_0x7fffc420fb20, C4<0>, C4<0>;
v0x7fffc420d910_0 .net "a", 0 0, L_0x7fffc420fc40;  1 drivers
v0x7fffc420d9d0_0 .net "b", 0 0, L_0x7fffc420fe00;  1 drivers
v0x7fffc420daa0_0 .net "c_in", 0 0, L_0x7fffc420f4d0;  alias, 1 drivers
v0x7fffc420dbc0_0 .net "c_out", 0 0, L_0x7fffc420fbb0;  1 drivers
v0x7fffc420dc60_0 .net "sum", 0 0, L_0x7fffc420f990;  1 drivers
v0x7fffc420dd50_0 .net "w1", 0 0, L_0x7fffc420f870;  1 drivers
v0x7fffc420de40_0 .net "w2", 0 0, L_0x7fffc420f900;  1 drivers
v0x7fffc420dee0_0 .net "w3", 0 0, L_0x7fffc420fb20;  1 drivers
S_0x7fffc420ccc0 .scope module, "M1" "HA" 3 23, 3 10 0, S_0x7fffc420ca40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "c_out"
L_0x7fffc420f870 .functor XOR 1, L_0x7fffc420fc40, L_0x7fffc420fe00, C4<0>, C4<0>;
L_0x7fffc420f900 .functor AND 1, L_0x7fffc420fc40, L_0x7fffc420fe00, C4<1>, C4<1>;
v0x7fffc420cf30_0 .net "a", 0 0, L_0x7fffc420fc40;  alias, 1 drivers
v0x7fffc420d010_0 .net "b", 0 0, L_0x7fffc420fe00;  alias, 1 drivers
v0x7fffc420d0d0_0 .net "c_out", 0 0, L_0x7fffc420f900;  alias, 1 drivers
v0x7fffc420d1a0_0 .net "sum", 0 0, L_0x7fffc420f870;  alias, 1 drivers
S_0x7fffc420d310 .scope module, "M2" "HA" 3 24, 3 10 0, S_0x7fffc420ca40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "c_out"
L_0x7fffc420f990 .functor XOR 1, L_0x7fffc420f870, L_0x7fffc420f4d0, C4<0>, C4<0>;
L_0x7fffc420fb20 .functor AND 1, L_0x7fffc420f870, L_0x7fffc420f4d0, C4<1>, C4<1>;
v0x7fffc420d570_0 .net "a", 0 0, L_0x7fffc420f870;  alias, 1 drivers
v0x7fffc420d640_0 .net "b", 0 0, L_0x7fffc420f4d0;  alias, 1 drivers
v0x7fffc420d710_0 .net "c_out", 0 0, L_0x7fffc420fb20;  alias, 1 drivers
v0x7fffc420d7e0_0 .net "sum", 0 0, L_0x7fffc420f990;  alias, 1 drivers
    .scope S_0x7fffc41e4d80;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc420e620_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc420e6f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc420e7c0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x7fffc420e540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc420e460_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fffc420e460_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_func 2 14 "$random" 32, v0x7fffc420e540_0 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pad/s 3;
    %store/vec4 v0x7fffc420e620_0, 0, 3;
    %vpi_func 2 15 "$random" 32, v0x7fffc420e540_0 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pad/s 3;
    %store/vec4 v0x7fffc420e6f0_0, 0, 3;
    %vpi_func 2 16 "$random" 32, v0x7fffc420e540_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v0x7fffc420e7c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fffc420e460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc420e460_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fffc420e620_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fffc420e6f0_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fffc41e4d80;
T_1 ;
    %vpi_call 2 27 "$monitor", "a=%d, b=%d, out=%d, time=%d", v0x7fffc420e620_0, v0x7fffc420e6f0_0, v0x7fffc420e8b0_0, $time {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_tb.v";
    "test.v";
