// Seed: 512963271
module module_0 (
    id_1,
    module_0,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  id_9(
      1, 1'd0, 1, id_8, id_2
  );
  wire id_10;
  wire id_11;
  assign id_4 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input wor id_2,
    input supply0 id_3
    , id_12,
    output tri1 id_4,
    input wor id_5,
    output supply0 id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wor id_9,
    output wire id_10
);
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_12,
      id_13
  );
endmodule
