                                                                                                                                EVALUATION KIT AVAILABLE
                                                                                                            MAX9205/MAX9207
                                                                                  10-Bit Bus LVDS Serializers
                                  General Description                                                                                                                      Features
The MAX9205/MAX9207 serializers transform 10-bit-                                             o Standalone Serializer (vs. SERDES) Ideal for
wide parallel LVCMOS/LVTTL data into a serial high-                                             Unidirectional Links
speed bus low-voltage differential signaling (LVDS)
data stream. The serializers typically pair with deserial-                                    o Framing Bits for Deserializer Resync Allow Hot
izers like the MAX9206/MAX9208, which receive the                                               Insertion Without System Interruption
serial output and transform it back to 10-bit-wide paral-
lel data.                                                                                     o LVDS Serial Output Rated for Point-to-Point and
                                                                                                Bus Applications
The MAX9205/MAX9207 transmit serial data at speeds
up to 400Mbps and 660Mbps, respectively, over PCB                                             o Wide Reference Clock Input Range
traces or twisted-pair cables. Since the clock is recov-                                           16MHz to 40MHz (MAX9205)
ered from the serial data stream, clock-to-data and                                                40MHz to 66MHz (MAX9207)
data-to-data skew that would be present with a parallel
                                                                                              o Low 140ps (pk-pk) Deterministic Jitter (MAX9207)
bus are eliminated.
The serializers require no external components and few                                        o Low 34mA Supply Current (MAX9205)
control signals. The input data strobe edge is selected                                       o 10-Bit Parallel LVCMOS/LVTTL Interface
by TCLK_R/F. PWRDN is used to save power when the
devices are not in use. Upon power-up, a synchroniza-                                         o Up to 660Mbps Payload Data Rate (MAX9207)
tion mode is activated, which is controlled by two SYNC                                       o Programmable Active Edge on Input Latch
inputs, SYNC1 and SYNC2.
                                                                                              o Pin-Compatible Upgrades to DS92LV1021 and
The MAX9205 can lock to a 16MHz to 40MHz system
                                                                                                DS92LV1023
clock, while the MAX9207 can lock to a 40MHz to
66MHz system clock. The serializer output is held in                                                                      Ordering Information
high impedance until the device is fully locked to the
local system clock, or when the device is in power-                                                                                                                          REF CLOCK
down mode.                                                                                                               TEMP                          PIN-
                                                                                                       PART                                                                    RANGE
                                                                                                                        RANGE                          PACKAGE
Both the devices operate from a single +3.3V supply,                                                                                                                            (MHz)
are specified for operation from -40°C to +85°C, and                                               MAX9205EAI+     -40°C to +85°C 28 SSOP                                         16 to 40
are available in 28-pin SSOP packages.
                                                                                                   MAX9205EAI/V+ -40°C to +85°C 28 SSOP                                           16 to 40
                                                                Applications                       MAX9207EAI+     -40°C to +85°C 28 SSOP                                         40 to 66
 Cellular Phone Base                                       DSLAMs                              +Denotes a lead(Pb)-free/RoHS-compliant package.
 Stations                                                  Network Switches and                /V denotes an automotive qualified part.
 Add Drop Muxes                                            Routers
                                                                                               Pin Configuration and Functional Diagram appear at end of
 Digital Cross-Connects                                    Backplane Interconnect              data sheet.
                                                                                                               Typical Application Circuit
                                                                                        BUS
                                      PARALLEL-TO-SERIAL                                                                          SERIAL-TO-PARALLEL
                                                                          OUT+         LVDS             IN+
                        INPUT LATCH                                                                                                                    OUTPUT LATCH
                   10                                                                                                                                                 10
             IN_                                                           100Ω                      100Ω                                                                  OUT_
        TCLK_R/F                                                          OUT-                          IN-
                                                                                      PCB OR
           TCLK                                                                     TWISTED PAIR                                                                           REFCLK
                                      TIMING AND                            EN                                                    TIMING AND                               EN
                        PLL                                                                                             PLL
                                       CONTROL                              PWRDN                                                  CONTROL                                 LOCK
          SYNC 1                                                                                                               CLOCK                                       RCLK
                                                                MAX9205                                       MAX9206         RECOVERY                                     RCLK_R/F
          SYNC 2                                                MAX9207                                       MAX9208
For pricing, delivery, and ordering information, please contact Maxim Direct
at 1-888-629-4642, or visit Maxim’s website at www.maximintegrated.com.                                                                                                19-2029; Rev 2; 10/12


MAX9205/MAX9207
10-Bit Bus LVDS Serializers
ABSOLUTE MAXIMUM RATINGS
AVCC, DVCC to GND..........................……………-0.3V to +4.0V                     Storage Temperature Range .............................-65°C to +150°C
IN_, SYNC1, SYNC2, EN, TCLK_R/F, TCLK,                                             Junction Temperature ......................................................+150°C
   PWRDN to GND......................................-0.3V to (VCC + 0.3V)         Operating Temperature Range ...........................-40°C to +85°C
OUT+, OUT- to GND .............................................-0.3V to +4.0V      ESD Protection (Human Body Model, OUT+, OUT-) ...........±8kV
Output Short-Circuit Duration.....................................Continuous       Lead Temperature (soldering, 10s) .................................+300°C
Continuous Power Dissipation (TA = +70°C)                                          Soldering Temperature (reflow) .......................................+260°C
    28-Pin SSOP (derate 9.5mW/°C above +70°C) ..........762mW
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
PACKAGE THERMAL CHARACTERISTICS (Note 1)
SSOP
  Junction-to-Ambient Thermal Resistance (θJA)...............68°C/W
  Junction-to-Case Thermal Resistance (θJC)......................25°C/W
 Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer
          board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.
DC ELECTRICAL CHARACTERISTICS
(VAVCC = VDVCC = +3.0V to +3.6V, RL = 27Ω ±1% or 50Ω ±1%, CL = 10pF, TA = -40°C to +85°C. Typical values are at VAVCC =
VDVCC = +3.3V and TA = +25°C, unless otherwise noted.) (Notes 2, 3, 4)
             PARAMETER                       SYMBOL                            CONDITIONS                           MIN           TYP            MAX          UNITS
  LVCMOS/LVTLL LOGIC INPUTS (IN0 TO IN9, EN, SYNC1, SYNC2, TCLK, TCLK_R/F, PWRDN)
  High-Level Input Voltage                        VIH                                                               2.0                          VCC            V
  Low-Level Input Voltage                         VIL                                                              GND                            0.8           V
  Input Current                                    IIN          VIN_ = 0V or V_VCC                                  -20                           +20           µA
  BUS LVDS OUTPUTS (OUT+, OUT-)
                                                                                     RL = 27Ω                       200            286            400          mV
  Differential Output Voltage                    VOD            Figure 1
                                                                                     RL = 50Ω                       250            460            600          mV
  Change in VOD Between
                                                ∆VOD            Figure 1                                                             1             35          mV
  Complementary Output States
  Output Offset Voltage                          VOS            Figure 1                                            0.9           1.15            1.3           V
  Change in VOS Between
                                                ∆VOS            Figure 1                                                             3             35          mV
  Complementary Output States
                                                                VOUT+ or VOUT- = 0V,
  Output Short-Circuit Current                    IOS                                                                              -13            -15          mA
                                                                IN0 to IN9 = PWRDN = EN = high
                                                                VPWRDN or VEN = 0.8V,
  Output High-Impedance Current                   IOZ                                                               -10                           +10           µA
                                                                VOUT+ or VOUT- = 0V or V_VCC
  Power-Off Output Current                        IOX           V_VCC = 0V, VOUT+ or VOUT- = 0V or 3.6V             -10                           +10           µA
  POWER SUPPLY
                                                                                                 16MHz                              23             35
                                                                RL = 27_ or 50_     MAX9205
                                                                                                 40MHz                              34             45
  Supply Current                                  ICC           worst-case pattern                                                                             mA
                                                                (Figures 2, 4)                   40MHz                              32             50
                                                                                    MAX9207
                                                                                                 66MHz                              45             60
  Power-Down Supply Current                      ICCX           PWRDN = low                                                                         8          mA
2                                                                                                                                                 Maxim Integrated


                                                                        MAX9205/MAX9207
                                                     10-Bit Bus LVDS Serializers
AC ELECTRICAL CHARACTERISTICS
(VAVCC = VDVCC = +3.0V to +3.6V, RL = 27Ω ±1% or 50Ω ±1%, CL = 10pF, TA = -40°C to +85°C. Typical values are at VAVCC =
VDVCC = +3.3V and TA = +25°C, unless otherwise noted.) (Notes 3, 5)
            PARAMETER            SYMBOL                      CONDITIONS                MIN      TYP     MAX      UNITS
  TRANSMIT CLOCK (TCLK) TIMING REQUIREMENTS
                                                                    MAX9205             16                40      MHz
  TCLK Center Frequency            fTCCF
                                                                    MAX9207             40                66      MHz
  TCLK Frequency Variation         TCFV                                                -200              200      ppm
                                                                    MAX9205              25              62.5
  TCLK Period                        tTCP                                                                          ns
                                                                    MAX9207           15.15               25
  TCLK Duty Cycle                  TCDC                                                 40                60       %
  TCLK Input Transition Time       tCLKT     Figure 3                                            3          6      ns
                                                                                                                   ps
  TCLK Input Jitter                   tJIT                                                                150
                                                                                                                 (RMS)
  SWITCHING CHARACTERISTICS
                                                                    RL = 27            150     300      400
  Low-to-High Transition Time        tLHT    Figure 4                                                              ps
                                                                    RL = 50            150     350      500
                                                                    RL = 27            150     300      400
  High-to-Low Transition Time        tHLT    Figure 4                                                              ps
                                                                    RL = 50            150     350      500
  IN_ Setup to TCLK                     tS   Figure 5                                     1                        ns
  IN_ Hold from TCLK                    tH   Figure 5                                    3                         ns
  OUTPUT High State to High-
                                      tHZ    Figures 6, 7                                       4.5        10      ns
  Impedance Delay
  OUTPUT Low State to High-
                                       tLZ   Figures 6, 7                                       4.5        10      ns
  Impedance Delay
  OUTPUT High Impedance to
                                      t ZH   Figures 6, 7                                       4.5        10      ns
  High-State Delay
  OUTPUT High Impedance to
                                      t ZL   Figures 6, 7                                       4.5        10      ns
  Low-State Delay
  SYNC Pulse Width                  t SPW                                           6 x tTCP                       ns
                                                                                     2048 x            2049 x
  PLL Lock Time                        t PL  Figure 7                                                              ns
                                                                                       tTCP              tTCP
  Bus LVDS Bit Width                  tBIT                                                    tTCP/12              ns
                                                                                                       (tTCP/6)
  Serializer Delay                    t SD   Figure 8                                tTCP / 6                      ns
                                                                                                          +5
Maxim Integrated                                                                                                       3


MAX9205/MAX9207
10-Bit Bus LVDS Serializers
AC ELECTRICAL CHARACTERISTICS (continued)
(VAVCC = VDVCC = +3.0V to +3.6V, RL = 27Ω ±1% or 50Ω ±1%, CL = 10pF, TA = -40°C to +85°C. Typical values are at VAVCC =
VDVCC = +3.3V and TA = +25°C, unless otherwise noted.) (Notes 3, 5)
             PARAMETER                                              SYMBOL                     CONDITIONS                                                MIN         TYP   MAX                  UNITS
                                                                                                     16MHz                                                                 200
                                                                              MAX9205
                                                                                                     40MHz                                                                 140                    ps
    Deterministic Jitter (Figure 9)                                   tDJIT
                                                                                                     40MHz                                                                 140                  (pk-pk)
                                                                              MAX9207
                                                                                                     66MHz                                                                 140
                                                                                                     16MHz                                                                 13
                                                                              MAX9205
                                                                                                     40MHz                                                                  9                     ps
    Random Jitter (Figure 10)                                         tRJIT
                                                                                                     40MHz                                                                  9                   (RMS)
                                                                              MAX9207
                                                                                                     66MHz                                                                  6
Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground
        except VOD, ∆VOD, and VOS.
Note 3: CL includes scope probe and test jig capacitance.
Note 4: Parameters 100% tested at TA = +25°C. Limits over operating temperature range guaranteed by design and characterization.
Note 5: AC parameters are guaranteed by design and characterization.
                                                                                                   Typical Operating Characteristics
(VAVCC = VDVCC = +3.3V, RL = 27Ω, CL = 10pF, TA = +25°C, unless otherwise noted.)
                                     WORST-CASE PATTERN SUPPLY CURRENT                                                              WORST-CASE PATTERN SUPPLY CURRENT
                                             vs. SUPPLY VOLTAGE                                                                             vs. SUPPLY VOLTAGE
                                    50                                                                                             50
                                                                               MAX9205 toc01                                                                                    MAX9205 toc01
                                    40                                                                                             40
              SUPPLY CURRENT (mA)                                                                            SUPPLY CURRENT (mA)
                                    30                                                                                             30
                                    20                                                                                             20
                                               TCLK = 40MHz                                                                                   TCLK = 40MHz
                                               MAX9205                                                                                        MAX9205
                                    10                                                                                             10
                                         3.0                  3.3             3.6                                                       3.0                    3.3          3.6
                                                       SUPPLY VOLTAGE (V)                                                                             SUPPLY VOLTAGE (V)
4                                                                                                                                                                          Maxim Integrated


                                                                              MAX9205/MAX9207
                                                        10-Bit Bus LVDS Serializers
                                                                                                             Pin Description
      PIN          NAME                                                      FUNCTION
                              LVCMOS/LVTTL Logic Inputs. The two SYNC pins are ORed. When at least one of the two pins
                              are asserted high for at least six cycles of TCLK, the serializer initiates a transmission of 1024
                  SYNC 1,     SYNC patterns. If held high after 1024 SYNC patterns have been transmitted, SYNC patterns
      1, 2
                  SYNC 2      continue to be sent until the SYNC pin is asserted low. Toggling a SYNC pin after six TCLK cycles
                              high and before 1024 SYNC patterns have been transmitted does not affect the output of the 1024
                              SYNC patterns.
      3–12        IN0–IN9     LVCMOS/LVTTL Data Inputs. Data is loaded into a 10-bit latch by the selected TCLK edge.
                              LVCMOS/LVTTL Logic Input. High selects a TCLK rising-edge data strobe. Low selects a TCLK
       13        TCLK_R/F
                              falling-edge data strobe.
                              LVCMOS/LVTTL Reference Clock Input. The MAX9205 accepts a 16MHz to 40MHz clock. The
       14          TCLK       MAX9207 accepts a 40MHz to 66MHz clock. TCLK provides a frequency reference to the PLL and
                              strobes parallel data into the input latch.
     15, 16        DGND       Digital Circuit Ground. Connect to ground plane.
                              Analog Circuit Power Supply (Includes PLL). Bypass AVCC to ground with a 0.1µF capacitor and a
     17, 26        AVCC
                              0.001µF capacitor. Place the 0.001µF capacitor closest to AVCC.
    18, 20,
                   AGND       Analog Circuit Ground. Connect to ground plane.
     23, 25
                              LVCMOS/LVTTL Logic Input. High enables serial data output. Low puts the bus LVDS output into
       19           EN
                              high impedance.
       21          OUT-       Inverting Bus LVDS Differential Output
       22          OUT+       Noninverting Bus LVDS Differential Output
                              LVCMOS/LVTTL Logic Input. Low puts the device into power-down mode and the output into high
       24         PWRDN
                              impedance.
                              Digital Circuit Power Supply. Bypass DVCC to ground with a 0.1µF capacitor and a 0.001µF
     27, 28        DVCC
                              capacitor. Place the 0.001µF capacitor closest to DVCC.
                        Detailed Description                          A high-state start bit and a low-state stop bit, added
                                                                      internally, frame the 10-bit parallel input data and
The MAX9205/MAX9207 are 10-bit serializers designed
                                                                      ensure a transition in the serial data stream. Therefore,
to transmit data over balanced media that may be a
                                                                      12 serial bits are transmitted for each 10-bit parallel
standard twisted-pair cable or PCB traces at 160Mbps
                                                                      input. The MAX9205 accepts a 16MHz to 40MHz refer-
to 660Mbps. The interface may be double-terminated
                                                                      ence clock, producing a serial data rate of 192Mbps
point-to-point or a heavily loaded multipoint bus. The
                                                                      (12 bits x 16MHz) to 480Mbps (12 bits x 40MHz). The
characteristic impedance of the media and connected
                                                                      MAX9207 accepts a 40MHz to 66MHz reference clock,
devices can range from 100Ω for a point-to-point inter-
                                                                      producing 480Mbps to 792Mbps. However, since only
face to 54Ω for a heavily loaded multipoint bus. A dou-
                                                                      10 bits are from input data, the actual throughput is 10
ble-terminated point-to-point interface uses a
                                                                      times the TCLK frequency.
100Ω-termination resistor at each end of the interface,
resulting in a load of 50Ω. A heavily loaded multipoint               To transmit data, the serializers sequence through
bus requires a termination as low as 54Ω at each end                  three modes: initialization mode, synchronization mode,
of the bus, resulting in a termination load of 27Ω. The               and data transmission mode.
serializer requires a deserializer such as the
MAX9206/MAX9208 for a complete data transmission
application.
Maxim Integrated                                                                                                                 5


MAX9205/MAX9207
10-Bit Bus LVDS Serializers
                                    Initialization Mode          data transmission, the data at IN0–9 are ignored and
When V CC is applied, the outputs are held in high               SYNC patterns are sent for at least 1024 TCLK cycles.
impedance and internal circuitry is disabled by on-chip          A start bit high and a stop bit low frame the 10-bit data
power-on-reset circuitry. When the supply voltage                and function as the embedded clock edge in the serial
reaches 2.35V, the PLL starts to lock to a local refer-          data stream. The serial rate is the TCLK frequency
ence clock (16MHz to 40MHz for MAX9205 and 40MHz                 times the data and appended bits. For example, if
to 66MHz for MAX9207). The reference clock, TCLK, is             TCLK is 40MHz, the serial rate is 40 x 12 (10 + 2 bits) =
provided by the system. A serializer locks within 2049           480Mbps. Since only 10 bits are from input data, the
cycles of TCLK. Once locked, a serializer is ready to            payload rate is 40 x 10 = 400Mbps.
send data or SYNC patterns depending on the levels of
SYNC 1 and SYNC 2.                                                                                            Power-Down
                                                                 Power-down mode is entered when the PWRDN pin is
                               Synchronization Mode              driven low. In power-down mode, the PLL of the serial-
To rapidly synchronize with a deserializer, SYNC pat-            izer is stopped and the outputs (OUT+ and OUT-) are
terns can be sent. A SYNC pattern is six consecutive             in high impedance, disabling drive current and also
ones followed by six consecutive zeros repeating every           reducing supply current. When PWRDN is driven high,
TCLK period. When one or both SYNC inputs are                    the serializer must reinitialize and resynchronize before
asserted high for at least six cycles of TCLK, the serial-       data can be transferred. On power-up, in order for the
izer will initiate the transmission of 1024 SYNC patterns.       MAX9205/MAX9207 to initialize correctly, PWRDN should
The serializer will continue to send SYNC patterns if            remain below 0.7V until PCLK is stable and all power sup-
either of the SYNC input pins remains high. Toggling             plies are within specification.
one SYNC input with the other SYNC input low before
1024 SYNC patterns are output does not interrupt the                                           High-Impedance State
output of the 1024 SYNC patterns.                                The serializer output pins (OUT+ and OUT-) are held in
                                                                 high impedance when the supply voltage is first
                            Data Transmission Mode               applied and while the PLL is locking to the local refer-
After initialization, both SYNC input pins must be set           ence clock. Setting EN or PWRDN low puts the device
low by users or through a control signal from the dese-          in high impedance. After initialization, EN functions
rializer before data transmission begins. Provided that          asynchronously. For example, the serializer output can
SYNC inputs are low, input data at IN0–9 are clocked             be put into high impedance while SYNC patterns are
into the serializer by the TCLK input. Setting TCLK_R/F          being sent without affecting the internal timing of the
high selects the rising edge of TCLK for data strobe             SYNC pattern generation. However, if the serializer
and low selects the falling edge. If either of the SYNC          goes into high impedance, a deserializer loses PLL
inputs goes high for six TCLK cycles at any time during          lock and needs to resynchronize before data transfer
                                                                 can resume.
 Table 1. Input /Output Function Table
                             INPUTS                                                       OUTPUTS
      EN             PWRDN         SYNC 1            SYNC 2                             OUT+, OUT-
                                  When either or both SYNC 1   Synchronization Mode. SYNC patterns of six 1s and six 0s are
       H                H         and SYNC 2 are held high for transmitted every TCLK cycle for at least 1024 TCLK cycles.
                                    at least six TCLK cycles   Data at IN0–9 are ignored.
                                                               Data Transmission Mode. IN0–9 and 2 frame bits are
       H                H              L                L
                                                               transmitted every TCLK cycle.
       X                L              X                X
                                                               Output in high-impedance.
       L                X              X                X
 X = Don’t care.
6                                                                                                                Maxim Integrated


                                                                         MAX9205/MAX9207
                                                          10-Bit Bus LVDS Serializers
                   Applications Information                   Avoid the use of unbalanced cables such as ribbon or
                                                              simple coaxial cable. Balanced cables such as twisted
                           Power-Supply Bypassing             pair offer superior signal quality and tend to generate
Bypass AVCC with high-frequency surface-mount                 less EMI due to canceling effects. Balanced cables
ceramic 0.1µF and 0.001µF capacitors in parallel as           tend to pick up noise as common mode, which is
close to the device as possible, with the smaller valued      rejected by a differential receiver.
capacitor closest to AVCC. Bypass DVCC with high-fre-         Eliminate reflections and ensure that noise couples as
quency surface-mount ceramic 0.1µF and 0.001µF                common mode by running the differential traces close
capacitors in parallel as close to the device as possi-       together. Reduce skew by matching the electrical
ble, with the smaller valued capacitor closest to DVCC.       length of the traces. Excessive skew can result in a
            Differential Traces and Termination               degradation of magnetic field cancellation.
Output trace characteristics affect the performance of        The differential output signals should be routed close to
the MAX9205/MAX9207. Use controlled-impedance                 each other to cancel their external magnetic field.
media and terminate at both ends of the transmission          Maintain a constant distance between the differential
line in the media's characteristic impedance.                 traces to avoid discontinuities in differential impedance.
Termination with a single resistor at the end of a point-     Avoid 90° turns and minimize the number of vias to fur-
to-point link typically provides acceptable performance.      ther prevent impedance discontinuities.
However, the MAX9205/MAX9207 output levels are
specified for double-terminated point-to-point and mul-
tipoint applications. With a single 100Ω termination, the
output swing is larger.
                                   RL                             TCLK
                   OUT+            2
                          VOD
                                           VOS                  ODD IN_
                   OUT-            RL
                                   2                           EVEN IN_
                                                                                TCLK_R/F = LOW
Figure 1. Output Voltage Definitions                          Figure 2. Worst-Case ICC Test Pattern
                                                                                   3V
                                                   90%               90%
                                      TCLK
                                               10%                       10%
                                                                                   0
                                                    tCLKT          tCLKT
Figure 3. Input Clock Transition Time Requirement
Maxim Integrated                                                                                                      7


MAX9205/MAX9207
10-Bit Bus LVDS Serializers
                                         10pF
                             OUT+
                                                                                80%                                80%
                                                 RL                                                                               VDIFF = 0
                                                                          20%                                            20%
                                                               VDIFF
                             OUT-
                                          10pF
                                                                                 tLHT                             tHLT
                                           VDIFF = (OUT+) - (OUT-)
Figure 4. Output Load and Transition Times
                                                                                      tTCP
                                   TCLK                                    1.5V            1.5V               1.5V
                                                                           tS                tH
                                   IN_                 1.5V                                           1.5V
                                   TIMING SHOWN FOR TCLK_R/F = LOW
Figure 5. Data Input Setup and Hold Times
                                                                                     PARASITIC PACKAGE AND
                                                                                     TRACE CAPACITANCE
                                                                                   10pF
                                                                                              13.5Ω
                                                                     OUT+
                                                                                                    +1.1V
                                                                     OUT-                     13.5Ω
                                                          EN
                                                                                   10pF
                                3V
                            EN                    1.5V                                       1.5V
                                 0
                                                            tHZ                                          tZH
                               VOH
                                                                      50%                                            50%
                                                                                                                             1.1V
                           OUT±                              tLZ                                          tZL
                                                                                                                             1.1V
                                                                     50%                                             50%
                               VOL
Figure 6. High-Impedance Test Circuit and Timing
8                                                                                                                                           Maxim Integrated


                                                                                                       MAX9205/MAX9207
                                                                         10-Bit Bus LVDS Serializers
  PWRDN                   2.0V
                                                                                                                                      0.8V
                                                      tPL                                                                                     tHZ OR tLZ
    TCLK                                                                         1.5V
                                                                                          tZH OR tZL
    OUT±                              HIGH IMPEDANCE                                                           ACTIVE                              HIGH IMPEDANCE
         SYNC 1 = SYNC 2 = LOW
         EN = HIGH
         TCLK_R/F = HIGH
Figure 7. PLL Lock Time and PWRDN High-Impedance Delays
   IN                       IN0 - IN9 SYMBOL N                                   IN0 - IN9 SYMBOL N + 1
                                             tSD
   TCLK                                  1.5V
                                                           TIMING SHOWN FOR TCLK_R/F = HIGH
                                                   START BIT    OUT0 - OUT9 SYMBOL N                 STOP BIT START BIT          OUT0 - OUT9 SYMBOL N+1           STOP BIT
    OUT±
         TCLK_ R/F = HIGH                            VDIFF = 0                                            VDIFF = (OUT+) - (OUT-)
Figure 8. Serializer Delay
                                                                                                                                                                (OUT+) - (OUT-)
                                                                                                                                                                WAVEFORM
                              (OUT+) - (OUT-)
                                WAVEFORM
                                                                  O DIFFERENTIAL
                                                                                                                                                                   O DIFFERENTIAL
                                                                                               tRJIT                          tRJIT
              tDJIT
                       SUPERIMPOSED RANDOM DATA                                                                     "CLOCK" PATTERN (1010...)
Figure 9. Definition of Deterministic Jitter (tDJIT)                                     Figure 10. Definition of Random Jitter (tRJIT)
Maxim Integrated                                                                                                                                                                9


MAX9205/MAX9207
10-Bit Bus LVDS Serializers
                                                 Topologies         reduces reflections compared to a single 100Ω termi-
The serializers can operate in a variety of topologies.             nation. A single 100Ω termination at the deserializer
Examples of double-terminated point-to-point, mul-                  input is feasible and will make the differential signal
tidrop, point-to-point broadcast, and multipoint topolo-            swing larger.
gies are shown in Figures 11 through 14. Use 1%                     A serializer located at one end of a backplane bus dri-
surface-mount termination resistors.                                ving multiple deserializers in a multidrop configuration
A point-to-point connection terminated at each end in               is shown in Figure 12. A 54Ω resistor at the far end ter-
the characteristic impedance of the cable or PCB                    minates the bus. This topology allows “broadcast” of
traces is shown in Figure 11. The total load seen by the            data with a minimum of interconnect.
serializer is 50Ω. The double termination typically
                                                         SERIALIZED DATA
               PARALLEL                            100Ω                      100Ω                         PARALLEL
                 DATA IN                                                                                  DATA OUT
                                 MAX9205                                                   MAX9206
                                 MAX9207                                                   MAX9208
Figure 11. Double-Terminated Point-to-Point
               ASIC                   ASIC                    ASIC                      ASIC                    ASIC
       MAX9205
       MAX9207                             MAX9206                 MAX9206                   MAX9206                 MAX9206
                                           MAX9208                 MAX9208                   MAX9208                 MAX9208
                                                                                                                             54Ω
Figure 12. Multidrop
10                                                                                                               Maxim Integrated


                                                                             MAX9205/MAX9207
                                                      10-Bit Bus LVDS Serializers
A point-to-point version of the multidrop bus is shown in           the primary serializer. The typical close spacing (1in or
Figure 13. The low-jitter MAX9150 10-port repeater is               less) of cards on a backplane reduces the characteris-
used to reproduce and transmit the serializer output                tic impedance by as much as half the initial, unloaded
over 10 double-terminated point-to-point links.                     value. Termination resistors that match the loaded char-
Compared to the multidrop bus, more interconnect is                 acteristic impedance are required at each end of the
traded for more robust hot-plug capability.                         bus. The total loaded seen by the serializer is 27Ω in
The repeater eliminates nine serializers compared to 10             this case.
individual point-to-point serializer-to-deserializer con-                                                   Board Layout
nections. Since repeater jitter subtracts from the serial-          For bus LVDS applications, a four-layer PCB that pro-
izer-deserializer timing margin, a low-jitter repeater is           vides separate power, ground, and input/output signals
essential in most high data rate applications.                      is recommended. Separate LVTTL/LVCMOS and bus
Multiple serializers and deserializers bused over a dif-            LVDS signals from each other to prevent coupling into
ferential serial connection on a backplane are shown in             the bus LVDS lines.
Figure 14. The second serializer can be a backup to
                             ASIC                           ASIC                                       ASIC
                                                                 MAX9206                       MAX9206
                     MAX9205                                     MAX9208                       MAX9208
                     MAX9207
                   MAX9150
                  REPEATER                                                                             100Ω
                                                            100Ω
                   100Ω               100Ω
 Figure 13. Point-to-Point Broadcast Using MAX9150 Repeater
Maxim Integrated                                                                                                           11


MAX9205/MAX9207
10-Bit Bus LVDS Serializers
                     ASIC                             ASIC       ASIC                               ASIC                                                  ASIC
           MAX9205                          MAX9205
           MAX9207                          MAX9207                     MAX9206                                MAX9206                                           MAX9206
                                                                        MAX9208                                MAX9208                                           MAX9208
     54Ω                                                                                                                                                                   54Ω
Figure 14. Multipoint
                                           Pin Configuration                                                             Functional Diagram
       TOP VIEW
                                                                                                                          PARALLEL-TO-SERIAL
                                +
                                                                                                           INPUT LATCH
                            1   SYNC1                  DVCC 28                                 10                                                          OUT+
                                                                                         IN_
                            2   SYNC2                  DVCC 27                                                                                             OUT-
                            3   IN0                    AVCC 26
                                                                                   TCLK_R/F
                            4   IN1                    AGND 25                          TCLK
                                        MAX9205
                            5   IN2     MAX9207       PWRDN 24                                                            TIMING AND                       EN
                                                                                                       PLL
                                                                                                                           CONTROL                         PWRDN
                            6   IN3                    AGND 23
                                                                                     SYNC 1
                            7   IN4                    OUT+ 22
                                                                                     SYNC 2
                            8   IN5                    OUT- 21
                                                                                                                                               MAX9205
                            9   IN6                    AGND 20                                                                                 MAX9207
                            10 IN7                       EN 19
                            11 IN8                     AGND 18
                            12 IN9                     AVCC 17                                                 Package Information
                            13 TCLK_R/F                DGND 16           For the latest package outline information and land patterns (foot-
                                                                         prints), go to www.maximintegrated.com/packages. Note that a
                            14 TCLK                    DGND 15
                                                                         “+”, “#”, or “-” in the package code indicates RoHS status only.
                                          SSOP                           Package drawings may show a different suffix character, but the
                                                                         drawing pertains to the package regardless of RoHS status.
                                                                            PACKAGE            PACKAGE                                                       LAND
                                                                                                                                   OUTLINE NO.
                                            Chip Information                  TYPE               CODE                                                     PATTERN NO.
PROCESS: CMOS                                                                 28 SSOP               A28+4                                       21-0056          90-0095
12                                                                                                                                                         Maxim Integrated


                                                                                                MAX9205/MAX9207
                                                                       10-Bit Bus LVDS Serializers
                                                                                                                              Revision History
  REVISION REVISION                                                                                                                                PAGES
                                                                             DESCRIPTION
   NUMBER           DATE                                                                                                                         CHANGED
       0              5/01        Initial release                                                                                                      —
       1             11/10        Updated Ordering Information, Absolute Maximum Ratings, and Package                                              1, 2, 13
                                  Added Package Thermal Characteristics section and updated the Electrical
       2             10/12                                                                                                                          2–4, 6
                                  Characteristics and the Power-Down sections
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent
licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and
max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000 ________________________________ 13
© 2012 Maxim Integrated Products, Inc.                      Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Maxim Integrated:
 MAX9205EAI+ MAX9207EAI+ MAX9205EAI+T MAX9207EAI+T MAX9205EAI/V+ MAX9205EAI/V+T
