module starter (
						input  wire 		   data,
						input  wire          clk,
						input  wire  [3:0]   in,
						output reg      `		start_bit					
);

initial begin 
	out <= 0;
end

always @(negedge data) begin
	out <= 1;
end	

always @(posedge clk) begin
	if (in == 8) begin
		out <= 0;
	end	
end