// Seed: 2384503421
`default_nettype id_4 `timescale 1 ps / 1ps
`define pp_10 0
module module_0;
  reg id_0;
  always
    if (1) #1 #1 wait (1) id_0 <= id_0;
    else id_0 = id_0;
  assign id_0#(.id_0(id_0 !== 1)) = id_0;
  logic id_1;
endmodule
module module_1 (
    output id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    output id_4,
    output id_5,
    input logic id_6,
    output id_7,
    output id_8,
    output logic id_9
);
  logic id_10;
  assign id_8 = id_6 == 1'b0;
endmodule
