
TP_autoradio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae68  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000067c  0800aff8  0800aff8  0000bff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b674  0800b674  0000d06c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b674  0800b674  0000c674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b67c  0800b67c  0000d06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b67c  0800b67c  0000c67c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b680  0800b680  0000c680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800b684  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000017c4  2000006c  0800b6f0  0000d06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001830  0800b6f0  0000d830  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022a7d  00000000  00000000  0000d09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005107  00000000  00000000  0002fb19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d28  00000000  00000000  00034c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000169c  00000000  00000000  00036948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c842  00000000  00000000  00037fe4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000266de  00000000  00000000  00064826  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001053f9  00000000  00000000  0008af04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001902fd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008258  00000000  00000000  00190340  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00198598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800afe0 	.word	0x0800afe0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	0800afe0 	.word	0x0800afe0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000576:	4b10      	ldr	r3, [pc, #64]	@ (80005b8 <MX_DMA_Init+0x48>)
 8000578:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800057a:	4a0f      	ldr	r2, [pc, #60]	@ (80005b8 <MX_DMA_Init+0x48>)
 800057c:	f043 0301 	orr.w	r3, r3, #1
 8000580:	6493      	str	r3, [r2, #72]	@ 0x48
 8000582:	4b0d      	ldr	r3, [pc, #52]	@ (80005b8 <MX_DMA_Init+0x48>)
 8000584:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000586:	f003 0301 	and.w	r3, r3, #1
 800058a:	607b      	str	r3, [r7, #4]
 800058c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 800058e:	2200      	movs	r2, #0
 8000590:	2105      	movs	r1, #5
 8000592:	2010      	movs	r0, #16
 8000594:	f001 fd34 	bl	8002000 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000598:	2010      	movs	r0, #16
 800059a:	f001 fd4d 	bl	8002038 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 800059e:	2200      	movs	r2, #0
 80005a0:	2105      	movs	r1, #5
 80005a2:	2011      	movs	r0, #17
 80005a4:	f001 fd2c 	bl	8002000 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80005a8:	2011      	movs	r0, #17
 80005aa:	f001 fd45 	bl	8002038 <HAL_NVIC_EnableIRQ>

}
 80005ae:	bf00      	nop
 80005b0:	3708      	adds	r7, #8
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	40021000 	.word	0x40021000

080005bc <write_MCP23017>:
#include "main.h"
extern SPI_HandleTypeDef hspi3;
extern LED_Driver_t led_driver;

void write_MCP23017(uint8_t registre, uint8_t value)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	4603      	mov	r3, r0
 80005c4:	460a      	mov	r2, r1
 80005c6:	71fb      	strb	r3, [r7, #7]
 80005c8:	4613      	mov	r3, r2
 80005ca:	71bb      	strb	r3, [r7, #6]
	uint8_t commande[3];
	commande[0]=0x40; //
 80005cc:	2340      	movs	r3, #64	@ 0x40
 80005ce:	733b      	strb	r3, [r7, #12]
	commande[1]=registre;
 80005d0:	79fb      	ldrb	r3, [r7, #7]
 80005d2:	737b      	strb	r3, [r7, #13]
	commande[2]=value;
 80005d4:	79bb      	ldrb	r3, [r7, #6]
 80005d6:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(GPIOA, VU_nRESET_Pin, GPIO_PIN_SET);
 80005d8:	2201      	movs	r2, #1
 80005da:	2101      	movs	r1, #1
 80005dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005e0:	f002 f8c8 	bl	8002774 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, VU_nCS_Pin, GPIO_PIN_RESET); //SC=0 pour l'envoie
 80005e4:	2200      	movs	r2, #0
 80005e6:	2180      	movs	r1, #128	@ 0x80
 80005e8:	480b      	ldr	r0, [pc, #44]	@ (8000618 <write_MCP23017+0x5c>)
 80005ea:	f002 f8c3 	bl	8002774 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, commande, 3, HAL_MAX_DELAY);
 80005ee:	f107 010c 	add.w	r1, r7, #12
 80005f2:	f04f 33ff 	mov.w	r3, #4294967295
 80005f6:	2203      	movs	r2, #3
 80005f8:	4808      	ldr	r0, [pc, #32]	@ (800061c <write_MCP23017+0x60>)
 80005fa:	f005 fe6b 	bl	80062d4 <HAL_SPI_Transmit>
	HAL_Delay(10);
 80005fe:	200a      	movs	r0, #10
 8000600:	f001 fc22 	bl	8001e48 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB,VU_nCS_Pin, GPIO_PIN_SET);
 8000604:	2201      	movs	r2, #1
 8000606:	2180      	movs	r1, #128	@ 0x80
 8000608:	4803      	ldr	r0, [pc, #12]	@ (8000618 <write_MCP23017+0x5c>)
 800060a:	f002 f8b3 	bl	8002774 <HAL_GPIO_WritePin>



}
 800060e:	bf00      	nop
 8000610:	3710      	adds	r7, #16
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	48000400 	.word	0x48000400
 800061c:	20000898 	.word	0x20000898

08000620 <read_MCP23S17>:

uint8_t read_MCP23S17(uint8_t reg) {
 8000620:	b580      	push	{r7, lr}
 8000622:	b086      	sub	sp, #24
 8000624:	af02      	add	r7, sp, #8
 8000626:	4603      	mov	r3, r0
 8000628:	71fb      	strb	r3, [r7, #7]
	uint8_t data[3];

	data[0] = 0x41;
 800062a:	2341      	movs	r3, #65	@ 0x41
 800062c:	733b      	strb	r3, [r7, #12]
	data[1] = reg;
 800062e:	79fb      	ldrb	r3, [r7, #7]
 8000630:	737b      	strb	r3, [r7, #13]
	data[2] = 0x00;
 8000632:	2300      	movs	r3, #0
 8000634:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(GPIOB, VU_nCS_Pin, GPIO_PIN_RESET);
 8000636:	2200      	movs	r2, #0
 8000638:	2180      	movs	r1, #128	@ 0x80
 800063a:	480c      	ldr	r0, [pc, #48]	@ (800066c <read_MCP23S17+0x4c>)
 800063c:	f002 f89a 	bl	8002774 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi3, data, data, 3, HAL_MAX_DELAY);
 8000640:	f107 020c 	add.w	r2, r7, #12
 8000644:	f107 010c 	add.w	r1, r7, #12
 8000648:	f04f 33ff 	mov.w	r3, #4294967295
 800064c:	9300      	str	r3, [sp, #0]
 800064e:	2303      	movs	r3, #3
 8000650:	4807      	ldr	r0, [pc, #28]	@ (8000670 <read_MCP23S17+0x50>)
 8000652:	f005 ffb5 	bl	80065c0 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOB, VU_nCS_Pin, GPIO_PIN_SET);
 8000656:	2201      	movs	r2, #1
 8000658:	2180      	movs	r1, #128	@ 0x80
 800065a:	4804      	ldr	r0, [pc, #16]	@ (800066c <read_MCP23S17+0x4c>)
 800065c:	f002 f88a 	bl	8002774 <HAL_GPIO_WritePin>

	return data[2];
 8000660:	7bbb      	ldrb	r3, [r7, #14]
}
 8000662:	4618      	mov	r0, r3
 8000664:	3710      	adds	r7, #16
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	48000400 	.word	0x48000400
 8000670:	20000898 	.word	0x20000898

08000674 <init_MCP23017>:

void init_MCP23017(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
	write_MCP23017(0x00,0x00); // les oins A en sortie
 8000678:	2100      	movs	r1, #0
 800067a:	2000      	movs	r0, #0
 800067c:	f7ff ff9e 	bl	80005bc <write_MCP23017>
	write_MCP23017(0x01,0x00); // les pins B en sortie
 8000680:	2100      	movs	r1, #0
 8000682:	2001      	movs	r0, #1
 8000684:	f7ff ff9a 	bl	80005bc <write_MCP23017>
	write_MCP23017(0x12,0xFF);
 8000688:	21ff      	movs	r1, #255	@ 0xff
 800068a:	2012      	movs	r0, #18
 800068c:	f7ff ff96 	bl	80005bc <write_MCP23017>
	write_MCP23017(0x13,0x0FF);
 8000690:	21ff      	movs	r1, #255	@ 0xff
 8000692:	2013      	movs	r0, #19
 8000694:	f7ff ff92 	bl	80005bc <write_MCP23017>

}
 8000698:	bf00      	nop
 800069a:	bd80      	pop	{r7, pc}

0800069c <Blink_LEDs>:
void Blink_LEDs(void) {
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
	while (1) {
		write_MCP23017(0x13, 0xFF);
 80006a0:	21ff      	movs	r1, #255	@ 0xff
 80006a2:	2013      	movs	r0, #19
 80006a4:	f7ff ff8a 	bl	80005bc <write_MCP23017>
		write_MCP23017(0x12, 0xFF);
 80006a8:	21ff      	movs	r1, #255	@ 0xff
 80006aa:	2012      	movs	r0, #18
 80006ac:	f7ff ff86 	bl	80005bc <write_MCP23017>
		HAL_Delay(300);
 80006b0:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80006b4:	f001 fbc8 	bl	8001e48 <HAL_Delay>
		write_MCP23017(0x13, 0x00);
 80006b8:	2100      	movs	r1, #0
 80006ba:	2013      	movs	r0, #19
 80006bc:	f7ff ff7e 	bl	80005bc <write_MCP23017>
		write_MCP23017(0x12, 0x00);
 80006c0:	2100      	movs	r1, #0
 80006c2:	2012      	movs	r0, #18
 80006c4:	f7ff ff7a 	bl	80005bc <write_MCP23017>
		HAL_Delay(300);
 80006c8:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80006cc:	f001 fbbc 	bl	8001e48 <HAL_Delay>
		write_MCP23017(0x13, 0xFF);
 80006d0:	bf00      	nop
 80006d2:	e7e5      	b.n	80006a0 <Blink_LEDs+0x4>

080006d4 <LED_Chenillard>:
	}
}
void LED_Chenillard(void) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 8; i++) {
 80006da:	2300      	movs	r3, #0
 80006dc:	71fb      	strb	r3, [r7, #7]
 80006de:	e018      	b.n	8000712 <LED_Chenillard+0x3e>
		write_MCP23017(0x13, (1 << i));
 80006e0:	79fb      	ldrb	r3, [r7, #7]
 80006e2:	2201      	movs	r2, #1
 80006e4:	fa02 f303 	lsl.w	r3, r2, r3
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	4619      	mov	r1, r3
 80006ec:	2013      	movs	r0, #19
 80006ee:	f7ff ff65 	bl	80005bc <write_MCP23017>
		write_MCP23017(0x12, (1 << i));
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	2201      	movs	r2, #1
 80006f6:	fa02 f303 	lsl.w	r3, r2, r3
 80006fa:	b2db      	uxtb	r3, r3
 80006fc:	4619      	mov	r1, r3
 80006fe:	2012      	movs	r0, #18
 8000700:	f7ff ff5c 	bl	80005bc <write_MCP23017>
		HAL_Delay(300);
 8000704:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000708:	f001 fb9e 	bl	8001e48 <HAL_Delay>
	for (uint8_t i = 0; i < 8; i++) {
 800070c:	79fb      	ldrb	r3, [r7, #7]
 800070e:	3301      	adds	r3, #1
 8000710:	71fb      	strb	r3, [r7, #7]
 8000712:	79fb      	ldrb	r3, [r7, #7]
 8000714:	2b07      	cmp	r3, #7
 8000716:	d9e3      	bls.n	80006e0 <LED_Chenillard+0xc>
	}

}
 8000718:	bf00      	nop
 800071a:	bf00      	nop
 800071c:	3708      	adds	r7, #8
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
	...

08000724 <LED_Driver_Init>:

void LED_Driver_Init(LED_Driver_t *driver) {
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]

driver->init = init_MCP23017;
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	4a0a      	ldr	r2, [pc, #40]	@ (8000758 <LED_Driver_Init+0x34>)
 8000730:	601a      	str	r2, [r3, #0]
driver->write = write_MCP23017;
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	4a09      	ldr	r2, [pc, #36]	@ (800075c <LED_Driver_Init+0x38>)
 8000736:	605a      	str	r2, [r3, #4]
driver->read = read_MCP23S17;
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	4a09      	ldr	r2, [pc, #36]	@ (8000760 <LED_Driver_Init+0x3c>)
 800073c:	615a      	str	r2, [r3, #20]
driver->chenillard = LED_Chenillard;
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	4a08      	ldr	r2, [pc, #32]	@ (8000764 <LED_Driver_Init+0x40>)
 8000742:	60da      	str	r2, [r3, #12]
driver->blink_all = Blink_LEDs;
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	4a08      	ldr	r2, [pc, #32]	@ (8000768 <LED_Driver_Init+0x44>)
 8000748:	611a      	str	r2, [r3, #16]
driver->init();
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	4798      	blx	r3
}
 8000750:	bf00      	nop
 8000752:	3708      	adds	r7, #8
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}
 8000758:	08000675 	.word	0x08000675
 800075c:	080005bd 	.word	0x080005bd
 8000760:	08000621 	.word	0x08000621
 8000764:	080006d5 	.word	0x080006d5
 8000768:	0800069d 	.word	0x0800069d

0800076c <shell_control_led>:

int shell_control_led(h_shell_t *h_shell, int argc, char **argv) {
 800076c:	b5b0      	push	{r4, r5, r7, lr}
 800076e:	b08a      	sub	sp, #40	@ 0x28
 8000770:	af02      	add	r7, sp, #8
 8000772:	60f8      	str	r0, [r7, #12]
 8000774:	60b9      	str	r1, [r7, #8]
 8000776:	607a      	str	r2, [r7, #4]

	if (argc != 4) {
 8000778:	68bb      	ldr	r3, [r7, #8]
 800077a:	2b04      	cmp	r3, #4
 800077c:	d01b      	beq.n	80007b6 <shell_control_led+0x4a>
		snprintf(h_shell->print_buffer, BUFFER_SIZE, "Usage: l <port> <pin> <state>\r\n");
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000784:	4a5a      	ldr	r2, [pc, #360]	@ (80008f0 <shell_control_led+0x184>)
 8000786:	2128      	movs	r1, #40	@ 0x28
 8000788:	4618      	mov	r0, r3
 800078a:	f009 fb8d 	bl	8009ea8 <sniprintf>
		h_shell->drv.transmit(h_shell->print_buffer, strlen(h_shell->print_buffer));
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	f8d3 4354 	ldr.w	r4, [r3, #852]	@ 0x354
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	f503 7541 	add.w	r5, r3, #772	@ 0x304
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80007a0:	4618      	mov	r0, r3
 80007a2:	f7ff fd15 	bl	80001d0 <strlen>
 80007a6:	4603      	mov	r3, r0
 80007a8:	b29b      	uxth	r3, r3
 80007aa:	4619      	mov	r1, r3
 80007ac:	4628      	mov	r0, r5
 80007ae:	47a0      	blx	r4
		return -1;
 80007b0:	f04f 33ff 	mov.w	r3, #4294967295
 80007b4:	e098      	b.n	80008e8 <shell_control_led+0x17c>
	}


	char port = argv[1][0];
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	3304      	adds	r3, #4
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	77bb      	strb	r3, [r7, #30]
	int pin = atoi(argv[2]);
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	3308      	adds	r3, #8
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	4618      	mov	r0, r3
 80007c8:	f009 f9b4 	bl	8009b34 <atoi>
 80007cc:	61b8      	str	r0, [r7, #24]
	int state = atoi(argv[3]);
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	330c      	adds	r3, #12
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	4618      	mov	r0, r3
 80007d6:	f009 f9ad 	bl	8009b34 <atoi>
 80007da:	6178      	str	r0, [r7, #20]


	if ((port != 'A' && port != 'B') || pin < 0 || pin > 7 || (state != 0 && state != 1)) {
 80007dc:	7fbb      	ldrb	r3, [r7, #30]
 80007de:	2b41      	cmp	r3, #65	@ 0x41
 80007e0:	d002      	beq.n	80007e8 <shell_control_led+0x7c>
 80007e2:	7fbb      	ldrb	r3, [r7, #30]
 80007e4:	2b42      	cmp	r3, #66	@ 0x42
 80007e6:	d10b      	bne.n	8000800 <shell_control_led+0x94>
 80007e8:	69bb      	ldr	r3, [r7, #24]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	db08      	blt.n	8000800 <shell_control_led+0x94>
 80007ee:	69bb      	ldr	r3, [r7, #24]
 80007f0:	2b07      	cmp	r3, #7
 80007f2:	dc05      	bgt.n	8000800 <shell_control_led+0x94>
 80007f4:	697b      	ldr	r3, [r7, #20]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d01e      	beq.n	8000838 <shell_control_led+0xcc>
 80007fa:	697b      	ldr	r3, [r7, #20]
 80007fc:	2b01      	cmp	r3, #1
 80007fe:	d01b      	beq.n	8000838 <shell_control_led+0xcc>
		snprintf(h_shell->print_buffer, BUFFER_SIZE, "Invalid arguments\r\n");
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000806:	4a3b      	ldr	r2, [pc, #236]	@ (80008f4 <shell_control_led+0x188>)
 8000808:	2128      	movs	r1, #40	@ 0x28
 800080a:	4618      	mov	r0, r3
 800080c:	f009 fb4c 	bl	8009ea8 <sniprintf>
		h_shell->drv.transmit(h_shell->print_buffer, strlen(h_shell->print_buffer));
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	f8d3 4354 	ldr.w	r4, [r3, #852]	@ 0x354
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	f503 7541 	add.w	r5, r3, #772	@ 0x304
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000822:	4618      	mov	r0, r3
 8000824:	f7ff fcd4 	bl	80001d0 <strlen>
 8000828:	4603      	mov	r3, r0
 800082a:	b29b      	uxth	r3, r3
 800082c:	4619      	mov	r1, r3
 800082e:	4628      	mov	r0, r5
 8000830:	47a0      	blx	r4
		return -1;
 8000832:	f04f 33ff 	mov.w	r3, #4294967295
 8000836:	e057      	b.n	80008e8 <shell_control_led+0x17c>
	}


	uint8_t reg = (port == 'A') ? 0x13 : 0x12;
 8000838:	7fbb      	ldrb	r3, [r7, #30]
 800083a:	2b41      	cmp	r3, #65	@ 0x41
 800083c:	d101      	bne.n	8000842 <shell_control_led+0xd6>
 800083e:	2313      	movs	r3, #19
 8000840:	e000      	b.n	8000844 <shell_control_led+0xd8>
 8000842:	2312      	movs	r3, #18
 8000844:	74fb      	strb	r3, [r7, #19]
	uint8_t current_state = 0;
 8000846:	2300      	movs	r3, #0
 8000848:	77fb      	strb	r3, [r7, #31]


	if (led_driver.read) {
 800084a:	4b2b      	ldr	r3, [pc, #172]	@ (80008f8 <shell_control_led+0x18c>)
 800084c:	695b      	ldr	r3, [r3, #20]
 800084e:	2b00      	cmp	r3, #0
 8000850:	d006      	beq.n	8000860 <shell_control_led+0xf4>
		current_state = led_driver.read(reg);
 8000852:	4b29      	ldr	r3, [pc, #164]	@ (80008f8 <shell_control_led+0x18c>)
 8000854:	695b      	ldr	r3, [r3, #20]
 8000856:	7cfa      	ldrb	r2, [r7, #19]
 8000858:	4610      	mov	r0, r2
 800085a:	4798      	blx	r3
 800085c:	4603      	mov	r3, r0
 800085e:	77fb      	strb	r3, [r7, #31]
	}


	if (state == 1) {
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	2b01      	cmp	r3, #1
 8000864:	d10c      	bne.n	8000880 <shell_control_led+0x114>
		current_state &= ~(1 << pin);
 8000866:	2201      	movs	r2, #1
 8000868:	69bb      	ldr	r3, [r7, #24]
 800086a:	fa02 f303 	lsl.w	r3, r2, r3
 800086e:	b25b      	sxtb	r3, r3
 8000870:	43db      	mvns	r3, r3
 8000872:	b25a      	sxtb	r2, r3
 8000874:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000878:	4013      	ands	r3, r2
 800087a:	b25b      	sxtb	r3, r3
 800087c:	77fb      	strb	r3, [r7, #31]
 800087e:	e009      	b.n	8000894 <shell_control_led+0x128>
	} else {
		current_state |= (1 << pin);
 8000880:	2201      	movs	r2, #1
 8000882:	69bb      	ldr	r3, [r7, #24]
 8000884:	fa02 f303 	lsl.w	r3, r2, r3
 8000888:	b25a      	sxtb	r2, r3
 800088a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800088e:	4313      	orrs	r3, r2
 8000890:	b25b      	sxtb	r3, r3
 8000892:	77fb      	strb	r3, [r7, #31]
	}

	led_driver.write(reg, current_state);
 8000894:	4b18      	ldr	r3, [pc, #96]	@ (80008f8 <shell_control_led+0x18c>)
 8000896:	685b      	ldr	r3, [r3, #4]
 8000898:	7ff9      	ldrb	r1, [r7, #31]
 800089a:	7cfa      	ldrb	r2, [r7, #19]
 800089c:	4610      	mov	r0, r2
 800089e:	4798      	blx	r3


	snprintf(h_shell->print_buffer, BUFFER_SIZE, "LED %c%d %s\r\n", port, pin, state ? "ON" : "OFF");
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80008a6:	7fba      	ldrb	r2, [r7, #30]
 80008a8:	697b      	ldr	r3, [r7, #20]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <shell_control_led+0x146>
 80008ae:	4b13      	ldr	r3, [pc, #76]	@ (80008fc <shell_control_led+0x190>)
 80008b0:	e000      	b.n	80008b4 <shell_control_led+0x148>
 80008b2:	4b13      	ldr	r3, [pc, #76]	@ (8000900 <shell_control_led+0x194>)
 80008b4:	9301      	str	r3, [sp, #4]
 80008b6:	69bb      	ldr	r3, [r7, #24]
 80008b8:	9300      	str	r3, [sp, #0]
 80008ba:	4613      	mov	r3, r2
 80008bc:	4a11      	ldr	r2, [pc, #68]	@ (8000904 <shell_control_led+0x198>)
 80008be:	2128      	movs	r1, #40	@ 0x28
 80008c0:	f009 faf2 	bl	8009ea8 <sniprintf>
	h_shell->drv.transmit(h_shell->print_buffer, strlen(h_shell->print_buffer));
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	f8d3 4354 	ldr.w	r4, [r3, #852]	@ 0x354
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	f503 7541 	add.w	r5, r3, #772	@ 0x304
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80008d6:	4618      	mov	r0, r3
 80008d8:	f7ff fc7a 	bl	80001d0 <strlen>
 80008dc:	4603      	mov	r3, r0
 80008de:	b29b      	uxth	r3, r3
 80008e0:	4619      	mov	r1, r3
 80008e2:	4628      	mov	r0, r5
 80008e4:	47a0      	blx	r4

	return 0;
 80008e6:	2300      	movs	r3, #0
}
 80008e8:	4618      	mov	r0, r3
 80008ea:	3720      	adds	r7, #32
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bdb0      	pop	{r4, r5, r7, pc}
 80008f0:	0800aff8 	.word	0x0800aff8
 80008f4:	0800b018 	.word	0x0800b018
 80008f8:	200006dc 	.word	0x200006dc
 80008fc:	0800b02c 	.word	0x0800b02c
 8000900:	0800b030 	.word	0x0800b030
 8000904:	0800b034 	.word	0x0800b034

08000908 <drv_uart2_receive>:
#include <drv_uart2.h>
#include "usart.h"
#include "gpio.h"

uint8_t drv_uart2_receive(char * pData, uint16_t size)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b082      	sub	sp, #8
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
 8000910:	460b      	mov	r3, r1
 8000912:	807b      	strh	r3, [r7, #2]
	HAL_UART_Receive(&huart2, (uint8_t*)(pData), size, HAL_MAX_DELAY);
 8000914:	887a      	ldrh	r2, [r7, #2]
 8000916:	f04f 33ff 	mov.w	r3, #4294967295
 800091a:	6879      	ldr	r1, [r7, #4]
 800091c:	4803      	ldr	r0, [pc, #12]	@ (800092c <drv_uart2_receive+0x24>)
 800091e:	f006 fd70 	bl	8007402 <HAL_UART_Receive>

	return 0;
 8000922:	2300      	movs	r3, #0
}
 8000924:	4618      	mov	r0, r3
 8000926:	3708      	adds	r7, #8
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	2000094c 	.word	0x2000094c

08000930 <drv_uart2_transmit>:

uint8_t drv_uart2_transmit(const char * pData, uint16_t size)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
 8000938:	460b      	mov	r3, r1
 800093a:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 800093c:	887a      	ldrh	r2, [r7, #2]
 800093e:	f04f 33ff 	mov.w	r3, #4294967295
 8000942:	6879      	ldr	r1, [r7, #4]
 8000944:	4803      	ldr	r0, [pc, #12]	@ (8000954 <drv_uart2_transmit+0x24>)
 8000946:	f006 fcd3 	bl	80072f0 <HAL_UART_Transmit>

	return 0;
 800094a:	2300      	movs	r3, #0
}
 800094c:	4618      	mov	r0, r3
 800094e:	3708      	adds	r7, #8
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}
 8000954:	2000094c 	.word	0x2000094c

08000958 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000958:	b480      	push	{r7}
 800095a:	b085      	sub	sp, #20
 800095c:	af00      	add	r7, sp, #0
 800095e:	60f8      	str	r0, [r7, #12]
 8000960:	60b9      	str	r1, [r7, #8]
 8000962:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	4a07      	ldr	r2, [pc, #28]	@ (8000984 <vApplicationGetIdleTaskMemory+0x2c>)
 8000968:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800096a:	68bb      	ldr	r3, [r7, #8]
 800096c:	4a06      	ldr	r2, [pc, #24]	@ (8000988 <vApplicationGetIdleTaskMemory+0x30>)
 800096e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	2280      	movs	r2, #128	@ 0x80
 8000974:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000976:	bf00      	nop
 8000978:	3714      	adds	r7, #20
 800097a:	46bd      	mov	sp, r7
 800097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000980:	4770      	bx	lr
 8000982:	bf00      	nop
 8000984:	2000008c 	.word	0x2000008c
 8000988:	2000012c 	.word	0x2000012c

0800098c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800098c:	b5b0      	push	{r4, r5, r7, lr}
 800098e:	b088      	sub	sp, #32
 8000990:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000992:	4b0a      	ldr	r3, [pc, #40]	@ (80009bc <MX_FREERTOS_Init+0x30>)
 8000994:	1d3c      	adds	r4, r7, #4
 8000996:	461d      	mov	r5, r3
 8000998:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800099a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800099c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80009a0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80009a4:	1d3b      	adds	r3, r7, #4
 80009a6:	2100      	movs	r1, #0
 80009a8:	4618      	mov	r0, r3
 80009aa:	f007 fe55 	bl	8008658 <osThreadCreate>
 80009ae:	4603      	mov	r3, r0
 80009b0:	4a03      	ldr	r2, [pc, #12]	@ (80009c0 <MX_FREERTOS_Init+0x34>)
 80009b2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80009b4:	bf00      	nop
 80009b6:	3720      	adds	r7, #32
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bdb0      	pop	{r4, r5, r7, pc}
 80009bc:	0800b050 	.word	0x0800b050
 80009c0:	20000088 	.word	0x20000088

080009c4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80009cc:	2001      	movs	r0, #1
 80009ce:	f007 fe8f 	bl	80086f0 <osDelay>
 80009d2:	e7fb      	b.n	80009cc <StartDefaultTask+0x8>

080009d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b08a      	sub	sp, #40	@ 0x28
 80009d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009da:	f107 0314 	add.w	r3, r7, #20
 80009de:	2200      	movs	r2, #0
 80009e0:	601a      	str	r2, [r3, #0]
 80009e2:	605a      	str	r2, [r3, #4]
 80009e4:	609a      	str	r2, [r3, #8]
 80009e6:	60da      	str	r2, [r3, #12]
 80009e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009ea:	4b38      	ldr	r3, [pc, #224]	@ (8000acc <MX_GPIO_Init+0xf8>)
 80009ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ee:	4a37      	ldr	r2, [pc, #220]	@ (8000acc <MX_GPIO_Init+0xf8>)
 80009f0:	f043 0304 	orr.w	r3, r3, #4
 80009f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009f6:	4b35      	ldr	r3, [pc, #212]	@ (8000acc <MX_GPIO_Init+0xf8>)
 80009f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009fa:	f003 0304 	and.w	r3, r3, #4
 80009fe:	613b      	str	r3, [r7, #16]
 8000a00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a02:	4b32      	ldr	r3, [pc, #200]	@ (8000acc <MX_GPIO_Init+0xf8>)
 8000a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a06:	4a31      	ldr	r2, [pc, #196]	@ (8000acc <MX_GPIO_Init+0xf8>)
 8000a08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a0e:	4b2f      	ldr	r3, [pc, #188]	@ (8000acc <MX_GPIO_Init+0xf8>)
 8000a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a16:	60fb      	str	r3, [r7, #12]
 8000a18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a1a:	4b2c      	ldr	r3, [pc, #176]	@ (8000acc <MX_GPIO_Init+0xf8>)
 8000a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a1e:	4a2b      	ldr	r2, [pc, #172]	@ (8000acc <MX_GPIO_Init+0xf8>)
 8000a20:	f043 0301 	orr.w	r3, r3, #1
 8000a24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a26:	4b29      	ldr	r3, [pc, #164]	@ (8000acc <MX_GPIO_Init+0xf8>)
 8000a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a2a:	f003 0301 	and.w	r3, r3, #1
 8000a2e:	60bb      	str	r3, [r7, #8]
 8000a30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a32:	4b26      	ldr	r3, [pc, #152]	@ (8000acc <MX_GPIO_Init+0xf8>)
 8000a34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a36:	4a25      	ldr	r2, [pc, #148]	@ (8000acc <MX_GPIO_Init+0xf8>)
 8000a38:	f043 0302 	orr.w	r3, r3, #2
 8000a3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a3e:	4b23      	ldr	r3, [pc, #140]	@ (8000acc <MX_GPIO_Init+0xf8>)
 8000a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a42:	f003 0302 	and.w	r3, r3, #2
 8000a46:	607b      	str	r3, [r7, #4]
 8000a48:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nRESET_GPIO_Port, VU_nRESET_Pin, GPIO_PIN_SET);
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	2101      	movs	r1, #1
 8000a4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a52:	f001 fe8f 	bl	8002774 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a56:	2200      	movs	r2, #0
 8000a58:	2120      	movs	r1, #32
 8000a5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a5e:	f001 fe89 	bl	8002774 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 8000a62:	2201      	movs	r2, #1
 8000a64:	2180      	movs	r1, #128	@ 0x80
 8000a66:	481a      	ldr	r0, [pc, #104]	@ (8000ad0 <MX_GPIO_Init+0xfc>)
 8000a68:	f001 fe84 	bl	8002774 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a6c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a72:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	4619      	mov	r1, r3
 8000a82:	4814      	ldr	r0, [pc, #80]	@ (8000ad4 <MX_GPIO_Init+0x100>)
 8000a84:	f001 fccc 	bl	8002420 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = VU_nRESET_Pin|LD2_Pin;
 8000a88:	2321      	movs	r3, #33	@ 0x21
 8000a8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a90:	2300      	movs	r3, #0
 8000a92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a94:	2300      	movs	r3, #0
 8000a96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a98:	f107 0314 	add.w	r3, r7, #20
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aa2:	f001 fcbd 	bl	8002420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VU_nCS_Pin;
 8000aa6:	2380      	movs	r3, #128	@ 0x80
 8000aa8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_nCS_GPIO_Port, &GPIO_InitStruct);
 8000ab6:	f107 0314 	add.w	r3, r7, #20
 8000aba:	4619      	mov	r1, r3
 8000abc:	4804      	ldr	r0, [pc, #16]	@ (8000ad0 <MX_GPIO_Init+0xfc>)
 8000abe:	f001 fcaf 	bl	8002420 <HAL_GPIO_Init>

}
 8000ac2:	bf00      	nop
 8000ac4:	3728      	adds	r7, #40	@ 0x28
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	40021000 	.word	0x40021000
 8000ad0:	48000400 	.word	0x48000400
 8000ad4:	48000800 	.word	0x48000800

08000ad8 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000adc:	4b1b      	ldr	r3, [pc, #108]	@ (8000b4c <MX_I2C2_Init+0x74>)
 8000ade:	4a1c      	ldr	r2, [pc, #112]	@ (8000b50 <MX_I2C2_Init+0x78>)
 8000ae0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8000ae2:	4b1a      	ldr	r3, [pc, #104]	@ (8000b4c <MX_I2C2_Init+0x74>)
 8000ae4:	4a1b      	ldr	r2, [pc, #108]	@ (8000b54 <MX_I2C2_Init+0x7c>)
 8000ae6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000ae8:	4b18      	ldr	r3, [pc, #96]	@ (8000b4c <MX_I2C2_Init+0x74>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000aee:	4b17      	ldr	r3, [pc, #92]	@ (8000b4c <MX_I2C2_Init+0x74>)
 8000af0:	2201      	movs	r2, #1
 8000af2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000af4:	4b15      	ldr	r3, [pc, #84]	@ (8000b4c <MX_I2C2_Init+0x74>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000afa:	4b14      	ldr	r3, [pc, #80]	@ (8000b4c <MX_I2C2_Init+0x74>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b00:	4b12      	ldr	r3, [pc, #72]	@ (8000b4c <MX_I2C2_Init+0x74>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b06:	4b11      	ldr	r3, [pc, #68]	@ (8000b4c <MX_I2C2_Init+0x74>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b4c <MX_I2C2_Init+0x74>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000b12:	480e      	ldr	r0, [pc, #56]	@ (8000b4c <MX_I2C2_Init+0x74>)
 8000b14:	f001 fe46 	bl	80027a4 <HAL_I2C_Init>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000b1e:	f000 f9cb 	bl	8000eb8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b22:	2100      	movs	r1, #0
 8000b24:	4809      	ldr	r0, [pc, #36]	@ (8000b4c <MX_I2C2_Init+0x74>)
 8000b26:	f002 fb8d 	bl	8003244 <HAL_I2CEx_ConfigAnalogFilter>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000b30:	f000 f9c2 	bl	8000eb8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000b34:	2100      	movs	r1, #0
 8000b36:	4805      	ldr	r0, [pc, #20]	@ (8000b4c <MX_I2C2_Init+0x74>)
 8000b38:	f002 fbcf 	bl	80032da <HAL_I2CEx_ConfigDigitalFilter>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000b42:	f000 f9b9 	bl	8000eb8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000b46:	bf00      	nop
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	2000032c 	.word	0x2000032c
 8000b50:	40005800 	.word	0x40005800
 8000b54:	10d19ce4 	.word	0x10d19ce4

08000b58 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b0ac      	sub	sp, #176	@ 0xb0
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b60:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b64:	2200      	movs	r2, #0
 8000b66:	601a      	str	r2, [r3, #0]
 8000b68:	605a      	str	r2, [r3, #4]
 8000b6a:	609a      	str	r2, [r3, #8]
 8000b6c:	60da      	str	r2, [r3, #12]
 8000b6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b70:	f107 0314 	add.w	r3, r7, #20
 8000b74:	2288      	movs	r2, #136	@ 0x88
 8000b76:	2100      	movs	r1, #0
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f009 faa1 	bl	800a0c0 <memset>
  if(i2cHandle->Instance==I2C2)
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	4a21      	ldr	r2, [pc, #132]	@ (8000c08 <HAL_I2C_MspInit+0xb0>)
 8000b84:	4293      	cmp	r3, r2
 8000b86:	d13b      	bne.n	8000c00 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000b88:	2380      	movs	r3, #128	@ 0x80
 8000b8a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b90:	f107 0314 	add.w	r3, r7, #20
 8000b94:	4618      	mov	r0, r3
 8000b96:	f003 fa83 	bl	80040a0 <HAL_RCCEx_PeriphCLKConfig>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000ba0:	f000 f98a 	bl	8000eb8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba4:	4b19      	ldr	r3, [pc, #100]	@ (8000c0c <HAL_I2C_MspInit+0xb4>)
 8000ba6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ba8:	4a18      	ldr	r2, [pc, #96]	@ (8000c0c <HAL_I2C_MspInit+0xb4>)
 8000baa:	f043 0302 	orr.w	r3, r3, #2
 8000bae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bb0:	4b16      	ldr	r3, [pc, #88]	@ (8000c0c <HAL_I2C_MspInit+0xb4>)
 8000bb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bb4:	f003 0302 	and.w	r3, r3, #2
 8000bb8:	613b      	str	r3, [r7, #16]
 8000bba:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000bbc:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000bc0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bc4:	2312      	movs	r3, #18
 8000bc6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bd0:	2303      	movs	r3, #3
 8000bd2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000bd6:	2304      	movs	r3, #4
 8000bd8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bdc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000be0:	4619      	mov	r1, r3
 8000be2:	480b      	ldr	r0, [pc, #44]	@ (8000c10 <HAL_I2C_MspInit+0xb8>)
 8000be4:	f001 fc1c 	bl	8002420 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000be8:	4b08      	ldr	r3, [pc, #32]	@ (8000c0c <HAL_I2C_MspInit+0xb4>)
 8000bea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bec:	4a07      	ldr	r2, [pc, #28]	@ (8000c0c <HAL_I2C_MspInit+0xb4>)
 8000bee:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000bf2:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bf4:	4b05      	ldr	r3, [pc, #20]	@ (8000c0c <HAL_I2C_MspInit+0xb4>)
 8000bf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bf8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000bfc:	60fb      	str	r3, [r7, #12]
 8000bfe:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000c00:	bf00      	nop
 8000c02:	37b0      	adds	r7, #176	@ 0xb0
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	40005800 	.word	0x40005800
 8000c0c:	40021000 	.word	0x40021000
 8000c10:	48000400 	.word	0x48000400

08000c14 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) &chr, 1, HAL_MAX_DELAY);
 8000c1c:	1d39      	adds	r1, r7, #4
 8000c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c22:	2201      	movs	r2, #1
 8000c24:	4803      	ldr	r0, [pc, #12]	@ (8000c34 <__io_putchar+0x20>)
 8000c26:	f006 fb63 	bl	80072f0 <HAL_UART_Transmit>
	return chr;
 8000c2a:	687b      	ldr	r3, [r7, #4]
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3708      	adds	r7, #8
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	2000094c 	.word	0x2000094c

08000c38 <init_shell>:

	return 0;
}*/

void init_shell(void *unused)
{
 8000c38:	b590      	push	{r4, r7, lr}
 8000c3a:	b085      	sub	sp, #20
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
	h_shell.drv.receive = drv_uart2_receive;
 8000c40:	4b10      	ldr	r3, [pc, #64]	@ (8000c84 <init_shell+0x4c>)
 8000c42:	4a11      	ldr	r2, [pc, #68]	@ (8000c88 <init_shell+0x50>)
 8000c44:	f8c3 2358 	str.w	r2, [r3, #856]	@ 0x358
	h_shell.drv.transmit = drv_uart2_transmit;
 8000c48:	4b0e      	ldr	r3, [pc, #56]	@ (8000c84 <init_shell+0x4c>)
 8000c4a:	4a10      	ldr	r2, [pc, #64]	@ (8000c8c <init_shell+0x54>)
 8000c4c:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354

	shell_init(&h_shell);
 8000c50:	480c      	ldr	r0, [pc, #48]	@ (8000c84 <init_shell+0x4c>)
 8000c52:	f000 fc4f 	bl	80014f4 <shell_init>
	shell_add(&h_shell, 'l', shell_control_led, "Control LEDs: l <port> <pin> <state>");
 8000c56:	4b0e      	ldr	r3, [pc, #56]	@ (8000c90 <init_shell+0x58>)
 8000c58:	4a0e      	ldr	r2, [pc, #56]	@ (8000c94 <init_shell+0x5c>)
 8000c5a:	216c      	movs	r1, #108	@ 0x6c
 8000c5c:	4809      	ldr	r0, [pc, #36]	@ (8000c84 <init_shell+0x4c>)
 8000c5e:	f000 fc75 	bl	800154c <shell_add>

	const char *startup_msg = "\r\nType commands:\r\n";
 8000c62:	4b0d      	ldr	r3, [pc, #52]	@ (8000c98 <init_shell+0x60>)
 8000c64:	60fb      	str	r3, [r7, #12]
	h_shell.drv.transmit(startup_msg, strlen(startup_msg));
 8000c66:	4b07      	ldr	r3, [pc, #28]	@ (8000c84 <init_shell+0x4c>)
 8000c68:	f8d3 4354 	ldr.w	r4, [r3, #852]	@ 0x354
 8000c6c:	68f8      	ldr	r0, [r7, #12]
 8000c6e:	f7ff faaf 	bl	80001d0 <strlen>
 8000c72:	4603      	mov	r3, r0
 8000c74:	b29b      	uxth	r3, r3
 8000c76:	4619      	mov	r1, r3
 8000c78:	68f8      	ldr	r0, [r7, #12]
 8000c7a:	47a0      	blx	r4
}
 8000c7c:	bf00      	nop
 8000c7e:	3714      	adds	r7, #20
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd90      	pop	{r4, r7, pc}
 8000c84:	20000380 	.word	0x20000380
 8000c88:	08000909 	.word	0x08000909
 8000c8c:	08000931 	.word	0x08000931
 8000c90:	0800b06c 	.word	0x0800b06c
 8000c94:	0800076d 	.word	0x0800076d
 8000c98:	0800b094 	.word	0x0800b094

08000c9c <Task_control_Led>:
void Task_control_Led(void *argument)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]

	LED_Driver_Init(&led_driver);
 8000ca4:	4806      	ldr	r0, [pc, #24]	@ (8000cc0 <Task_control_Led+0x24>)
 8000ca6:	f7ff fd3d 	bl	8000724 <LED_Driver_Init>
	init_shell(NULL);
 8000caa:	2000      	movs	r0, #0
 8000cac:	f7ff ffc4 	bl	8000c38 <init_shell>
	shell_run(&h_shell);
 8000cb0:	4804      	ldr	r0, [pc, #16]	@ (8000cc4 <Task_control_Led+0x28>)
 8000cb2:	f000 fcf7 	bl	80016a4 <shell_run>
}
 8000cb6:	bf00      	nop
 8000cb8:	3708      	adds	r7, #8
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	200006dc 	.word	0x200006dc
 8000cc4:	20000380 	.word	0x20000380

08000cc8 <Task_Chenillard>:


void Task_Chenillard(void *unused)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]

	LED_Driver_Init(&led_driver);
 8000cd0:	4804      	ldr	r0, [pc, #16]	@ (8000ce4 <Task_Chenillard+0x1c>)
 8000cd2:	f7ff fd27 	bl	8000724 <LED_Driver_Init>
	printf("\r\n Chenillard dans une task\r\n");
 8000cd6:	4804      	ldr	r0, [pc, #16]	@ (8000ce8 <Task_Chenillard+0x20>)
 8000cd8:	f009 f8de 	bl	8009e98 <puts>
	while(1){
		led_driver.chenillard();
 8000cdc:	4b01      	ldr	r3, [pc, #4]	@ (8000ce4 <Task_Chenillard+0x1c>)
 8000cde:	68db      	ldr	r3, [r3, #12]
 8000ce0:	4798      	blx	r3
 8000ce2:	e7fb      	b.n	8000cdc <Task_Chenillard+0x14>
 8000ce4:	200006dc 	.word	0x200006dc
 8000ce8:	0800b0a8 	.word	0x0800b0a8

08000cec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b088      	sub	sp, #32
 8000cf0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cf2:	f001 f869 	bl	8001dc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cf6:	f000 f851 	bl	8000d9c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000cfa:	f000 f8a0 	bl	8000e3e <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cfe:	f7ff fe69 	bl	80009d4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d02:	f7ff fc35 	bl	8000570 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000d06:	f000 ffa1 	bl	8001c4c <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8000d0a:	f000 fd55 	bl	80017b8 <MX_SPI3_Init>
  MX_I2C2_Init();
 8000d0e:	f7ff fee3 	bl	8000ad8 <MX_I2C2_Init>
  MX_SAI2_Init();
 8000d12:	f000 f8d7 	bl	8000ec4 <MX_SAI2_Init>
  /* USER CODE BEGIN 2 */
  __HAL_SAI_ENABLE(&hsai_BlockA2);
 8000d16:	4b1a      	ldr	r3, [pc, #104]	@ (8000d80 <main+0x94>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	681a      	ldr	r2, [r3, #0]
 8000d1c:	4b18      	ldr	r3, [pc, #96]	@ (8000d80 <main+0x94>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000d24:	601a      	str	r2, [r3, #0]
    sgtl5000_handle.hi2c = &hi2c2;
 8000d26:	4b17      	ldr	r3, [pc, #92]	@ (8000d84 <main+0x98>)
 8000d28:	4a17      	ldr	r2, [pc, #92]	@ (8000d88 <main+0x9c>)
 8000d2a:	601a      	str	r2, [r3, #0]
    sgtl5000_handle.i2c_address = SGTL5000_I2C_ADDR_WRITE;
 8000d2c:	4b15      	ldr	r3, [pc, #84]	@ (8000d84 <main+0x98>)
 8000d2e:	2214      	movs	r2, #20
 8000d30:	809a      	strh	r2, [r3, #4]
    sgtl5000_init(&sgtl5000_handle);
 8000d32:	4814      	ldr	r0, [pc, #80]	@ (8000d84 <main+0x98>)
 8000d34:	f000 fab8 	bl	80012a8 <sgtl5000_init>
     {
     Error_Handler();
     }*/


	xTaskCreate(Task_Chenillard,"Task_Chenillard", 256, NULL, 1, NULL);
 8000d38:	2300      	movs	r3, #0
 8000d3a:	9301      	str	r3, [sp, #4]
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	9300      	str	r3, [sp, #0]
 8000d40:	2300      	movs	r3, #0
 8000d42:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d46:	4911      	ldr	r1, [pc, #68]	@ (8000d8c <main+0xa0>)
 8000d48:	4811      	ldr	r0, [pc, #68]	@ (8000d90 <main+0xa4>)
 8000d4a:	f007 fdf9 	bl	8008940 <xTaskCreate>
	xTaskCreate(Task_control_Led,"Task_control_led", 256, NULL, 2, NULL);
 8000d4e:	2300      	movs	r3, #0
 8000d50:	9301      	str	r3, [sp, #4]
 8000d52:	2302      	movs	r3, #2
 8000d54:	9300      	str	r3, [sp, #0]
 8000d56:	2300      	movs	r3, #0
 8000d58:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d5c:	490d      	ldr	r1, [pc, #52]	@ (8000d94 <main+0xa8>)
 8000d5e:	480e      	ldr	r0, [pc, #56]	@ (8000d98 <main+0xac>)
 8000d60:	f007 fdee 	bl	8008940 <xTaskCreate>
	//xTaskCreate(task_read_CHIP_ID,"task_read_CHIP_ID", 256, NULL, 3, NULL);
	vTaskStartScheduler();
 8000d64:	f007 ff72 	bl	8008c4c <vTaskStartScheduler>
    h_shell.drv.transmit = drv_uart2_transmit;

    shell_init(&h_shell);
    shell_add(&h_shell, 'l', fonction, "loggle LEDs");
    shell_run(&h_shell);*/
	init_MCP23017();
 8000d68:	f7ff fc84 	bl	8000674 <init_MCP23017>
	LED_Driver_t led_driver;
	LED_Driver_Init(&led_driver);
 8000d6c:	463b      	mov	r3, r7
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f7ff fcd8 	bl	8000724 <LED_Driver_Init>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000d74:	f7ff fe0a 	bl	800098c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000d78:	f007 fc67 	bl	800864a <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000d7c:	bf00      	nop
 8000d7e:	e7fd      	b.n	8000d7c <main+0x90>
 8000d80:	200006fc 	.word	0x200006fc
 8000d84:	200006f4 	.word	0x200006f4
 8000d88:	2000032c 	.word	0x2000032c
 8000d8c:	0800b0c8 	.word	0x0800b0c8
 8000d90:	08000cc9 	.word	0x08000cc9
 8000d94:	0800b0d8 	.word	0x0800b0d8
 8000d98:	08000c9d 	.word	0x08000c9d

08000d9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b096      	sub	sp, #88	@ 0x58
 8000da0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000da2:	f107 0314 	add.w	r3, r7, #20
 8000da6:	2244      	movs	r2, #68	@ 0x44
 8000da8:	2100      	movs	r1, #0
 8000daa:	4618      	mov	r0, r3
 8000dac:	f009 f988 	bl	800a0c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000db0:	463b      	mov	r3, r7
 8000db2:	2200      	movs	r2, #0
 8000db4:	601a      	str	r2, [r3, #0]
 8000db6:	605a      	str	r2, [r3, #4]
 8000db8:	609a      	str	r2, [r3, #8]
 8000dba:	60da      	str	r2, [r3, #12]
 8000dbc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000dbe:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000dc2:	f002 fae5 	bl	8003390 <HAL_PWREx_ControlVoltageScaling>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000dcc:	f000 f874 	bl	8000eb8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dd0:	2302      	movs	r3, #2
 8000dd2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dd4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000dd8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dda:	2310      	movs	r3, #16
 8000ddc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dde:	2302      	movs	r3, #2
 8000de0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000de2:	2302      	movs	r3, #2
 8000de4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000de6:	2301      	movs	r3, #1
 8000de8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000dea:	230a      	movs	r3, #10
 8000dec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000dee:	2307      	movs	r3, #7
 8000df0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000df2:	2302      	movs	r3, #2
 8000df4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000df6:	2302      	movs	r3, #2
 8000df8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dfa:	f107 0314 	add.w	r3, r7, #20
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f002 fb1c 	bl	800343c <HAL_RCC_OscConfig>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000e0a:	f000 f855 	bl	8000eb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e0e:	230f      	movs	r3, #15
 8000e10:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e12:	2303      	movs	r3, #3
 8000e14:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e16:	2300      	movs	r3, #0
 8000e18:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e22:	463b      	mov	r3, r7
 8000e24:	2104      	movs	r1, #4
 8000e26:	4618      	mov	r0, r3
 8000e28:	f002 fee4 	bl	8003bf4 <HAL_RCC_ClockConfig>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000e32:	f000 f841 	bl	8000eb8 <Error_Handler>
  }
}
 8000e36:	bf00      	nop
 8000e38:	3758      	adds	r7, #88	@ 0x58
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}

08000e3e <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000e3e:	b580      	push	{r7, lr}
 8000e40:	b0a2      	sub	sp, #136	@ 0x88
 8000e42:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e44:	463b      	mov	r3, r7
 8000e46:	2288      	movs	r2, #136	@ 0x88
 8000e48:	2100      	movs	r1, #0
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f009 f938 	bl	800a0c0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8000e50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e54:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8000e56:	2300      	movs	r3, #0
 8000e58:	66bb      	str	r3, [r7, #104]	@ 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 13;
 8000e62:	230d      	movs	r3, #13
 8000e64:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 8000e66:	2311      	movs	r3, #17
 8000e68:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000e6e:	2302      	movs	r3, #2
 8000e70:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8000e72:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e76:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e78:	463b      	mov	r3, r7
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f003 f910 	bl	80040a0 <HAL_RCCEx_PeriphCLKConfig>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <PeriphCommonClock_Config+0x4c>
  {
    Error_Handler();
 8000e86:	f000 f817 	bl	8000eb8 <Error_Handler>
  }
}
 8000e8a:	bf00      	nop
 8000e8c:	3788      	adds	r7, #136	@ 0x88
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
	...

08000e94 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a04      	ldr	r2, [pc, #16]	@ (8000eb4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ea2:	4293      	cmp	r3, r2
 8000ea4:	d101      	bne.n	8000eaa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000ea6:	f000 ffaf 	bl	8001e08 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000eaa:	bf00      	nop
 8000eac:	3708      	adds	r7, #8
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	40001400 	.word	0x40001400

08000eb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ebc:	b672      	cpsid	i
}
 8000ebe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000ec0:	bf00      	nop
 8000ec2:	e7fd      	b.n	8000ec0 <Error_Handler+0x8>

08000ec4 <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8000ec8:	4b2a      	ldr	r3, [pc, #168]	@ (8000f74 <MX_SAI2_Init+0xb0>)
 8000eca:	4a2b      	ldr	r2, [pc, #172]	@ (8000f78 <MX_SAI2_Init+0xb4>)
 8000ecc:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000ece:	4b29      	ldr	r3, [pc, #164]	@ (8000f74 <MX_SAI2_Init+0xb0>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000ed4:	4b27      	ldr	r3, [pc, #156]	@ (8000f74 <MX_SAI2_Init+0xb0>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000eda:	4b26      	ldr	r3, [pc, #152]	@ (8000f74 <MX_SAI2_Init+0xb0>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000ee0:	4b24      	ldr	r3, [pc, #144]	@ (8000f74 <MX_SAI2_Init+0xb0>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000ee6:	4b23      	ldr	r3, [pc, #140]	@ (8000f74 <MX_SAI2_Init+0xb0>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8000eec:	4b21      	ldr	r3, [pc, #132]	@ (8000f74 <MX_SAI2_Init+0xb0>)
 8000eee:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000ef2:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000ef4:	4b1f      	ldr	r3, [pc, #124]	@ (8000f74 <MX_SAI2_Init+0xb0>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000efa:	4b1e      	ldr	r3, [pc, #120]	@ (8000f74 <MX_SAI2_Init+0xb0>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000f00:	4b1c      	ldr	r3, [pc, #112]	@ (8000f74 <MX_SAI2_Init+0xb0>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000f06:	4b1b      	ldr	r3, [pc, #108]	@ (8000f74 <MX_SAI2_Init+0xb0>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2100      	movs	r1, #0
 8000f12:	4818      	ldr	r0, [pc, #96]	@ (8000f74 <MX_SAI2_Init+0xb0>)
 8000f14:	f004 fbde 	bl	80056d4 <HAL_SAI_InitProtocol>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8000f1e:	f7ff ffcb 	bl	8000eb8 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000f22:	4b16      	ldr	r3, [pc, #88]	@ (8000f7c <MX_SAI2_Init+0xb8>)
 8000f24:	4a16      	ldr	r2, [pc, #88]	@ (8000f80 <MX_SAI2_Init+0xbc>)
 8000f26:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000f28:	4b14      	ldr	r3, [pc, #80]	@ (8000f7c <MX_SAI2_Init+0xb8>)
 8000f2a:	2203      	movs	r2, #3
 8000f2c:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000f2e:	4b13      	ldr	r3, [pc, #76]	@ (8000f7c <MX_SAI2_Init+0xb8>)
 8000f30:	2201      	movs	r2, #1
 8000f32:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000f34:	4b11      	ldr	r3, [pc, #68]	@ (8000f7c <MX_SAI2_Init+0xb8>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000f3a:	4b10      	ldr	r3, [pc, #64]	@ (8000f7c <MX_SAI2_Init+0xb8>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000f40:	4b0e      	ldr	r3, [pc, #56]	@ (8000f7c <MX_SAI2_Init+0xb8>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000f46:	4b0d      	ldr	r3, [pc, #52]	@ (8000f7c <MX_SAI2_Init+0xb8>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000f4c:	4b0b      	ldr	r3, [pc, #44]	@ (8000f7c <MX_SAI2_Init+0xb8>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000f52:	4b0a      	ldr	r3, [pc, #40]	@ (8000f7c <MX_SAI2_Init+0xb8>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000f58:	2302      	movs	r3, #2
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	4807      	ldr	r0, [pc, #28]	@ (8000f7c <MX_SAI2_Init+0xb8>)
 8000f60:	f004 fbb8 	bl	80056d4 <HAL_SAI_InitProtocol>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d001      	beq.n	8000f6e <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8000f6a:	f7ff ffa5 	bl	8000eb8 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000f6e:	bf00      	nop
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	200006fc 	.word	0x200006fc
 8000f78:	40015804 	.word	0x40015804
 8000f7c:	20000780 	.word	0x20000780
 8000f80:	40015824 	.word	0x40015824

08000f84 <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b08a      	sub	sp, #40	@ 0x28
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a64      	ldr	r2, [pc, #400]	@ (8001124 <HAL_SAI_MspInit+0x1a0>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d15e      	bne.n	8001054 <HAL_SAI_MspInit+0xd0>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 8000f96:	4b64      	ldr	r3, [pc, #400]	@ (8001128 <HAL_SAI_MspInit+0x1a4>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d113      	bne.n	8000fc6 <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000f9e:	4b63      	ldr	r3, [pc, #396]	@ (800112c <HAL_SAI_MspInit+0x1a8>)
 8000fa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fa2:	4a62      	ldr	r2, [pc, #392]	@ (800112c <HAL_SAI_MspInit+0x1a8>)
 8000fa4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000fa8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000faa:	4b60      	ldr	r3, [pc, #384]	@ (800112c <HAL_SAI_MspInit+0x1a8>)
 8000fac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000fb2:	613b      	str	r3, [r7, #16]
 8000fb4:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	2105      	movs	r1, #5
 8000fba:	204b      	movs	r0, #75	@ 0x4b
 8000fbc:	f001 f820 	bl	8002000 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8000fc0:	204b      	movs	r0, #75	@ 0x4b
 8000fc2:	f001 f839 	bl	8002038 <HAL_NVIC_EnableIRQ>
    }
    SAI2_client ++;
 8000fc6:	4b58      	ldr	r3, [pc, #352]	@ (8001128 <HAL_SAI_MspInit+0x1a4>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	3301      	adds	r3, #1
 8000fcc:	4a56      	ldr	r2, [pc, #344]	@ (8001128 <HAL_SAI_MspInit+0x1a4>)
 8000fce:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000fd0:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000fd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd6:	2302      	movs	r3, #2
 8000fd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000fe2:	230d      	movs	r3, #13
 8000fe4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fe6:	f107 0314 	add.w	r3, r7, #20
 8000fea:	4619      	mov	r1, r3
 8000fec:	4850      	ldr	r0, [pc, #320]	@ (8001130 <HAL_SAI_MspInit+0x1ac>)
 8000fee:	f001 fa17 	bl	8002420 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 8000ff2:	4b50      	ldr	r3, [pc, #320]	@ (8001134 <HAL_SAI_MspInit+0x1b0>)
 8000ff4:	4a50      	ldr	r2, [pc, #320]	@ (8001138 <HAL_SAI_MspInit+0x1b4>)
 8000ff6:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 8000ff8:	4b4e      	ldr	r3, [pc, #312]	@ (8001134 <HAL_SAI_MspInit+0x1b0>)
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000ffe:	4b4d      	ldr	r3, [pc, #308]	@ (8001134 <HAL_SAI_MspInit+0x1b0>)
 8001000:	2210      	movs	r2, #16
 8001002:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8001004:	4b4b      	ldr	r3, [pc, #300]	@ (8001134 <HAL_SAI_MspInit+0x1b0>)
 8001006:	2200      	movs	r2, #0
 8001008:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 800100a:	4b4a      	ldr	r3, [pc, #296]	@ (8001134 <HAL_SAI_MspInit+0x1b0>)
 800100c:	2280      	movs	r2, #128	@ 0x80
 800100e:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001010:	4b48      	ldr	r3, [pc, #288]	@ (8001134 <HAL_SAI_MspInit+0x1b0>)
 8001012:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001016:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001018:	4b46      	ldr	r3, [pc, #280]	@ (8001134 <HAL_SAI_MspInit+0x1b0>)
 800101a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800101e:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8001020:	4b44      	ldr	r3, [pc, #272]	@ (8001134 <HAL_SAI_MspInit+0x1b0>)
 8001022:	2220      	movs	r2, #32
 8001024:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 8001026:	4b43      	ldr	r3, [pc, #268]	@ (8001134 <HAL_SAI_MspInit+0x1b0>)
 8001028:	2200      	movs	r2, #0
 800102a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 800102c:	4841      	ldr	r0, [pc, #260]	@ (8001134 <HAL_SAI_MspInit+0x1b0>)
 800102e:	f001 f811 	bl	8002054 <HAL_DMA_Init>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d001      	beq.n	800103c <HAL_SAI_MspInit+0xb8>
    {
      Error_Handler();
 8001038:	f7ff ff3e 	bl	8000eb8 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_a);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	4a3d      	ldr	r2, [pc, #244]	@ (8001134 <HAL_SAI_MspInit+0x1b0>)
 8001040:	671a      	str	r2, [r3, #112]	@ 0x70
 8001042:	4a3c      	ldr	r2, [pc, #240]	@ (8001134 <HAL_SAI_MspInit+0x1b0>)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_a);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	4a3a      	ldr	r2, [pc, #232]	@ (8001134 <HAL_SAI_MspInit+0x1b0>)
 800104c:	66da      	str	r2, [r3, #108]	@ 0x6c
 800104e:	4a39      	ldr	r2, [pc, #228]	@ (8001134 <HAL_SAI_MspInit+0x1b0>)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if(saiHandle->Instance==SAI2_Block_B)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a38      	ldr	r2, [pc, #224]	@ (800113c <HAL_SAI_MspInit+0x1b8>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d15e      	bne.n	800111c <HAL_SAI_MspInit+0x198>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 800105e:	4b32      	ldr	r3, [pc, #200]	@ (8001128 <HAL_SAI_MspInit+0x1a4>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d113      	bne.n	800108e <HAL_SAI_MspInit+0x10a>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8001066:	4b31      	ldr	r3, [pc, #196]	@ (800112c <HAL_SAI_MspInit+0x1a8>)
 8001068:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800106a:	4a30      	ldr	r2, [pc, #192]	@ (800112c <HAL_SAI_MspInit+0x1a8>)
 800106c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001070:	6613      	str	r3, [r2, #96]	@ 0x60
 8001072:	4b2e      	ldr	r3, [pc, #184]	@ (800112c <HAL_SAI_MspInit+0x1a8>)
 8001074:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001076:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800107a:	60fb      	str	r3, [r7, #12]
 800107c:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 800107e:	2200      	movs	r2, #0
 8001080:	2105      	movs	r1, #5
 8001082:	204b      	movs	r0, #75	@ 0x4b
 8001084:	f000 ffbc 	bl	8002000 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8001088:	204b      	movs	r0, #75	@ 0x4b
 800108a:	f000 ffd5 	bl	8002038 <HAL_NVIC_EnableIRQ>
      }
    SAI2_client ++;
 800108e:	4b26      	ldr	r3, [pc, #152]	@ (8001128 <HAL_SAI_MspInit+0x1a4>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	3301      	adds	r3, #1
 8001094:	4a24      	ldr	r2, [pc, #144]	@ (8001128 <HAL_SAI_MspInit+0x1a4>)
 8001096:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001098:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800109c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800109e:	2302      	movs	r3, #2
 80010a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a2:	2300      	movs	r3, #0
 80010a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a6:	2300      	movs	r3, #0
 80010a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80010aa:	230d      	movs	r3, #13
 80010ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010ae:	f107 0314 	add.w	r3, r7, #20
 80010b2:	4619      	mov	r1, r3
 80010b4:	4822      	ldr	r0, [pc, #136]	@ (8001140 <HAL_SAI_MspInit+0x1bc>)
 80010b6:	f001 f9b3 	bl	8002420 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA1_Channel7;
 80010ba:	4b22      	ldr	r3, [pc, #136]	@ (8001144 <HAL_SAI_MspInit+0x1c0>)
 80010bc:	4a22      	ldr	r2, [pc, #136]	@ (8001148 <HAL_SAI_MspInit+0x1c4>)
 80010be:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Request = DMA_REQUEST_1;
 80010c0:	4b20      	ldr	r3, [pc, #128]	@ (8001144 <HAL_SAI_MspInit+0x1c0>)
 80010c2:	2201      	movs	r2, #1
 80010c4:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010c6:	4b1f      	ldr	r3, [pc, #124]	@ (8001144 <HAL_SAI_MspInit+0x1c0>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 80010cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001144 <HAL_SAI_MspInit+0x1c0>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 80010d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001144 <HAL_SAI_MspInit+0x1c0>)
 80010d4:	2280      	movs	r2, #128	@ 0x80
 80010d6:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80010d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001144 <HAL_SAI_MspInit+0x1c0>)
 80010da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010de:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80010e0:	4b18      	ldr	r3, [pc, #96]	@ (8001144 <HAL_SAI_MspInit+0x1c0>)
 80010e2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80010e6:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 80010e8:	4b16      	ldr	r3, [pc, #88]	@ (8001144 <HAL_SAI_MspInit+0x1c0>)
 80010ea:	2220      	movs	r2, #32
 80010ec:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 80010ee:	4b15      	ldr	r3, [pc, #84]	@ (8001144 <HAL_SAI_MspInit+0x1c0>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 80010f4:	4813      	ldr	r0, [pc, #76]	@ (8001144 <HAL_SAI_MspInit+0x1c0>)
 80010f6:	f000 ffad 	bl	8002054 <HAL_DMA_Init>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <HAL_SAI_MspInit+0x180>
    {
      Error_Handler();
 8001100:	f7ff feda 	bl	8000eb8 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_b);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	4a0f      	ldr	r2, [pc, #60]	@ (8001144 <HAL_SAI_MspInit+0x1c0>)
 8001108:	671a      	str	r2, [r3, #112]	@ 0x70
 800110a:	4a0e      	ldr	r2, [pc, #56]	@ (8001144 <HAL_SAI_MspInit+0x1c0>)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_b);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	4a0c      	ldr	r2, [pc, #48]	@ (8001144 <HAL_SAI_MspInit+0x1c0>)
 8001114:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001116:	4a0b      	ldr	r2, [pc, #44]	@ (8001144 <HAL_SAI_MspInit+0x1c0>)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 800111c:	bf00      	nop
 800111e:	3728      	adds	r7, #40	@ 0x28
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	40015804 	.word	0x40015804
 8001128:	20000894 	.word	0x20000894
 800112c:	40021000 	.word	0x40021000
 8001130:	48000400 	.word	0x48000400
 8001134:	20000804 	.word	0x20000804
 8001138:	4002006c 	.word	0x4002006c
 800113c:	40015824 	.word	0x40015824
 8001140:	48000800 	.word	0x48000800
 8001144:	2000084c 	.word	0x2000084c
 8001148:	40020080 	.word	0x40020080

0800114c <sgtl5000_i2c_write_register>:
#include "sgtl5000.h"
#include "main.h"
#include <stdio.h>

HAL_StatusTypeDef sgtl5000_i2c_write_register(h_sgtl5000_t *h_sgtl5000, uint16_t reg, uint16_t value) {
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af02      	add	r7, sp, #8
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	460b      	mov	r3, r1
 8001156:	807b      	strh	r3, [r7, #2]
 8001158:	4613      	mov	r3, r2
 800115a:	803b      	strh	r3, [r7, #0]
	uint8_t data[4];
	data[0] = (reg >> 8) & 0xFF;        // High byte of the register address
 800115c:	887b      	ldrh	r3, [r7, #2]
 800115e:	0a1b      	lsrs	r3, r3, #8
 8001160:	b29b      	uxth	r3, r3
 8001162:	b2db      	uxtb	r3, r3
 8001164:	723b      	strb	r3, [r7, #8]
	data[1] = reg & 0xFF;               // Low byte of the register address
 8001166:	887b      	ldrh	r3, [r7, #2]
 8001168:	b2db      	uxtb	r3, r3
 800116a:	727b      	strb	r3, [r7, #9]
	data[2] = (value >> 8) & 0xFF;      // High byte of the value
 800116c:	883b      	ldrh	r3, [r7, #0]
 800116e:	0a1b      	lsrs	r3, r3, #8
 8001170:	b29b      	uxth	r3, r3
 8001172:	b2db      	uxtb	r3, r3
 8001174:	72bb      	strb	r3, [r7, #10]
	data[3] = value & 0xFF;             // Low byte of the value
 8001176:	883b      	ldrh	r3, [r7, #0]
 8001178:	b2db      	uxtb	r3, r3
 800117a:	72fb      	strb	r3, [r7, #11]

	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(h_sgtl5000->hi2c, h_sgtl5000->i2c_address, data, 4, HAL_MAX_DELAY);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6818      	ldr	r0, [r3, #0]
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	8899      	ldrh	r1, [r3, #4]
 8001184:	f107 0208 	add.w	r2, r7, #8
 8001188:	f04f 33ff 	mov.w	r3, #4294967295
 800118c:	9300      	str	r3, [sp, #0]
 800118e:	2304      	movs	r3, #4
 8001190:	f001 fba4 	bl	80028dc <HAL_I2C_Master_Transmit>
 8001194:	4603      	mov	r3, r0
 8001196:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) {
 8001198:	7bfb      	ldrb	r3, [r7, #15]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d005      	beq.n	80011aa <sgtl5000_i2c_write_register+0x5e>
		printf("SGTL5000 Write Error: Reg 0x%04X, Val 0x%04X, Status %d\r\n", reg, value, status);
 800119e:	8879      	ldrh	r1, [r7, #2]
 80011a0:	883a      	ldrh	r2, [r7, #0]
 80011a2:	7bfb      	ldrb	r3, [r7, #15]
 80011a4:	4803      	ldr	r0, [pc, #12]	@ (80011b4 <sgtl5000_i2c_write_register+0x68>)
 80011a6:	f008 fe0f 	bl	8009dc8 <iprintf>
	}
	return status;
 80011aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	3710      	adds	r7, #16
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	0800b0ec 	.word	0x0800b0ec

080011b8 <sgtl5000_i2c_read_register>:

HAL_StatusTypeDef sgtl5000_i2c_read_register(h_sgtl5000_t *h_sgtl5000, uint16_t reg, uint16_t *value) {
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b088      	sub	sp, #32
 80011bc:	af02      	add	r7, sp, #8
 80011be:	60f8      	str	r0, [r7, #12]
 80011c0:	460b      	mov	r3, r1
 80011c2:	607a      	str	r2, [r7, #4]
 80011c4:	817b      	strh	r3, [r7, #10]
	uint8_t reg_addr[2];
	uint8_t data_rx[2];

	reg_addr[0] = (reg >> 8) & 0xFF;    // High byte of the register address
 80011c6:	897b      	ldrh	r3, [r7, #10]
 80011c8:	0a1b      	lsrs	r3, r3, #8
 80011ca:	b29b      	uxth	r3, r3
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	753b      	strb	r3, [r7, #20]
	reg_addr[1] = reg & 0xFF;           // Low byte of the register address
 80011d0:	897b      	ldrh	r3, [r7, #10]
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	757b      	strb	r3, [r7, #21]

	// Send register address
	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(h_sgtl5000->hi2c, h_sgtl5000->i2c_address, reg_addr, 2, HAL_MAX_DELAY);
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	6818      	ldr	r0, [r3, #0]
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	8899      	ldrh	r1, [r3, #4]
 80011de:	f107 0214 	add.w	r2, r7, #20
 80011e2:	f04f 33ff 	mov.w	r3, #4294967295
 80011e6:	9300      	str	r3, [sp, #0]
 80011e8:	2302      	movs	r3, #2
 80011ea:	f001 fb77 	bl	80028dc <HAL_I2C_Master_Transmit>
 80011ee:	4603      	mov	r3, r0
 80011f0:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) {
 80011f2:	7dfb      	ldrb	r3, [r7, #23]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d007      	beq.n	8001208 <sgtl5000_i2c_read_register+0x50>
		printf("SGTL5000 Read Error (Addr Tx): Reg 0x%04X, Status %d\r\n", reg, status);
 80011f8:	897b      	ldrh	r3, [r7, #10]
 80011fa:	7dfa      	ldrb	r2, [r7, #23]
 80011fc:	4619      	mov	r1, r3
 80011fe:	4816      	ldr	r0, [pc, #88]	@ (8001258 <sgtl5000_i2c_read_register+0xa0>)
 8001200:	f008 fde2 	bl	8009dc8 <iprintf>
		return status;
 8001204:	7dfb      	ldrb	r3, [r7, #23]
 8001206:	e023      	b.n	8001250 <sgtl5000_i2c_read_register+0x98>
	}

	// Receive data
	status = HAL_I2C_Master_Receive(h_sgtl5000->hi2c, h_sgtl5000->i2c_address, data_rx, 2, HAL_MAX_DELAY);
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	6818      	ldr	r0, [r3, #0]
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	8899      	ldrh	r1, [r3, #4]
 8001210:	f107 0210 	add.w	r2, r7, #16
 8001214:	f04f 33ff 	mov.w	r3, #4294967295
 8001218:	9300      	str	r3, [sp, #0]
 800121a:	2302      	movs	r3, #2
 800121c:	f001 fc76 	bl	8002b0c <HAL_I2C_Master_Receive>
 8001220:	4603      	mov	r3, r0
 8001222:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) {
 8001224:	7dfb      	ldrb	r3, [r7, #23]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d007      	beq.n	800123a <sgtl5000_i2c_read_register+0x82>
		printf("SGTL5000 Read Error (Data Rx): Reg 0x%04X, Status %d\r\n", reg, status);
 800122a:	897b      	ldrh	r3, [r7, #10]
 800122c:	7dfa      	ldrb	r2, [r7, #23]
 800122e:	4619      	mov	r1, r3
 8001230:	480a      	ldr	r0, [pc, #40]	@ (800125c <sgtl5000_i2c_read_register+0xa4>)
 8001232:	f008 fdc9 	bl	8009dc8 <iprintf>
		return status;
 8001236:	7dfb      	ldrb	r3, [r7, #23]
 8001238:	e00a      	b.n	8001250 <sgtl5000_i2c_read_register+0x98>
	}

	*value = (data_rx[0] << 8) | data_rx[1]; // Combine bytes to 16-bit value
 800123a:	7c3b      	ldrb	r3, [r7, #16]
 800123c:	021b      	lsls	r3, r3, #8
 800123e:	b21a      	sxth	r2, r3
 8001240:	7c7b      	ldrb	r3, [r7, #17]
 8001242:	b21b      	sxth	r3, r3
 8001244:	4313      	orrs	r3, r2
 8001246:	b21b      	sxth	r3, r3
 8001248:	b29a      	uxth	r2, r3
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	801a      	strh	r2, [r3, #0]
	return HAL_OK;
 800124e:	2300      	movs	r3, #0
}
 8001250:	4618      	mov	r0, r3
 8001252:	3718      	adds	r7, #24
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	0800b128 	.word	0x0800b128
 800125c:	0800b160 	.word	0x0800b160

08001260 <sgtl5000_i2c_set_bit>:

HAL_StatusTypeDef sgtl5000_i2c_set_bit(h_sgtl5000_t *h_sgtl5000, uint16_t reg, uint16_t mask) {
 8001260:	b580      	push	{r7, lr}
 8001262:	b084      	sub	sp, #16
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	460b      	mov	r3, r1
 800126a:	807b      	strh	r3, [r7, #2]
 800126c:	4613      	mov	r3, r2
 800126e:	803b      	strh	r3, [r7, #0]
	uint16_t current_value;
	HAL_StatusTypeDef ret = sgtl5000_i2c_read_register(h_sgtl5000, reg, &current_value);
 8001270:	f107 020c 	add.w	r2, r7, #12
 8001274:	887b      	ldrh	r3, [r7, #2]
 8001276:	4619      	mov	r1, r3
 8001278:	6878      	ldr	r0, [r7, #4]
 800127a:	f7ff ff9d 	bl	80011b8 <sgtl5000_i2c_read_register>
 800127e:	4603      	mov	r3, r0
 8001280:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK) return ret;
 8001282:	7bfb      	ldrb	r3, [r7, #15]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <sgtl5000_i2c_set_bit+0x2c>
 8001288:	7bfb      	ldrb	r3, [r7, #15]
 800128a:	e009      	b.n	80012a0 <sgtl5000_i2c_set_bit+0x40>
	return sgtl5000_i2c_write_register(h_sgtl5000, reg, current_value | mask);
 800128c:	89ba      	ldrh	r2, [r7, #12]
 800128e:	883b      	ldrh	r3, [r7, #0]
 8001290:	4313      	orrs	r3, r2
 8001292:	b29a      	uxth	r2, r3
 8001294:	887b      	ldrh	r3, [r7, #2]
 8001296:	4619      	mov	r1, r3
 8001298:	6878      	ldr	r0, [r7, #4]
 800129a:	f7ff ff57 	bl	800114c <sgtl5000_i2c_write_register>
 800129e:	4603      	mov	r3, r0
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	3710      	adds	r7, #16
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <sgtl5000_init>:
	HAL_StatusTypeDef ret = sgtl5000_i2c_read_register(h_sgtl5000, reg, &current_value);
	if (ret != HAL_OK) return ret;
	return sgtl5000_i2c_write_register(h_sgtl5000, reg, current_value & ~mask);
}

HAL_StatusTypeDef sgtl5000_init(h_sgtl5000_t *h_sgtl5000) {
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret = HAL_OK;
 80012b0:	2300      	movs	r3, #0
 80012b2:	73fb      	strb	r3, [r7, #15]
	uint16_t chip_id_value;

	printf("SGTL5000: Starting initialization...\r\n");
 80012b4:	485f      	ldr	r0, [pc, #380]	@ (8001434 <sgtl5000_init+0x18c>)
 80012b6:	f008 fdef 	bl	8009e98 <puts>

	// --- 1. Read CHIP_ID to verify communication ---
	ret = sgtl5000_i2c_read_register(h_sgtl5000, SGTL5000_CHIP_ID, &chip_id_value);
 80012ba:	f107 030c 	add.w	r3, r7, #12
 80012be:	461a      	mov	r2, r3
 80012c0:	2100      	movs	r1, #0
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	f7ff ff78 	bl	80011b8 <sgtl5000_i2c_read_register>
 80012c8:	4603      	mov	r3, r0
 80012ca:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK) {
 80012cc:	7bfb      	ldrb	r3, [r7, #15]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d006      	beq.n	80012e0 <sgtl5000_init+0x38>
		printf("SGTL5000: Failed to read CHIP_ID. Status: %d\r\n", ret);
 80012d2:	7bfb      	ldrb	r3, [r7, #15]
 80012d4:	4619      	mov	r1, r3
 80012d6:	4858      	ldr	r0, [pc, #352]	@ (8001438 <sgtl5000_init+0x190>)
 80012d8:	f008 fd76 	bl	8009dc8 <iprintf>
		return ret;
 80012dc:	7bfb      	ldrb	r3, [r7, #15]
 80012de:	e0a4      	b.n	800142a <sgtl5000_init+0x182>
	}
	printf("SGTL5000: CHIP_ID = 0x%04X \r\n", chip_id_value);
 80012e0:	89bb      	ldrh	r3, [r7, #12]
 80012e2:	4619      	mov	r1, r3
 80012e4:	4855      	ldr	r0, [pc, #340]	@ (800143c <sgtl5000_init+0x194>)
 80012e6:	f008 fd6f 	bl	8009dc8 <iprintf>


	// Power up LINEOUT, HP, ADC, DAC, REFTOP, VAG (from ANA_POWER register)
	// Value: 0x6AFF (bits: LINEOUT_POWERUP, ADC_POWERUP, CAPLESS_HEADPHONE_POWERUP, DAC_POWERUP, HEADPHONE_POWERUP, REFTOP_POWERUP)
	ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_POWER, 0x6AFF);
 80012ea:	f646 22ff 	movw	r2, #27391	@ 0x6aff
 80012ee:	2130      	movs	r1, #48	@ 0x30
 80012f0:	6878      	ldr	r0, [r7, #4]
 80012f2:	f7ff ff2b 	bl	800114c <sgtl5000_i2c_write_register>
 80012f6:	4603      	mov	r3, r0
 80012f8:	461a      	mov	r2, r3
 80012fa:	7bfb      	ldrb	r3, [r7, #15]
 80012fc:	4313      	orrs	r3, r2
 80012fe:	73fb      	strb	r3, [r7, #15]
	printf("SGTL5000: CHIP_ANA_POWER set to 0x6AFF\r\n");
 8001300:	484f      	ldr	r0, [pc, #316]	@ (8001440 <sgtl5000_init+0x198>)
 8001302:	f008 fdc9 	bl	8009e98 <puts>

	// Configure charge pump to use VDDIO rail (bit 5 and bit 6 of LINREG_CTRL)
	// This is needed if VDDA and VDDIO are > 3.1V (e.g., 3.3V)
	ret |= sgtl5000_i2c_set_bit(h_sgtl5000, SGTL5000_CHIP_LINREG_CTRL, (1 << 5) | (1 << 6));
 8001306:	2260      	movs	r2, #96	@ 0x60
 8001308:	2126      	movs	r1, #38	@ 0x26
 800130a:	6878      	ldr	r0, [r7, #4]
 800130c:	f7ff ffa8 	bl	8001260 <sgtl5000_i2c_set_bit>
 8001310:	4603      	mov	r3, r0
 8001312:	461a      	mov	r2, r3
 8001314:	7bfb      	ldrb	r3, [r7, #15]
 8001316:	4313      	orrs	r3, r2
 8001318:	73fb      	strb	r3, [r7, #15]
	printf("SGTL5000: CHIP_LINREG_CTRL charge pump configured\r\n");
 800131a:	484a      	ldr	r0, [pc, #296]	@ (8001444 <sgtl5000_init+0x19c>)
 800131c:	f008 fdbc 	bl	8009e98 <puts>

	// Set ground, ADC, DAC reference voltage (VDDA/2) and bias current.
	// Assuming VDDA = 3.3V, VDDA/2 is approx 1.65V. The default 0.8V is 0x0118.
	// For 1.575V VAG_VAL (0x01FF) and BIAS_CTRL = -50% (bit 1) and SMALL_POP = 1 (bit 0)
	ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_REF_CTRL, 0x01FF);
 8001320:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8001324:	2128      	movs	r1, #40	@ 0x28
 8001326:	6878      	ldr	r0, [r7, #4]
 8001328:	f7ff ff10 	bl	800114c <sgtl5000_i2c_write_register>
 800132c:	4603      	mov	r3, r0
 800132e:	461a      	mov	r2, r3
 8001330:	7bfb      	ldrb	r3, [r7, #15]
 8001332:	4313      	orrs	r3, r2
 8001334:	73fb      	strb	r3, [r7, #15]
	printf("SGTL5000: CHIP_REF_CTRL set to 0x01FF\r\n");
 8001336:	4844      	ldr	r0, [pc, #272]	@ (8001448 <sgtl5000_init+0x1a0>)
 8001338:	f008 fdae 	bl	8009e98 <puts>

	// Set LINEOUT reference voltage to VDDIO/2 (1.65 V) and bias current to 0.36 mA
	ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_LINE_OUT_CTRL, 0x031E);
 800133c:	f240 321e 	movw	r2, #798	@ 0x31e
 8001340:	212c      	movs	r1, #44	@ 0x2c
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f7ff ff02 	bl	800114c <sgtl5000_i2c_write_register>
 8001348:	4603      	mov	r3, r0
 800134a:	461a      	mov	r2, r3
 800134c:	7bfb      	ldrb	r3, [r7, #15]
 800134e:	4313      	orrs	r3, r2
 8001350:	73fb      	strb	r3, [r7, #15]
	printf("SGTL5000: CHIP_LINE_OUT_CTRL set to 0x031E\r\n");
 8001352:	483e      	ldr	r0, [pc, #248]	@ (800144c <sgtl5000_init+0x1a4>)
 8001354:	f008 fda0 	bl	8009e98 <puts>

	// Enable short detect mode for headphone (HP_OUT)
	ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_SHORT_CTRL, 0x1106);
 8001358:	f241 1206 	movw	r2, #4358	@ 0x1106
 800135c:	213c      	movs	r1, #60	@ 0x3c
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f7ff fef4 	bl	800114c <sgtl5000_i2c_write_register>
 8001364:	4603      	mov	r3, r0
 8001366:	461a      	mov	r2, r3
 8001368:	7bfb      	ldrb	r3, [r7, #15]
 800136a:	4313      	orrs	r3, r2
 800136c:	73fb      	strb	r3, [r7, #15]
	printf("SGTL5000: CHIP_SHORT_CTRL set to 0x1106\r\n");
 800136e:	4838      	ldr	r0, [pc, #224]	@ (8001450 <sgtl5000_init+0x1a8>)
 8001370:	f008 fd92 	bl	8009e98 <puts>

	// Enable Zero-cross detect for HP_OUT and ADC (CHIP_ANA_CTRL)
	// And set ADC input to Line-In
	ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_CTRL, 0x0004); // SELECT_ADC = LINEIN
 8001374:	2204      	movs	r2, #4
 8001376:	2124      	movs	r1, #36	@ 0x24
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f7ff fee7 	bl	800114c <sgtl5000_i2c_write_register>
 800137e:	4603      	mov	r3, r0
 8001380:	461a      	mov	r2, r3
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	4313      	orrs	r3, r2
 8001386:	73fb      	strb	r3, [r7, #15]
	printf("SGTL5000: CHIP_ANA_CTRL set to 0x0004 (ADC from Line-In)\r\n");
 8001388:	4832      	ldr	r0, [pc, #200]	@ (8001454 <sgtl5000_init+0x1ac>)
 800138a:	f008 fd85 	bl	8009e98 <puts>

	// Power up desired digital blocks: I2S_IN, I2S_OUT, DAC, ADC
	ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DIG_POWER, 0x0073);
 800138e:	2273      	movs	r2, #115	@ 0x73
 8001390:	2102      	movs	r1, #2
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f7ff feda 	bl	800114c <sgtl5000_i2c_write_register>
 8001398:	4603      	mov	r3, r0
 800139a:	461a      	mov	r2, r3
 800139c:	7bfb      	ldrb	r3, [r7, #15]
 800139e:	4313      	orrs	r3, r2
 80013a0:	73fb      	strb	r3, [r7, #15]
	printf("SGTL5000: CHIP_DIG_POWER set to 0x0073\r\n");
 80013a2:	482d      	ldr	r0, [pc, #180]	@ (8001458 <sgtl5000_init+0x1b0>)
 80013a4:	f008 fd78 	bl	8009e98 <puts>

	// --- 3. System MCLK and Sample Clock ---

	// Configure SYS_FS (sample rate) to 48 kHz. MCLK_FREQ is for 256*Fs
	// For 48kHz, SYS_FS = 0x0002 (bits 3:2)
	ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_CLK_CTRL, 0x0004); // SYS_FS = 48kHz (bit 2 is 1)
 80013a8:	2204      	movs	r2, #4
 80013aa:	2104      	movs	r1, #4
 80013ac:	6878      	ldr	r0, [r7, #4]
 80013ae:	f7ff fecd 	bl	800114c <sgtl5000_i2c_write_register>
 80013b2:	4603      	mov	r3, r0
 80013b4:	461a      	mov	r2, r3
 80013b6:	7bfb      	ldrb	r3, [r7, #15]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	73fb      	strb	r3, [r7, #15]
	printf("SGTL5000: CHIP_CLK_CTRL set to 0x0004 (48kHz SYS_FS)\r\n");
 80013bc:	4827      	ldr	r0, [pc, #156]	@ (800145c <sgtl5000_init+0x1b4>)
 80013be:	f008 fd6b 	bl	8009e98 <puts>

	// Configure I2S interface in slave mode (SGTL5000 acts as slave to STM32)
	// I2S_MS=0 (Slave), I2S_DLEN=16 bits (0x10)
	ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_I2S_CTRL, 0x0130);
 80013c2:	f44f 7298 	mov.w	r2, #304	@ 0x130
 80013c6:	2106      	movs	r1, #6
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	f7ff febf 	bl	800114c <sgtl5000_i2c_write_register>
 80013ce:	4603      	mov	r3, r0
 80013d0:	461a      	mov	r2, r3
 80013d2:	7bfb      	ldrb	r3, [r7, #15]
 80013d4:	4313      	orrs	r3, r2
 80013d6:	73fb      	strb	r3, [r7, #15]
	printf("SGTL5000: CHIP_I2S_CTRL set to 0x0130 (I2S Slave, 16-bit)\r\n");
 80013d8:	4821      	ldr	r0, [pc, #132]	@ (8001460 <sgtl5000_init+0x1b8>)
 80013da:	f008 fd5d 	bl	8009e98 <puts>

	// --- 4. Input/Output Routing ---

	ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ADCDAC_CTRL, 0x0000); // DAC_MUTE = 0
 80013de:	2200      	movs	r2, #0
 80013e0:	210e      	movs	r1, #14
 80013e2:	6878      	ldr	r0, [r7, #4]
 80013e4:	f7ff feb2 	bl	800114c <sgtl5000_i2c_write_register>
 80013e8:	4603      	mov	r3, r0
 80013ea:	461a      	mov	r2, r3
 80013ec:	7bfb      	ldrb	r3, [r7, #15]
 80013ee:	4313      	orrs	r3, r2
 80013f0:	73fb      	strb	r3, [r7, #15]
	printf("SGTL5000: CHIP_ADCDAC_CTRL set to 0x0000 (DAC Unmuted)\r\n");
 80013f2:	481c      	ldr	r0, [pc, #112]	@ (8001464 <sgtl5000_init+0x1bc>)
 80013f4:	f008 fd50 	bl	8009e98 <puts>

	// Set DAC volume (0dB, max)
	ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DAC_VOL, 0x3C3C); // 0x3C = 0dB
 80013f8:	f643 423c 	movw	r2, #15420	@ 0x3c3c
 80013fc:	2110      	movs	r1, #16
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f7ff fea4 	bl	800114c <sgtl5000_i2c_write_register>
 8001404:	4603      	mov	r3, r0
 8001406:	461a      	mov	r2, r3
 8001408:	7bfb      	ldrb	r3, [r7, #15]
 800140a:	4313      	orrs	r3, r2
 800140c:	73fb      	strb	r3, [r7, #15]
	printf("SGTL5000: CHIP_DAC_VOL set to 0x3C3C (0dB)\r\n");
 800140e:	4816      	ldr	r0, [pc, #88]	@ (8001468 <sgtl5000_init+0x1c0>)
 8001410:	f008 fd42 	bl	8009e98 <puts>

	if (ret != HAL_OK) {
 8001414:	7bfb      	ldrb	r3, [r7, #15]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d003      	beq.n	8001422 <sgtl5000_init+0x17a>
		printf("SGTL5000: Initialization failed during one or more steps.\r\n");
 800141a:	4814      	ldr	r0, [pc, #80]	@ (800146c <sgtl5000_init+0x1c4>)
 800141c:	f008 fd3c 	bl	8009e98 <puts>
 8001420:	e002      	b.n	8001428 <sgtl5000_init+0x180>
	} else {
		printf("SGTL5000: Initialization complete.\r\n");
 8001422:	4813      	ldr	r0, [pc, #76]	@ (8001470 <sgtl5000_init+0x1c8>)
 8001424:	f008 fd38 	bl	8009e98 <puts>
	}

	return ret;
 8001428:	7bfb      	ldrb	r3, [r7, #15]
}
 800142a:	4618      	mov	r0, r3
 800142c:	3710      	adds	r7, #16
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	0800b198 	.word	0x0800b198
 8001438:	0800b1c0 	.word	0x0800b1c0
 800143c:	0800b1f0 	.word	0x0800b1f0
 8001440:	0800b210 	.word	0x0800b210
 8001444:	0800b238 	.word	0x0800b238
 8001448:	0800b26c 	.word	0x0800b26c
 800144c:	0800b294 	.word	0x0800b294
 8001450:	0800b2c0 	.word	0x0800b2c0
 8001454:	0800b2ec 	.word	0x0800b2ec
 8001458:	0800b328 	.word	0x0800b328
 800145c:	0800b350 	.word	0x0800b350
 8001460:	0800b388 	.word	0x0800b388
 8001464:	0800b3c4 	.word	0x0800b3c4
 8001468:	0800b3fc 	.word	0x0800b3fc
 800146c:	0800b428 	.word	0x0800b428
 8001470:	0800b464 	.word	0x0800b464

08001474 <sh_help>:

#include "shell.h"

#include <stdio.h>

static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 8001474:	b590      	push	{r4, r7, lr}
 8001476:	b089      	sub	sp, #36	@ 0x24
 8001478:	af02      	add	r7, sp, #8
 800147a:	60f8      	str	r0, [r7, #12]
 800147c:	60b9      	str	r1, [r7, #8]
 800147e:	607a      	str	r2, [r7, #4]
	int i;
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8001480:	2300      	movs	r3, #0
 8001482:	617b      	str	r3, [r7, #20]
 8001484:	e029      	b.n	80014da <sh_help+0x66>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->func_list[i].c, h_shell->func_list[i].description);
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 800148c:	68f9      	ldr	r1, [r7, #12]
 800148e:	697a      	ldr	r2, [r7, #20]
 8001490:	4613      	mov	r3, r2
 8001492:	005b      	lsls	r3, r3, #1
 8001494:	4413      	add	r3, r2
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	440b      	add	r3, r1
 800149a:	3304      	adds	r3, #4
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	461c      	mov	r4, r3
 80014a0:	68f9      	ldr	r1, [r7, #12]
 80014a2:	697a      	ldr	r2, [r7, #20]
 80014a4:	4613      	mov	r3, r2
 80014a6:	005b      	lsls	r3, r3, #1
 80014a8:	4413      	add	r3, r2
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	440b      	add	r3, r1
 80014ae:	330c      	adds	r3, #12
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	9300      	str	r3, [sp, #0]
 80014b4:	4623      	mov	r3, r4
 80014b6:	4a0e      	ldr	r2, [pc, #56]	@ (80014f0 <sh_help+0x7c>)
 80014b8:	2128      	movs	r1, #40	@ 0x28
 80014ba:	f008 fcf5 	bl	8009ea8 <sniprintf>
 80014be:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 80014c6:	68fa      	ldr	r2, [r7, #12]
 80014c8:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80014cc:	6939      	ldr	r1, [r7, #16]
 80014ce:	b289      	uxth	r1, r1
 80014d0:	4610      	mov	r0, r2
 80014d2:	4798      	blx	r3
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	3301      	adds	r3, #1
 80014d8:	617b      	str	r3, [r7, #20]
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	697a      	ldr	r2, [r7, #20]
 80014e0:	429a      	cmp	r2, r3
 80014e2:	dbd0      	blt.n	8001486 <sh_help+0x12>
	}

	return 0;
 80014e4:	2300      	movs	r3, #0
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	371c      	adds	r7, #28
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd90      	pop	{r4, r7, pc}
 80014ee:	bf00      	nop
 80014f0:	0800b488 	.word	0x0800b488

080014f4 <shell_init>:

void shell_init(h_shell_t * h_shell) {
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
	int size = 0;
 80014fc:	2300      	movs	r3, #0
 80014fe:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800150c:	4a0c      	ldr	r2, [pc, #48]	@ (8001540 <shell_init+0x4c>)
 800150e:	2128      	movs	r1, #40	@ 0x28
 8001510:	4618      	mov	r0, r3
 8001512:	f008 fcc9 	bl	8009ea8 <sniprintf>
 8001516:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800151e:	687a      	ldr	r2, [r7, #4]
 8001520:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001524:	68f9      	ldr	r1, [r7, #12]
 8001526:	b289      	uxth	r1, r1
 8001528:	4610      	mov	r0, r2
 800152a:	4798      	blx	r3

	/*size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Correction TD (v0.2.1 du coup?)\r\n");
	h_shell->drv.transmit(h_shell->print_buffer, size);*/

	shell_add(h_shell, 'h', sh_help, "Help");
 800152c:	4b05      	ldr	r3, [pc, #20]	@ (8001544 <shell_init+0x50>)
 800152e:	4a06      	ldr	r2, [pc, #24]	@ (8001548 <shell_init+0x54>)
 8001530:	2168      	movs	r1, #104	@ 0x68
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f000 f80a 	bl	800154c <shell_add>
}
 8001538:	bf00      	nop
 800153a:	3710      	adds	r7, #16
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	0800b494 	.word	0x0800b494
 8001544:	0800b4bc 	.word	0x0800b4bc
 8001548:	08001475 	.word	0x08001475

0800154c <shell_add>:

int shell_add(h_shell_t * h_shell, char c, shell_func_pointer_t pfunc, char * description) {
 800154c:	b480      	push	{r7}
 800154e:	b085      	sub	sp, #20
 8001550:	af00      	add	r7, sp, #0
 8001552:	60f8      	str	r0, [r7, #12]
 8001554:	607a      	str	r2, [r7, #4]
 8001556:	603b      	str	r3, [r7, #0]
 8001558:	460b      	mov	r3, r1
 800155a:	72fb      	strb	r3, [r7, #11]
	if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2b3f      	cmp	r3, #63	@ 0x3f
 8001562:	dc27      	bgt.n	80015b4 <shell_add+0x68>
		h_shell->func_list[h_shell->func_list_size].c = c;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	681a      	ldr	r2, [r3, #0]
 8001568:	68f9      	ldr	r1, [r7, #12]
 800156a:	4613      	mov	r3, r2
 800156c:	005b      	lsls	r3, r3, #1
 800156e:	4413      	add	r3, r2
 8001570:	009b      	lsls	r3, r3, #2
 8001572:	440b      	add	r3, r1
 8001574:	3304      	adds	r3, #4
 8001576:	7afa      	ldrb	r2, [r7, #11]
 8001578:	701a      	strb	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].func = pfunc;
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	68f9      	ldr	r1, [r7, #12]
 8001580:	4613      	mov	r3, r2
 8001582:	005b      	lsls	r3, r3, #1
 8001584:	4413      	add	r3, r2
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	440b      	add	r3, r1
 800158a:	3308      	adds	r3, #8
 800158c:	687a      	ldr	r2, [r7, #4]
 800158e:	601a      	str	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].description = description;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	68f9      	ldr	r1, [r7, #12]
 8001596:	4613      	mov	r3, r2
 8001598:	005b      	lsls	r3, r3, #1
 800159a:	4413      	add	r3, r2
 800159c:	009b      	lsls	r3, r3, #2
 800159e:	440b      	add	r3, r1
 80015a0:	330c      	adds	r3, #12
 80015a2:	683a      	ldr	r2, [r7, #0]
 80015a4:	601a      	str	r2, [r3, #0]
		h_shell->func_list_size++;
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	1c5a      	adds	r2, r3, #1
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	601a      	str	r2, [r3, #0]
		return 0;
 80015b0:	2300      	movs	r3, #0
 80015b2:	e001      	b.n	80015b8 <shell_add+0x6c>
	}

	return -1;
 80015b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	3714      	adds	r7, #20
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr

080015c4 <shell_exec>:

static int shell_exec(h_shell_t * h_shell, char * buf) {
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b090      	sub	sp, #64	@ 0x40
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
 80015cc:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 80015d6:	2300      	movs	r3, #0
 80015d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80015da:	e041      	b.n	8001660 <shell_exec+0x9c>
		if (h_shell->func_list[i].c == c) {
 80015dc:	6879      	ldr	r1, [r7, #4]
 80015de:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80015e0:	4613      	mov	r3, r2
 80015e2:	005b      	lsls	r3, r3, #1
 80015e4:	4413      	add	r3, r2
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	440b      	add	r3, r1
 80015ea:	3304      	adds	r3, #4
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80015f2:	429a      	cmp	r2, r3
 80015f4:	d131      	bne.n	800165a <shell_exec+0x96>
			argc = 1;
 80015f6:	2301      	movs	r3, #1
 80015f8:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	637b      	str	r3, [r7, #52]	@ 0x34
 8001602:	e013      	b.n	800162c <shell_exec+0x68>
				if(*p == ' ') {
 8001604:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	2b20      	cmp	r3, #32
 800160a:	d10c      	bne.n	8001626 <shell_exec+0x62>
					*p = '\0';
 800160c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800160e:	2200      	movs	r2, #0
 8001610:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 8001612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001614:	1c5a      	adds	r2, r3, #1
 8001616:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001618:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800161a:	3201      	adds	r2, #1
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	3340      	adds	r3, #64	@ 0x40
 8001620:	443b      	add	r3, r7
 8001622:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8001626:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001628:	3301      	adds	r3, #1
 800162a:	637b      	str	r3, [r7, #52]	@ 0x34
 800162c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d002      	beq.n	800163a <shell_exec+0x76>
 8001634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001636:	2b07      	cmp	r3, #7
 8001638:	dde4      	ble.n	8001604 <shell_exec+0x40>
				}
			}

			return h_shell->func_list[i].func(h_shell, argc, argv);
 800163a:	6879      	ldr	r1, [r7, #4]
 800163c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800163e:	4613      	mov	r3, r2
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	4413      	add	r3, r2
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	440b      	add	r3, r1
 8001648:	3308      	adds	r3, #8
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f107 020c 	add.w	r2, r7, #12
 8001650:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001652:	6878      	ldr	r0, [r7, #4]
 8001654:	4798      	blx	r3
 8001656:	4603      	mov	r3, r0
 8001658:	e01d      	b.n	8001696 <shell_exec+0xd2>
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 800165a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800165c:	3301      	adds	r3, #1
 800165e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001666:	429a      	cmp	r2, r3
 8001668:	dbb8      	blt.n	80015dc <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001670:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001674:	4a0a      	ldr	r2, [pc, #40]	@ (80016a0 <shell_exec+0xdc>)
 8001676:	2128      	movs	r1, #40	@ 0x28
 8001678:	f008 fc16 	bl	8009ea8 <sniprintf>
 800167c:	62f8      	str	r0, [r7, #44]	@ 0x2c
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8001684:	687a      	ldr	r2, [r7, #4]
 8001686:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800168a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800168c:	b289      	uxth	r1, r1
 800168e:	4610      	mov	r0, r2
 8001690:	4798      	blx	r3
	return -1;
 8001692:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001696:	4618      	mov	r0, r3
 8001698:	3740      	adds	r7, #64	@ 0x40
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	0800b4c4 	.word	0x0800b4c4

080016a4 <shell_run>:

static const char backspace[] = "\b \b";
static const char prompt[] = "> ";

int shell_run(h_shell_t * h_shell) {
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b086      	sub	sp, #24
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
	int reading = 0;
 80016ac:	2300      	movs	r3, #0
 80016ae:	617b      	str	r3, [r7, #20]
	int pos = 0;
 80016b0:	2300      	movs	r3, #0
 80016b2:	613b      	str	r3, [r7, #16]

	while (1) {
		h_shell->drv.transmit(prompt, 2);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 80016ba:	2102      	movs	r1, #2
 80016bc:	483a      	ldr	r0, [pc, #232]	@ (80017a8 <shell_run+0x104>)
 80016be:	4798      	blx	r3
		reading = 1;
 80016c0:	2301      	movs	r3, #1
 80016c2:	617b      	str	r3, [r7, #20]

		while(reading) {
 80016c4:	e064      	b.n	8001790 <shell_run+0xec>
			char c;
			h_shell->drv.receive(&c, 1);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 80016cc:	f107 020b 	add.w	r2, r7, #11
 80016d0:	2101      	movs	r1, #1
 80016d2:	4610      	mov	r0, r2
 80016d4:	4798      	blx	r3
			int size;

			switch (c) {
 80016d6:	7afb      	ldrb	r3, [r7, #11]
 80016d8:	2b08      	cmp	r3, #8
 80016da:	d036      	beq.n	800174a <shell_run+0xa6>
 80016dc:	2b0d      	cmp	r3, #13
 80016de:	d141      	bne.n	8001764 <shell_run+0xc0>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80016e6:	4a31      	ldr	r2, [pc, #196]	@ (80017ac <shell_run+0x108>)
 80016e8:	2128      	movs	r1, #40	@ 0x28
 80016ea:	4618      	mov	r0, r3
 80016ec:	f008 fbdc 	bl	8009ea8 <sniprintf>
 80016f0:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80016fe:	68f9      	ldr	r1, [r7, #12]
 8001700:	b289      	uxth	r1, r1
 8001702:	4610      	mov	r0, r2
 8001704:	4798      	blx	r3
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	1c5a      	adds	r2, r3, #1
 800170a:	613a      	str	r2, [r7, #16]
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	4413      	add	r3, r2
 8001710:	2200      	movs	r2, #0
 8001712:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8001722:	4a23      	ldr	r2, [pc, #140]	@ (80017b0 <shell_run+0x10c>)
 8001724:	2128      	movs	r1, #40	@ 0x28
 8001726:	f008 fbbf 	bl	8009ea8 <sniprintf>
 800172a:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8001732:	687a      	ldr	r2, [r7, #4]
 8001734:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001738:	68f9      	ldr	r1, [r7, #12]
 800173a:	b289      	uxth	r1, r1
 800173c:	4610      	mov	r0, r2
 800173e:	4798      	blx	r3
				reading = 0;        //exit read loop
 8001740:	2300      	movs	r3, #0
 8001742:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 8001744:	2300      	movs	r3, #0
 8001746:	613b      	str	r3, [r7, #16]
				break;
 8001748:	e022      	b.n	8001790 <shell_run+0xec>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	2b00      	cmp	r3, #0
 800174e:	dd1e      	ble.n	800178e <shell_run+0xea>
					pos--;          //remove it in buffer
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	3b01      	subs	r3, #1
 8001754:	613b      	str	r3, [r7, #16]

					h_shell->drv.transmit(backspace, 3);	// delete the char on the terminal
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800175c:	2103      	movs	r1, #3
 800175e:	4815      	ldr	r0, [pc, #84]	@ (80017b4 <shell_run+0x110>)
 8001760:	4798      	blx	r3
				}
				break;
 8001762:	e014      	b.n	800178e <shell_run+0xea>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	2b27      	cmp	r3, #39	@ 0x27
 8001768:	dc12      	bgt.n	8001790 <shell_run+0xec>
					h_shell->drv.transmit(&c, 1);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8001770:	f107 020b 	add.w	r2, r7, #11
 8001774:	2101      	movs	r1, #1
 8001776:	4610      	mov	r0, r2
 8001778:	4798      	blx	r3
					h_shell->cmd_buffer[pos++] = c; //store
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	1c5a      	adds	r2, r3, #1
 800177e:	613a      	str	r2, [r7, #16]
 8001780:	7af9      	ldrb	r1, [r7, #11]
 8001782:	687a      	ldr	r2, [r7, #4]
 8001784:	4413      	add	r3, r2
 8001786:	460a      	mov	r2, r1
 8001788:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
 800178c:	e000      	b.n	8001790 <shell_run+0xec>
				break;
 800178e:	bf00      	nop
		while(reading) {
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d197      	bne.n	80016c6 <shell_run+0x22>
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 800179c:	4619      	mov	r1, r3
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f7ff ff10 	bl	80015c4 <shell_exec>
		h_shell->drv.transmit(prompt, 2);
 80017a4:	e786      	b.n	80016b4 <shell_run+0x10>
 80017a6:	bf00      	nop
 80017a8:	0800b4f4 	.word	0x0800b4f4
 80017ac:	0800b4dc 	.word	0x0800b4dc
 80017b0:	0800b4e0 	.word	0x0800b4e0
 80017b4:	0800b4f0 	.word	0x0800b4f0

080017b8 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80017bc:	4b1b      	ldr	r3, [pc, #108]	@ (800182c <MX_SPI3_Init+0x74>)
 80017be:	4a1c      	ldr	r2, [pc, #112]	@ (8001830 <MX_SPI3_Init+0x78>)
 80017c0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80017c2:	4b1a      	ldr	r3, [pc, #104]	@ (800182c <MX_SPI3_Init+0x74>)
 80017c4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80017c8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80017ca:	4b18      	ldr	r3, [pc, #96]	@ (800182c <MX_SPI3_Init+0x74>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80017d0:	4b16      	ldr	r3, [pc, #88]	@ (800182c <MX_SPI3_Init+0x74>)
 80017d2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80017d6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017d8:	4b14      	ldr	r3, [pc, #80]	@ (800182c <MX_SPI3_Init+0x74>)
 80017da:	2200      	movs	r2, #0
 80017dc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017de:	4b13      	ldr	r3, [pc, #76]	@ (800182c <MX_SPI3_Init+0x74>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80017e4:	4b11      	ldr	r3, [pc, #68]	@ (800182c <MX_SPI3_Init+0x74>)
 80017e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017ea:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80017ec:	4b0f      	ldr	r3, [pc, #60]	@ (800182c <MX_SPI3_Init+0x74>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017f2:	4b0e      	ldr	r3, [pc, #56]	@ (800182c <MX_SPI3_Init+0x74>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80017f8:	4b0c      	ldr	r3, [pc, #48]	@ (800182c <MX_SPI3_Init+0x74>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017fe:	4b0b      	ldr	r3, [pc, #44]	@ (800182c <MX_SPI3_Init+0x74>)
 8001800:	2200      	movs	r2, #0
 8001802:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001804:	4b09      	ldr	r3, [pc, #36]	@ (800182c <MX_SPI3_Init+0x74>)
 8001806:	2207      	movs	r2, #7
 8001808:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800180a:	4b08      	ldr	r3, [pc, #32]	@ (800182c <MX_SPI3_Init+0x74>)
 800180c:	2200      	movs	r2, #0
 800180e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001810:	4b06      	ldr	r3, [pc, #24]	@ (800182c <MX_SPI3_Init+0x74>)
 8001812:	2208      	movs	r2, #8
 8001814:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001816:	4805      	ldr	r0, [pc, #20]	@ (800182c <MX_SPI3_Init+0x74>)
 8001818:	f004 fcb9 	bl	800618e <HAL_SPI_Init>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001822:	f7ff fb49 	bl	8000eb8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001826:	bf00      	nop
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	20000898 	.word	0x20000898
 8001830:	40003c00 	.word	0x40003c00

08001834 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b08a      	sub	sp, #40	@ 0x28
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183c:	f107 0314 	add.w	r3, r7, #20
 8001840:	2200      	movs	r2, #0
 8001842:	601a      	str	r2, [r3, #0]
 8001844:	605a      	str	r2, [r3, #4]
 8001846:	609a      	str	r2, [r3, #8]
 8001848:	60da      	str	r2, [r3, #12]
 800184a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a25      	ldr	r2, [pc, #148]	@ (80018e8 <HAL_SPI_MspInit+0xb4>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d144      	bne.n	80018e0 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001856:	4b25      	ldr	r3, [pc, #148]	@ (80018ec <HAL_SPI_MspInit+0xb8>)
 8001858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800185a:	4a24      	ldr	r2, [pc, #144]	@ (80018ec <HAL_SPI_MspInit+0xb8>)
 800185c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001860:	6593      	str	r3, [r2, #88]	@ 0x58
 8001862:	4b22      	ldr	r3, [pc, #136]	@ (80018ec <HAL_SPI_MspInit+0xb8>)
 8001864:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001866:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800186a:	613b      	str	r3, [r7, #16]
 800186c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800186e:	4b1f      	ldr	r3, [pc, #124]	@ (80018ec <HAL_SPI_MspInit+0xb8>)
 8001870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001872:	4a1e      	ldr	r2, [pc, #120]	@ (80018ec <HAL_SPI_MspInit+0xb8>)
 8001874:	f043 0304 	orr.w	r3, r3, #4
 8001878:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800187a:	4b1c      	ldr	r3, [pc, #112]	@ (80018ec <HAL_SPI_MspInit+0xb8>)
 800187c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800187e:	f003 0304 	and.w	r3, r3, #4
 8001882:	60fb      	str	r3, [r7, #12]
 8001884:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001886:	4b19      	ldr	r3, [pc, #100]	@ (80018ec <HAL_SPI_MspInit+0xb8>)
 8001888:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800188a:	4a18      	ldr	r2, [pc, #96]	@ (80018ec <HAL_SPI_MspInit+0xb8>)
 800188c:	f043 0302 	orr.w	r3, r3, #2
 8001890:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001892:	4b16      	ldr	r3, [pc, #88]	@ (80018ec <HAL_SPI_MspInit+0xb8>)
 8001894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001896:	f003 0302 	and.w	r3, r3, #2
 800189a:	60bb      	str	r3, [r7, #8]
 800189c:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = VU_SCK_Pin|VU_MISO_Pin;
 800189e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80018a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a4:	2302      	movs	r3, #2
 80018a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a8:	2300      	movs	r3, #0
 80018aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018ac:	2303      	movs	r3, #3
 80018ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80018b0:	2306      	movs	r3, #6
 80018b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018b4:	f107 0314 	add.w	r3, r7, #20
 80018b8:	4619      	mov	r1, r3
 80018ba:	480d      	ldr	r0, [pc, #52]	@ (80018f0 <HAL_SPI_MspInit+0xbc>)
 80018bc:	f000 fdb0 	bl	8002420 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VU_MOSI_Pin;
 80018c0:	2320      	movs	r3, #32
 80018c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c4:	2302      	movs	r3, #2
 80018c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c8:	2300      	movs	r3, #0
 80018ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018cc:	2303      	movs	r3, #3
 80018ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80018d0:	2306      	movs	r3, #6
 80018d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(VU_MOSI_GPIO_Port, &GPIO_InitStruct);
 80018d4:	f107 0314 	add.w	r3, r7, #20
 80018d8:	4619      	mov	r1, r3
 80018da:	4806      	ldr	r0, [pc, #24]	@ (80018f4 <HAL_SPI_MspInit+0xc0>)
 80018dc:	f000 fda0 	bl	8002420 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80018e0:	bf00      	nop
 80018e2:	3728      	adds	r7, #40	@ 0x28
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	40003c00 	.word	0x40003c00
 80018ec:	40021000 	.word	0x40021000
 80018f0:	48000800 	.word	0x48000800
 80018f4:	48000400 	.word	0x48000400

080018f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018fe:	4b11      	ldr	r3, [pc, #68]	@ (8001944 <HAL_MspInit+0x4c>)
 8001900:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001902:	4a10      	ldr	r2, [pc, #64]	@ (8001944 <HAL_MspInit+0x4c>)
 8001904:	f043 0301 	orr.w	r3, r3, #1
 8001908:	6613      	str	r3, [r2, #96]	@ 0x60
 800190a:	4b0e      	ldr	r3, [pc, #56]	@ (8001944 <HAL_MspInit+0x4c>)
 800190c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800190e:	f003 0301 	and.w	r3, r3, #1
 8001912:	607b      	str	r3, [r7, #4]
 8001914:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001916:	4b0b      	ldr	r3, [pc, #44]	@ (8001944 <HAL_MspInit+0x4c>)
 8001918:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800191a:	4a0a      	ldr	r2, [pc, #40]	@ (8001944 <HAL_MspInit+0x4c>)
 800191c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001920:	6593      	str	r3, [r2, #88]	@ 0x58
 8001922:	4b08      	ldr	r3, [pc, #32]	@ (8001944 <HAL_MspInit+0x4c>)
 8001924:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001926:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800192a:	603b      	str	r3, [r7, #0]
 800192c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800192e:	2200      	movs	r2, #0
 8001930:	210f      	movs	r1, #15
 8001932:	f06f 0001 	mvn.w	r0, #1
 8001936:	f000 fb63 	bl	8002000 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800193a:	bf00      	nop
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	40021000 	.word	0x40021000

08001948 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b08e      	sub	sp, #56	@ 0x38
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001950:	2300      	movs	r3, #0
 8001952:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8001956:	4b34      	ldr	r3, [pc, #208]	@ (8001a28 <HAL_InitTick+0xe0>)
 8001958:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800195a:	4a33      	ldr	r2, [pc, #204]	@ (8001a28 <HAL_InitTick+0xe0>)
 800195c:	f043 0320 	orr.w	r3, r3, #32
 8001960:	6593      	str	r3, [r2, #88]	@ 0x58
 8001962:	4b31      	ldr	r3, [pc, #196]	@ (8001a28 <HAL_InitTick+0xe0>)
 8001964:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001966:	f003 0320 	and.w	r3, r3, #32
 800196a:	60fb      	str	r3, [r7, #12]
 800196c:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800196e:	f107 0210 	add.w	r2, r7, #16
 8001972:	f107 0314 	add.w	r3, r7, #20
 8001976:	4611      	mov	r1, r2
 8001978:	4618      	mov	r0, r3
 800197a:	f002 faff 	bl	8003f7c <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800197e:	6a3b      	ldr	r3, [r7, #32]
 8001980:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001984:	2b00      	cmp	r3, #0
 8001986:	d103      	bne.n	8001990 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001988:	f002 facc 	bl	8003f24 <HAL_RCC_GetPCLK1Freq>
 800198c:	6378      	str	r0, [r7, #52]	@ 0x34
 800198e:	e004      	b.n	800199a <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001990:	f002 fac8 	bl	8003f24 <HAL_RCC_GetPCLK1Freq>
 8001994:	4603      	mov	r3, r0
 8001996:	005b      	lsls	r3, r3, #1
 8001998:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800199a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800199c:	4a23      	ldr	r2, [pc, #140]	@ (8001a2c <HAL_InitTick+0xe4>)
 800199e:	fba2 2303 	umull	r2, r3, r2, r3
 80019a2:	0c9b      	lsrs	r3, r3, #18
 80019a4:	3b01      	subs	r3, #1
 80019a6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 80019a8:	4b21      	ldr	r3, [pc, #132]	@ (8001a30 <HAL_InitTick+0xe8>)
 80019aa:	4a22      	ldr	r2, [pc, #136]	@ (8001a34 <HAL_InitTick+0xec>)
 80019ac:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 80019ae:	4b20      	ldr	r3, [pc, #128]	@ (8001a30 <HAL_InitTick+0xe8>)
 80019b0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80019b4:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 80019b6:	4a1e      	ldr	r2, [pc, #120]	@ (8001a30 <HAL_InitTick+0xe8>)
 80019b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019ba:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 80019bc:	4b1c      	ldr	r3, [pc, #112]	@ (8001a30 <HAL_InitTick+0xe8>)
 80019be:	2200      	movs	r2, #0
 80019c0:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001a30 <HAL_InitTick+0xe8>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019c8:	4b19      	ldr	r3, [pc, #100]	@ (8001a30 <HAL_InitTick+0xe8>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 80019ce:	4818      	ldr	r0, [pc, #96]	@ (8001a30 <HAL_InitTick+0xe8>)
 80019d0:	f005 f97a 	bl	8006cc8 <HAL_TIM_Base_Init>
 80019d4:	4603      	mov	r3, r0
 80019d6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80019da:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d11b      	bne.n	8001a1a <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 80019e2:	4813      	ldr	r0, [pc, #76]	@ (8001a30 <HAL_InitTick+0xe8>)
 80019e4:	f005 f9d2 	bl	8006d8c <HAL_TIM_Base_Start_IT>
 80019e8:	4603      	mov	r3, r0
 80019ea:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80019ee:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d111      	bne.n	8001a1a <HAL_InitTick+0xd2>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80019f6:	2037      	movs	r0, #55	@ 0x37
 80019f8:	f000 fb1e 	bl	8002038 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2b0f      	cmp	r3, #15
 8001a00:	d808      	bhi.n	8001a14 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8001a02:	2200      	movs	r2, #0
 8001a04:	6879      	ldr	r1, [r7, #4]
 8001a06:	2037      	movs	r0, #55	@ 0x37
 8001a08:	f000 fafa 	bl	8002000 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a0c:	4a0a      	ldr	r2, [pc, #40]	@ (8001a38 <HAL_InitTick+0xf0>)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6013      	str	r3, [r2, #0]
 8001a12:	e002      	b.n	8001a1a <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
 8001a16:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001a1a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3738      	adds	r7, #56	@ 0x38
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	40021000 	.word	0x40021000
 8001a2c:	431bde83 	.word	0x431bde83
 8001a30:	200008fc 	.word	0x200008fc
 8001a34:	40001400 	.word	0x40001400
 8001a38:	20000004 	.word	0x20000004

08001a3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a40:	bf00      	nop
 8001a42:	e7fd      	b.n	8001a40 <NMI_Handler+0x4>

08001a44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a48:	bf00      	nop
 8001a4a:	e7fd      	b.n	8001a48 <HardFault_Handler+0x4>

08001a4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a50:	bf00      	nop
 8001a52:	e7fd      	b.n	8001a50 <MemManage_Handler+0x4>

08001a54 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a58:	bf00      	nop
 8001a5a:	e7fd      	b.n	8001a58 <BusFault_Handler+0x4>

08001a5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a60:	bf00      	nop
 8001a62:	e7fd      	b.n	8001a60 <UsageFault_Handler+0x4>

08001a64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a68:	bf00      	nop
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
	...

08001a74 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8001a78:	4802      	ldr	r0, [pc, #8]	@ (8001a84 <DMA1_Channel6_IRQHandler+0x10>)
 8001a7a:	f000 fc22 	bl	80022c2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	20000804 	.word	0x20000804

08001a88 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 8001a8c:	4802      	ldr	r0, [pc, #8]	@ (8001a98 <DMA1_Channel7_IRQHandler+0x10>)
 8001a8e:	f000 fc18 	bl	80022c2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001a92:	bf00      	nop
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	2000084c 	.word	0x2000084c

08001a9c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001aa0:	4802      	ldr	r0, [pc, #8]	@ (8001aac <USART2_IRQHandler+0x10>)
 8001aa2:	f005 fd77 	bl	8007594 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001aa6:	bf00      	nop
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	2000094c 	.word	0x2000094c

08001ab0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001ab4:	4802      	ldr	r0, [pc, #8]	@ (8001ac0 <TIM7_IRQHandler+0x10>)
 8001ab6:	f005 f9d9 	bl	8006e6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001aba:	bf00      	nop
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	200008fc 	.word	0x200008fc

08001ac4 <SAI2_IRQHandler>:

/**
  * @brief This function handles SAI2 global interrupt.
  */
void SAI2_IRQHandler(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI2_IRQn 0 */

  /* USER CODE END SAI2_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA2);
 8001ac8:	4803      	ldr	r0, [pc, #12]	@ (8001ad8 <SAI2_IRQHandler+0x14>)
 8001aca:	f004 f80d 	bl	8005ae8 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB2);
 8001ace:	4803      	ldr	r0, [pc, #12]	@ (8001adc <SAI2_IRQHandler+0x18>)
 8001ad0:	f004 f80a 	bl	8005ae8 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI2_IRQn 1 */

  /* USER CODE END SAI2_IRQn 1 */
}
 8001ad4:	bf00      	nop
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	200006fc 	.word	0x200006fc
 8001adc:	20000780 	.word	0x20000780

08001ae0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b086      	sub	sp, #24
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	60f8      	str	r0, [r7, #12]
 8001ae8:	60b9      	str	r1, [r7, #8]
 8001aea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aec:	2300      	movs	r3, #0
 8001aee:	617b      	str	r3, [r7, #20]
 8001af0:	e00a      	b.n	8001b08 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001af2:	f3af 8000 	nop.w
 8001af6:	4601      	mov	r1, r0
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	1c5a      	adds	r2, r3, #1
 8001afc:	60ba      	str	r2, [r7, #8]
 8001afe:	b2ca      	uxtb	r2, r1
 8001b00:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	3301      	adds	r3, #1
 8001b06:	617b      	str	r3, [r7, #20]
 8001b08:	697a      	ldr	r2, [r7, #20]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	dbf0      	blt.n	8001af2 <_read+0x12>
  }

  return len;
 8001b10:	687b      	ldr	r3, [r7, #4]
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3718      	adds	r7, #24
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}

08001b1a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b1a:	b580      	push	{r7, lr}
 8001b1c:	b086      	sub	sp, #24
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	60f8      	str	r0, [r7, #12]
 8001b22:	60b9      	str	r1, [r7, #8]
 8001b24:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b26:	2300      	movs	r3, #0
 8001b28:	617b      	str	r3, [r7, #20]
 8001b2a:	e009      	b.n	8001b40 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	1c5a      	adds	r2, r3, #1
 8001b30:	60ba      	str	r2, [r7, #8]
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7ff f86d 	bl	8000c14 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	617b      	str	r3, [r7, #20]
 8001b40:	697a      	ldr	r2, [r7, #20]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	429a      	cmp	r2, r3
 8001b46:	dbf1      	blt.n	8001b2c <_write+0x12>
  }
  return len;
 8001b48:	687b      	ldr	r3, [r7, #4]
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3718      	adds	r7, #24
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}

08001b52 <_close>:

int _close(int file)
{
 8001b52:	b480      	push	{r7}
 8001b54:	b083      	sub	sp, #12
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	370c      	adds	r7, #12
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr

08001b6a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b6a:	b480      	push	{r7}
 8001b6c:	b083      	sub	sp, #12
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	6078      	str	r0, [r7, #4]
 8001b72:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b7a:	605a      	str	r2, [r3, #4]
  return 0;
 8001b7c:	2300      	movs	r3, #0
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	370c      	adds	r7, #12
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr

08001b8a <_isatty>:

int _isatty(int file)
{
 8001b8a:	b480      	push	{r7}
 8001b8c:	b083      	sub	sp, #12
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b92:	2301      	movs	r3, #1
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	370c      	adds	r7, #12
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr

08001ba0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b085      	sub	sp, #20
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	60f8      	str	r0, [r7, #12]
 8001ba8:	60b9      	str	r1, [r7, #8]
 8001baa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bac:	2300      	movs	r3, #0
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3714      	adds	r7, #20
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
	...

08001bbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b086      	sub	sp, #24
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bc4:	4a14      	ldr	r2, [pc, #80]	@ (8001c18 <_sbrk+0x5c>)
 8001bc6:	4b15      	ldr	r3, [pc, #84]	@ (8001c1c <_sbrk+0x60>)
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bd0:	4b13      	ldr	r3, [pc, #76]	@ (8001c20 <_sbrk+0x64>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d102      	bne.n	8001bde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bd8:	4b11      	ldr	r3, [pc, #68]	@ (8001c20 <_sbrk+0x64>)
 8001bda:	4a12      	ldr	r2, [pc, #72]	@ (8001c24 <_sbrk+0x68>)
 8001bdc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bde:	4b10      	ldr	r3, [pc, #64]	@ (8001c20 <_sbrk+0x64>)
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4413      	add	r3, r2
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d207      	bcs.n	8001bfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bec:	f008 fb0c 	bl	800a208 <__errno>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	220c      	movs	r2, #12
 8001bf4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bfa:	e009      	b.n	8001c10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bfc:	4b08      	ldr	r3, [pc, #32]	@ (8001c20 <_sbrk+0x64>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c02:	4b07      	ldr	r3, [pc, #28]	@ (8001c20 <_sbrk+0x64>)
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	4413      	add	r3, r2
 8001c0a:	4a05      	ldr	r2, [pc, #20]	@ (8001c20 <_sbrk+0x64>)
 8001c0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c0e:	68fb      	ldr	r3, [r7, #12]
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3718      	adds	r7, #24
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	20018000 	.word	0x20018000
 8001c1c:	00000400 	.word	0x00000400
 8001c20:	20000948 	.word	0x20000948
 8001c24:	20001830 	.word	0x20001830

08001c28 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001c2c:	4b06      	ldr	r3, [pc, #24]	@ (8001c48 <SystemInit+0x20>)
 8001c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c32:	4a05      	ldr	r2, [pc, #20]	@ (8001c48 <SystemInit+0x20>)
 8001c34:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001c3c:	bf00      	nop
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	e000ed00 	.word	0xe000ed00

08001c4c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c50:	4b14      	ldr	r3, [pc, #80]	@ (8001ca4 <MX_USART2_UART_Init+0x58>)
 8001c52:	4a15      	ldr	r2, [pc, #84]	@ (8001ca8 <MX_USART2_UART_Init+0x5c>)
 8001c54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c56:	4b13      	ldr	r3, [pc, #76]	@ (8001ca4 <MX_USART2_UART_Init+0x58>)
 8001c58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c5e:	4b11      	ldr	r3, [pc, #68]	@ (8001ca4 <MX_USART2_UART_Init+0x58>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c64:	4b0f      	ldr	r3, [pc, #60]	@ (8001ca4 <MX_USART2_UART_Init+0x58>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca4 <MX_USART2_UART_Init+0x58>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c70:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca4 <MX_USART2_UART_Init+0x58>)
 8001c72:	220c      	movs	r2, #12
 8001c74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c76:	4b0b      	ldr	r3, [pc, #44]	@ (8001ca4 <MX_USART2_UART_Init+0x58>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c7c:	4b09      	ldr	r3, [pc, #36]	@ (8001ca4 <MX_USART2_UART_Init+0x58>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c82:	4b08      	ldr	r3, [pc, #32]	@ (8001ca4 <MX_USART2_UART_Init+0x58>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c88:	4b06      	ldr	r3, [pc, #24]	@ (8001ca4 <MX_USART2_UART_Init+0x58>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c8e:	4805      	ldr	r0, [pc, #20]	@ (8001ca4 <MX_USART2_UART_Init+0x58>)
 8001c90:	f005 fae0 	bl	8007254 <HAL_UART_Init>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001c9a:	f7ff f90d 	bl	8000eb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c9e:	bf00      	nop
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	2000094c 	.word	0x2000094c
 8001ca8:	40004400 	.word	0x40004400

08001cac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b0ac      	sub	sp, #176	@ 0xb0
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001cb8:	2200      	movs	r2, #0
 8001cba:	601a      	str	r2, [r3, #0]
 8001cbc:	605a      	str	r2, [r3, #4]
 8001cbe:	609a      	str	r2, [r3, #8]
 8001cc0:	60da      	str	r2, [r3, #12]
 8001cc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001cc4:	f107 0314 	add.w	r3, r7, #20
 8001cc8:	2288      	movs	r2, #136	@ 0x88
 8001cca:	2100      	movs	r1, #0
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f008 f9f7 	bl	800a0c0 <memset>
  if(uartHandle->Instance==USART2)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a25      	ldr	r2, [pc, #148]	@ (8001d6c <HAL_UART_MspInit+0xc0>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d143      	bne.n	8001d64 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001cdc:	2302      	movs	r3, #2
 8001cde:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ce4:	f107 0314 	add.w	r3, r7, #20
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f002 f9d9 	bl	80040a0 <HAL_RCCEx_PeriphCLKConfig>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001cf4:	f7ff f8e0 	bl	8000eb8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cf8:	4b1d      	ldr	r3, [pc, #116]	@ (8001d70 <HAL_UART_MspInit+0xc4>)
 8001cfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cfc:	4a1c      	ldr	r2, [pc, #112]	@ (8001d70 <HAL_UART_MspInit+0xc4>)
 8001cfe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d02:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d04:	4b1a      	ldr	r3, [pc, #104]	@ (8001d70 <HAL_UART_MspInit+0xc4>)
 8001d06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d0c:	613b      	str	r3, [r7, #16]
 8001d0e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d10:	4b17      	ldr	r3, [pc, #92]	@ (8001d70 <HAL_UART_MspInit+0xc4>)
 8001d12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d14:	4a16      	ldr	r2, [pc, #88]	@ (8001d70 <HAL_UART_MspInit+0xc4>)
 8001d16:	f043 0301 	orr.w	r3, r3, #1
 8001d1a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d1c:	4b14      	ldr	r3, [pc, #80]	@ (8001d70 <HAL_UART_MspInit+0xc4>)
 8001d1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d20:	f003 0301 	and.w	r3, r3, #1
 8001d24:	60fb      	str	r3, [r7, #12]
 8001d26:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001d28:	230c      	movs	r3, #12
 8001d2a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d2e:	2302      	movs	r3, #2
 8001d30:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d34:	2300      	movs	r3, #0
 8001d36:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d40:	2307      	movs	r3, #7
 8001d42:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d46:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d50:	f000 fb66 	bl	8002420 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001d54:	2200      	movs	r2, #0
 8001d56:	2105      	movs	r1, #5
 8001d58:	2026      	movs	r0, #38	@ 0x26
 8001d5a:	f000 f951 	bl	8002000 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001d5e:	2026      	movs	r0, #38	@ 0x26
 8001d60:	f000 f96a 	bl	8002038 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001d64:	bf00      	nop
 8001d66:	37b0      	adds	r7, #176	@ 0xb0
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	40004400 	.word	0x40004400
 8001d70:	40021000 	.word	0x40021000

08001d74 <Reset_Handler>:
 8001d74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001dac <LoopForever+0x2>
 8001d78:	f7ff ff56 	bl	8001c28 <SystemInit>
 8001d7c:	480c      	ldr	r0, [pc, #48]	@ (8001db0 <LoopForever+0x6>)
 8001d7e:	490d      	ldr	r1, [pc, #52]	@ (8001db4 <LoopForever+0xa>)
 8001d80:	4a0d      	ldr	r2, [pc, #52]	@ (8001db8 <LoopForever+0xe>)
 8001d82:	2300      	movs	r3, #0
 8001d84:	e002      	b.n	8001d8c <LoopCopyDataInit>

08001d86 <CopyDataInit>:
 8001d86:	58d4      	ldr	r4, [r2, r3]
 8001d88:	50c4      	str	r4, [r0, r3]
 8001d8a:	3304      	adds	r3, #4

08001d8c <LoopCopyDataInit>:
 8001d8c:	18c4      	adds	r4, r0, r3
 8001d8e:	428c      	cmp	r4, r1
 8001d90:	d3f9      	bcc.n	8001d86 <CopyDataInit>
 8001d92:	4a0a      	ldr	r2, [pc, #40]	@ (8001dbc <LoopForever+0x12>)
 8001d94:	4c0a      	ldr	r4, [pc, #40]	@ (8001dc0 <LoopForever+0x16>)
 8001d96:	2300      	movs	r3, #0
 8001d98:	e001      	b.n	8001d9e <LoopFillZerobss>

08001d9a <FillZerobss>:
 8001d9a:	6013      	str	r3, [r2, #0]
 8001d9c:	3204      	adds	r2, #4

08001d9e <LoopFillZerobss>:
 8001d9e:	42a2      	cmp	r2, r4
 8001da0:	d3fb      	bcc.n	8001d9a <FillZerobss>
 8001da2:	f008 fa37 	bl	800a214 <__libc_init_array>
 8001da6:	f7fe ffa1 	bl	8000cec <main>

08001daa <LoopForever>:
 8001daa:	e7fe      	b.n	8001daa <LoopForever>
 8001dac:	20018000 	.word	0x20018000
 8001db0:	20000000 	.word	0x20000000
 8001db4:	2000006c 	.word	0x2000006c
 8001db8:	0800b684 	.word	0x0800b684
 8001dbc:	2000006c 	.word	0x2000006c
 8001dc0:	20001830 	.word	0x20001830

08001dc4 <ADC1_2_IRQHandler>:
 8001dc4:	e7fe      	b.n	8001dc4 <ADC1_2_IRQHandler>
	...

08001dc8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dd2:	4b0c      	ldr	r3, [pc, #48]	@ (8001e04 <HAL_Init+0x3c>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a0b      	ldr	r2, [pc, #44]	@ (8001e04 <HAL_Init+0x3c>)
 8001dd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ddc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dde:	2003      	movs	r0, #3
 8001de0:	f000 f903 	bl	8001fea <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001de4:	200f      	movs	r0, #15
 8001de6:	f7ff fdaf 	bl	8001948 <HAL_InitTick>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d002      	beq.n	8001df6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001df0:	2301      	movs	r3, #1
 8001df2:	71fb      	strb	r3, [r7, #7]
 8001df4:	e001      	b.n	8001dfa <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001df6:	f7ff fd7f 	bl	80018f8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001dfa:	79fb      	ldrb	r3, [r7, #7]
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3708      	adds	r7, #8
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	40022000 	.word	0x40022000

08001e08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e0c:	4b06      	ldr	r3, [pc, #24]	@ (8001e28 <HAL_IncTick+0x20>)
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	461a      	mov	r2, r3
 8001e12:	4b06      	ldr	r3, [pc, #24]	@ (8001e2c <HAL_IncTick+0x24>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4413      	add	r3, r2
 8001e18:	4a04      	ldr	r2, [pc, #16]	@ (8001e2c <HAL_IncTick+0x24>)
 8001e1a:	6013      	str	r3, [r2, #0]
}
 8001e1c:	bf00      	nop
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr
 8001e26:	bf00      	nop
 8001e28:	20000008 	.word	0x20000008
 8001e2c:	200009d4 	.word	0x200009d4

08001e30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  return uwTick;
 8001e34:	4b03      	ldr	r3, [pc, #12]	@ (8001e44 <HAL_GetTick+0x14>)
 8001e36:	681b      	ldr	r3, [r3, #0]
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	200009d4 	.word	0x200009d4

08001e48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e50:	f7ff ffee 	bl	8001e30 <HAL_GetTick>
 8001e54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e60:	d005      	beq.n	8001e6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001e62:	4b0a      	ldr	r3, [pc, #40]	@ (8001e8c <HAL_Delay+0x44>)
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	461a      	mov	r2, r3
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	4413      	add	r3, r2
 8001e6c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e6e:	bf00      	nop
 8001e70:	f7ff ffde 	bl	8001e30 <HAL_GetTick>
 8001e74:	4602      	mov	r2, r0
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	68fa      	ldr	r2, [r7, #12]
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	d8f7      	bhi.n	8001e70 <HAL_Delay+0x28>
  {
  }
}
 8001e80:	bf00      	nop
 8001e82:	bf00      	nop
 8001e84:	3710      	adds	r7, #16
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	20000008 	.word	0x20000008

08001e90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b085      	sub	sp, #20
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	f003 0307 	and.w	r3, r3, #7
 8001e9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ea6:	68ba      	ldr	r2, [r7, #8]
 8001ea8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001eac:	4013      	ands	r3, r2
 8001eae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001eb8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ebc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ec0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ec2:	4a04      	ldr	r2, [pc, #16]	@ (8001ed4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	60d3      	str	r3, [r2, #12]
}
 8001ec8:	bf00      	nop
 8001eca:	3714      	adds	r7, #20
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr
 8001ed4:	e000ed00 	.word	0xe000ed00

08001ed8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001edc:	4b04      	ldr	r3, [pc, #16]	@ (8001ef0 <__NVIC_GetPriorityGrouping+0x18>)
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	0a1b      	lsrs	r3, r3, #8
 8001ee2:	f003 0307 	and.w	r3, r3, #7
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr
 8001ef0:	e000ed00 	.word	0xe000ed00

08001ef4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	4603      	mov	r3, r0
 8001efc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	db0b      	blt.n	8001f1e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f06:	79fb      	ldrb	r3, [r7, #7]
 8001f08:	f003 021f 	and.w	r2, r3, #31
 8001f0c:	4907      	ldr	r1, [pc, #28]	@ (8001f2c <__NVIC_EnableIRQ+0x38>)
 8001f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f12:	095b      	lsrs	r3, r3, #5
 8001f14:	2001      	movs	r0, #1
 8001f16:	fa00 f202 	lsl.w	r2, r0, r2
 8001f1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f1e:	bf00      	nop
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	e000e100 	.word	0xe000e100

08001f30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b083      	sub	sp, #12
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	4603      	mov	r3, r0
 8001f38:	6039      	str	r1, [r7, #0]
 8001f3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	db0a      	blt.n	8001f5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	b2da      	uxtb	r2, r3
 8001f48:	490c      	ldr	r1, [pc, #48]	@ (8001f7c <__NVIC_SetPriority+0x4c>)
 8001f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f4e:	0112      	lsls	r2, r2, #4
 8001f50:	b2d2      	uxtb	r2, r2
 8001f52:	440b      	add	r3, r1
 8001f54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f58:	e00a      	b.n	8001f70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	b2da      	uxtb	r2, r3
 8001f5e:	4908      	ldr	r1, [pc, #32]	@ (8001f80 <__NVIC_SetPriority+0x50>)
 8001f60:	79fb      	ldrb	r3, [r7, #7]
 8001f62:	f003 030f 	and.w	r3, r3, #15
 8001f66:	3b04      	subs	r3, #4
 8001f68:	0112      	lsls	r2, r2, #4
 8001f6a:	b2d2      	uxtb	r2, r2
 8001f6c:	440b      	add	r3, r1
 8001f6e:	761a      	strb	r2, [r3, #24]
}
 8001f70:	bf00      	nop
 8001f72:	370c      	adds	r7, #12
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr
 8001f7c:	e000e100 	.word	0xe000e100
 8001f80:	e000ed00 	.word	0xe000ed00

08001f84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b089      	sub	sp, #36	@ 0x24
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	f003 0307 	and.w	r3, r3, #7
 8001f96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f98:	69fb      	ldr	r3, [r7, #28]
 8001f9a:	f1c3 0307 	rsb	r3, r3, #7
 8001f9e:	2b04      	cmp	r3, #4
 8001fa0:	bf28      	it	cs
 8001fa2:	2304      	movcs	r3, #4
 8001fa4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	3304      	adds	r3, #4
 8001faa:	2b06      	cmp	r3, #6
 8001fac:	d902      	bls.n	8001fb4 <NVIC_EncodePriority+0x30>
 8001fae:	69fb      	ldr	r3, [r7, #28]
 8001fb0:	3b03      	subs	r3, #3
 8001fb2:	e000      	b.n	8001fb6 <NVIC_EncodePriority+0x32>
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fb8:	f04f 32ff 	mov.w	r2, #4294967295
 8001fbc:	69bb      	ldr	r3, [r7, #24]
 8001fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc2:	43da      	mvns	r2, r3
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	401a      	ands	r2, r3
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fcc:	f04f 31ff 	mov.w	r1, #4294967295
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fd6:	43d9      	mvns	r1, r3
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fdc:	4313      	orrs	r3, r2
         );
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3724      	adds	r7, #36	@ 0x24
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr

08001fea <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fea:	b580      	push	{r7, lr}
 8001fec:	b082      	sub	sp, #8
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f7ff ff4c 	bl	8001e90 <__NVIC_SetPriorityGrouping>
}
 8001ff8:	bf00      	nop
 8001ffa:	3708      	adds	r7, #8
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b086      	sub	sp, #24
 8002004:	af00      	add	r7, sp, #0
 8002006:	4603      	mov	r3, r0
 8002008:	60b9      	str	r1, [r7, #8]
 800200a:	607a      	str	r2, [r7, #4]
 800200c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800200e:	2300      	movs	r3, #0
 8002010:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002012:	f7ff ff61 	bl	8001ed8 <__NVIC_GetPriorityGrouping>
 8002016:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	68b9      	ldr	r1, [r7, #8]
 800201c:	6978      	ldr	r0, [r7, #20]
 800201e:	f7ff ffb1 	bl	8001f84 <NVIC_EncodePriority>
 8002022:	4602      	mov	r2, r0
 8002024:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002028:	4611      	mov	r1, r2
 800202a:	4618      	mov	r0, r3
 800202c:	f7ff ff80 	bl	8001f30 <__NVIC_SetPriority>
}
 8002030:	bf00      	nop
 8002032:	3718      	adds	r7, #24
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}

08002038 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	4603      	mov	r3, r0
 8002040:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002046:	4618      	mov	r0, r3
 8002048:	f7ff ff54 	bl	8001ef4 <__NVIC_EnableIRQ>
}
 800204c:	bf00      	nop
 800204e:	3708      	adds	r7, #8
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}

08002054 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002054:	b480      	push	{r7}
 8002056:	b085      	sub	sp, #20
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d101      	bne.n	8002066 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e098      	b.n	8002198 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	461a      	mov	r2, r3
 800206c:	4b4d      	ldr	r3, [pc, #308]	@ (80021a4 <HAL_DMA_Init+0x150>)
 800206e:	429a      	cmp	r2, r3
 8002070:	d80f      	bhi.n	8002092 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	461a      	mov	r2, r3
 8002078:	4b4b      	ldr	r3, [pc, #300]	@ (80021a8 <HAL_DMA_Init+0x154>)
 800207a:	4413      	add	r3, r2
 800207c:	4a4b      	ldr	r2, [pc, #300]	@ (80021ac <HAL_DMA_Init+0x158>)
 800207e:	fba2 2303 	umull	r2, r3, r2, r3
 8002082:	091b      	lsrs	r3, r3, #4
 8002084:	009a      	lsls	r2, r3, #2
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4a48      	ldr	r2, [pc, #288]	@ (80021b0 <HAL_DMA_Init+0x15c>)
 800208e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002090:	e00e      	b.n	80020b0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	461a      	mov	r2, r3
 8002098:	4b46      	ldr	r3, [pc, #280]	@ (80021b4 <HAL_DMA_Init+0x160>)
 800209a:	4413      	add	r3, r2
 800209c:	4a43      	ldr	r2, [pc, #268]	@ (80021ac <HAL_DMA_Init+0x158>)
 800209e:	fba2 2303 	umull	r2, r3, r2, r3
 80020a2:	091b      	lsrs	r3, r3, #4
 80020a4:	009a      	lsls	r2, r3, #2
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4a42      	ldr	r2, [pc, #264]	@ (80021b8 <HAL_DMA_Init+0x164>)
 80020ae:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2202      	movs	r2, #2
 80020b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80020c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80020ca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80020d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	691b      	ldr	r3, [r3, #16]
 80020da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	699b      	ldr	r3, [r3, #24]
 80020e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6a1b      	ldr	r3, [r3, #32]
 80020f2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80020f4:	68fa      	ldr	r2, [r7, #12]
 80020f6:	4313      	orrs	r3, r2
 80020f8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	68fa      	ldr	r2, [r7, #12]
 8002100:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800210a:	d039      	beq.n	8002180 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002110:	4a27      	ldr	r2, [pc, #156]	@ (80021b0 <HAL_DMA_Init+0x15c>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d11a      	bne.n	800214c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002116:	4b29      	ldr	r3, [pc, #164]	@ (80021bc <HAL_DMA_Init+0x168>)
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800211e:	f003 031c 	and.w	r3, r3, #28
 8002122:	210f      	movs	r1, #15
 8002124:	fa01 f303 	lsl.w	r3, r1, r3
 8002128:	43db      	mvns	r3, r3
 800212a:	4924      	ldr	r1, [pc, #144]	@ (80021bc <HAL_DMA_Init+0x168>)
 800212c:	4013      	ands	r3, r2
 800212e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002130:	4b22      	ldr	r3, [pc, #136]	@ (80021bc <HAL_DMA_Init+0x168>)
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6859      	ldr	r1, [r3, #4]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800213c:	f003 031c 	and.w	r3, r3, #28
 8002140:	fa01 f303 	lsl.w	r3, r1, r3
 8002144:	491d      	ldr	r1, [pc, #116]	@ (80021bc <HAL_DMA_Init+0x168>)
 8002146:	4313      	orrs	r3, r2
 8002148:	600b      	str	r3, [r1, #0]
 800214a:	e019      	b.n	8002180 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800214c:	4b1c      	ldr	r3, [pc, #112]	@ (80021c0 <HAL_DMA_Init+0x16c>)
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002154:	f003 031c 	and.w	r3, r3, #28
 8002158:	210f      	movs	r1, #15
 800215a:	fa01 f303 	lsl.w	r3, r1, r3
 800215e:	43db      	mvns	r3, r3
 8002160:	4917      	ldr	r1, [pc, #92]	@ (80021c0 <HAL_DMA_Init+0x16c>)
 8002162:	4013      	ands	r3, r2
 8002164:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002166:	4b16      	ldr	r3, [pc, #88]	@ (80021c0 <HAL_DMA_Init+0x16c>)
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6859      	ldr	r1, [r3, #4]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002172:	f003 031c 	and.w	r3, r3, #28
 8002176:	fa01 f303 	lsl.w	r3, r1, r3
 800217a:	4911      	ldr	r1, [pc, #68]	@ (80021c0 <HAL_DMA_Init+0x16c>)
 800217c:	4313      	orrs	r3, r2
 800217e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2200      	movs	r2, #0
 8002184:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2201      	movs	r2, #1
 800218a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2200      	movs	r2, #0
 8002192:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002196:	2300      	movs	r3, #0
}
 8002198:	4618      	mov	r0, r3
 800219a:	3714      	adds	r7, #20
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr
 80021a4:	40020407 	.word	0x40020407
 80021a8:	bffdfff8 	.word	0xbffdfff8
 80021ac:	cccccccd 	.word	0xcccccccd
 80021b0:	40020000 	.word	0x40020000
 80021b4:	bffdfbf8 	.word	0xbffdfbf8
 80021b8:	40020400 	.word	0x40020400
 80021bc:	400200a8 	.word	0x400200a8
 80021c0:	400204a8 	.word	0x400204a8

080021c4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b085      	sub	sp, #20
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021cc:	2300      	movs	r3, #0
 80021ce:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80021d6:	b2db      	uxtb	r3, r3
 80021d8:	2b02      	cmp	r3, #2
 80021da:	d008      	beq.n	80021ee <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2204      	movs	r2, #4
 80021e0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2200      	movs	r2, #0
 80021e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e022      	b.n	8002234 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f022 020e 	bic.w	r2, r2, #14
 80021fc:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f022 0201 	bic.w	r2, r2, #1
 800220c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002212:	f003 021c 	and.w	r2, r3, #28
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221a:	2101      	movs	r1, #1
 800221c:	fa01 f202 	lsl.w	r2, r1, r2
 8002220:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2201      	movs	r2, #1
 8002226:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002232:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002234:	4618      	mov	r0, r3
 8002236:	3714      	adds	r7, #20
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr

08002240 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b084      	sub	sp, #16
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002248:	2300      	movs	r3, #0
 800224a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002252:	b2db      	uxtb	r3, r3
 8002254:	2b02      	cmp	r3, #2
 8002256:	d005      	beq.n	8002264 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2204      	movs	r2, #4
 800225c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	73fb      	strb	r3, [r7, #15]
 8002262:	e029      	b.n	80022b8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f022 020e 	bic.w	r2, r2, #14
 8002272:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f022 0201 	bic.w	r2, r2, #1
 8002282:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002288:	f003 021c 	and.w	r2, r3, #28
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002290:	2101      	movs	r1, #1
 8002292:	fa01 f202 	lsl.w	r2, r1, r2
 8002296:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2201      	movs	r2, #1
 800229c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2200      	movs	r2, #0
 80022a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d003      	beq.n	80022b8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022b4:	6878      	ldr	r0, [r7, #4]
 80022b6:	4798      	blx	r3
    }
  }
  return status;
 80022b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3710      	adds	r7, #16
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}

080022c2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80022c2:	b580      	push	{r7, lr}
 80022c4:	b084      	sub	sp, #16
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022de:	f003 031c 	and.w	r3, r3, #28
 80022e2:	2204      	movs	r2, #4
 80022e4:	409a      	lsls	r2, r3
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	4013      	ands	r3, r2
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d026      	beq.n	800233c <HAL_DMA_IRQHandler+0x7a>
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	f003 0304 	and.w	r3, r3, #4
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d021      	beq.n	800233c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f003 0320 	and.w	r3, r3, #32
 8002302:	2b00      	cmp	r3, #0
 8002304:	d107      	bne.n	8002316 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f022 0204 	bic.w	r2, r2, #4
 8002314:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800231a:	f003 021c 	and.w	r2, r3, #28
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002322:	2104      	movs	r1, #4
 8002324:	fa01 f202 	lsl.w	r2, r1, r2
 8002328:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232e:	2b00      	cmp	r3, #0
 8002330:	d071      	beq.n	8002416 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800233a:	e06c      	b.n	8002416 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002340:	f003 031c 	and.w	r3, r3, #28
 8002344:	2202      	movs	r2, #2
 8002346:	409a      	lsls	r2, r3
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	4013      	ands	r3, r2
 800234c:	2b00      	cmp	r3, #0
 800234e:	d02e      	beq.n	80023ae <HAL_DMA_IRQHandler+0xec>
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	f003 0302 	and.w	r3, r3, #2
 8002356:	2b00      	cmp	r3, #0
 8002358:	d029      	beq.n	80023ae <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0320 	and.w	r3, r3, #32
 8002364:	2b00      	cmp	r3, #0
 8002366:	d10b      	bne.n	8002380 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f022 020a 	bic.w	r2, r2, #10
 8002376:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2201      	movs	r2, #1
 800237c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002384:	f003 021c 	and.w	r2, r3, #28
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238c:	2102      	movs	r1, #2
 800238e:	fa01 f202 	lsl.w	r2, r1, r2
 8002392:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2200      	movs	r2, #0
 8002398:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d038      	beq.n	8002416 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80023ac:	e033      	b.n	8002416 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023b2:	f003 031c 	and.w	r3, r3, #28
 80023b6:	2208      	movs	r2, #8
 80023b8:	409a      	lsls	r2, r3
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	4013      	ands	r3, r2
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d02a      	beq.n	8002418 <HAL_DMA_IRQHandler+0x156>
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	f003 0308 	and.w	r3, r3, #8
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d025      	beq.n	8002418 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f022 020e 	bic.w	r2, r2, #14
 80023da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023e0:	f003 021c 	and.w	r2, r3, #28
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e8:	2101      	movs	r1, #1
 80023ea:	fa01 f202 	lsl.w	r2, r1, r2
 80023ee:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2201      	movs	r2, #1
 80023f4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2201      	movs	r2, #1
 80023fa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2200      	movs	r2, #0
 8002402:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800240a:	2b00      	cmp	r3, #0
 800240c:	d004      	beq.n	8002418 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002412:	6878      	ldr	r0, [r7, #4]
 8002414:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002416:	bf00      	nop
 8002418:	bf00      	nop
}
 800241a:	3710      	adds	r7, #16
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}

08002420 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002420:	b480      	push	{r7}
 8002422:	b087      	sub	sp, #28
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800242a:	2300      	movs	r3, #0
 800242c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800242e:	e17f      	b.n	8002730 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	2101      	movs	r1, #1
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	fa01 f303 	lsl.w	r3, r1, r3
 800243c:	4013      	ands	r3, r2
 800243e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	2b00      	cmp	r3, #0
 8002444:	f000 8171 	beq.w	800272a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f003 0303 	and.w	r3, r3, #3
 8002450:	2b01      	cmp	r3, #1
 8002452:	d005      	beq.n	8002460 <HAL_GPIO_Init+0x40>
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	f003 0303 	and.w	r3, r3, #3
 800245c:	2b02      	cmp	r3, #2
 800245e:	d130      	bne.n	80024c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	2203      	movs	r2, #3
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	43db      	mvns	r3, r3
 8002472:	693a      	ldr	r2, [r7, #16]
 8002474:	4013      	ands	r3, r2
 8002476:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	68da      	ldr	r2, [r3, #12]
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	fa02 f303 	lsl.w	r3, r2, r3
 8002484:	693a      	ldr	r2, [r7, #16]
 8002486:	4313      	orrs	r3, r2
 8002488:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	693a      	ldr	r2, [r7, #16]
 800248e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002496:	2201      	movs	r2, #1
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	fa02 f303 	lsl.w	r3, r2, r3
 800249e:	43db      	mvns	r3, r3
 80024a0:	693a      	ldr	r2, [r7, #16]
 80024a2:	4013      	ands	r3, r2
 80024a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	091b      	lsrs	r3, r3, #4
 80024ac:	f003 0201 	and.w	r2, r3, #1
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	fa02 f303 	lsl.w	r3, r2, r3
 80024b6:	693a      	ldr	r2, [r7, #16]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	693a      	ldr	r2, [r7, #16]
 80024c0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	f003 0303 	and.w	r3, r3, #3
 80024ca:	2b03      	cmp	r3, #3
 80024cc:	d118      	bne.n	8002500 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80024d4:	2201      	movs	r2, #1
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	fa02 f303 	lsl.w	r3, r2, r3
 80024dc:	43db      	mvns	r3, r3
 80024de:	693a      	ldr	r2, [r7, #16]
 80024e0:	4013      	ands	r3, r2
 80024e2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	08db      	lsrs	r3, r3, #3
 80024ea:	f003 0201 	and.w	r2, r3, #1
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	fa02 f303 	lsl.w	r3, r2, r3
 80024f4:	693a      	ldr	r2, [r7, #16]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	693a      	ldr	r2, [r7, #16]
 80024fe:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f003 0303 	and.w	r3, r3, #3
 8002508:	2b03      	cmp	r3, #3
 800250a:	d017      	beq.n	800253c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	005b      	lsls	r3, r3, #1
 8002516:	2203      	movs	r2, #3
 8002518:	fa02 f303 	lsl.w	r3, r2, r3
 800251c:	43db      	mvns	r3, r3
 800251e:	693a      	ldr	r2, [r7, #16]
 8002520:	4013      	ands	r3, r2
 8002522:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	689a      	ldr	r2, [r3, #8]
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	005b      	lsls	r3, r3, #1
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	4313      	orrs	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	693a      	ldr	r2, [r7, #16]
 800253a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f003 0303 	and.w	r3, r3, #3
 8002544:	2b02      	cmp	r3, #2
 8002546:	d123      	bne.n	8002590 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	08da      	lsrs	r2, r3, #3
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	3208      	adds	r2, #8
 8002550:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002554:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	f003 0307 	and.w	r3, r3, #7
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	220f      	movs	r2, #15
 8002560:	fa02 f303 	lsl.w	r3, r2, r3
 8002564:	43db      	mvns	r3, r3
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	4013      	ands	r3, r2
 800256a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	691a      	ldr	r2, [r3, #16]
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	f003 0307 	and.w	r3, r3, #7
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	fa02 f303 	lsl.w	r3, r2, r3
 800257c:	693a      	ldr	r2, [r7, #16]
 800257e:	4313      	orrs	r3, r2
 8002580:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	08da      	lsrs	r2, r3, #3
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	3208      	adds	r2, #8
 800258a:	6939      	ldr	r1, [r7, #16]
 800258c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	2203      	movs	r2, #3
 800259c:	fa02 f303 	lsl.w	r3, r2, r3
 80025a0:	43db      	mvns	r3, r3
 80025a2:	693a      	ldr	r2, [r7, #16]
 80025a4:	4013      	ands	r3, r2
 80025a6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f003 0203 	and.w	r2, r3, #3
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	005b      	lsls	r3, r3, #1
 80025b4:	fa02 f303 	lsl.w	r3, r2, r3
 80025b8:	693a      	ldr	r2, [r7, #16]
 80025ba:	4313      	orrs	r3, r2
 80025bc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	693a      	ldr	r2, [r7, #16]
 80025c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	f000 80ac 	beq.w	800272a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025d2:	4b5f      	ldr	r3, [pc, #380]	@ (8002750 <HAL_GPIO_Init+0x330>)
 80025d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025d6:	4a5e      	ldr	r2, [pc, #376]	@ (8002750 <HAL_GPIO_Init+0x330>)
 80025d8:	f043 0301 	orr.w	r3, r3, #1
 80025dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80025de:	4b5c      	ldr	r3, [pc, #368]	@ (8002750 <HAL_GPIO_Init+0x330>)
 80025e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025e2:	f003 0301 	and.w	r3, r3, #1
 80025e6:	60bb      	str	r3, [r7, #8]
 80025e8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80025ea:	4a5a      	ldr	r2, [pc, #360]	@ (8002754 <HAL_GPIO_Init+0x334>)
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	089b      	lsrs	r3, r3, #2
 80025f0:	3302      	adds	r3, #2
 80025f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	f003 0303 	and.w	r3, r3, #3
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	220f      	movs	r2, #15
 8002602:	fa02 f303 	lsl.w	r3, r2, r3
 8002606:	43db      	mvns	r3, r3
 8002608:	693a      	ldr	r2, [r7, #16]
 800260a:	4013      	ands	r3, r2
 800260c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002614:	d025      	beq.n	8002662 <HAL_GPIO_Init+0x242>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a4f      	ldr	r2, [pc, #316]	@ (8002758 <HAL_GPIO_Init+0x338>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d01f      	beq.n	800265e <HAL_GPIO_Init+0x23e>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4a4e      	ldr	r2, [pc, #312]	@ (800275c <HAL_GPIO_Init+0x33c>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d019      	beq.n	800265a <HAL_GPIO_Init+0x23a>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4a4d      	ldr	r2, [pc, #308]	@ (8002760 <HAL_GPIO_Init+0x340>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d013      	beq.n	8002656 <HAL_GPIO_Init+0x236>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	4a4c      	ldr	r2, [pc, #304]	@ (8002764 <HAL_GPIO_Init+0x344>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d00d      	beq.n	8002652 <HAL_GPIO_Init+0x232>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4a4b      	ldr	r2, [pc, #300]	@ (8002768 <HAL_GPIO_Init+0x348>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d007      	beq.n	800264e <HAL_GPIO_Init+0x22e>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	4a4a      	ldr	r2, [pc, #296]	@ (800276c <HAL_GPIO_Init+0x34c>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d101      	bne.n	800264a <HAL_GPIO_Init+0x22a>
 8002646:	2306      	movs	r3, #6
 8002648:	e00c      	b.n	8002664 <HAL_GPIO_Init+0x244>
 800264a:	2307      	movs	r3, #7
 800264c:	e00a      	b.n	8002664 <HAL_GPIO_Init+0x244>
 800264e:	2305      	movs	r3, #5
 8002650:	e008      	b.n	8002664 <HAL_GPIO_Init+0x244>
 8002652:	2304      	movs	r3, #4
 8002654:	e006      	b.n	8002664 <HAL_GPIO_Init+0x244>
 8002656:	2303      	movs	r3, #3
 8002658:	e004      	b.n	8002664 <HAL_GPIO_Init+0x244>
 800265a:	2302      	movs	r3, #2
 800265c:	e002      	b.n	8002664 <HAL_GPIO_Init+0x244>
 800265e:	2301      	movs	r3, #1
 8002660:	e000      	b.n	8002664 <HAL_GPIO_Init+0x244>
 8002662:	2300      	movs	r3, #0
 8002664:	697a      	ldr	r2, [r7, #20]
 8002666:	f002 0203 	and.w	r2, r2, #3
 800266a:	0092      	lsls	r2, r2, #2
 800266c:	4093      	lsls	r3, r2
 800266e:	693a      	ldr	r2, [r7, #16]
 8002670:	4313      	orrs	r3, r2
 8002672:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002674:	4937      	ldr	r1, [pc, #220]	@ (8002754 <HAL_GPIO_Init+0x334>)
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	089b      	lsrs	r3, r3, #2
 800267a:	3302      	adds	r3, #2
 800267c:	693a      	ldr	r2, [r7, #16]
 800267e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002682:	4b3b      	ldr	r3, [pc, #236]	@ (8002770 <HAL_GPIO_Init+0x350>)
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	43db      	mvns	r3, r3
 800268c:	693a      	ldr	r2, [r7, #16]
 800268e:	4013      	ands	r3, r2
 8002690:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800269a:	2b00      	cmp	r3, #0
 800269c:	d003      	beq.n	80026a6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800269e:	693a      	ldr	r2, [r7, #16]
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	4313      	orrs	r3, r2
 80026a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80026a6:	4a32      	ldr	r2, [pc, #200]	@ (8002770 <HAL_GPIO_Init+0x350>)
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80026ac:	4b30      	ldr	r3, [pc, #192]	@ (8002770 <HAL_GPIO_Init+0x350>)
 80026ae:	68db      	ldr	r3, [r3, #12]
 80026b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	43db      	mvns	r3, r3
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	4013      	ands	r3, r2
 80026ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d003      	beq.n	80026d0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80026c8:	693a      	ldr	r2, [r7, #16]
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	4313      	orrs	r3, r2
 80026ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80026d0:	4a27      	ldr	r2, [pc, #156]	@ (8002770 <HAL_GPIO_Init+0x350>)
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80026d6:	4b26      	ldr	r3, [pc, #152]	@ (8002770 <HAL_GPIO_Init+0x350>)
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	43db      	mvns	r3, r3
 80026e0:	693a      	ldr	r2, [r7, #16]
 80026e2:	4013      	ands	r3, r2
 80026e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d003      	beq.n	80026fa <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	4313      	orrs	r3, r2
 80026f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80026fa:	4a1d      	ldr	r2, [pc, #116]	@ (8002770 <HAL_GPIO_Init+0x350>)
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002700:	4b1b      	ldr	r3, [pc, #108]	@ (8002770 <HAL_GPIO_Init+0x350>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	43db      	mvns	r3, r3
 800270a:	693a      	ldr	r2, [r7, #16]
 800270c:	4013      	ands	r3, r2
 800270e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002718:	2b00      	cmp	r3, #0
 800271a:	d003      	beq.n	8002724 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800271c:	693a      	ldr	r2, [r7, #16]
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	4313      	orrs	r3, r2
 8002722:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002724:	4a12      	ldr	r2, [pc, #72]	@ (8002770 <HAL_GPIO_Init+0x350>)
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	3301      	adds	r3, #1
 800272e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	fa22 f303 	lsr.w	r3, r2, r3
 800273a:	2b00      	cmp	r3, #0
 800273c:	f47f ae78 	bne.w	8002430 <HAL_GPIO_Init+0x10>
  }
}
 8002740:	bf00      	nop
 8002742:	bf00      	nop
 8002744:	371c      	adds	r7, #28
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	40021000 	.word	0x40021000
 8002754:	40010000 	.word	0x40010000
 8002758:	48000400 	.word	0x48000400
 800275c:	48000800 	.word	0x48000800
 8002760:	48000c00 	.word	0x48000c00
 8002764:	48001000 	.word	0x48001000
 8002768:	48001400 	.word	0x48001400
 800276c:	48001800 	.word	0x48001800
 8002770:	40010400 	.word	0x40010400

08002774 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	460b      	mov	r3, r1
 800277e:	807b      	strh	r3, [r7, #2]
 8002780:	4613      	mov	r3, r2
 8002782:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002784:	787b      	ldrb	r3, [r7, #1]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d003      	beq.n	8002792 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800278a:	887a      	ldrh	r2, [r7, #2]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002790:	e002      	b.n	8002798 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002792:	887a      	ldrh	r2, [r7, #2]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002798:	bf00      	nop
 800279a:	370c      	adds	r7, #12
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr

080027a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b082      	sub	sp, #8
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d101      	bne.n	80027b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e08d      	b.n	80028d2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d106      	bne.n	80027d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2200      	movs	r2, #0
 80027c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	f7fe f9c4 	bl	8000b58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2224      	movs	r2, #36	@ 0x24
 80027d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f022 0201 	bic.w	r2, r2, #1
 80027e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	685a      	ldr	r2, [r3, #4]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80027f4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	689a      	ldr	r2, [r3, #8]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002804:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	68db      	ldr	r3, [r3, #12]
 800280a:	2b01      	cmp	r3, #1
 800280c:	d107      	bne.n	800281e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	689a      	ldr	r2, [r3, #8]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800281a:	609a      	str	r2, [r3, #8]
 800281c:	e006      	b.n	800282c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	689a      	ldr	r2, [r3, #8]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800282a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	68db      	ldr	r3, [r3, #12]
 8002830:	2b02      	cmp	r3, #2
 8002832:	d108      	bne.n	8002846 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	685a      	ldr	r2, [r3, #4]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002842:	605a      	str	r2, [r3, #4]
 8002844:	e007      	b.n	8002856 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	685a      	ldr	r2, [r3, #4]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002854:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	687a      	ldr	r2, [r7, #4]
 800285e:	6812      	ldr	r2, [r2, #0]
 8002860:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002864:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002868:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	68da      	ldr	r2, [r3, #12]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002878:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	691a      	ldr	r2, [r3, #16]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	695b      	ldr	r3, [r3, #20]
 8002882:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	699b      	ldr	r3, [r3, #24]
 800288a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	430a      	orrs	r2, r1
 8002892:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	69d9      	ldr	r1, [r3, #28]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6a1a      	ldr	r2, [r3, #32]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	430a      	orrs	r2, r1
 80028a2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f042 0201 	orr.w	r2, r2, #1
 80028b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2200      	movs	r2, #0
 80028b8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2220      	movs	r2, #32
 80028be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2200      	movs	r2, #0
 80028c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80028d0:	2300      	movs	r3, #0
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3708      	adds	r7, #8
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
	...

080028dc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b088      	sub	sp, #32
 80028e0:	af02      	add	r7, sp, #8
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	607a      	str	r2, [r7, #4]
 80028e6:	461a      	mov	r2, r3
 80028e8:	460b      	mov	r3, r1
 80028ea:	817b      	strh	r3, [r7, #10]
 80028ec:	4613      	mov	r3, r2
 80028ee:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	2b20      	cmp	r3, #32
 80028fa:	f040 80fd 	bne.w	8002af8 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002904:	2b01      	cmp	r3, #1
 8002906:	d101      	bne.n	800290c <HAL_I2C_Master_Transmit+0x30>
 8002908:	2302      	movs	r3, #2
 800290a:	e0f6      	b.n	8002afa <HAL_I2C_Master_Transmit+0x21e>
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2201      	movs	r2, #1
 8002910:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002914:	f7ff fa8c 	bl	8001e30 <HAL_GetTick>
 8002918:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	9300      	str	r3, [sp, #0]
 800291e:	2319      	movs	r3, #25
 8002920:	2201      	movs	r2, #1
 8002922:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002926:	68f8      	ldr	r0, [r7, #12]
 8002928:	f000 fa0a 	bl	8002d40 <I2C_WaitOnFlagUntilTimeout>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d001      	beq.n	8002936 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e0e1      	b.n	8002afa <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2221      	movs	r2, #33	@ 0x21
 800293a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2210      	movs	r2, #16
 8002942:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	2200      	movs	r2, #0
 800294a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	893a      	ldrh	r2, [r7, #8]
 8002956:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2200      	movs	r2, #0
 800295c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002962:	b29b      	uxth	r3, r3
 8002964:	2bff      	cmp	r3, #255	@ 0xff
 8002966:	d906      	bls.n	8002976 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	22ff      	movs	r2, #255	@ 0xff
 800296c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800296e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002972:	617b      	str	r3, [r7, #20]
 8002974:	e007      	b.n	8002986 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800297a:	b29a      	uxth	r2, r3
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002980:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002984:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800298a:	2b00      	cmp	r3, #0
 800298c:	d024      	beq.n	80029d8 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002992:	781a      	ldrb	r2, [r3, #0]
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800299e:	1c5a      	adds	r2, r3, #1
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	3b01      	subs	r3, #1
 80029ac:	b29a      	uxth	r2, r3
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029b6:	3b01      	subs	r3, #1
 80029b8:	b29a      	uxth	r2, r3
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029c2:	b2db      	uxtb	r3, r3
 80029c4:	3301      	adds	r3, #1
 80029c6:	b2da      	uxtb	r2, r3
 80029c8:	8979      	ldrh	r1, [r7, #10]
 80029ca:	4b4e      	ldr	r3, [pc, #312]	@ (8002b04 <HAL_I2C_Master_Transmit+0x228>)
 80029cc:	9300      	str	r3, [sp, #0]
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	68f8      	ldr	r0, [r7, #12]
 80029d2:	f000 fc05 	bl	80031e0 <I2C_TransferConfig>
 80029d6:	e066      	b.n	8002aa6 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029dc:	b2da      	uxtb	r2, r3
 80029de:	8979      	ldrh	r1, [r7, #10]
 80029e0:	4b48      	ldr	r3, [pc, #288]	@ (8002b04 <HAL_I2C_Master_Transmit+0x228>)
 80029e2:	9300      	str	r3, [sp, #0]
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	68f8      	ldr	r0, [r7, #12]
 80029e8:	f000 fbfa 	bl	80031e0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80029ec:	e05b      	b.n	8002aa6 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029ee:	693a      	ldr	r2, [r7, #16]
 80029f0:	6a39      	ldr	r1, [r7, #32]
 80029f2:	68f8      	ldr	r0, [r7, #12]
 80029f4:	f000 f9fd 	bl	8002df2 <I2C_WaitOnTXISFlagUntilTimeout>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e07b      	b.n	8002afa <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a06:	781a      	ldrb	r2, [r3, #0]
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a12:	1c5a      	adds	r2, r3, #1
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a1c:	b29b      	uxth	r3, r3
 8002a1e:	3b01      	subs	r3, #1
 8002a20:	b29a      	uxth	r2, r3
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a2a:	3b01      	subs	r3, #1
 8002a2c:	b29a      	uxth	r2, r3
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a36:	b29b      	uxth	r3, r3
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d034      	beq.n	8002aa6 <HAL_I2C_Master_Transmit+0x1ca>
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d130      	bne.n	8002aa6 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	9300      	str	r3, [sp, #0]
 8002a48:	6a3b      	ldr	r3, [r7, #32]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	2180      	movs	r1, #128	@ 0x80
 8002a4e:	68f8      	ldr	r0, [r7, #12]
 8002a50:	f000 f976 	bl	8002d40 <I2C_WaitOnFlagUntilTimeout>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d001      	beq.n	8002a5e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e04d      	b.n	8002afa <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a62:	b29b      	uxth	r3, r3
 8002a64:	2bff      	cmp	r3, #255	@ 0xff
 8002a66:	d90e      	bls.n	8002a86 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	22ff      	movs	r2, #255	@ 0xff
 8002a6c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a72:	b2da      	uxtb	r2, r3
 8002a74:	8979      	ldrh	r1, [r7, #10]
 8002a76:	2300      	movs	r3, #0
 8002a78:	9300      	str	r3, [sp, #0]
 8002a7a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a7e:	68f8      	ldr	r0, [r7, #12]
 8002a80:	f000 fbae 	bl	80031e0 <I2C_TransferConfig>
 8002a84:	e00f      	b.n	8002aa6 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a8a:	b29a      	uxth	r2, r3
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a94:	b2da      	uxtb	r2, r3
 8002a96:	8979      	ldrh	r1, [r7, #10]
 8002a98:	2300      	movs	r3, #0
 8002a9a:	9300      	str	r3, [sp, #0]
 8002a9c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002aa0:	68f8      	ldr	r0, [r7, #12]
 8002aa2:	f000 fb9d 	bl	80031e0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002aaa:	b29b      	uxth	r3, r3
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d19e      	bne.n	80029ee <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ab0:	693a      	ldr	r2, [r7, #16]
 8002ab2:	6a39      	ldr	r1, [r7, #32]
 8002ab4:	68f8      	ldr	r0, [r7, #12]
 8002ab6:	f000 f9e3 	bl	8002e80 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d001      	beq.n	8002ac4 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e01a      	b.n	8002afa <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	2220      	movs	r2, #32
 8002aca:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	6859      	ldr	r1, [r3, #4]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	4b0c      	ldr	r3, [pc, #48]	@ (8002b08 <HAL_I2C_Master_Transmit+0x22c>)
 8002ad8:	400b      	ands	r3, r1
 8002ada:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2220      	movs	r2, #32
 8002ae0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	2200      	movs	r2, #0
 8002af0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002af4:	2300      	movs	r3, #0
 8002af6:	e000      	b.n	8002afa <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002af8:	2302      	movs	r3, #2
  }
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3718      	adds	r7, #24
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	80002000 	.word	0x80002000
 8002b08:	fe00e800 	.word	0xfe00e800

08002b0c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b088      	sub	sp, #32
 8002b10:	af02      	add	r7, sp, #8
 8002b12:	60f8      	str	r0, [r7, #12]
 8002b14:	607a      	str	r2, [r7, #4]
 8002b16:	461a      	mov	r2, r3
 8002b18:	460b      	mov	r3, r1
 8002b1a:	817b      	strh	r3, [r7, #10]
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	2b20      	cmp	r3, #32
 8002b2a:	f040 80db 	bne.w	8002ce4 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d101      	bne.n	8002b3c <HAL_I2C_Master_Receive+0x30>
 8002b38:	2302      	movs	r3, #2
 8002b3a:	e0d4      	b.n	8002ce6 <HAL_I2C_Master_Receive+0x1da>
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b44:	f7ff f974 	bl	8001e30 <HAL_GetTick>
 8002b48:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	9300      	str	r3, [sp, #0]
 8002b4e:	2319      	movs	r3, #25
 8002b50:	2201      	movs	r2, #1
 8002b52:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002b56:	68f8      	ldr	r0, [r7, #12]
 8002b58:	f000 f8f2 	bl	8002d40 <I2C_WaitOnFlagUntilTimeout>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d001      	beq.n	8002b66 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e0bf      	b.n	8002ce6 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2222      	movs	r2, #34	@ 0x22
 8002b6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2210      	movs	r2, #16
 8002b72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	893a      	ldrh	r2, [r7, #8]
 8002b86:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b92:	b29b      	uxth	r3, r3
 8002b94:	2bff      	cmp	r3, #255	@ 0xff
 8002b96:	d90e      	bls.n	8002bb6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ba2:	b2da      	uxtb	r2, r3
 8002ba4:	8979      	ldrh	r1, [r7, #10]
 8002ba6:	4b52      	ldr	r3, [pc, #328]	@ (8002cf0 <HAL_I2C_Master_Receive+0x1e4>)
 8002ba8:	9300      	str	r3, [sp, #0]
 8002baa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002bae:	68f8      	ldr	r0, [r7, #12]
 8002bb0:	f000 fb16 	bl	80031e0 <I2C_TransferConfig>
 8002bb4:	e06d      	b.n	8002c92 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bba:	b29a      	uxth	r2, r3
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bc4:	b2da      	uxtb	r2, r3
 8002bc6:	8979      	ldrh	r1, [r7, #10]
 8002bc8:	4b49      	ldr	r3, [pc, #292]	@ (8002cf0 <HAL_I2C_Master_Receive+0x1e4>)
 8002bca:	9300      	str	r3, [sp, #0]
 8002bcc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002bd0:	68f8      	ldr	r0, [r7, #12]
 8002bd2:	f000 fb05 	bl	80031e0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002bd6:	e05c      	b.n	8002c92 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bd8:	697a      	ldr	r2, [r7, #20]
 8002bda:	6a39      	ldr	r1, [r7, #32]
 8002bdc:	68f8      	ldr	r0, [r7, #12]
 8002bde:	f000 f993 	bl	8002f08 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d001      	beq.n	8002bec <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	e07c      	b.n	8002ce6 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf6:	b2d2      	uxtb	r2, r2
 8002bf8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bfe:	1c5a      	adds	r2, r3, #1
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c08:	3b01      	subs	r3, #1
 8002c0a:	b29a      	uxth	r2, r3
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c14:	b29b      	uxth	r3, r3
 8002c16:	3b01      	subs	r3, #1
 8002c18:	b29a      	uxth	r2, r3
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c22:	b29b      	uxth	r3, r3
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d034      	beq.n	8002c92 <HAL_I2C_Master_Receive+0x186>
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d130      	bne.n	8002c92 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	9300      	str	r3, [sp, #0]
 8002c34:	6a3b      	ldr	r3, [r7, #32]
 8002c36:	2200      	movs	r2, #0
 8002c38:	2180      	movs	r1, #128	@ 0x80
 8002c3a:	68f8      	ldr	r0, [r7, #12]
 8002c3c:	f000 f880 	bl	8002d40 <I2C_WaitOnFlagUntilTimeout>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d001      	beq.n	8002c4a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e04d      	b.n	8002ce6 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c4e:	b29b      	uxth	r3, r3
 8002c50:	2bff      	cmp	r3, #255	@ 0xff
 8002c52:	d90e      	bls.n	8002c72 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	22ff      	movs	r2, #255	@ 0xff
 8002c58:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c5e:	b2da      	uxtb	r2, r3
 8002c60:	8979      	ldrh	r1, [r7, #10]
 8002c62:	2300      	movs	r3, #0
 8002c64:	9300      	str	r3, [sp, #0]
 8002c66:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c6a:	68f8      	ldr	r0, [r7, #12]
 8002c6c:	f000 fab8 	bl	80031e0 <I2C_TransferConfig>
 8002c70:	e00f      	b.n	8002c92 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c76:	b29a      	uxth	r2, r3
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c80:	b2da      	uxtb	r2, r3
 8002c82:	8979      	ldrh	r1, [r7, #10]
 8002c84:	2300      	movs	r3, #0
 8002c86:	9300      	str	r3, [sp, #0]
 8002c88:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c8c:	68f8      	ldr	r0, [r7, #12]
 8002c8e:	f000 faa7 	bl	80031e0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d19d      	bne.n	8002bd8 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c9c:	697a      	ldr	r2, [r7, #20]
 8002c9e:	6a39      	ldr	r1, [r7, #32]
 8002ca0:	68f8      	ldr	r0, [r7, #12]
 8002ca2:	f000 f8ed 	bl	8002e80 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d001      	beq.n	8002cb0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e01a      	b.n	8002ce6 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2220      	movs	r2, #32
 8002cb6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	6859      	ldr	r1, [r3, #4]
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	4b0c      	ldr	r3, [pc, #48]	@ (8002cf4 <HAL_I2C_Master_Receive+0x1e8>)
 8002cc4:	400b      	ands	r3, r1
 8002cc6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	2220      	movs	r2, #32
 8002ccc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	e000      	b.n	8002ce6 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002ce4:	2302      	movs	r3, #2
  }
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3718      	adds	r7, #24
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	80002400 	.word	0x80002400
 8002cf4:	fe00e800 	.word	0xfe00e800

08002cf8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	699b      	ldr	r3, [r3, #24]
 8002d06:	f003 0302 	and.w	r3, r3, #2
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d103      	bne.n	8002d16 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	2200      	movs	r2, #0
 8002d14:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	699b      	ldr	r3, [r3, #24]
 8002d1c:	f003 0301 	and.w	r3, r3, #1
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d007      	beq.n	8002d34 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	699a      	ldr	r2, [r3, #24]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f042 0201 	orr.w	r2, r2, #1
 8002d32:	619a      	str	r2, [r3, #24]
  }
}
 8002d34:	bf00      	nop
 8002d36:	370c      	adds	r7, #12
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3e:	4770      	bx	lr

08002d40 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	60f8      	str	r0, [r7, #12]
 8002d48:	60b9      	str	r1, [r7, #8]
 8002d4a:	603b      	str	r3, [r7, #0]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d50:	e03b      	b.n	8002dca <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d52:	69ba      	ldr	r2, [r7, #24]
 8002d54:	6839      	ldr	r1, [r7, #0]
 8002d56:	68f8      	ldr	r0, [r7, #12]
 8002d58:	f000 f962 	bl	8003020 <I2C_IsErrorOccurred>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d001      	beq.n	8002d66 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e041      	b.n	8002dea <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d6c:	d02d      	beq.n	8002dca <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d6e:	f7ff f85f 	bl	8001e30 <HAL_GetTick>
 8002d72:	4602      	mov	r2, r0
 8002d74:	69bb      	ldr	r3, [r7, #24]
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	683a      	ldr	r2, [r7, #0]
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d302      	bcc.n	8002d84 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d122      	bne.n	8002dca <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	699a      	ldr	r2, [r3, #24]
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	68ba      	ldr	r2, [r7, #8]
 8002d90:	429a      	cmp	r2, r3
 8002d92:	bf0c      	ite	eq
 8002d94:	2301      	moveq	r3, #1
 8002d96:	2300      	movne	r3, #0
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	461a      	mov	r2, r3
 8002d9c:	79fb      	ldrb	r3, [r7, #7]
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d113      	bne.n	8002dca <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002da6:	f043 0220 	orr.w	r2, r3, #32
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2220      	movs	r2, #32
 8002db2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2200      	movs	r2, #0
 8002dba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e00f      	b.n	8002dea <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	699a      	ldr	r2, [r3, #24]
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	68ba      	ldr	r2, [r7, #8]
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	bf0c      	ite	eq
 8002dda:	2301      	moveq	r3, #1
 8002ddc:	2300      	movne	r3, #0
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	461a      	mov	r2, r3
 8002de2:	79fb      	ldrb	r3, [r7, #7]
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d0b4      	beq.n	8002d52 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3710      	adds	r7, #16
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}

08002df2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002df2:	b580      	push	{r7, lr}
 8002df4:	b084      	sub	sp, #16
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	60f8      	str	r0, [r7, #12]
 8002dfa:	60b9      	str	r1, [r7, #8]
 8002dfc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002dfe:	e033      	b.n	8002e68 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e00:	687a      	ldr	r2, [r7, #4]
 8002e02:	68b9      	ldr	r1, [r7, #8]
 8002e04:	68f8      	ldr	r0, [r7, #12]
 8002e06:	f000 f90b 	bl	8003020 <I2C_IsErrorOccurred>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d001      	beq.n	8002e14 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	e031      	b.n	8002e78 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e1a:	d025      	beq.n	8002e68 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e1c:	f7ff f808 	bl	8001e30 <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	68ba      	ldr	r2, [r7, #8]
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	d302      	bcc.n	8002e32 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d11a      	bne.n	8002e68 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	699b      	ldr	r3, [r3, #24]
 8002e38:	f003 0302 	and.w	r3, r3, #2
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	d013      	beq.n	8002e68 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e44:	f043 0220 	orr.w	r2, r3, #32
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2220      	movs	r2, #32
 8002e50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2200      	movs	r2, #0
 8002e58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e007      	b.n	8002e78 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	699b      	ldr	r3, [r3, #24]
 8002e6e:	f003 0302 	and.w	r3, r3, #2
 8002e72:	2b02      	cmp	r3, #2
 8002e74:	d1c4      	bne.n	8002e00 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e76:	2300      	movs	r3, #0
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3710      	adds	r7, #16
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	60f8      	str	r0, [r7, #12]
 8002e88:	60b9      	str	r1, [r7, #8]
 8002e8a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e8c:	e02f      	b.n	8002eee <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	68b9      	ldr	r1, [r7, #8]
 8002e92:	68f8      	ldr	r0, [r7, #12]
 8002e94:	f000 f8c4 	bl	8003020 <I2C_IsErrorOccurred>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d001      	beq.n	8002ea2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e02d      	b.n	8002efe <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ea2:	f7fe ffc5 	bl	8001e30 <HAL_GetTick>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	68ba      	ldr	r2, [r7, #8]
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d302      	bcc.n	8002eb8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d11a      	bne.n	8002eee <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	699b      	ldr	r3, [r3, #24]
 8002ebe:	f003 0320 	and.w	r3, r3, #32
 8002ec2:	2b20      	cmp	r3, #32
 8002ec4:	d013      	beq.n	8002eee <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eca:	f043 0220 	orr.w	r2, r3, #32
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2220      	movs	r2, #32
 8002ed6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2200      	movs	r2, #0
 8002ede:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e007      	b.n	8002efe <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	699b      	ldr	r3, [r3, #24]
 8002ef4:	f003 0320 	and.w	r3, r3, #32
 8002ef8:	2b20      	cmp	r3, #32
 8002efa:	d1c8      	bne.n	8002e8e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002efc:	2300      	movs	r3, #0
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3710      	adds	r7, #16
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}
	...

08002f08 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b086      	sub	sp, #24
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	60f8      	str	r0, [r7, #12]
 8002f10:	60b9      	str	r1, [r7, #8]
 8002f12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f14:	2300      	movs	r3, #0
 8002f16:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002f18:	e071      	b.n	8002ffe <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f1a:	687a      	ldr	r2, [r7, #4]
 8002f1c:	68b9      	ldr	r1, [r7, #8]
 8002f1e:	68f8      	ldr	r0, [r7, #12]
 8002f20:	f000 f87e 	bl	8003020 <I2C_IsErrorOccurred>
 8002f24:	4603      	mov	r3, r0
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d001      	beq.n	8002f2e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	699b      	ldr	r3, [r3, #24]
 8002f34:	f003 0320 	and.w	r3, r3, #32
 8002f38:	2b20      	cmp	r3, #32
 8002f3a:	d13b      	bne.n	8002fb4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8002f3c:	7dfb      	ldrb	r3, [r7, #23]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d138      	bne.n	8002fb4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	699b      	ldr	r3, [r3, #24]
 8002f48:	f003 0304 	and.w	r3, r3, #4
 8002f4c:	2b04      	cmp	r3, #4
 8002f4e:	d105      	bne.n	8002f5c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d001      	beq.n	8002f5c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	699b      	ldr	r3, [r3, #24]
 8002f62:	f003 0310 	and.w	r3, r3, #16
 8002f66:	2b10      	cmp	r3, #16
 8002f68:	d121      	bne.n	8002fae <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	2210      	movs	r2, #16
 8002f70:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2204      	movs	r2, #4
 8002f76:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2220      	movs	r2, #32
 8002f7e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	6859      	ldr	r1, [r3, #4]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	4b24      	ldr	r3, [pc, #144]	@ (800301c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8002f8c:	400b      	ands	r3, r1
 8002f8e:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2220      	movs	r2, #32
 8002f94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	75fb      	strb	r3, [r7, #23]
 8002fac:	e002      	b.n	8002fb4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002fb4:	f7fe ff3c 	bl	8001e30 <HAL_GetTick>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	68ba      	ldr	r2, [r7, #8]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d302      	bcc.n	8002fca <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d119      	bne.n	8002ffe <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8002fca:	7dfb      	ldrb	r3, [r7, #23]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d116      	bne.n	8002ffe <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	699b      	ldr	r3, [r3, #24]
 8002fd6:	f003 0304 	and.w	r3, r3, #4
 8002fda:	2b04      	cmp	r3, #4
 8002fdc:	d00f      	beq.n	8002ffe <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fe2:	f043 0220 	orr.w	r2, r3, #32
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2220      	movs	r2, #32
 8002fee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	699b      	ldr	r3, [r3, #24]
 8003004:	f003 0304 	and.w	r3, r3, #4
 8003008:	2b04      	cmp	r3, #4
 800300a:	d002      	beq.n	8003012 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800300c:	7dfb      	ldrb	r3, [r7, #23]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d083      	beq.n	8002f1a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8003012:	7dfb      	ldrb	r3, [r7, #23]
}
 8003014:	4618      	mov	r0, r3
 8003016:	3718      	adds	r7, #24
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}
 800301c:	fe00e800 	.word	0xfe00e800

08003020 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b08a      	sub	sp, #40	@ 0x28
 8003024:	af00      	add	r7, sp, #0
 8003026:	60f8      	str	r0, [r7, #12]
 8003028:	60b9      	str	r1, [r7, #8]
 800302a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800302c:	2300      	movs	r3, #0
 800302e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	699b      	ldr	r3, [r3, #24]
 8003038:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800303a:	2300      	movs	r3, #0
 800303c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003042:	69bb      	ldr	r3, [r7, #24]
 8003044:	f003 0310 	and.w	r3, r3, #16
 8003048:	2b00      	cmp	r3, #0
 800304a:	d068      	beq.n	800311e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	2210      	movs	r2, #16
 8003052:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003054:	e049      	b.n	80030ea <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800305c:	d045      	beq.n	80030ea <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800305e:	f7fe fee7 	bl	8001e30 <HAL_GetTick>
 8003062:	4602      	mov	r2, r0
 8003064:	69fb      	ldr	r3, [r7, #28]
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	68ba      	ldr	r2, [r7, #8]
 800306a:	429a      	cmp	r2, r3
 800306c:	d302      	bcc.n	8003074 <I2C_IsErrorOccurred+0x54>
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d13a      	bne.n	80030ea <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800307e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003086:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	699b      	ldr	r3, [r3, #24]
 800308e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003092:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003096:	d121      	bne.n	80030dc <I2C_IsErrorOccurred+0xbc>
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800309e:	d01d      	beq.n	80030dc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80030a0:	7cfb      	ldrb	r3, [r7, #19]
 80030a2:	2b20      	cmp	r3, #32
 80030a4:	d01a      	beq.n	80030dc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	685a      	ldr	r2, [r3, #4]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80030b4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80030b6:	f7fe febb 	bl	8001e30 <HAL_GetTick>
 80030ba:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030bc:	e00e      	b.n	80030dc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80030be:	f7fe feb7 	bl	8001e30 <HAL_GetTick>
 80030c2:	4602      	mov	r2, r0
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	2b19      	cmp	r3, #25
 80030ca:	d907      	bls.n	80030dc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80030cc:	6a3b      	ldr	r3, [r7, #32]
 80030ce:	f043 0320 	orr.w	r3, r3, #32
 80030d2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80030da:	e006      	b.n	80030ea <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	699b      	ldr	r3, [r3, #24]
 80030e2:	f003 0320 	and.w	r3, r3, #32
 80030e6:	2b20      	cmp	r3, #32
 80030e8:	d1e9      	bne.n	80030be <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	699b      	ldr	r3, [r3, #24]
 80030f0:	f003 0320 	and.w	r3, r3, #32
 80030f4:	2b20      	cmp	r3, #32
 80030f6:	d003      	beq.n	8003100 <I2C_IsErrorOccurred+0xe0>
 80030f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d0aa      	beq.n	8003056 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003100:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003104:	2b00      	cmp	r3, #0
 8003106:	d103      	bne.n	8003110 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2220      	movs	r2, #32
 800310e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003110:	6a3b      	ldr	r3, [r7, #32]
 8003112:	f043 0304 	orr.w	r3, r3, #4
 8003116:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	699b      	ldr	r3, [r3, #24]
 8003124:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003126:	69bb      	ldr	r3, [r7, #24]
 8003128:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800312c:	2b00      	cmp	r3, #0
 800312e:	d00b      	beq.n	8003148 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003130:	6a3b      	ldr	r3, [r7, #32]
 8003132:	f043 0301 	orr.w	r3, r3, #1
 8003136:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003140:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800314e:	2b00      	cmp	r3, #0
 8003150:	d00b      	beq.n	800316a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003152:	6a3b      	ldr	r3, [r7, #32]
 8003154:	f043 0308 	orr.w	r3, r3, #8
 8003158:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003162:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800316a:	69bb      	ldr	r3, [r7, #24]
 800316c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003170:	2b00      	cmp	r3, #0
 8003172:	d00b      	beq.n	800318c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003174:	6a3b      	ldr	r3, [r7, #32]
 8003176:	f043 0302 	orr.w	r3, r3, #2
 800317a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003184:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800318c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003190:	2b00      	cmp	r3, #0
 8003192:	d01c      	beq.n	80031ce <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003194:	68f8      	ldr	r0, [r7, #12]
 8003196:	f7ff fdaf 	bl	8002cf8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	6859      	ldr	r1, [r3, #4]
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	4b0d      	ldr	r3, [pc, #52]	@ (80031dc <I2C_IsErrorOccurred+0x1bc>)
 80031a6:	400b      	ands	r3, r1
 80031a8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80031ae:	6a3b      	ldr	r3, [r7, #32]
 80031b0:	431a      	orrs	r2, r3
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2220      	movs	r2, #32
 80031ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2200      	movs	r2, #0
 80031ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80031ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3728      	adds	r7, #40	@ 0x28
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	fe00e800 	.word	0xfe00e800

080031e0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b087      	sub	sp, #28
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	607b      	str	r3, [r7, #4]
 80031ea:	460b      	mov	r3, r1
 80031ec:	817b      	strh	r3, [r7, #10]
 80031ee:	4613      	mov	r3, r2
 80031f0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80031f2:	897b      	ldrh	r3, [r7, #10]
 80031f4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80031f8:	7a7b      	ldrb	r3, [r7, #9]
 80031fa:	041b      	lsls	r3, r3, #16
 80031fc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003200:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003206:	6a3b      	ldr	r3, [r7, #32]
 8003208:	4313      	orrs	r3, r2
 800320a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800320e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	685a      	ldr	r2, [r3, #4]
 8003216:	6a3b      	ldr	r3, [r7, #32]
 8003218:	0d5b      	lsrs	r3, r3, #21
 800321a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800321e:	4b08      	ldr	r3, [pc, #32]	@ (8003240 <I2C_TransferConfig+0x60>)
 8003220:	430b      	orrs	r3, r1
 8003222:	43db      	mvns	r3, r3
 8003224:	ea02 0103 	and.w	r1, r2, r3
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	697a      	ldr	r2, [r7, #20]
 800322e:	430a      	orrs	r2, r1
 8003230:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003232:	bf00      	nop
 8003234:	371c      	adds	r7, #28
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	03ff63ff 	.word	0x03ff63ff

08003244 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003254:	b2db      	uxtb	r3, r3
 8003256:	2b20      	cmp	r3, #32
 8003258:	d138      	bne.n	80032cc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003260:	2b01      	cmp	r3, #1
 8003262:	d101      	bne.n	8003268 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003264:	2302      	movs	r3, #2
 8003266:	e032      	b.n	80032ce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2224      	movs	r2, #36	@ 0x24
 8003274:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f022 0201 	bic.w	r2, r2, #1
 8003286:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003296:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	6819      	ldr	r1, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	683a      	ldr	r2, [r7, #0]
 80032a4:	430a      	orrs	r2, r1
 80032a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f042 0201 	orr.w	r2, r2, #1
 80032b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2220      	movs	r2, #32
 80032bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80032c8:	2300      	movs	r3, #0
 80032ca:	e000      	b.n	80032ce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80032cc:	2302      	movs	r3, #2
  }
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	370c      	adds	r7, #12
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr

080032da <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80032da:	b480      	push	{r7}
 80032dc:	b085      	sub	sp, #20
 80032de:	af00      	add	r7, sp, #0
 80032e0:	6078      	str	r0, [r7, #4]
 80032e2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032ea:	b2db      	uxtb	r3, r3
 80032ec:	2b20      	cmp	r3, #32
 80032ee:	d139      	bne.n	8003364 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d101      	bne.n	80032fe <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80032fa:	2302      	movs	r3, #2
 80032fc:	e033      	b.n	8003366 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2201      	movs	r2, #1
 8003302:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2224      	movs	r2, #36	@ 0x24
 800330a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f022 0201 	bic.w	r2, r2, #1
 800331c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800332c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	021b      	lsls	r3, r3, #8
 8003332:	68fa      	ldr	r2, [r7, #12]
 8003334:	4313      	orrs	r3, r2
 8003336:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	68fa      	ldr	r2, [r7, #12]
 800333e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f042 0201 	orr.w	r2, r2, #1
 800334e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2220      	movs	r2, #32
 8003354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2200      	movs	r2, #0
 800335c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003360:	2300      	movs	r3, #0
 8003362:	e000      	b.n	8003366 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003364:	2302      	movs	r3, #2
  }
}
 8003366:	4618      	mov	r0, r3
 8003368:	3714      	adds	r7, #20
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
	...

08003374 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003378:	4b04      	ldr	r3, [pc, #16]	@ (800338c <HAL_PWREx_GetVoltageRange+0x18>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003380:	4618      	mov	r0, r3
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop
 800338c:	40007000 	.word	0x40007000

08003390 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003390:	b480      	push	{r7}
 8003392:	b085      	sub	sp, #20
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800339e:	d130      	bne.n	8003402 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80033a0:	4b23      	ldr	r3, [pc, #140]	@ (8003430 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80033a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033ac:	d038      	beq.n	8003420 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80033ae:	4b20      	ldr	r3, [pc, #128]	@ (8003430 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80033b6:	4a1e      	ldr	r2, [pc, #120]	@ (8003430 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033b8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80033bc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80033be:	4b1d      	ldr	r3, [pc, #116]	@ (8003434 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	2232      	movs	r2, #50	@ 0x32
 80033c4:	fb02 f303 	mul.w	r3, r2, r3
 80033c8:	4a1b      	ldr	r2, [pc, #108]	@ (8003438 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80033ca:	fba2 2303 	umull	r2, r3, r2, r3
 80033ce:	0c9b      	lsrs	r3, r3, #18
 80033d0:	3301      	adds	r3, #1
 80033d2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80033d4:	e002      	b.n	80033dc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	3b01      	subs	r3, #1
 80033da:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80033dc:	4b14      	ldr	r3, [pc, #80]	@ (8003430 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033de:	695b      	ldr	r3, [r3, #20]
 80033e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033e8:	d102      	bne.n	80033f0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d1f2      	bne.n	80033d6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80033f0:	4b0f      	ldr	r3, [pc, #60]	@ (8003430 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033f2:	695b      	ldr	r3, [r3, #20]
 80033f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033fc:	d110      	bne.n	8003420 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80033fe:	2303      	movs	r3, #3
 8003400:	e00f      	b.n	8003422 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003402:	4b0b      	ldr	r3, [pc, #44]	@ (8003430 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800340a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800340e:	d007      	beq.n	8003420 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003410:	4b07      	ldr	r3, [pc, #28]	@ (8003430 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003418:	4a05      	ldr	r2, [pc, #20]	@ (8003430 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800341a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800341e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003420:	2300      	movs	r3, #0
}
 8003422:	4618      	mov	r0, r3
 8003424:	3714      	adds	r7, #20
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr
 800342e:	bf00      	nop
 8003430:	40007000 	.word	0x40007000
 8003434:	20000000 	.word	0x20000000
 8003438:	431bde83 	.word	0x431bde83

0800343c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b088      	sub	sp, #32
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d101      	bne.n	800344e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e3ca      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800344e:	4b97      	ldr	r3, [pc, #604]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	f003 030c 	and.w	r3, r3, #12
 8003456:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003458:	4b94      	ldr	r3, [pc, #592]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	f003 0303 	and.w	r3, r3, #3
 8003460:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0310 	and.w	r3, r3, #16
 800346a:	2b00      	cmp	r3, #0
 800346c:	f000 80e4 	beq.w	8003638 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003470:	69bb      	ldr	r3, [r7, #24]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d007      	beq.n	8003486 <HAL_RCC_OscConfig+0x4a>
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	2b0c      	cmp	r3, #12
 800347a:	f040 808b 	bne.w	8003594 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	2b01      	cmp	r3, #1
 8003482:	f040 8087 	bne.w	8003594 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003486:	4b89      	ldr	r3, [pc, #548]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0302 	and.w	r3, r3, #2
 800348e:	2b00      	cmp	r3, #0
 8003490:	d005      	beq.n	800349e <HAL_RCC_OscConfig+0x62>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	699b      	ldr	r3, [r3, #24]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d101      	bne.n	800349e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e3a2      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6a1a      	ldr	r2, [r3, #32]
 80034a2:	4b82      	ldr	r3, [pc, #520]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 0308 	and.w	r3, r3, #8
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d004      	beq.n	80034b8 <HAL_RCC_OscConfig+0x7c>
 80034ae:	4b7f      	ldr	r3, [pc, #508]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80034b6:	e005      	b.n	80034c4 <HAL_RCC_OscConfig+0x88>
 80034b8:	4b7c      	ldr	r3, [pc, #496]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 80034ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034be:	091b      	lsrs	r3, r3, #4
 80034c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d223      	bcs.n	8003510 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a1b      	ldr	r3, [r3, #32]
 80034cc:	4618      	mov	r0, r3
 80034ce:	f000 fd87 	bl	8003fe0 <RCC_SetFlashLatencyFromMSIRange>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d001      	beq.n	80034dc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	e383      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80034dc:	4b73      	ldr	r3, [pc, #460]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a72      	ldr	r2, [pc, #456]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 80034e2:	f043 0308 	orr.w	r3, r3, #8
 80034e6:	6013      	str	r3, [r2, #0]
 80034e8:	4b70      	ldr	r3, [pc, #448]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6a1b      	ldr	r3, [r3, #32]
 80034f4:	496d      	ldr	r1, [pc, #436]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 80034f6:	4313      	orrs	r3, r2
 80034f8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80034fa:	4b6c      	ldr	r3, [pc, #432]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	69db      	ldr	r3, [r3, #28]
 8003506:	021b      	lsls	r3, r3, #8
 8003508:	4968      	ldr	r1, [pc, #416]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 800350a:	4313      	orrs	r3, r2
 800350c:	604b      	str	r3, [r1, #4]
 800350e:	e025      	b.n	800355c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003510:	4b66      	ldr	r3, [pc, #408]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a65      	ldr	r2, [pc, #404]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 8003516:	f043 0308 	orr.w	r3, r3, #8
 800351a:	6013      	str	r3, [r2, #0]
 800351c:	4b63      	ldr	r3, [pc, #396]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6a1b      	ldr	r3, [r3, #32]
 8003528:	4960      	ldr	r1, [pc, #384]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 800352a:	4313      	orrs	r3, r2
 800352c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800352e:	4b5f      	ldr	r3, [pc, #380]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	69db      	ldr	r3, [r3, #28]
 800353a:	021b      	lsls	r3, r3, #8
 800353c:	495b      	ldr	r1, [pc, #364]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 800353e:	4313      	orrs	r3, r2
 8003540:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003542:	69bb      	ldr	r3, [r7, #24]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d109      	bne.n	800355c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6a1b      	ldr	r3, [r3, #32]
 800354c:	4618      	mov	r0, r3
 800354e:	f000 fd47 	bl	8003fe0 <RCC_SetFlashLatencyFromMSIRange>
 8003552:	4603      	mov	r3, r0
 8003554:	2b00      	cmp	r3, #0
 8003556:	d001      	beq.n	800355c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	e343      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800355c:	f000 fc4a 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 8003560:	4602      	mov	r2, r0
 8003562:	4b52      	ldr	r3, [pc, #328]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	091b      	lsrs	r3, r3, #4
 8003568:	f003 030f 	and.w	r3, r3, #15
 800356c:	4950      	ldr	r1, [pc, #320]	@ (80036b0 <HAL_RCC_OscConfig+0x274>)
 800356e:	5ccb      	ldrb	r3, [r1, r3]
 8003570:	f003 031f 	and.w	r3, r3, #31
 8003574:	fa22 f303 	lsr.w	r3, r2, r3
 8003578:	4a4e      	ldr	r2, [pc, #312]	@ (80036b4 <HAL_RCC_OscConfig+0x278>)
 800357a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800357c:	4b4e      	ldr	r3, [pc, #312]	@ (80036b8 <HAL_RCC_OscConfig+0x27c>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4618      	mov	r0, r3
 8003582:	f7fe f9e1 	bl	8001948 <HAL_InitTick>
 8003586:	4603      	mov	r3, r0
 8003588:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800358a:	7bfb      	ldrb	r3, [r7, #15]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d052      	beq.n	8003636 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003590:	7bfb      	ldrb	r3, [r7, #15]
 8003592:	e327      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	699b      	ldr	r3, [r3, #24]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d032      	beq.n	8003602 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800359c:	4b43      	ldr	r3, [pc, #268]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a42      	ldr	r2, [pc, #264]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 80035a2:	f043 0301 	orr.w	r3, r3, #1
 80035a6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80035a8:	f7fe fc42 	bl	8001e30 <HAL_GetTick>
 80035ac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80035ae:	e008      	b.n	80035c2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80035b0:	f7fe fc3e 	bl	8001e30 <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d901      	bls.n	80035c2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e310      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80035c2:	4b3a      	ldr	r3, [pc, #232]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0302 	and.w	r3, r3, #2
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d0f0      	beq.n	80035b0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80035ce:	4b37      	ldr	r3, [pc, #220]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a36      	ldr	r2, [pc, #216]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 80035d4:	f043 0308 	orr.w	r3, r3, #8
 80035d8:	6013      	str	r3, [r2, #0]
 80035da:	4b34      	ldr	r3, [pc, #208]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6a1b      	ldr	r3, [r3, #32]
 80035e6:	4931      	ldr	r1, [pc, #196]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 80035e8:	4313      	orrs	r3, r2
 80035ea:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80035ec:	4b2f      	ldr	r3, [pc, #188]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	69db      	ldr	r3, [r3, #28]
 80035f8:	021b      	lsls	r3, r3, #8
 80035fa:	492c      	ldr	r1, [pc, #176]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 80035fc:	4313      	orrs	r3, r2
 80035fe:	604b      	str	r3, [r1, #4]
 8003600:	e01a      	b.n	8003638 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003602:	4b2a      	ldr	r3, [pc, #168]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a29      	ldr	r2, [pc, #164]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 8003608:	f023 0301 	bic.w	r3, r3, #1
 800360c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800360e:	f7fe fc0f 	bl	8001e30 <HAL_GetTick>
 8003612:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003614:	e008      	b.n	8003628 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003616:	f7fe fc0b 	bl	8001e30 <HAL_GetTick>
 800361a:	4602      	mov	r2, r0
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	1ad3      	subs	r3, r2, r3
 8003620:	2b02      	cmp	r3, #2
 8003622:	d901      	bls.n	8003628 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003624:	2303      	movs	r3, #3
 8003626:	e2dd      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003628:	4b20      	ldr	r3, [pc, #128]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 0302 	and.w	r3, r3, #2
 8003630:	2b00      	cmp	r3, #0
 8003632:	d1f0      	bne.n	8003616 <HAL_RCC_OscConfig+0x1da>
 8003634:	e000      	b.n	8003638 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003636:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 0301 	and.w	r3, r3, #1
 8003640:	2b00      	cmp	r3, #0
 8003642:	d074      	beq.n	800372e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003644:	69bb      	ldr	r3, [r7, #24]
 8003646:	2b08      	cmp	r3, #8
 8003648:	d005      	beq.n	8003656 <HAL_RCC_OscConfig+0x21a>
 800364a:	69bb      	ldr	r3, [r7, #24]
 800364c:	2b0c      	cmp	r3, #12
 800364e:	d10e      	bne.n	800366e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	2b03      	cmp	r3, #3
 8003654:	d10b      	bne.n	800366e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003656:	4b15      	ldr	r3, [pc, #84]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d064      	beq.n	800372c <HAL_RCC_OscConfig+0x2f0>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d160      	bne.n	800372c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e2ba      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003676:	d106      	bne.n	8003686 <HAL_RCC_OscConfig+0x24a>
 8003678:	4b0c      	ldr	r3, [pc, #48]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a0b      	ldr	r2, [pc, #44]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 800367e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003682:	6013      	str	r3, [r2, #0]
 8003684:	e026      	b.n	80036d4 <HAL_RCC_OscConfig+0x298>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800368e:	d115      	bne.n	80036bc <HAL_RCC_OscConfig+0x280>
 8003690:	4b06      	ldr	r3, [pc, #24]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a05      	ldr	r2, [pc, #20]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 8003696:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800369a:	6013      	str	r3, [r2, #0]
 800369c:	4b03      	ldr	r3, [pc, #12]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a02      	ldr	r2, [pc, #8]	@ (80036ac <HAL_RCC_OscConfig+0x270>)
 80036a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036a6:	6013      	str	r3, [r2, #0]
 80036a8:	e014      	b.n	80036d4 <HAL_RCC_OscConfig+0x298>
 80036aa:	bf00      	nop
 80036ac:	40021000 	.word	0x40021000
 80036b0:	0800b4f8 	.word	0x0800b4f8
 80036b4:	20000000 	.word	0x20000000
 80036b8:	20000004 	.word	0x20000004
 80036bc:	4ba0      	ldr	r3, [pc, #640]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a9f      	ldr	r2, [pc, #636]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 80036c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036c6:	6013      	str	r3, [r2, #0]
 80036c8:	4b9d      	ldr	r3, [pc, #628]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a9c      	ldr	r2, [pc, #624]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 80036ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d013      	beq.n	8003704 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036dc:	f7fe fba8 	bl	8001e30 <HAL_GetTick>
 80036e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036e2:	e008      	b.n	80036f6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036e4:	f7fe fba4 	bl	8001e30 <HAL_GetTick>
 80036e8:	4602      	mov	r2, r0
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	2b64      	cmp	r3, #100	@ 0x64
 80036f0:	d901      	bls.n	80036f6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80036f2:	2303      	movs	r3, #3
 80036f4:	e276      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036f6:	4b92      	ldr	r3, [pc, #584]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d0f0      	beq.n	80036e4 <HAL_RCC_OscConfig+0x2a8>
 8003702:	e014      	b.n	800372e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003704:	f7fe fb94 	bl	8001e30 <HAL_GetTick>
 8003708:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800370a:	e008      	b.n	800371e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800370c:	f7fe fb90 	bl	8001e30 <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	2b64      	cmp	r3, #100	@ 0x64
 8003718:	d901      	bls.n	800371e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e262      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800371e:	4b88      	ldr	r3, [pc, #544]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d1f0      	bne.n	800370c <HAL_RCC_OscConfig+0x2d0>
 800372a:	e000      	b.n	800372e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800372c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f003 0302 	and.w	r3, r3, #2
 8003736:	2b00      	cmp	r3, #0
 8003738:	d060      	beq.n	80037fc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800373a:	69bb      	ldr	r3, [r7, #24]
 800373c:	2b04      	cmp	r3, #4
 800373e:	d005      	beq.n	800374c <HAL_RCC_OscConfig+0x310>
 8003740:	69bb      	ldr	r3, [r7, #24]
 8003742:	2b0c      	cmp	r3, #12
 8003744:	d119      	bne.n	800377a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	2b02      	cmp	r3, #2
 800374a:	d116      	bne.n	800377a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800374c:	4b7c      	ldr	r3, [pc, #496]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003754:	2b00      	cmp	r3, #0
 8003756:	d005      	beq.n	8003764 <HAL_RCC_OscConfig+0x328>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d101      	bne.n	8003764 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e23f      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003764:	4b76      	ldr	r3, [pc, #472]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	691b      	ldr	r3, [r3, #16]
 8003770:	061b      	lsls	r3, r3, #24
 8003772:	4973      	ldr	r1, [pc, #460]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 8003774:	4313      	orrs	r3, r2
 8003776:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003778:	e040      	b.n	80037fc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d023      	beq.n	80037ca <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003782:	4b6f      	ldr	r3, [pc, #444]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a6e      	ldr	r2, [pc, #440]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 8003788:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800378c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800378e:	f7fe fb4f 	bl	8001e30 <HAL_GetTick>
 8003792:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003794:	e008      	b.n	80037a8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003796:	f7fe fb4b 	bl	8001e30 <HAL_GetTick>
 800379a:	4602      	mov	r2, r0
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	1ad3      	subs	r3, r2, r3
 80037a0:	2b02      	cmp	r3, #2
 80037a2:	d901      	bls.n	80037a8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80037a4:	2303      	movs	r3, #3
 80037a6:	e21d      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037a8:	4b65      	ldr	r3, [pc, #404]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d0f0      	beq.n	8003796 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037b4:	4b62      	ldr	r3, [pc, #392]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	691b      	ldr	r3, [r3, #16]
 80037c0:	061b      	lsls	r3, r3, #24
 80037c2:	495f      	ldr	r1, [pc, #380]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 80037c4:	4313      	orrs	r3, r2
 80037c6:	604b      	str	r3, [r1, #4]
 80037c8:	e018      	b.n	80037fc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037ca:	4b5d      	ldr	r3, [pc, #372]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a5c      	ldr	r2, [pc, #368]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 80037d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80037d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037d6:	f7fe fb2b 	bl	8001e30 <HAL_GetTick>
 80037da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037dc:	e008      	b.n	80037f0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037de:	f7fe fb27 	bl	8001e30 <HAL_GetTick>
 80037e2:	4602      	mov	r2, r0
 80037e4:	693b      	ldr	r3, [r7, #16]
 80037e6:	1ad3      	subs	r3, r2, r3
 80037e8:	2b02      	cmp	r3, #2
 80037ea:	d901      	bls.n	80037f0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80037ec:	2303      	movs	r3, #3
 80037ee:	e1f9      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037f0:	4b53      	ldr	r3, [pc, #332]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d1f0      	bne.n	80037de <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 0308 	and.w	r3, r3, #8
 8003804:	2b00      	cmp	r3, #0
 8003806:	d03c      	beq.n	8003882 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	695b      	ldr	r3, [r3, #20]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d01c      	beq.n	800384a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003810:	4b4b      	ldr	r3, [pc, #300]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 8003812:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003816:	4a4a      	ldr	r2, [pc, #296]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 8003818:	f043 0301 	orr.w	r3, r3, #1
 800381c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003820:	f7fe fb06 	bl	8001e30 <HAL_GetTick>
 8003824:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003826:	e008      	b.n	800383a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003828:	f7fe fb02 	bl	8001e30 <HAL_GetTick>
 800382c:	4602      	mov	r2, r0
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	1ad3      	subs	r3, r2, r3
 8003832:	2b02      	cmp	r3, #2
 8003834:	d901      	bls.n	800383a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003836:	2303      	movs	r3, #3
 8003838:	e1d4      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800383a:	4b41      	ldr	r3, [pc, #260]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 800383c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003840:	f003 0302 	and.w	r3, r3, #2
 8003844:	2b00      	cmp	r3, #0
 8003846:	d0ef      	beq.n	8003828 <HAL_RCC_OscConfig+0x3ec>
 8003848:	e01b      	b.n	8003882 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800384a:	4b3d      	ldr	r3, [pc, #244]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 800384c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003850:	4a3b      	ldr	r2, [pc, #236]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 8003852:	f023 0301 	bic.w	r3, r3, #1
 8003856:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800385a:	f7fe fae9 	bl	8001e30 <HAL_GetTick>
 800385e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003860:	e008      	b.n	8003874 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003862:	f7fe fae5 	bl	8001e30 <HAL_GetTick>
 8003866:	4602      	mov	r2, r0
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	1ad3      	subs	r3, r2, r3
 800386c:	2b02      	cmp	r3, #2
 800386e:	d901      	bls.n	8003874 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003870:	2303      	movs	r3, #3
 8003872:	e1b7      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003874:	4b32      	ldr	r3, [pc, #200]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 8003876:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800387a:	f003 0302 	and.w	r3, r3, #2
 800387e:	2b00      	cmp	r3, #0
 8003880:	d1ef      	bne.n	8003862 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 0304 	and.w	r3, r3, #4
 800388a:	2b00      	cmp	r3, #0
 800388c:	f000 80a6 	beq.w	80039dc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003890:	2300      	movs	r3, #0
 8003892:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003894:	4b2a      	ldr	r3, [pc, #168]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 8003896:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003898:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d10d      	bne.n	80038bc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038a0:	4b27      	ldr	r3, [pc, #156]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 80038a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038a4:	4a26      	ldr	r2, [pc, #152]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 80038a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80038ac:	4b24      	ldr	r3, [pc, #144]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 80038ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038b4:	60bb      	str	r3, [r7, #8]
 80038b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038b8:	2301      	movs	r3, #1
 80038ba:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038bc:	4b21      	ldr	r3, [pc, #132]	@ (8003944 <HAL_RCC_OscConfig+0x508>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d118      	bne.n	80038fa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038c8:	4b1e      	ldr	r3, [pc, #120]	@ (8003944 <HAL_RCC_OscConfig+0x508>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a1d      	ldr	r2, [pc, #116]	@ (8003944 <HAL_RCC_OscConfig+0x508>)
 80038ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038d2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038d4:	f7fe faac 	bl	8001e30 <HAL_GetTick>
 80038d8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038da:	e008      	b.n	80038ee <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038dc:	f7fe faa8 	bl	8001e30 <HAL_GetTick>
 80038e0:	4602      	mov	r2, r0
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	2b02      	cmp	r3, #2
 80038e8:	d901      	bls.n	80038ee <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80038ea:	2303      	movs	r3, #3
 80038ec:	e17a      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038ee:	4b15      	ldr	r3, [pc, #84]	@ (8003944 <HAL_RCC_OscConfig+0x508>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d0f0      	beq.n	80038dc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d108      	bne.n	8003914 <HAL_RCC_OscConfig+0x4d8>
 8003902:	4b0f      	ldr	r3, [pc, #60]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 8003904:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003908:	4a0d      	ldr	r2, [pc, #52]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 800390a:	f043 0301 	orr.w	r3, r3, #1
 800390e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003912:	e029      	b.n	8003968 <HAL_RCC_OscConfig+0x52c>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	2b05      	cmp	r3, #5
 800391a:	d115      	bne.n	8003948 <HAL_RCC_OscConfig+0x50c>
 800391c:	4b08      	ldr	r3, [pc, #32]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 800391e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003922:	4a07      	ldr	r2, [pc, #28]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 8003924:	f043 0304 	orr.w	r3, r3, #4
 8003928:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800392c:	4b04      	ldr	r3, [pc, #16]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 800392e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003932:	4a03      	ldr	r2, [pc, #12]	@ (8003940 <HAL_RCC_OscConfig+0x504>)
 8003934:	f043 0301 	orr.w	r3, r3, #1
 8003938:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800393c:	e014      	b.n	8003968 <HAL_RCC_OscConfig+0x52c>
 800393e:	bf00      	nop
 8003940:	40021000 	.word	0x40021000
 8003944:	40007000 	.word	0x40007000
 8003948:	4b9c      	ldr	r3, [pc, #624]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 800394a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800394e:	4a9b      	ldr	r2, [pc, #620]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 8003950:	f023 0301 	bic.w	r3, r3, #1
 8003954:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003958:	4b98      	ldr	r3, [pc, #608]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 800395a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800395e:	4a97      	ldr	r2, [pc, #604]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 8003960:	f023 0304 	bic.w	r3, r3, #4
 8003964:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d016      	beq.n	800399e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003970:	f7fe fa5e 	bl	8001e30 <HAL_GetTick>
 8003974:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003976:	e00a      	b.n	800398e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003978:	f7fe fa5a 	bl	8001e30 <HAL_GetTick>
 800397c:	4602      	mov	r2, r0
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003986:	4293      	cmp	r3, r2
 8003988:	d901      	bls.n	800398e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800398a:	2303      	movs	r3, #3
 800398c:	e12a      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800398e:	4b8b      	ldr	r3, [pc, #556]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 8003990:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003994:	f003 0302 	and.w	r3, r3, #2
 8003998:	2b00      	cmp	r3, #0
 800399a:	d0ed      	beq.n	8003978 <HAL_RCC_OscConfig+0x53c>
 800399c:	e015      	b.n	80039ca <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800399e:	f7fe fa47 	bl	8001e30 <HAL_GetTick>
 80039a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039a4:	e00a      	b.n	80039bc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039a6:	f7fe fa43 	bl	8001e30 <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d901      	bls.n	80039bc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e113      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039bc:	4b7f      	ldr	r3, [pc, #508]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 80039be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039c2:	f003 0302 	and.w	r3, r3, #2
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d1ed      	bne.n	80039a6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039ca:	7ffb      	ldrb	r3, [r7, #31]
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	d105      	bne.n	80039dc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039d0:	4b7a      	ldr	r3, [pc, #488]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 80039d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039d4:	4a79      	ldr	r2, [pc, #484]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 80039d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039da:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	f000 80fe 	beq.w	8003be2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	f040 80d0 	bne.w	8003b90 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80039f0:	4b72      	ldr	r3, [pc, #456]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 80039f2:	68db      	ldr	r3, [r3, #12]
 80039f4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	f003 0203 	and.w	r2, r3, #3
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d130      	bne.n	8003a66 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a0e:	3b01      	subs	r3, #1
 8003a10:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d127      	bne.n	8003a66 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a20:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003a22:	429a      	cmp	r2, r3
 8003a24:	d11f      	bne.n	8003a66 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003a30:	2a07      	cmp	r2, #7
 8003a32:	bf14      	ite	ne
 8003a34:	2201      	movne	r2, #1
 8003a36:	2200      	moveq	r2, #0
 8003a38:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d113      	bne.n	8003a66 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a48:	085b      	lsrs	r3, r3, #1
 8003a4a:	3b01      	subs	r3, #1
 8003a4c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d109      	bne.n	8003a66 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a5c:	085b      	lsrs	r3, r3, #1
 8003a5e:	3b01      	subs	r3, #1
 8003a60:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a62:	429a      	cmp	r2, r3
 8003a64:	d06e      	beq.n	8003b44 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a66:	69bb      	ldr	r3, [r7, #24]
 8003a68:	2b0c      	cmp	r3, #12
 8003a6a:	d069      	beq.n	8003b40 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003a6c:	4b53      	ldr	r3, [pc, #332]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d105      	bne.n	8003a84 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003a78:	4b50      	ldr	r3, [pc, #320]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d001      	beq.n	8003a88 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e0ad      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003a88:	4b4c      	ldr	r3, [pc, #304]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a4b      	ldr	r2, [pc, #300]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 8003a8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a92:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003a94:	f7fe f9cc 	bl	8001e30 <HAL_GetTick>
 8003a98:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a9a:	e008      	b.n	8003aae <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a9c:	f7fe f9c8 	bl	8001e30 <HAL_GetTick>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	1ad3      	subs	r3, r2, r3
 8003aa6:	2b02      	cmp	r3, #2
 8003aa8:	d901      	bls.n	8003aae <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	e09a      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003aae:	4b43      	ldr	r3, [pc, #268]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d1f0      	bne.n	8003a9c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003aba:	4b40      	ldr	r3, [pc, #256]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 8003abc:	68da      	ldr	r2, [r3, #12]
 8003abe:	4b40      	ldr	r3, [pc, #256]	@ (8003bc0 <HAL_RCC_OscConfig+0x784>)
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003ac6:	687a      	ldr	r2, [r7, #4]
 8003ac8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003aca:	3a01      	subs	r2, #1
 8003acc:	0112      	lsls	r2, r2, #4
 8003ace:	4311      	orrs	r1, r2
 8003ad0:	687a      	ldr	r2, [r7, #4]
 8003ad2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003ad4:	0212      	lsls	r2, r2, #8
 8003ad6:	4311      	orrs	r1, r2
 8003ad8:	687a      	ldr	r2, [r7, #4]
 8003ada:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003adc:	0852      	lsrs	r2, r2, #1
 8003ade:	3a01      	subs	r2, #1
 8003ae0:	0552      	lsls	r2, r2, #21
 8003ae2:	4311      	orrs	r1, r2
 8003ae4:	687a      	ldr	r2, [r7, #4]
 8003ae6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003ae8:	0852      	lsrs	r2, r2, #1
 8003aea:	3a01      	subs	r2, #1
 8003aec:	0652      	lsls	r2, r2, #25
 8003aee:	4311      	orrs	r1, r2
 8003af0:	687a      	ldr	r2, [r7, #4]
 8003af2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003af4:	0912      	lsrs	r2, r2, #4
 8003af6:	0452      	lsls	r2, r2, #17
 8003af8:	430a      	orrs	r2, r1
 8003afa:	4930      	ldr	r1, [pc, #192]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 8003afc:	4313      	orrs	r3, r2
 8003afe:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003b00:	4b2e      	ldr	r3, [pc, #184]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a2d      	ldr	r2, [pc, #180]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 8003b06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b0a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003b0c:	4b2b      	ldr	r3, [pc, #172]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	4a2a      	ldr	r2, [pc, #168]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 8003b12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b16:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003b18:	f7fe f98a 	bl	8001e30 <HAL_GetTick>
 8003b1c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b1e:	e008      	b.n	8003b32 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b20:	f7fe f986 	bl	8001e30 <HAL_GetTick>
 8003b24:	4602      	mov	r2, r0
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	2b02      	cmp	r3, #2
 8003b2c:	d901      	bls.n	8003b32 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e058      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b32:	4b22      	ldr	r3, [pc, #136]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d0f0      	beq.n	8003b20 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003b3e:	e050      	b.n	8003be2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e04f      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b44:	4b1d      	ldr	r3, [pc, #116]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d148      	bne.n	8003be2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003b50:	4b1a      	ldr	r3, [pc, #104]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a19      	ldr	r2, [pc, #100]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 8003b56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b5a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003b5c:	4b17      	ldr	r3, [pc, #92]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	4a16      	ldr	r2, [pc, #88]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 8003b62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b66:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003b68:	f7fe f962 	bl	8001e30 <HAL_GetTick>
 8003b6c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b6e:	e008      	b.n	8003b82 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b70:	f7fe f95e 	bl	8001e30 <HAL_GetTick>
 8003b74:	4602      	mov	r2, r0
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	1ad3      	subs	r3, r2, r3
 8003b7a:	2b02      	cmp	r3, #2
 8003b7c:	d901      	bls.n	8003b82 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003b7e:	2303      	movs	r3, #3
 8003b80:	e030      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b82:	4b0e      	ldr	r3, [pc, #56]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d0f0      	beq.n	8003b70 <HAL_RCC_OscConfig+0x734>
 8003b8e:	e028      	b.n	8003be2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003b90:	69bb      	ldr	r3, [r7, #24]
 8003b92:	2b0c      	cmp	r3, #12
 8003b94:	d023      	beq.n	8003bde <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b96:	4b09      	ldr	r3, [pc, #36]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a08      	ldr	r2, [pc, #32]	@ (8003bbc <HAL_RCC_OscConfig+0x780>)
 8003b9c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ba0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ba2:	f7fe f945 	bl	8001e30 <HAL_GetTick>
 8003ba6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ba8:	e00c      	b.n	8003bc4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003baa:	f7fe f941 	bl	8001e30 <HAL_GetTick>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	1ad3      	subs	r3, r2, r3
 8003bb4:	2b02      	cmp	r3, #2
 8003bb6:	d905      	bls.n	8003bc4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003bb8:	2303      	movs	r3, #3
 8003bba:	e013      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
 8003bbc:	40021000 	.word	0x40021000
 8003bc0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bc4:	4b09      	ldr	r3, [pc, #36]	@ (8003bec <HAL_RCC_OscConfig+0x7b0>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d1ec      	bne.n	8003baa <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003bd0:	4b06      	ldr	r3, [pc, #24]	@ (8003bec <HAL_RCC_OscConfig+0x7b0>)
 8003bd2:	68da      	ldr	r2, [r3, #12]
 8003bd4:	4905      	ldr	r1, [pc, #20]	@ (8003bec <HAL_RCC_OscConfig+0x7b0>)
 8003bd6:	4b06      	ldr	r3, [pc, #24]	@ (8003bf0 <HAL_RCC_OscConfig+0x7b4>)
 8003bd8:	4013      	ands	r3, r2
 8003bda:	60cb      	str	r3, [r1, #12]
 8003bdc:	e001      	b.n	8003be2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e000      	b.n	8003be4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003be2:	2300      	movs	r3, #0
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3720      	adds	r7, #32
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	40021000 	.word	0x40021000
 8003bf0:	feeefffc 	.word	0xfeeefffc

08003bf4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d101      	bne.n	8003c08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	e0e7      	b.n	8003dd8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c08:	4b75      	ldr	r3, [pc, #468]	@ (8003de0 <HAL_RCC_ClockConfig+0x1ec>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 0307 	and.w	r3, r3, #7
 8003c10:	683a      	ldr	r2, [r7, #0]
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d910      	bls.n	8003c38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c16:	4b72      	ldr	r3, [pc, #456]	@ (8003de0 <HAL_RCC_ClockConfig+0x1ec>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f023 0207 	bic.w	r2, r3, #7
 8003c1e:	4970      	ldr	r1, [pc, #448]	@ (8003de0 <HAL_RCC_ClockConfig+0x1ec>)
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	4313      	orrs	r3, r2
 8003c24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c26:	4b6e      	ldr	r3, [pc, #440]	@ (8003de0 <HAL_RCC_ClockConfig+0x1ec>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f003 0307 	and.w	r3, r3, #7
 8003c2e:	683a      	ldr	r2, [r7, #0]
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d001      	beq.n	8003c38 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	e0cf      	b.n	8003dd8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0302 	and.w	r3, r3, #2
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d010      	beq.n	8003c66 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	689a      	ldr	r2, [r3, #8]
 8003c48:	4b66      	ldr	r3, [pc, #408]	@ (8003de4 <HAL_RCC_ClockConfig+0x1f0>)
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d908      	bls.n	8003c66 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c54:	4b63      	ldr	r3, [pc, #396]	@ (8003de4 <HAL_RCC_ClockConfig+0x1f0>)
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	4960      	ldr	r1, [pc, #384]	@ (8003de4 <HAL_RCC_ClockConfig+0x1f0>)
 8003c62:	4313      	orrs	r3, r2
 8003c64:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 0301 	and.w	r3, r3, #1
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d04c      	beq.n	8003d0c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	2b03      	cmp	r3, #3
 8003c78:	d107      	bne.n	8003c8a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c7a:	4b5a      	ldr	r3, [pc, #360]	@ (8003de4 <HAL_RCC_ClockConfig+0x1f0>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d121      	bne.n	8003cca <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e0a6      	b.n	8003dd8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	2b02      	cmp	r3, #2
 8003c90:	d107      	bne.n	8003ca2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c92:	4b54      	ldr	r3, [pc, #336]	@ (8003de4 <HAL_RCC_ClockConfig+0x1f0>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d115      	bne.n	8003cca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e09a      	b.n	8003dd8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d107      	bne.n	8003cba <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003caa:	4b4e      	ldr	r3, [pc, #312]	@ (8003de4 <HAL_RCC_ClockConfig+0x1f0>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0302 	and.w	r3, r3, #2
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d109      	bne.n	8003cca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e08e      	b.n	8003dd8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cba:	4b4a      	ldr	r3, [pc, #296]	@ (8003de4 <HAL_RCC_ClockConfig+0x1f0>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d101      	bne.n	8003cca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e086      	b.n	8003dd8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003cca:	4b46      	ldr	r3, [pc, #280]	@ (8003de4 <HAL_RCC_ClockConfig+0x1f0>)
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	f023 0203 	bic.w	r2, r3, #3
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	4943      	ldr	r1, [pc, #268]	@ (8003de4 <HAL_RCC_ClockConfig+0x1f0>)
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cdc:	f7fe f8a8 	bl	8001e30 <HAL_GetTick>
 8003ce0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ce2:	e00a      	b.n	8003cfa <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ce4:	f7fe f8a4 	bl	8001e30 <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d901      	bls.n	8003cfa <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	e06e      	b.n	8003dd8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cfa:	4b3a      	ldr	r3, [pc, #232]	@ (8003de4 <HAL_RCC_ClockConfig+0x1f0>)
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	f003 020c 	and.w	r2, r3, #12
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	d1eb      	bne.n	8003ce4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 0302 	and.w	r3, r3, #2
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d010      	beq.n	8003d3a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	689a      	ldr	r2, [r3, #8]
 8003d1c:	4b31      	ldr	r3, [pc, #196]	@ (8003de4 <HAL_RCC_ClockConfig+0x1f0>)
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d208      	bcs.n	8003d3a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d28:	4b2e      	ldr	r3, [pc, #184]	@ (8003de4 <HAL_RCC_ClockConfig+0x1f0>)
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	492b      	ldr	r1, [pc, #172]	@ (8003de4 <HAL_RCC_ClockConfig+0x1f0>)
 8003d36:	4313      	orrs	r3, r2
 8003d38:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d3a:	4b29      	ldr	r3, [pc, #164]	@ (8003de0 <HAL_RCC_ClockConfig+0x1ec>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0307 	and.w	r3, r3, #7
 8003d42:	683a      	ldr	r2, [r7, #0]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d210      	bcs.n	8003d6a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d48:	4b25      	ldr	r3, [pc, #148]	@ (8003de0 <HAL_RCC_ClockConfig+0x1ec>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f023 0207 	bic.w	r2, r3, #7
 8003d50:	4923      	ldr	r1, [pc, #140]	@ (8003de0 <HAL_RCC_ClockConfig+0x1ec>)
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	4313      	orrs	r3, r2
 8003d56:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d58:	4b21      	ldr	r3, [pc, #132]	@ (8003de0 <HAL_RCC_ClockConfig+0x1ec>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 0307 	and.w	r3, r3, #7
 8003d60:	683a      	ldr	r2, [r7, #0]
 8003d62:	429a      	cmp	r2, r3
 8003d64:	d001      	beq.n	8003d6a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e036      	b.n	8003dd8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 0304 	and.w	r3, r3, #4
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d008      	beq.n	8003d88 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d76:	4b1b      	ldr	r3, [pc, #108]	@ (8003de4 <HAL_RCC_ClockConfig+0x1f0>)
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	4918      	ldr	r1, [pc, #96]	@ (8003de4 <HAL_RCC_ClockConfig+0x1f0>)
 8003d84:	4313      	orrs	r3, r2
 8003d86:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 0308 	and.w	r3, r3, #8
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d009      	beq.n	8003da8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d94:	4b13      	ldr	r3, [pc, #76]	@ (8003de4 <HAL_RCC_ClockConfig+0x1f0>)
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	691b      	ldr	r3, [r3, #16]
 8003da0:	00db      	lsls	r3, r3, #3
 8003da2:	4910      	ldr	r1, [pc, #64]	@ (8003de4 <HAL_RCC_ClockConfig+0x1f0>)
 8003da4:	4313      	orrs	r3, r2
 8003da6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003da8:	f000 f824 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 8003dac:	4602      	mov	r2, r0
 8003dae:	4b0d      	ldr	r3, [pc, #52]	@ (8003de4 <HAL_RCC_ClockConfig+0x1f0>)
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	091b      	lsrs	r3, r3, #4
 8003db4:	f003 030f 	and.w	r3, r3, #15
 8003db8:	490b      	ldr	r1, [pc, #44]	@ (8003de8 <HAL_RCC_ClockConfig+0x1f4>)
 8003dba:	5ccb      	ldrb	r3, [r1, r3]
 8003dbc:	f003 031f 	and.w	r3, r3, #31
 8003dc0:	fa22 f303 	lsr.w	r3, r2, r3
 8003dc4:	4a09      	ldr	r2, [pc, #36]	@ (8003dec <HAL_RCC_ClockConfig+0x1f8>)
 8003dc6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003dc8:	4b09      	ldr	r3, [pc, #36]	@ (8003df0 <HAL_RCC_ClockConfig+0x1fc>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4618      	mov	r0, r3
 8003dce:	f7fd fdbb 	bl	8001948 <HAL_InitTick>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	72fb      	strb	r3, [r7, #11]

  return status;
 8003dd6:	7afb      	ldrb	r3, [r7, #11]
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	3710      	adds	r7, #16
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	40022000 	.word	0x40022000
 8003de4:	40021000 	.word	0x40021000
 8003de8:	0800b4f8 	.word	0x0800b4f8
 8003dec:	20000000 	.word	0x20000000
 8003df0:	20000004 	.word	0x20000004

08003df4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b089      	sub	sp, #36	@ 0x24
 8003df8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	61fb      	str	r3, [r7, #28]
 8003dfe:	2300      	movs	r3, #0
 8003e00:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e02:	4b3e      	ldr	r3, [pc, #248]	@ (8003efc <HAL_RCC_GetSysClockFreq+0x108>)
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	f003 030c 	and.w	r3, r3, #12
 8003e0a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e0c:	4b3b      	ldr	r3, [pc, #236]	@ (8003efc <HAL_RCC_GetSysClockFreq+0x108>)
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	f003 0303 	and.w	r3, r3, #3
 8003e14:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d005      	beq.n	8003e28 <HAL_RCC_GetSysClockFreq+0x34>
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	2b0c      	cmp	r3, #12
 8003e20:	d121      	bne.n	8003e66 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d11e      	bne.n	8003e66 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003e28:	4b34      	ldr	r3, [pc, #208]	@ (8003efc <HAL_RCC_GetSysClockFreq+0x108>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f003 0308 	and.w	r3, r3, #8
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d107      	bne.n	8003e44 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003e34:	4b31      	ldr	r3, [pc, #196]	@ (8003efc <HAL_RCC_GetSysClockFreq+0x108>)
 8003e36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e3a:	0a1b      	lsrs	r3, r3, #8
 8003e3c:	f003 030f 	and.w	r3, r3, #15
 8003e40:	61fb      	str	r3, [r7, #28]
 8003e42:	e005      	b.n	8003e50 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003e44:	4b2d      	ldr	r3, [pc, #180]	@ (8003efc <HAL_RCC_GetSysClockFreq+0x108>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	091b      	lsrs	r3, r3, #4
 8003e4a:	f003 030f 	and.w	r3, r3, #15
 8003e4e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003e50:	4a2b      	ldr	r2, [pc, #172]	@ (8003f00 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e58:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d10d      	bne.n	8003e7c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e64:	e00a      	b.n	8003e7c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	2b04      	cmp	r3, #4
 8003e6a:	d102      	bne.n	8003e72 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003e6c:	4b25      	ldr	r3, [pc, #148]	@ (8003f04 <HAL_RCC_GetSysClockFreq+0x110>)
 8003e6e:	61bb      	str	r3, [r7, #24]
 8003e70:	e004      	b.n	8003e7c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	2b08      	cmp	r3, #8
 8003e76:	d101      	bne.n	8003e7c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003e78:	4b23      	ldr	r3, [pc, #140]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x114>)
 8003e7a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	2b0c      	cmp	r3, #12
 8003e80:	d134      	bne.n	8003eec <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003e82:	4b1e      	ldr	r3, [pc, #120]	@ (8003efc <HAL_RCC_GetSysClockFreq+0x108>)
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	f003 0303 	and.w	r3, r3, #3
 8003e8a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	2b02      	cmp	r3, #2
 8003e90:	d003      	beq.n	8003e9a <HAL_RCC_GetSysClockFreq+0xa6>
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	2b03      	cmp	r3, #3
 8003e96:	d003      	beq.n	8003ea0 <HAL_RCC_GetSysClockFreq+0xac>
 8003e98:	e005      	b.n	8003ea6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003e9a:	4b1a      	ldr	r3, [pc, #104]	@ (8003f04 <HAL_RCC_GetSysClockFreq+0x110>)
 8003e9c:	617b      	str	r3, [r7, #20]
      break;
 8003e9e:	e005      	b.n	8003eac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003ea0:	4b19      	ldr	r3, [pc, #100]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x114>)
 8003ea2:	617b      	str	r3, [r7, #20]
      break;
 8003ea4:	e002      	b.n	8003eac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003ea6:	69fb      	ldr	r3, [r7, #28]
 8003ea8:	617b      	str	r3, [r7, #20]
      break;
 8003eaa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003eac:	4b13      	ldr	r3, [pc, #76]	@ (8003efc <HAL_RCC_GetSysClockFreq+0x108>)
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	091b      	lsrs	r3, r3, #4
 8003eb2:	f003 0307 	and.w	r3, r3, #7
 8003eb6:	3301      	adds	r3, #1
 8003eb8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003eba:	4b10      	ldr	r3, [pc, #64]	@ (8003efc <HAL_RCC_GetSysClockFreq+0x108>)
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	0a1b      	lsrs	r3, r3, #8
 8003ec0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ec4:	697a      	ldr	r2, [r7, #20]
 8003ec6:	fb03 f202 	mul.w	r2, r3, r2
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ed0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ed2:	4b0a      	ldr	r3, [pc, #40]	@ (8003efc <HAL_RCC_GetSysClockFreq+0x108>)
 8003ed4:	68db      	ldr	r3, [r3, #12]
 8003ed6:	0e5b      	lsrs	r3, r3, #25
 8003ed8:	f003 0303 	and.w	r3, r3, #3
 8003edc:	3301      	adds	r3, #1
 8003ede:	005b      	lsls	r3, r3, #1
 8003ee0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003ee2:	697a      	ldr	r2, [r7, #20]
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eea:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003eec:	69bb      	ldr	r3, [r7, #24]
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3724      	adds	r7, #36	@ 0x24
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef8:	4770      	bx	lr
 8003efa:	bf00      	nop
 8003efc:	40021000 	.word	0x40021000
 8003f00:	0800b510 	.word	0x0800b510
 8003f04:	00f42400 	.word	0x00f42400
 8003f08:	007a1200 	.word	0x007a1200

08003f0c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f10:	4b03      	ldr	r3, [pc, #12]	@ (8003f20 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f12:	681b      	ldr	r3, [r3, #0]
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr
 8003f1e:	bf00      	nop
 8003f20:	20000000 	.word	0x20000000

08003f24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003f28:	f7ff fff0 	bl	8003f0c <HAL_RCC_GetHCLKFreq>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	4b06      	ldr	r3, [pc, #24]	@ (8003f48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	0a1b      	lsrs	r3, r3, #8
 8003f34:	f003 0307 	and.w	r3, r3, #7
 8003f38:	4904      	ldr	r1, [pc, #16]	@ (8003f4c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003f3a:	5ccb      	ldrb	r3, [r1, r3]
 8003f3c:	f003 031f 	and.w	r3, r3, #31
 8003f40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	40021000 	.word	0x40021000
 8003f4c:	0800b508 	.word	0x0800b508

08003f50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003f54:	f7ff ffda 	bl	8003f0c <HAL_RCC_GetHCLKFreq>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	4b06      	ldr	r3, [pc, #24]	@ (8003f74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	0adb      	lsrs	r3, r3, #11
 8003f60:	f003 0307 	and.w	r3, r3, #7
 8003f64:	4904      	ldr	r1, [pc, #16]	@ (8003f78 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003f66:	5ccb      	ldrb	r3, [r1, r3]
 8003f68:	f003 031f 	and.w	r3, r3, #31
 8003f6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	bd80      	pop	{r7, pc}
 8003f74:	40021000 	.word	0x40021000
 8003f78:	0800b508 	.word	0x0800b508

08003f7c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b083      	sub	sp, #12
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
 8003f84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	220f      	movs	r2, #15
 8003f8a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003f8c:	4b12      	ldr	r3, [pc, #72]	@ (8003fd8 <HAL_RCC_GetClockConfig+0x5c>)
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	f003 0203 	and.w	r2, r3, #3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003f98:	4b0f      	ldr	r3, [pc, #60]	@ (8003fd8 <HAL_RCC_GetClockConfig+0x5c>)
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003fa4:	4b0c      	ldr	r3, [pc, #48]	@ (8003fd8 <HAL_RCC_GetClockConfig+0x5c>)
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003fb0:	4b09      	ldr	r3, [pc, #36]	@ (8003fd8 <HAL_RCC_GetClockConfig+0x5c>)
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	08db      	lsrs	r3, r3, #3
 8003fb6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003fbe:	4b07      	ldr	r3, [pc, #28]	@ (8003fdc <HAL_RCC_GetClockConfig+0x60>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 0207 	and.w	r2, r3, #7
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	601a      	str	r2, [r3, #0]
}
 8003fca:	bf00      	nop
 8003fcc:	370c      	adds	r7, #12
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd4:	4770      	bx	lr
 8003fd6:	bf00      	nop
 8003fd8:	40021000 	.word	0x40021000
 8003fdc:	40022000 	.word	0x40022000

08003fe0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b086      	sub	sp, #24
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003fe8:	2300      	movs	r3, #0
 8003fea:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003fec:	4b2a      	ldr	r3, [pc, #168]	@ (8004098 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003fee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ff0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d003      	beq.n	8004000 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003ff8:	f7ff f9bc 	bl	8003374 <HAL_PWREx_GetVoltageRange>
 8003ffc:	6178      	str	r0, [r7, #20]
 8003ffe:	e014      	b.n	800402a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004000:	4b25      	ldr	r3, [pc, #148]	@ (8004098 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004002:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004004:	4a24      	ldr	r2, [pc, #144]	@ (8004098 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004006:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800400a:	6593      	str	r3, [r2, #88]	@ 0x58
 800400c:	4b22      	ldr	r3, [pc, #136]	@ (8004098 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800400e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004010:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004014:	60fb      	str	r3, [r7, #12]
 8004016:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004018:	f7ff f9ac 	bl	8003374 <HAL_PWREx_GetVoltageRange>
 800401c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800401e:	4b1e      	ldr	r3, [pc, #120]	@ (8004098 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004022:	4a1d      	ldr	r2, [pc, #116]	@ (8004098 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004024:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004028:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004030:	d10b      	bne.n	800404a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2b80      	cmp	r3, #128	@ 0x80
 8004036:	d919      	bls.n	800406c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2ba0      	cmp	r3, #160	@ 0xa0
 800403c:	d902      	bls.n	8004044 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800403e:	2302      	movs	r3, #2
 8004040:	613b      	str	r3, [r7, #16]
 8004042:	e013      	b.n	800406c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004044:	2301      	movs	r3, #1
 8004046:	613b      	str	r3, [r7, #16]
 8004048:	e010      	b.n	800406c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2b80      	cmp	r3, #128	@ 0x80
 800404e:	d902      	bls.n	8004056 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004050:	2303      	movs	r3, #3
 8004052:	613b      	str	r3, [r7, #16]
 8004054:	e00a      	b.n	800406c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2b80      	cmp	r3, #128	@ 0x80
 800405a:	d102      	bne.n	8004062 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800405c:	2302      	movs	r3, #2
 800405e:	613b      	str	r3, [r7, #16]
 8004060:	e004      	b.n	800406c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2b70      	cmp	r3, #112	@ 0x70
 8004066:	d101      	bne.n	800406c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004068:	2301      	movs	r3, #1
 800406a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800406c:	4b0b      	ldr	r3, [pc, #44]	@ (800409c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f023 0207 	bic.w	r2, r3, #7
 8004074:	4909      	ldr	r1, [pc, #36]	@ (800409c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	4313      	orrs	r3, r2
 800407a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800407c:	4b07      	ldr	r3, [pc, #28]	@ (800409c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 0307 	and.w	r3, r3, #7
 8004084:	693a      	ldr	r2, [r7, #16]
 8004086:	429a      	cmp	r2, r3
 8004088:	d001      	beq.n	800408e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e000      	b.n	8004090 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800408e:	2300      	movs	r3, #0
}
 8004090:	4618      	mov	r0, r3
 8004092:	3718      	adds	r7, #24
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	40021000 	.word	0x40021000
 800409c:	40022000 	.word	0x40022000

080040a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b086      	sub	sp, #24
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80040a8:	2300      	movs	r3, #0
 80040aa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80040ac:	2300      	movs	r3, #0
 80040ae:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d041      	beq.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80040c0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80040c4:	d02a      	beq.n	800411c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80040c6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80040ca:	d824      	bhi.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80040cc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80040d0:	d008      	beq.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80040d2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80040d6:	d81e      	bhi.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d00a      	beq.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80040dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80040e0:	d010      	beq.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80040e2:	e018      	b.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80040e4:	4b86      	ldr	r3, [pc, #536]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040e6:	68db      	ldr	r3, [r3, #12]
 80040e8:	4a85      	ldr	r2, [pc, #532]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040ee:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80040f0:	e015      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	3304      	adds	r3, #4
 80040f6:	2100      	movs	r1, #0
 80040f8:	4618      	mov	r0, r3
 80040fa:	f001 f829 	bl	8005150 <RCCEx_PLLSAI1_Config>
 80040fe:	4603      	mov	r3, r0
 8004100:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004102:	e00c      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	3320      	adds	r3, #32
 8004108:	2100      	movs	r1, #0
 800410a:	4618      	mov	r0, r3
 800410c:	f001 f914 	bl	8005338 <RCCEx_PLLSAI2_Config>
 8004110:	4603      	mov	r3, r0
 8004112:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004114:	e003      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	74fb      	strb	r3, [r7, #19]
      break;
 800411a:	e000      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800411c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800411e:	7cfb      	ldrb	r3, [r7, #19]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d10b      	bne.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004124:	4b76      	ldr	r3, [pc, #472]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800412a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004132:	4973      	ldr	r1, [pc, #460]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004134:	4313      	orrs	r3, r2
 8004136:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800413a:	e001      	b.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800413c:	7cfb      	ldrb	r3, [r7, #19]
 800413e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004148:	2b00      	cmp	r3, #0
 800414a:	d041      	beq.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004150:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004154:	d02a      	beq.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004156:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800415a:	d824      	bhi.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800415c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004160:	d008      	beq.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004162:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004166:	d81e      	bhi.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004168:	2b00      	cmp	r3, #0
 800416a:	d00a      	beq.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800416c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004170:	d010      	beq.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004172:	e018      	b.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004174:	4b62      	ldr	r3, [pc, #392]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004176:	68db      	ldr	r3, [r3, #12]
 8004178:	4a61      	ldr	r2, [pc, #388]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800417a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800417e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004180:	e015      	b.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	3304      	adds	r3, #4
 8004186:	2100      	movs	r1, #0
 8004188:	4618      	mov	r0, r3
 800418a:	f000 ffe1 	bl	8005150 <RCCEx_PLLSAI1_Config>
 800418e:	4603      	mov	r3, r0
 8004190:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004192:	e00c      	b.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	3320      	adds	r3, #32
 8004198:	2100      	movs	r1, #0
 800419a:	4618      	mov	r0, r3
 800419c:	f001 f8cc 	bl	8005338 <RCCEx_PLLSAI2_Config>
 80041a0:	4603      	mov	r3, r0
 80041a2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80041a4:	e003      	b.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	74fb      	strb	r3, [r7, #19]
      break;
 80041aa:	e000      	b.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80041ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 80041ae:	7cfb      	ldrb	r3, [r7, #19]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d10b      	bne.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80041b4:	4b52      	ldr	r3, [pc, #328]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041ba:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041c2:	494f      	ldr	r1, [pc, #316]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041c4:	4313      	orrs	r3, r2
 80041c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80041ca:	e001      	b.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041cc:	7cfb      	ldrb	r3, [r7, #19]
 80041ce:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041d8:	2b00      	cmp	r3, #0
 80041da:	f000 80a0 	beq.w	800431e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041de:	2300      	movs	r3, #0
 80041e0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80041e2:	4b47      	ldr	r3, [pc, #284]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d101      	bne.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80041ee:	2301      	movs	r3, #1
 80041f0:	e000      	b.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80041f2:	2300      	movs	r3, #0
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d00d      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041f8:	4b41      	ldr	r3, [pc, #260]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041fc:	4a40      	ldr	r2, [pc, #256]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004202:	6593      	str	r3, [r2, #88]	@ 0x58
 8004204:	4b3e      	ldr	r3, [pc, #248]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004206:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004208:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800420c:	60bb      	str	r3, [r7, #8]
 800420e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004210:	2301      	movs	r3, #1
 8004212:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004214:	4b3b      	ldr	r3, [pc, #236]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a3a      	ldr	r2, [pc, #232]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800421a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800421e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004220:	f7fd fe06 	bl	8001e30 <HAL_GetTick>
 8004224:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004226:	e009      	b.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004228:	f7fd fe02 	bl	8001e30 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	2b02      	cmp	r3, #2
 8004234:	d902      	bls.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	74fb      	strb	r3, [r7, #19]
        break;
 800423a:	e005      	b.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800423c:	4b31      	ldr	r3, [pc, #196]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004244:	2b00      	cmp	r3, #0
 8004246:	d0ef      	beq.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004248:	7cfb      	ldrb	r3, [r7, #19]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d15c      	bne.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800424e:	4b2c      	ldr	r3, [pc, #176]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004250:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004254:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004258:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d01f      	beq.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004266:	697a      	ldr	r2, [r7, #20]
 8004268:	429a      	cmp	r2, r3
 800426a:	d019      	beq.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800426c:	4b24      	ldr	r3, [pc, #144]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800426e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004272:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004276:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004278:	4b21      	ldr	r3, [pc, #132]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800427a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800427e:	4a20      	ldr	r2, [pc, #128]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004280:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004284:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004288:	4b1d      	ldr	r3, [pc, #116]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800428a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800428e:	4a1c      	ldr	r2, [pc, #112]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004290:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004294:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004298:	4a19      	ldr	r2, [pc, #100]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	f003 0301 	and.w	r3, r3, #1
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d016      	beq.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042aa:	f7fd fdc1 	bl	8001e30 <HAL_GetTick>
 80042ae:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042b0:	e00b      	b.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042b2:	f7fd fdbd 	bl	8001e30 <HAL_GetTick>
 80042b6:	4602      	mov	r2, r0
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d902      	bls.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80042c4:	2303      	movs	r3, #3
 80042c6:	74fb      	strb	r3, [r7, #19]
            break;
 80042c8:	e006      	b.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042ca:	4b0d      	ldr	r3, [pc, #52]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042d0:	f003 0302 	and.w	r3, r3, #2
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d0ec      	beq.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80042d8:	7cfb      	ldrb	r3, [r7, #19]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d10c      	bne.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80042de:	4b08      	ldr	r3, [pc, #32]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042ee:	4904      	ldr	r1, [pc, #16]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042f0:	4313      	orrs	r3, r2
 80042f2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80042f6:	e009      	b.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80042f8:	7cfb      	ldrb	r3, [r7, #19]
 80042fa:	74bb      	strb	r3, [r7, #18]
 80042fc:	e006      	b.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80042fe:	bf00      	nop
 8004300:	40021000 	.word	0x40021000
 8004304:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004308:	7cfb      	ldrb	r3, [r7, #19]
 800430a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800430c:	7c7b      	ldrb	r3, [r7, #17]
 800430e:	2b01      	cmp	r3, #1
 8004310:	d105      	bne.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004312:	4b9e      	ldr	r3, [pc, #632]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004316:	4a9d      	ldr	r2, [pc, #628]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004318:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800431c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0301 	and.w	r3, r3, #1
 8004326:	2b00      	cmp	r3, #0
 8004328:	d00a      	beq.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800432a:	4b98      	ldr	r3, [pc, #608]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800432c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004330:	f023 0203 	bic.w	r2, r3, #3
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004338:	4994      	ldr	r1, [pc, #592]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800433a:	4313      	orrs	r3, r2
 800433c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 0302 	and.w	r3, r3, #2
 8004348:	2b00      	cmp	r3, #0
 800434a:	d00a      	beq.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800434c:	4b8f      	ldr	r3, [pc, #572]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800434e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004352:	f023 020c 	bic.w	r2, r3, #12
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800435a:	498c      	ldr	r1, [pc, #560]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800435c:	4313      	orrs	r3, r2
 800435e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0304 	and.w	r3, r3, #4
 800436a:	2b00      	cmp	r3, #0
 800436c:	d00a      	beq.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800436e:	4b87      	ldr	r3, [pc, #540]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004370:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004374:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800437c:	4983      	ldr	r1, [pc, #524]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800437e:	4313      	orrs	r3, r2
 8004380:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 0308 	and.w	r3, r3, #8
 800438c:	2b00      	cmp	r3, #0
 800438e:	d00a      	beq.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004390:	4b7e      	ldr	r3, [pc, #504]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004392:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004396:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800439e:	497b      	ldr	r1, [pc, #492]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043a0:	4313      	orrs	r3, r2
 80043a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0310 	and.w	r3, r3, #16
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d00a      	beq.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80043b2:	4b76      	ldr	r3, [pc, #472]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043c0:	4972      	ldr	r1, [pc, #456]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043c2:	4313      	orrs	r3, r2
 80043c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f003 0320 	and.w	r3, r3, #32
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d00a      	beq.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80043d4:	4b6d      	ldr	r3, [pc, #436]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043da:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043e2:	496a      	ldr	r1, [pc, #424]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043e4:	4313      	orrs	r3, r2
 80043e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d00a      	beq.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80043f6:	4b65      	ldr	r3, [pc, #404]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043fc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004404:	4961      	ldr	r1, [pc, #388]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004406:	4313      	orrs	r3, r2
 8004408:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004414:	2b00      	cmp	r3, #0
 8004416:	d00a      	beq.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004418:	4b5c      	ldr	r3, [pc, #368]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800441a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800441e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004426:	4959      	ldr	r1, [pc, #356]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004428:	4313      	orrs	r3, r2
 800442a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004436:	2b00      	cmp	r3, #0
 8004438:	d00a      	beq.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800443a:	4b54      	ldr	r3, [pc, #336]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800443c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004440:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004448:	4950      	ldr	r1, [pc, #320]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800444a:	4313      	orrs	r3, r2
 800444c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004458:	2b00      	cmp	r3, #0
 800445a:	d00a      	beq.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800445c:	4b4b      	ldr	r3, [pc, #300]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800445e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004462:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800446a:	4948      	ldr	r1, [pc, #288]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800446c:	4313      	orrs	r3, r2
 800446e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800447a:	2b00      	cmp	r3, #0
 800447c:	d00a      	beq.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800447e:	4b43      	ldr	r3, [pc, #268]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004480:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004484:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800448c:	493f      	ldr	r1, [pc, #252]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800448e:	4313      	orrs	r3, r2
 8004490:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800449c:	2b00      	cmp	r3, #0
 800449e:	d028      	beq.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80044a0:	4b3a      	ldr	r3, [pc, #232]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044a6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044ae:	4937      	ldr	r1, [pc, #220]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044b0:	4313      	orrs	r3, r2
 80044b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044be:	d106      	bne.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044c0:	4b32      	ldr	r3, [pc, #200]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044c2:	68db      	ldr	r3, [r3, #12]
 80044c4:	4a31      	ldr	r2, [pc, #196]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044ca:	60d3      	str	r3, [r2, #12]
 80044cc:	e011      	b.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044d2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80044d6:	d10c      	bne.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	3304      	adds	r3, #4
 80044dc:	2101      	movs	r1, #1
 80044de:	4618      	mov	r0, r3
 80044e0:	f000 fe36 	bl	8005150 <RCCEx_PLLSAI1_Config>
 80044e4:	4603      	mov	r3, r0
 80044e6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80044e8:	7cfb      	ldrb	r3, [r7, #19]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d001      	beq.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80044ee:	7cfb      	ldrb	r3, [r7, #19]
 80044f0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d028      	beq.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80044fe:	4b23      	ldr	r3, [pc, #140]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004500:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004504:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800450c:	491f      	ldr	r1, [pc, #124]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800450e:	4313      	orrs	r3, r2
 8004510:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004518:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800451c:	d106      	bne.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800451e:	4b1b      	ldr	r3, [pc, #108]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004520:	68db      	ldr	r3, [r3, #12]
 8004522:	4a1a      	ldr	r2, [pc, #104]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004524:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004528:	60d3      	str	r3, [r2, #12]
 800452a:	e011      	b.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004530:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004534:	d10c      	bne.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	3304      	adds	r3, #4
 800453a:	2101      	movs	r1, #1
 800453c:	4618      	mov	r0, r3
 800453e:	f000 fe07 	bl	8005150 <RCCEx_PLLSAI1_Config>
 8004542:	4603      	mov	r3, r0
 8004544:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004546:	7cfb      	ldrb	r3, [r7, #19]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d001      	beq.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800454c:	7cfb      	ldrb	r3, [r7, #19]
 800454e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004558:	2b00      	cmp	r3, #0
 800455a:	d02b      	beq.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800455c:	4b0b      	ldr	r3, [pc, #44]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800455e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004562:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800456a:	4908      	ldr	r1, [pc, #32]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800456c:	4313      	orrs	r3, r2
 800456e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004576:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800457a:	d109      	bne.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800457c:	4b03      	ldr	r3, [pc, #12]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	4a02      	ldr	r2, [pc, #8]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004582:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004586:	60d3      	str	r3, [r2, #12]
 8004588:	e014      	b.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800458a:	bf00      	nop
 800458c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004594:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004598:	d10c      	bne.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	3304      	adds	r3, #4
 800459e:	2101      	movs	r1, #1
 80045a0:	4618      	mov	r0, r3
 80045a2:	f000 fdd5 	bl	8005150 <RCCEx_PLLSAI1_Config>
 80045a6:	4603      	mov	r3, r0
 80045a8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80045aa:	7cfb      	ldrb	r3, [r7, #19]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d001      	beq.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80045b0:	7cfb      	ldrb	r3, [r7, #19]
 80045b2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d02f      	beq.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80045c0:	4b2b      	ldr	r3, [pc, #172]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80045c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045c6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80045ce:	4928      	ldr	r1, [pc, #160]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80045d0:	4313      	orrs	r3, r2
 80045d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80045da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80045de:	d10d      	bne.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	3304      	adds	r3, #4
 80045e4:	2102      	movs	r1, #2
 80045e6:	4618      	mov	r0, r3
 80045e8:	f000 fdb2 	bl	8005150 <RCCEx_PLLSAI1_Config>
 80045ec:	4603      	mov	r3, r0
 80045ee:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80045f0:	7cfb      	ldrb	r3, [r7, #19]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d014      	beq.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80045f6:	7cfb      	ldrb	r3, [r7, #19]
 80045f8:	74bb      	strb	r3, [r7, #18]
 80045fa:	e011      	b.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004600:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004604:	d10c      	bne.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	3320      	adds	r3, #32
 800460a:	2102      	movs	r1, #2
 800460c:	4618      	mov	r0, r3
 800460e:	f000 fe93 	bl	8005338 <RCCEx_PLLSAI2_Config>
 8004612:	4603      	mov	r3, r0
 8004614:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004616:	7cfb      	ldrb	r3, [r7, #19]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d001      	beq.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800461c:	7cfb      	ldrb	r3, [r7, #19]
 800461e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004628:	2b00      	cmp	r3, #0
 800462a:	d00a      	beq.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800462c:	4b10      	ldr	r3, [pc, #64]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800462e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004632:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800463a:	490d      	ldr	r1, [pc, #52]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800463c:	4313      	orrs	r3, r2
 800463e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800464a:	2b00      	cmp	r3, #0
 800464c:	d00b      	beq.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800464e:	4b08      	ldr	r3, [pc, #32]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004650:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004654:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800465e:	4904      	ldr	r1, [pc, #16]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004660:	4313      	orrs	r3, r2
 8004662:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004666:	7cbb      	ldrb	r3, [r7, #18]
}
 8004668:	4618      	mov	r0, r3
 800466a:	3718      	adds	r7, #24
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}
 8004670:	40021000 	.word	0x40021000

08004674 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b088      	sub	sp, #32
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 800467c:	2300      	movs	r3, #0
 800467e:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004686:	d13e      	bne.n	8004706 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004688:	4bb2      	ldr	r3, [pc, #712]	@ (8004954 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800468a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800468e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004692:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800469a:	d028      	beq.n	80046ee <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046a2:	f200 8542 	bhi.w	800512a <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046ac:	d005      	beq.n	80046ba <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046b4:	d00e      	beq.n	80046d4 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80046b6:	f000 bd38 	b.w	800512a <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80046ba:	4ba6      	ldr	r3, [pc, #664]	@ (8004954 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80046bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046c0:	f003 0302 	and.w	r3, r3, #2
 80046c4:	2b02      	cmp	r3, #2
 80046c6:	f040 8532 	bne.w	800512e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 80046ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046ce:	61fb      	str	r3, [r7, #28]
      break;
 80046d0:	f000 bd2d 	b.w	800512e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80046d4:	4b9f      	ldr	r3, [pc, #636]	@ (8004954 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80046d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046da:	f003 0302 	and.w	r3, r3, #2
 80046de:	2b02      	cmp	r3, #2
 80046e0:	f040 8527 	bne.w	8005132 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 80046e4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80046e8:	61fb      	str	r3, [r7, #28]
      break;
 80046ea:	f000 bd22 	b.w	8005132 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80046ee:	4b99      	ldr	r3, [pc, #612]	@ (8004954 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80046fa:	f040 851c 	bne.w	8005136 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 80046fe:	4b96      	ldr	r3, [pc, #600]	@ (8004958 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8004700:	61fb      	str	r3, [r7, #28]
      break;
 8004702:	f000 bd18 	b.w	8005136 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004706:	4b93      	ldr	r3, [pc, #588]	@ (8004954 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004708:	68db      	ldr	r3, [r3, #12]
 800470a:	f003 0303 	and.w	r3, r3, #3
 800470e:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	2b03      	cmp	r3, #3
 8004714:	d036      	beq.n	8004784 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	2b03      	cmp	r3, #3
 800471a:	d840      	bhi.n	800479e <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	2b01      	cmp	r3, #1
 8004720:	d003      	beq.n	800472a <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	2b02      	cmp	r3, #2
 8004726:	d020      	beq.n	800476a <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8004728:	e039      	b.n	800479e <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800472a:	4b8a      	ldr	r3, [pc, #552]	@ (8004954 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0302 	and.w	r3, r3, #2
 8004732:	2b02      	cmp	r3, #2
 8004734:	d116      	bne.n	8004764 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004736:	4b87      	ldr	r3, [pc, #540]	@ (8004954 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 0308 	and.w	r3, r3, #8
 800473e:	2b00      	cmp	r3, #0
 8004740:	d005      	beq.n	800474e <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8004742:	4b84      	ldr	r3, [pc, #528]	@ (8004954 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	091b      	lsrs	r3, r3, #4
 8004748:	f003 030f 	and.w	r3, r3, #15
 800474c:	e005      	b.n	800475a <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800474e:	4b81      	ldr	r3, [pc, #516]	@ (8004954 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004750:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004754:	0a1b      	lsrs	r3, r3, #8
 8004756:	f003 030f 	and.w	r3, r3, #15
 800475a:	4a80      	ldr	r2, [pc, #512]	@ (800495c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 800475c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004760:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8004762:	e01f      	b.n	80047a4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004764:	2300      	movs	r3, #0
 8004766:	61bb      	str	r3, [r7, #24]
      break;
 8004768:	e01c      	b.n	80047a4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800476a:	4b7a      	ldr	r3, [pc, #488]	@ (8004954 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004772:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004776:	d102      	bne.n	800477e <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8004778:	4b79      	ldr	r3, [pc, #484]	@ (8004960 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800477a:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800477c:	e012      	b.n	80047a4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800477e:	2300      	movs	r3, #0
 8004780:	61bb      	str	r3, [r7, #24]
      break;
 8004782:	e00f      	b.n	80047a4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004784:	4b73      	ldr	r3, [pc, #460]	@ (8004954 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800478c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004790:	d102      	bne.n	8004798 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8004792:	4b74      	ldr	r3, [pc, #464]	@ (8004964 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8004794:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8004796:	e005      	b.n	80047a4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004798:	2300      	movs	r3, #0
 800479a:	61bb      	str	r3, [r7, #24]
      break;
 800479c:	e002      	b.n	80047a4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 800479e:	2300      	movs	r3, #0
 80047a0:	61bb      	str	r3, [r7, #24]
      break;
 80047a2:	bf00      	nop
    }

    switch(PeriphClk)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80047aa:	f000 80dd 	beq.w	8004968 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80047b4:	f200 84c1 	bhi.w	800513a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80047be:	f000 80d3 	beq.w	8004968 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80047c8:	f200 84b7 	bhi.w	800513a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047d2:	f000 835f 	beq.w	8004e94 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047dc:	f200 84ad 	bhi.w	800513a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047e6:	f000 847e 	beq.w	80050e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047f0:	f200 84a3 	bhi.w	800513a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047fa:	f000 82cd 	beq.w	8004d98 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004804:	f200 8499 	bhi.w	800513a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800480e:	f000 80ab 	beq.w	8004968 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004818:	f200 848f 	bhi.w	800513a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004822:	f000 8090 	beq.w	8004946 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800482c:	f200 8485 	bhi.w	800513a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004836:	d07f      	beq.n	8004938 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800483e:	f200 847c 	bhi.w	800513a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004848:	f000 8403 	beq.w	8005052 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004852:	f200 8472 	bhi.w	800513a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800485c:	f000 83af 	beq.w	8004fbe <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004866:	f200 8468 	bhi.w	800513a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004870:	f000 8379 	beq.w	8004f66 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800487a:	f200 845e 	bhi.w	800513a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2b80      	cmp	r3, #128	@ 0x80
 8004882:	f000 8344 	beq.w	8004f0e <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2b80      	cmp	r3, #128	@ 0x80
 800488a:	f200 8456 	bhi.w	800513a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2b20      	cmp	r3, #32
 8004892:	d84b      	bhi.n	800492c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2b00      	cmp	r3, #0
 8004898:	f000 844f 	beq.w	800513a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	3b01      	subs	r3, #1
 80048a0:	2b1f      	cmp	r3, #31
 80048a2:	f200 844a 	bhi.w	800513a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80048a6:	a201      	add	r2, pc, #4	@ (adr r2, 80048ac <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 80048a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048ac:	08004a95 	.word	0x08004a95
 80048b0:	08004b03 	.word	0x08004b03
 80048b4:	0800513b 	.word	0x0800513b
 80048b8:	08004b97 	.word	0x08004b97
 80048bc:	0800513b 	.word	0x0800513b
 80048c0:	0800513b 	.word	0x0800513b
 80048c4:	0800513b 	.word	0x0800513b
 80048c8:	08004c1d 	.word	0x08004c1d
 80048cc:	0800513b 	.word	0x0800513b
 80048d0:	0800513b 	.word	0x0800513b
 80048d4:	0800513b 	.word	0x0800513b
 80048d8:	0800513b 	.word	0x0800513b
 80048dc:	0800513b 	.word	0x0800513b
 80048e0:	0800513b 	.word	0x0800513b
 80048e4:	0800513b 	.word	0x0800513b
 80048e8:	08004c95 	.word	0x08004c95
 80048ec:	0800513b 	.word	0x0800513b
 80048f0:	0800513b 	.word	0x0800513b
 80048f4:	0800513b 	.word	0x0800513b
 80048f8:	0800513b 	.word	0x0800513b
 80048fc:	0800513b 	.word	0x0800513b
 8004900:	0800513b 	.word	0x0800513b
 8004904:	0800513b 	.word	0x0800513b
 8004908:	0800513b 	.word	0x0800513b
 800490c:	0800513b 	.word	0x0800513b
 8004910:	0800513b 	.word	0x0800513b
 8004914:	0800513b 	.word	0x0800513b
 8004918:	0800513b 	.word	0x0800513b
 800491c:	0800513b 	.word	0x0800513b
 8004920:	0800513b 	.word	0x0800513b
 8004924:	0800513b 	.word	0x0800513b
 8004928:	08004d17 	.word	0x08004d17
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2b40      	cmp	r3, #64	@ 0x40
 8004930:	f000 82c1 	beq.w	8004eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8004934:	f000 bc01 	b.w	800513a <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8004938:	69b9      	ldr	r1, [r7, #24]
 800493a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800493e:	f000 fdd9 	bl	80054f4 <RCCEx_GetSAIxPeriphCLKFreq>
 8004942:	61f8      	str	r0, [r7, #28]
      break;
 8004944:	e3fa      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8004946:	69b9      	ldr	r1, [r7, #24]
 8004948:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800494c:	f000 fdd2 	bl	80054f4 <RCCEx_GetSAIxPeriphCLKFreq>
 8004950:	61f8      	str	r0, [r7, #28]
      break;
 8004952:	e3f3      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004954:	40021000 	.word	0x40021000
 8004958:	0003d090 	.word	0x0003d090
 800495c:	0800b510 	.word	0x0800b510
 8004960:	00f42400 	.word	0x00f42400
 8004964:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8004968:	4ba9      	ldr	r3, [pc, #676]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800496a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800496e:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8004972:	613b      	str	r3, [r7, #16]
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800497a:	d00c      	beq.n	8004996 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004982:	d87f      	bhi.n	8004a84 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800498a:	d04e      	beq.n	8004a2a <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004992:	d01d      	beq.n	80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 8004994:	e076      	b.n	8004a84 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004996:	4b9e      	ldr	r3, [pc, #632]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 0302 	and.w	r3, r3, #2
 800499e:	2b02      	cmp	r3, #2
 80049a0:	d172      	bne.n	8004a88 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80049a2:	4b9b      	ldr	r3, [pc, #620]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f003 0308 	and.w	r3, r3, #8
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d005      	beq.n	80049ba <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 80049ae:	4b98      	ldr	r3, [pc, #608]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	091b      	lsrs	r3, r3, #4
 80049b4:	f003 030f 	and.w	r3, r3, #15
 80049b8:	e005      	b.n	80049c6 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 80049ba:	4b95      	ldr	r3, [pc, #596]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80049bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049c0:	0a1b      	lsrs	r3, r3, #8
 80049c2:	f003 030f 	and.w	r3, r3, #15
 80049c6:	4a93      	ldr	r2, [pc, #588]	@ (8004c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 80049c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049cc:	61fb      	str	r3, [r7, #28]
          break;
 80049ce:	e05b      	b.n	8004a88 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80049d0:	4b8f      	ldr	r3, [pc, #572]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80049dc:	d156      	bne.n	8004a8c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80049de:	4b8c      	ldr	r3, [pc, #560]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80049ea:	d14f      	bne.n	8004a8c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80049ec:	4b88      	ldr	r3, [pc, #544]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80049ee:	68db      	ldr	r3, [r3, #12]
 80049f0:	0a1b      	lsrs	r3, r3, #8
 80049f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049f6:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80049f8:	69bb      	ldr	r3, [r7, #24]
 80049fa:	68fa      	ldr	r2, [r7, #12]
 80049fc:	fb03 f202 	mul.w	r2, r3, r2
 8004a00:	4b83      	ldr	r3, [pc, #524]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a02:	68db      	ldr	r3, [r3, #12]
 8004a04:	091b      	lsrs	r3, r3, #4
 8004a06:	f003 0307 	and.w	r3, r3, #7
 8004a0a:	3301      	adds	r3, #1
 8004a0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a10:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8004a12:	4b7f      	ldr	r3, [pc, #508]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a14:	68db      	ldr	r3, [r3, #12]
 8004a16:	0d5b      	lsrs	r3, r3, #21
 8004a18:	f003 0303 	and.w	r3, r3, #3
 8004a1c:	3301      	adds	r3, #1
 8004a1e:	005b      	lsls	r3, r3, #1
 8004a20:	69ba      	ldr	r2, [r7, #24]
 8004a22:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a26:	61fb      	str	r3, [r7, #28]
          break;
 8004a28:	e030      	b.n	8004a8c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8004a2a:	4b79      	ldr	r3, [pc, #484]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a36:	d12b      	bne.n	8004a90 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8004a38:	4b75      	ldr	r3, [pc, #468]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a3a:	691b      	ldr	r3, [r3, #16]
 8004a3c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004a40:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a44:	d124      	bne.n	8004a90 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004a46:	4b72      	ldr	r3, [pc, #456]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a48:	691b      	ldr	r3, [r3, #16]
 8004a4a:	0a1b      	lsrs	r3, r3, #8
 8004a4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a50:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004a52:	69bb      	ldr	r3, [r7, #24]
 8004a54:	68fa      	ldr	r2, [r7, #12]
 8004a56:	fb03 f202 	mul.w	r2, r3, r2
 8004a5a:	4b6d      	ldr	r3, [pc, #436]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a5c:	68db      	ldr	r3, [r3, #12]
 8004a5e:	091b      	lsrs	r3, r3, #4
 8004a60:	f003 0307 	and.w	r3, r3, #7
 8004a64:	3301      	adds	r3, #1
 8004a66:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a6a:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8004a6c:	4b68      	ldr	r3, [pc, #416]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a6e:	691b      	ldr	r3, [r3, #16]
 8004a70:	0d5b      	lsrs	r3, r3, #21
 8004a72:	f003 0303 	and.w	r3, r3, #3
 8004a76:	3301      	adds	r3, #1
 8004a78:	005b      	lsls	r3, r3, #1
 8004a7a:	69ba      	ldr	r2, [r7, #24]
 8004a7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a80:	61fb      	str	r3, [r7, #28]
          break;
 8004a82:	e005      	b.n	8004a90 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 8004a84:	bf00      	nop
 8004a86:	e359      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004a88:	bf00      	nop
 8004a8a:	e357      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004a8c:	bf00      	nop
 8004a8e:	e355      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004a90:	bf00      	nop
        break;
 8004a92:	e353      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004a94:	4b5e      	ldr	r3, [pc, #376]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a9a:	f003 0303 	and.w	r3, r3, #3
 8004a9e:	613b      	str	r3, [r7, #16]
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	2b03      	cmp	r3, #3
 8004aa4:	d827      	bhi.n	8004af6 <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 8004aa6:	a201      	add	r2, pc, #4	@ (adr r2, 8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8004aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aac:	08004abd 	.word	0x08004abd
 8004ab0:	08004ac5 	.word	0x08004ac5
 8004ab4:	08004acd 	.word	0x08004acd
 8004ab8:	08004ae1 	.word	0x08004ae1
          frequency = HAL_RCC_GetPCLK2Freq();
 8004abc:	f7ff fa48 	bl	8003f50 <HAL_RCC_GetPCLK2Freq>
 8004ac0:	61f8      	str	r0, [r7, #28]
          break;
 8004ac2:	e01d      	b.n	8004b00 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 8004ac4:	f7ff f996 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 8004ac8:	61f8      	str	r0, [r7, #28]
          break;
 8004aca:	e019      	b.n	8004b00 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004acc:	4b50      	ldr	r3, [pc, #320]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ad4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ad8:	d10f      	bne.n	8004afa <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 8004ada:	4b4f      	ldr	r3, [pc, #316]	@ (8004c18 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004adc:	61fb      	str	r3, [r7, #28]
          break;
 8004ade:	e00c      	b.n	8004afa <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004ae0:	4b4b      	ldr	r3, [pc, #300]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ae6:	f003 0302 	and.w	r3, r3, #2
 8004aea:	2b02      	cmp	r3, #2
 8004aec:	d107      	bne.n	8004afe <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 8004aee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004af2:	61fb      	str	r3, [r7, #28]
          break;
 8004af4:	e003      	b.n	8004afe <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 8004af6:	bf00      	nop
 8004af8:	e320      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004afa:	bf00      	nop
 8004afc:	e31e      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004afe:	bf00      	nop
        break;
 8004b00:	e31c      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8004b02:	4b43      	ldr	r3, [pc, #268]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004b04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b08:	f003 030c 	and.w	r3, r3, #12
 8004b0c:	613b      	str	r3, [r7, #16]
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	2b0c      	cmp	r3, #12
 8004b12:	d83a      	bhi.n	8004b8a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8004b14:	a201      	add	r2, pc, #4	@ (adr r2, 8004b1c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8004b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b1a:	bf00      	nop
 8004b1c:	08004b51 	.word	0x08004b51
 8004b20:	08004b8b 	.word	0x08004b8b
 8004b24:	08004b8b 	.word	0x08004b8b
 8004b28:	08004b8b 	.word	0x08004b8b
 8004b2c:	08004b59 	.word	0x08004b59
 8004b30:	08004b8b 	.word	0x08004b8b
 8004b34:	08004b8b 	.word	0x08004b8b
 8004b38:	08004b8b 	.word	0x08004b8b
 8004b3c:	08004b61 	.word	0x08004b61
 8004b40:	08004b8b 	.word	0x08004b8b
 8004b44:	08004b8b 	.word	0x08004b8b
 8004b48:	08004b8b 	.word	0x08004b8b
 8004b4c:	08004b75 	.word	0x08004b75
          frequency = HAL_RCC_GetPCLK1Freq();
 8004b50:	f7ff f9e8 	bl	8003f24 <HAL_RCC_GetPCLK1Freq>
 8004b54:	61f8      	str	r0, [r7, #28]
          break;
 8004b56:	e01d      	b.n	8004b94 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 8004b58:	f7ff f94c 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 8004b5c:	61f8      	str	r0, [r7, #28]
          break;
 8004b5e:	e019      	b.n	8004b94 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004b60:	4b2b      	ldr	r3, [pc, #172]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b6c:	d10f      	bne.n	8004b8e <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 8004b6e:	4b2a      	ldr	r3, [pc, #168]	@ (8004c18 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004b70:	61fb      	str	r3, [r7, #28]
          break;
 8004b72:	e00c      	b.n	8004b8e <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004b74:	4b26      	ldr	r3, [pc, #152]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004b76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b7a:	f003 0302 	and.w	r3, r3, #2
 8004b7e:	2b02      	cmp	r3, #2
 8004b80:	d107      	bne.n	8004b92 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 8004b82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b86:	61fb      	str	r3, [r7, #28]
          break;
 8004b88:	e003      	b.n	8004b92 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 8004b8a:	bf00      	nop
 8004b8c:	e2d6      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004b8e:	bf00      	nop
 8004b90:	e2d4      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004b92:	bf00      	nop
        break;
 8004b94:	e2d2      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004b96:	4b1e      	ldr	r3, [pc, #120]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004b98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b9c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004ba0:	613b      	str	r3, [r7, #16]
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	2b30      	cmp	r3, #48	@ 0x30
 8004ba6:	d021      	beq.n	8004bec <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	2b30      	cmp	r3, #48	@ 0x30
 8004bac:	d829      	bhi.n	8004c02 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	2b20      	cmp	r3, #32
 8004bb2:	d011      	beq.n	8004bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	2b20      	cmp	r3, #32
 8004bb8:	d823      	bhi.n	8004c02 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d003      	beq.n	8004bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	2b10      	cmp	r3, #16
 8004bc4:	d004      	beq.n	8004bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 8004bc6:	e01c      	b.n	8004c02 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004bc8:	f7ff f9ac 	bl	8003f24 <HAL_RCC_GetPCLK1Freq>
 8004bcc:	61f8      	str	r0, [r7, #28]
          break;
 8004bce:	e01d      	b.n	8004c0c <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8004bd0:	f7ff f910 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 8004bd4:	61f8      	str	r0, [r7, #28]
          break;
 8004bd6:	e019      	b.n	8004c0c <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004bd8:	4b0d      	ldr	r3, [pc, #52]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004be0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004be4:	d10f      	bne.n	8004c06 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 8004be6:	4b0c      	ldr	r3, [pc, #48]	@ (8004c18 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004be8:	61fb      	str	r3, [r7, #28]
          break;
 8004bea:	e00c      	b.n	8004c06 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004bec:	4b08      	ldr	r3, [pc, #32]	@ (8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bf2:	f003 0302 	and.w	r3, r3, #2
 8004bf6:	2b02      	cmp	r3, #2
 8004bf8:	d107      	bne.n	8004c0a <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 8004bfa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004bfe:	61fb      	str	r3, [r7, #28]
          break;
 8004c00:	e003      	b.n	8004c0a <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8004c02:	bf00      	nop
 8004c04:	e29a      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c06:	bf00      	nop
 8004c08:	e298      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c0a:	bf00      	nop
        break;
 8004c0c:	e296      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004c0e:	bf00      	nop
 8004c10:	40021000 	.word	0x40021000
 8004c14:	0800b510 	.word	0x0800b510
 8004c18:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004c1c:	4b9b      	ldr	r3, [pc, #620]	@ (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c22:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004c26:	613b      	str	r3, [r7, #16]
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c2c:	d021      	beq.n	8004c72 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c32:	d829      	bhi.n	8004c88 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	2b80      	cmp	r3, #128	@ 0x80
 8004c38:	d011      	beq.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	2b80      	cmp	r3, #128	@ 0x80
 8004c3e:	d823      	bhi.n	8004c88 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004c40:	693b      	ldr	r3, [r7, #16]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d003      	beq.n	8004c4e <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	2b40      	cmp	r3, #64	@ 0x40
 8004c4a:	d004      	beq.n	8004c56 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 8004c4c:	e01c      	b.n	8004c88 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004c4e:	f7ff f969 	bl	8003f24 <HAL_RCC_GetPCLK1Freq>
 8004c52:	61f8      	str	r0, [r7, #28]
          break;
 8004c54:	e01d      	b.n	8004c92 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 8004c56:	f7ff f8cd 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 8004c5a:	61f8      	str	r0, [r7, #28]
          break;
 8004c5c:	e019      	b.n	8004c92 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004c5e:	4b8b      	ldr	r3, [pc, #556]	@ (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c6a:	d10f      	bne.n	8004c8c <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 8004c6c:	4b88      	ldr	r3, [pc, #544]	@ (8004e90 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004c6e:	61fb      	str	r3, [r7, #28]
          break;
 8004c70:	e00c      	b.n	8004c8c <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004c72:	4b86      	ldr	r3, [pc, #536]	@ (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004c74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c78:	f003 0302 	and.w	r3, r3, #2
 8004c7c:	2b02      	cmp	r3, #2
 8004c7e:	d107      	bne.n	8004c90 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 8004c80:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c84:	61fb      	str	r3, [r7, #28]
          break;
 8004c86:	e003      	b.n	8004c90 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 8004c88:	bf00      	nop
 8004c8a:	e257      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c8c:	bf00      	nop
 8004c8e:	e255      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c90:	bf00      	nop
        break;
 8004c92:	e253      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8004c94:	4b7d      	ldr	r3, [pc, #500]	@ (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c9e:	613b      	str	r3, [r7, #16]
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ca6:	d025      	beq.n	8004cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004cae:	d82c      	bhi.n	8004d0a <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cb6:	d013      	beq.n	8004ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cbe:	d824      	bhi.n	8004d0a <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d004      	beq.n	8004cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ccc:	d004      	beq.n	8004cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8004cce:	e01c      	b.n	8004d0a <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004cd0:	f7ff f928 	bl	8003f24 <HAL_RCC_GetPCLK1Freq>
 8004cd4:	61f8      	str	r0, [r7, #28]
          break;
 8004cd6:	e01d      	b.n	8004d14 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004cd8:	f7ff f88c 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 8004cdc:	61f8      	str	r0, [r7, #28]
          break;
 8004cde:	e019      	b.n	8004d14 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004ce0:	4b6a      	ldr	r3, [pc, #424]	@ (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ce8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cec:	d10f      	bne.n	8004d0e <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8004cee:	4b68      	ldr	r3, [pc, #416]	@ (8004e90 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004cf0:	61fb      	str	r3, [r7, #28]
          break;
 8004cf2:	e00c      	b.n	8004d0e <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004cf4:	4b65      	ldr	r3, [pc, #404]	@ (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cfa:	f003 0302 	and.w	r3, r3, #2
 8004cfe:	2b02      	cmp	r3, #2
 8004d00:	d107      	bne.n	8004d12 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8004d02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d06:	61fb      	str	r3, [r7, #28]
          break;
 8004d08:	e003      	b.n	8004d12 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 8004d0a:	bf00      	nop
 8004d0c:	e216      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004d0e:	bf00      	nop
 8004d10:	e214      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004d12:	bf00      	nop
        break;
 8004d14:	e212      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004d16:	4b5d      	ldr	r3, [pc, #372]	@ (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004d18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d1c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004d20:	613b      	str	r3, [r7, #16]
 8004d22:	693b      	ldr	r3, [r7, #16]
 8004d24:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004d28:	d025      	beq.n	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004d30:	d82c      	bhi.n	8004d8c <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d38:	d013      	beq.n	8004d62 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d40:	d824      	bhi.n	8004d8c <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d004      	beq.n	8004d52 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d4e:	d004      	beq.n	8004d5a <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8004d50:	e01c      	b.n	8004d8c <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004d52:	f7ff f8e7 	bl	8003f24 <HAL_RCC_GetPCLK1Freq>
 8004d56:	61f8      	str	r0, [r7, #28]
          break;
 8004d58:	e01d      	b.n	8004d96 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 8004d5a:	f7ff f84b 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 8004d5e:	61f8      	str	r0, [r7, #28]
          break;
 8004d60:	e019      	b.n	8004d96 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004d62:	4b4a      	ldr	r3, [pc, #296]	@ (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d6e:	d10f      	bne.n	8004d90 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 8004d70:	4b47      	ldr	r3, [pc, #284]	@ (8004e90 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004d72:	61fb      	str	r3, [r7, #28]
          break;
 8004d74:	e00c      	b.n	8004d90 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004d76:	4b45      	ldr	r3, [pc, #276]	@ (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d7c:	f003 0302 	and.w	r3, r3, #2
 8004d80:	2b02      	cmp	r3, #2
 8004d82:	d107      	bne.n	8004d94 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 8004d84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d88:	61fb      	str	r3, [r7, #28]
          break;
 8004d8a:	e003      	b.n	8004d94 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8004d8c:	bf00      	nop
 8004d8e:	e1d5      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004d90:	bf00      	nop
 8004d92:	e1d3      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004d94:	bf00      	nop
        break;
 8004d96:	e1d1      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8004d98:	4b3c      	ldr	r3, [pc, #240]	@ (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d9e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004da2:	613b      	str	r3, [r7, #16]
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004daa:	d00c      	beq.n	8004dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8004dac:	693b      	ldr	r3, [r7, #16]
 8004dae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004db2:	d864      	bhi.n	8004e7e <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004dba:	d008      	beq.n	8004dce <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004dc2:	d030      	beq.n	8004e26 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8004dc4:	e05b      	b.n	8004e7e <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 8004dc6:	f7ff f815 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 8004dca:	61f8      	str	r0, [r7, #28]
          break;
 8004dcc:	e05c      	b.n	8004e88 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8004dce:	4b2f      	ldr	r3, [pc, #188]	@ (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dd6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004dda:	d152      	bne.n	8004e82 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8004ddc:	4b2b      	ldr	r3, [pc, #172]	@ (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004dde:	691b      	ldr	r3, [r3, #16]
 8004de0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d04c      	beq.n	8004e82 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004de8:	4b28      	ldr	r3, [pc, #160]	@ (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004dea:	691b      	ldr	r3, [r3, #16]
 8004dec:	0a1b      	lsrs	r3, r3, #8
 8004dee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004df2:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004df4:	69bb      	ldr	r3, [r7, #24]
 8004df6:	68fa      	ldr	r2, [r7, #12]
 8004df8:	fb03 f202 	mul.w	r2, r3, r2
 8004dfc:	4b23      	ldr	r3, [pc, #140]	@ (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004dfe:	68db      	ldr	r3, [r3, #12]
 8004e00:	091b      	lsrs	r3, r3, #4
 8004e02:	f003 0307 	and.w	r3, r3, #7
 8004e06:	3301      	adds	r3, #1
 8004e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e0c:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8004e0e:	4b1f      	ldr	r3, [pc, #124]	@ (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e10:	691b      	ldr	r3, [r3, #16]
 8004e12:	0e5b      	lsrs	r3, r3, #25
 8004e14:	f003 0303 	and.w	r3, r3, #3
 8004e18:	3301      	adds	r3, #1
 8004e1a:	005b      	lsls	r3, r3, #1
 8004e1c:	69ba      	ldr	r2, [r7, #24]
 8004e1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e22:	61fb      	str	r3, [r7, #28]
          break;
 8004e24:	e02d      	b.n	8004e82 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8004e26:	4b19      	ldr	r3, [pc, #100]	@ (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e32:	d128      	bne.n	8004e86 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8004e34:	4b15      	ldr	r3, [pc, #84]	@ (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e36:	695b      	ldr	r3, [r3, #20]
 8004e38:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d022      	beq.n	8004e86 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004e40:	4b12      	ldr	r3, [pc, #72]	@ (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e42:	695b      	ldr	r3, [r3, #20]
 8004e44:	0a1b      	lsrs	r3, r3, #8
 8004e46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e4a:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004e4c:	69bb      	ldr	r3, [r7, #24]
 8004e4e:	68fa      	ldr	r2, [r7, #12]
 8004e50:	fb03 f202 	mul.w	r2, r3, r2
 8004e54:	4b0d      	ldr	r3, [pc, #52]	@ (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e56:	68db      	ldr	r3, [r3, #12]
 8004e58:	091b      	lsrs	r3, r3, #4
 8004e5a:	f003 0307 	and.w	r3, r3, #7
 8004e5e:	3301      	adds	r3, #1
 8004e60:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e64:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8004e66:	4b09      	ldr	r3, [pc, #36]	@ (8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e68:	695b      	ldr	r3, [r3, #20]
 8004e6a:	0e5b      	lsrs	r3, r3, #25
 8004e6c:	f003 0303 	and.w	r3, r3, #3
 8004e70:	3301      	adds	r3, #1
 8004e72:	005b      	lsls	r3, r3, #1
 8004e74:	69ba      	ldr	r2, [r7, #24]
 8004e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e7a:	61fb      	str	r3, [r7, #28]
          break;
 8004e7c:	e003      	b.n	8004e86 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 8004e7e:	bf00      	nop
 8004e80:	e15c      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e82:	bf00      	nop
 8004e84:	e15a      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e86:	bf00      	nop
        break;
 8004e88:	e158      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004e8a:	bf00      	nop
 8004e8c:	40021000 	.word	0x40021000
 8004e90:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8004e94:	4b9d      	ldr	r3, [pc, #628]	@ (800510c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e9a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004e9e:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d103      	bne.n	8004eae <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 8004ea6:	f7ff f853 	bl	8003f50 <HAL_RCC_GetPCLK2Freq>
 8004eaa:	61f8      	str	r0, [r7, #28]
        break;
 8004eac:	e146      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8004eae:	f7fe ffa1 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 8004eb2:	61f8      	str	r0, [r7, #28]
        break;
 8004eb4:	e142      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004eb6:	4b95      	ldr	r3, [pc, #596]	@ (800510c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ebc:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004ec0:	613b      	str	r3, [r7, #16]
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ec8:	d013      	beq.n	8004ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ed0:	d819      	bhi.n	8004f06 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d004      	beq.n	8004ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ede:	d004      	beq.n	8004eea <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8004ee0:	e011      	b.n	8004f06 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004ee2:	f7ff f81f 	bl	8003f24 <HAL_RCC_GetPCLK1Freq>
 8004ee6:	61f8      	str	r0, [r7, #28]
          break;
 8004ee8:	e010      	b.n	8004f0c <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8004eea:	f7fe ff83 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 8004eee:	61f8      	str	r0, [r7, #28]
          break;
 8004ef0:	e00c      	b.n	8004f0c <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004ef2:	4b86      	ldr	r3, [pc, #536]	@ (800510c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004efa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004efe:	d104      	bne.n	8004f0a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8004f00:	4b83      	ldr	r3, [pc, #524]	@ (8005110 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004f02:	61fb      	str	r3, [r7, #28]
          break;
 8004f04:	e001      	b.n	8004f0a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 8004f06:	bf00      	nop
 8004f08:	e118      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004f0a:	bf00      	nop
        break;
 8004f0c:	e116      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004f0e:	4b7f      	ldr	r3, [pc, #508]	@ (800510c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004f10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f14:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004f18:	613b      	str	r3, [r7, #16]
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f20:	d013      	beq.n	8004f4a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f28:	d819      	bhi.n	8004f5e <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d004      	beq.n	8004f3a <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f36:	d004      	beq.n	8004f42 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8004f38:	e011      	b.n	8004f5e <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004f3a:	f7fe fff3 	bl	8003f24 <HAL_RCC_GetPCLK1Freq>
 8004f3e:	61f8      	str	r0, [r7, #28]
          break;
 8004f40:	e010      	b.n	8004f64 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004f42:	f7fe ff57 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 8004f46:	61f8      	str	r0, [r7, #28]
          break;
 8004f48:	e00c      	b.n	8004f64 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004f4a:	4b70      	ldr	r3, [pc, #448]	@ (800510c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f56:	d104      	bne.n	8004f62 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8004f58:	4b6d      	ldr	r3, [pc, #436]	@ (8005110 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004f5a:	61fb      	str	r3, [r7, #28]
          break;
 8004f5c:	e001      	b.n	8004f62 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8004f5e:	bf00      	nop
 8004f60:	e0ec      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004f62:	bf00      	nop
        break;
 8004f64:	e0ea      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004f66:	4b69      	ldr	r3, [pc, #420]	@ (800510c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f6c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f70:	613b      	str	r3, [r7, #16]
 8004f72:	693b      	ldr	r3, [r7, #16]
 8004f74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f78:	d013      	beq.n	8004fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f80:	d819      	bhi.n	8004fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d004      	beq.n	8004f92 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f8e:	d004      	beq.n	8004f9a <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8004f90:	e011      	b.n	8004fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004f92:	f7fe ffc7 	bl	8003f24 <HAL_RCC_GetPCLK1Freq>
 8004f96:	61f8      	str	r0, [r7, #28]
          break;
 8004f98:	e010      	b.n	8004fbc <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 8004f9a:	f7fe ff2b 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 8004f9e:	61f8      	str	r0, [r7, #28]
          break;
 8004fa0:	e00c      	b.n	8004fbc <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004fa2:	4b5a      	ldr	r3, [pc, #360]	@ (800510c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004faa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fae:	d104      	bne.n	8004fba <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8004fb0:	4b57      	ldr	r3, [pc, #348]	@ (8005110 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004fb2:	61fb      	str	r3, [r7, #28]
          break;
 8004fb4:	e001      	b.n	8004fba <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8004fb6:	bf00      	nop
 8004fb8:	e0c0      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004fba:	bf00      	nop
        break;
 8004fbc:	e0be      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004fbe:	4b53      	ldr	r3, [pc, #332]	@ (800510c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fc4:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004fc8:	613b      	str	r3, [r7, #16]
 8004fca:	693b      	ldr	r3, [r7, #16]
 8004fcc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004fd0:	d02c      	beq.n	800502c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004fd8:	d833      	bhi.n	8005042 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004fe0:	d01a      	beq.n	8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004fe8:	d82b      	bhi.n	8005042 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d004      	beq.n	8004ffa <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004ff6:	d004      	beq.n	8005002 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8004ff8:	e023      	b.n	8005042 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004ffa:	f7fe ff93 	bl	8003f24 <HAL_RCC_GetPCLK1Freq>
 8004ffe:	61f8      	str	r0, [r7, #28]
          break;
 8005000:	e026      	b.n	8005050 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8005002:	4b42      	ldr	r3, [pc, #264]	@ (800510c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005004:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005008:	f003 0302 	and.w	r3, r3, #2
 800500c:	2b02      	cmp	r3, #2
 800500e:	d11a      	bne.n	8005046 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8005010:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005014:	61fb      	str	r3, [r7, #28]
          break;
 8005016:	e016      	b.n	8005046 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005018:	4b3c      	ldr	r3, [pc, #240]	@ (800510c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005020:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005024:	d111      	bne.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8005026:	4b3a      	ldr	r3, [pc, #232]	@ (8005110 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005028:	61fb      	str	r3, [r7, #28]
          break;
 800502a:	e00e      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800502c:	4b37      	ldr	r3, [pc, #220]	@ (800510c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800502e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005032:	f003 0302 	and.w	r3, r3, #2
 8005036:	2b02      	cmp	r3, #2
 8005038:	d109      	bne.n	800504e <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 800503a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800503e:	61fb      	str	r3, [r7, #28]
          break;
 8005040:	e005      	b.n	800504e <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 8005042:	bf00      	nop
 8005044:	e07a      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005046:	bf00      	nop
 8005048:	e078      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800504a:	bf00      	nop
 800504c:	e076      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800504e:	bf00      	nop
        break;
 8005050:	e074      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8005052:	4b2e      	ldr	r3, [pc, #184]	@ (800510c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005054:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005058:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800505c:	613b      	str	r3, [r7, #16]
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005064:	d02c      	beq.n	80050c0 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800506c:	d833      	bhi.n	80050d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005074:	d01a      	beq.n	80050ac <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8005076:	693b      	ldr	r3, [r7, #16]
 8005078:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800507c:	d82b      	bhi.n	80050d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d004      	beq.n	800508e <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800508a:	d004      	beq.n	8005096 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 800508c:	e023      	b.n	80050d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 800508e:	f7fe ff49 	bl	8003f24 <HAL_RCC_GetPCLK1Freq>
 8005092:	61f8      	str	r0, [r7, #28]
          break;
 8005094:	e026      	b.n	80050e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8005096:	4b1d      	ldr	r3, [pc, #116]	@ (800510c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005098:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800509c:	f003 0302 	and.w	r3, r3, #2
 80050a0:	2b02      	cmp	r3, #2
 80050a2:	d11a      	bne.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 80050a4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80050a8:	61fb      	str	r3, [r7, #28]
          break;
 80050aa:	e016      	b.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80050ac:	4b17      	ldr	r3, [pc, #92]	@ (800510c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050b8:	d111      	bne.n	80050de <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 80050ba:	4b15      	ldr	r3, [pc, #84]	@ (8005110 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80050bc:	61fb      	str	r3, [r7, #28]
          break;
 80050be:	e00e      	b.n	80050de <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80050c0:	4b12      	ldr	r3, [pc, #72]	@ (800510c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80050c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050c6:	f003 0302 	and.w	r3, r3, #2
 80050ca:	2b02      	cmp	r3, #2
 80050cc:	d109      	bne.n	80050e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 80050ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050d2:	61fb      	str	r3, [r7, #28]
          break;
 80050d4:	e005      	b.n	80050e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 80050d6:	bf00      	nop
 80050d8:	e030      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80050da:	bf00      	nop
 80050dc:	e02e      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80050de:	bf00      	nop
 80050e0:	e02c      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80050e2:	bf00      	nop
        break;
 80050e4:	e02a      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 80050e6:	4b09      	ldr	r3, [pc, #36]	@ (800510c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80050e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050ec:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80050f0:	613b      	str	r3, [r7, #16]
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d004      	beq.n	8005102 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050fe:	d009      	beq.n	8005114 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8005100:	e012      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005102:	f7fe ff0f 	bl	8003f24 <HAL_RCC_GetPCLK1Freq>
 8005106:	61f8      	str	r0, [r7, #28]
          break;
 8005108:	e00e      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 800510a:	bf00      	nop
 800510c:	40021000 	.word	0x40021000
 8005110:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005114:	4b0c      	ldr	r3, [pc, #48]	@ (8005148 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800511c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005120:	d101      	bne.n	8005126 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8005122:	4b0a      	ldr	r3, [pc, #40]	@ (800514c <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8005124:	61fb      	str	r3, [r7, #28]
          break;
 8005126:	bf00      	nop
        break;
 8005128:	e008      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800512a:	bf00      	nop
 800512c:	e006      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800512e:	bf00      	nop
 8005130:	e004      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005132:	bf00      	nop
 8005134:	e002      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005136:	bf00      	nop
 8005138:	e000      	b.n	800513c <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800513a:	bf00      	nop
    }
  }

  return(frequency);
 800513c:	69fb      	ldr	r3, [r7, #28]
}
 800513e:	4618      	mov	r0, r3
 8005140:	3720      	adds	r7, #32
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}
 8005146:	bf00      	nop
 8005148:	40021000 	.word	0x40021000
 800514c:	00f42400 	.word	0x00f42400

08005150 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b084      	sub	sp, #16
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
 8005158:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800515a:	2300      	movs	r3, #0
 800515c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800515e:	4b75      	ldr	r3, [pc, #468]	@ (8005334 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005160:	68db      	ldr	r3, [r3, #12]
 8005162:	f003 0303 	and.w	r3, r3, #3
 8005166:	2b00      	cmp	r3, #0
 8005168:	d018      	beq.n	800519c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800516a:	4b72      	ldr	r3, [pc, #456]	@ (8005334 <RCCEx_PLLSAI1_Config+0x1e4>)
 800516c:	68db      	ldr	r3, [r3, #12]
 800516e:	f003 0203 	and.w	r2, r3, #3
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	429a      	cmp	r2, r3
 8005178:	d10d      	bne.n	8005196 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
       ||
 800517e:	2b00      	cmp	r3, #0
 8005180:	d009      	beq.n	8005196 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005182:	4b6c      	ldr	r3, [pc, #432]	@ (8005334 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005184:	68db      	ldr	r3, [r3, #12]
 8005186:	091b      	lsrs	r3, r3, #4
 8005188:	f003 0307 	and.w	r3, r3, #7
 800518c:	1c5a      	adds	r2, r3, #1
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	685b      	ldr	r3, [r3, #4]
       ||
 8005192:	429a      	cmp	r2, r3
 8005194:	d047      	beq.n	8005226 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	73fb      	strb	r3, [r7, #15]
 800519a:	e044      	b.n	8005226 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	2b03      	cmp	r3, #3
 80051a2:	d018      	beq.n	80051d6 <RCCEx_PLLSAI1_Config+0x86>
 80051a4:	2b03      	cmp	r3, #3
 80051a6:	d825      	bhi.n	80051f4 <RCCEx_PLLSAI1_Config+0xa4>
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d002      	beq.n	80051b2 <RCCEx_PLLSAI1_Config+0x62>
 80051ac:	2b02      	cmp	r3, #2
 80051ae:	d009      	beq.n	80051c4 <RCCEx_PLLSAI1_Config+0x74>
 80051b0:	e020      	b.n	80051f4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80051b2:	4b60      	ldr	r3, [pc, #384]	@ (8005334 <RCCEx_PLLSAI1_Config+0x1e4>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f003 0302 	and.w	r3, r3, #2
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d11d      	bne.n	80051fa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80051be:	2301      	movs	r3, #1
 80051c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051c2:	e01a      	b.n	80051fa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80051c4:	4b5b      	ldr	r3, [pc, #364]	@ (8005334 <RCCEx_PLLSAI1_Config+0x1e4>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d116      	bne.n	80051fe <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051d4:	e013      	b.n	80051fe <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80051d6:	4b57      	ldr	r3, [pc, #348]	@ (8005334 <RCCEx_PLLSAI1_Config+0x1e4>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d10f      	bne.n	8005202 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80051e2:	4b54      	ldr	r3, [pc, #336]	@ (8005334 <RCCEx_PLLSAI1_Config+0x1e4>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d109      	bne.n	8005202 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80051f2:	e006      	b.n	8005202 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80051f4:	2301      	movs	r3, #1
 80051f6:	73fb      	strb	r3, [r7, #15]
      break;
 80051f8:	e004      	b.n	8005204 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80051fa:	bf00      	nop
 80051fc:	e002      	b.n	8005204 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80051fe:	bf00      	nop
 8005200:	e000      	b.n	8005204 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005202:	bf00      	nop
    }

    if(status == HAL_OK)
 8005204:	7bfb      	ldrb	r3, [r7, #15]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d10d      	bne.n	8005226 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800520a:	4b4a      	ldr	r3, [pc, #296]	@ (8005334 <RCCEx_PLLSAI1_Config+0x1e4>)
 800520c:	68db      	ldr	r3, [r3, #12]
 800520e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6819      	ldr	r1, [r3, #0]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	3b01      	subs	r3, #1
 800521c:	011b      	lsls	r3, r3, #4
 800521e:	430b      	orrs	r3, r1
 8005220:	4944      	ldr	r1, [pc, #272]	@ (8005334 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005222:	4313      	orrs	r3, r2
 8005224:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005226:	7bfb      	ldrb	r3, [r7, #15]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d17d      	bne.n	8005328 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800522c:	4b41      	ldr	r3, [pc, #260]	@ (8005334 <RCCEx_PLLSAI1_Config+0x1e4>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a40      	ldr	r2, [pc, #256]	@ (8005334 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005232:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005236:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005238:	f7fc fdfa 	bl	8001e30 <HAL_GetTick>
 800523c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800523e:	e009      	b.n	8005254 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005240:	f7fc fdf6 	bl	8001e30 <HAL_GetTick>
 8005244:	4602      	mov	r2, r0
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	1ad3      	subs	r3, r2, r3
 800524a:	2b02      	cmp	r3, #2
 800524c:	d902      	bls.n	8005254 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800524e:	2303      	movs	r3, #3
 8005250:	73fb      	strb	r3, [r7, #15]
        break;
 8005252:	e005      	b.n	8005260 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005254:	4b37      	ldr	r3, [pc, #220]	@ (8005334 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800525c:	2b00      	cmp	r3, #0
 800525e:	d1ef      	bne.n	8005240 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005260:	7bfb      	ldrb	r3, [r7, #15]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d160      	bne.n	8005328 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d111      	bne.n	8005290 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800526c:	4b31      	ldr	r3, [pc, #196]	@ (8005334 <RCCEx_PLLSAI1_Config+0x1e4>)
 800526e:	691b      	ldr	r3, [r3, #16]
 8005270:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005274:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005278:	687a      	ldr	r2, [r7, #4]
 800527a:	6892      	ldr	r2, [r2, #8]
 800527c:	0211      	lsls	r1, r2, #8
 800527e:	687a      	ldr	r2, [r7, #4]
 8005280:	68d2      	ldr	r2, [r2, #12]
 8005282:	0912      	lsrs	r2, r2, #4
 8005284:	0452      	lsls	r2, r2, #17
 8005286:	430a      	orrs	r2, r1
 8005288:	492a      	ldr	r1, [pc, #168]	@ (8005334 <RCCEx_PLLSAI1_Config+0x1e4>)
 800528a:	4313      	orrs	r3, r2
 800528c:	610b      	str	r3, [r1, #16]
 800528e:	e027      	b.n	80052e0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	2b01      	cmp	r3, #1
 8005294:	d112      	bne.n	80052bc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005296:	4b27      	ldr	r3, [pc, #156]	@ (8005334 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005298:	691b      	ldr	r3, [r3, #16]
 800529a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800529e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80052a2:	687a      	ldr	r2, [r7, #4]
 80052a4:	6892      	ldr	r2, [r2, #8]
 80052a6:	0211      	lsls	r1, r2, #8
 80052a8:	687a      	ldr	r2, [r7, #4]
 80052aa:	6912      	ldr	r2, [r2, #16]
 80052ac:	0852      	lsrs	r2, r2, #1
 80052ae:	3a01      	subs	r2, #1
 80052b0:	0552      	lsls	r2, r2, #21
 80052b2:	430a      	orrs	r2, r1
 80052b4:	491f      	ldr	r1, [pc, #124]	@ (8005334 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052b6:	4313      	orrs	r3, r2
 80052b8:	610b      	str	r3, [r1, #16]
 80052ba:	e011      	b.n	80052e0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80052bc:	4b1d      	ldr	r3, [pc, #116]	@ (8005334 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052be:	691b      	ldr	r3, [r3, #16]
 80052c0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80052c4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80052c8:	687a      	ldr	r2, [r7, #4]
 80052ca:	6892      	ldr	r2, [r2, #8]
 80052cc:	0211      	lsls	r1, r2, #8
 80052ce:	687a      	ldr	r2, [r7, #4]
 80052d0:	6952      	ldr	r2, [r2, #20]
 80052d2:	0852      	lsrs	r2, r2, #1
 80052d4:	3a01      	subs	r2, #1
 80052d6:	0652      	lsls	r2, r2, #25
 80052d8:	430a      	orrs	r2, r1
 80052da:	4916      	ldr	r1, [pc, #88]	@ (8005334 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052dc:	4313      	orrs	r3, r2
 80052de:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80052e0:	4b14      	ldr	r3, [pc, #80]	@ (8005334 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4a13      	ldr	r2, [pc, #76]	@ (8005334 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052e6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80052ea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052ec:	f7fc fda0 	bl	8001e30 <HAL_GetTick>
 80052f0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80052f2:	e009      	b.n	8005308 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80052f4:	f7fc fd9c 	bl	8001e30 <HAL_GetTick>
 80052f8:	4602      	mov	r2, r0
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	1ad3      	subs	r3, r2, r3
 80052fe:	2b02      	cmp	r3, #2
 8005300:	d902      	bls.n	8005308 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005302:	2303      	movs	r3, #3
 8005304:	73fb      	strb	r3, [r7, #15]
          break;
 8005306:	e005      	b.n	8005314 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005308:	4b0a      	ldr	r3, [pc, #40]	@ (8005334 <RCCEx_PLLSAI1_Config+0x1e4>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005310:	2b00      	cmp	r3, #0
 8005312:	d0ef      	beq.n	80052f4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005314:	7bfb      	ldrb	r3, [r7, #15]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d106      	bne.n	8005328 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800531a:	4b06      	ldr	r3, [pc, #24]	@ (8005334 <RCCEx_PLLSAI1_Config+0x1e4>)
 800531c:	691a      	ldr	r2, [r3, #16]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	699b      	ldr	r3, [r3, #24]
 8005322:	4904      	ldr	r1, [pc, #16]	@ (8005334 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005324:	4313      	orrs	r3, r2
 8005326:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005328:	7bfb      	ldrb	r3, [r7, #15]
}
 800532a:	4618      	mov	r0, r3
 800532c:	3710      	adds	r7, #16
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}
 8005332:	bf00      	nop
 8005334:	40021000 	.word	0x40021000

08005338 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b084      	sub	sp, #16
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005342:	2300      	movs	r3, #0
 8005344:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005346:	4b6a      	ldr	r3, [pc, #424]	@ (80054f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005348:	68db      	ldr	r3, [r3, #12]
 800534a:	f003 0303 	and.w	r3, r3, #3
 800534e:	2b00      	cmp	r3, #0
 8005350:	d018      	beq.n	8005384 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005352:	4b67      	ldr	r3, [pc, #412]	@ (80054f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005354:	68db      	ldr	r3, [r3, #12]
 8005356:	f003 0203 	and.w	r2, r3, #3
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	429a      	cmp	r2, r3
 8005360:	d10d      	bne.n	800537e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
       ||
 8005366:	2b00      	cmp	r3, #0
 8005368:	d009      	beq.n	800537e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800536a:	4b61      	ldr	r3, [pc, #388]	@ (80054f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800536c:	68db      	ldr	r3, [r3, #12]
 800536e:	091b      	lsrs	r3, r3, #4
 8005370:	f003 0307 	and.w	r3, r3, #7
 8005374:	1c5a      	adds	r2, r3, #1
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	685b      	ldr	r3, [r3, #4]
       ||
 800537a:	429a      	cmp	r2, r3
 800537c:	d047      	beq.n	800540e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	73fb      	strb	r3, [r7, #15]
 8005382:	e044      	b.n	800540e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	2b03      	cmp	r3, #3
 800538a:	d018      	beq.n	80053be <RCCEx_PLLSAI2_Config+0x86>
 800538c:	2b03      	cmp	r3, #3
 800538e:	d825      	bhi.n	80053dc <RCCEx_PLLSAI2_Config+0xa4>
 8005390:	2b01      	cmp	r3, #1
 8005392:	d002      	beq.n	800539a <RCCEx_PLLSAI2_Config+0x62>
 8005394:	2b02      	cmp	r3, #2
 8005396:	d009      	beq.n	80053ac <RCCEx_PLLSAI2_Config+0x74>
 8005398:	e020      	b.n	80053dc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800539a:	4b55      	ldr	r3, [pc, #340]	@ (80054f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f003 0302 	and.w	r3, r3, #2
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d11d      	bne.n	80053e2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053aa:	e01a      	b.n	80053e2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80053ac:	4b50      	ldr	r3, [pc, #320]	@ (80054f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d116      	bne.n	80053e6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053bc:	e013      	b.n	80053e6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80053be:	4b4c      	ldr	r3, [pc, #304]	@ (80054f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d10f      	bne.n	80053ea <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80053ca:	4b49      	ldr	r3, [pc, #292]	@ (80054f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d109      	bne.n	80053ea <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80053d6:	2301      	movs	r3, #1
 80053d8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80053da:	e006      	b.n	80053ea <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80053dc:	2301      	movs	r3, #1
 80053de:	73fb      	strb	r3, [r7, #15]
      break;
 80053e0:	e004      	b.n	80053ec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80053e2:	bf00      	nop
 80053e4:	e002      	b.n	80053ec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80053e6:	bf00      	nop
 80053e8:	e000      	b.n	80053ec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80053ea:	bf00      	nop
    }

    if(status == HAL_OK)
 80053ec:	7bfb      	ldrb	r3, [r7, #15]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d10d      	bne.n	800540e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80053f2:	4b3f      	ldr	r3, [pc, #252]	@ (80054f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80053f4:	68db      	ldr	r3, [r3, #12]
 80053f6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6819      	ldr	r1, [r3, #0]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	3b01      	subs	r3, #1
 8005404:	011b      	lsls	r3, r3, #4
 8005406:	430b      	orrs	r3, r1
 8005408:	4939      	ldr	r1, [pc, #228]	@ (80054f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800540a:	4313      	orrs	r3, r2
 800540c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800540e:	7bfb      	ldrb	r3, [r7, #15]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d167      	bne.n	80054e4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005414:	4b36      	ldr	r3, [pc, #216]	@ (80054f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a35      	ldr	r2, [pc, #212]	@ (80054f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800541a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800541e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005420:	f7fc fd06 	bl	8001e30 <HAL_GetTick>
 8005424:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005426:	e009      	b.n	800543c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005428:	f7fc fd02 	bl	8001e30 <HAL_GetTick>
 800542c:	4602      	mov	r2, r0
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	1ad3      	subs	r3, r2, r3
 8005432:	2b02      	cmp	r3, #2
 8005434:	d902      	bls.n	800543c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005436:	2303      	movs	r3, #3
 8005438:	73fb      	strb	r3, [r7, #15]
        break;
 800543a:	e005      	b.n	8005448 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800543c:	4b2c      	ldr	r3, [pc, #176]	@ (80054f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005444:	2b00      	cmp	r3, #0
 8005446:	d1ef      	bne.n	8005428 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005448:	7bfb      	ldrb	r3, [r7, #15]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d14a      	bne.n	80054e4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d111      	bne.n	8005478 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005454:	4b26      	ldr	r3, [pc, #152]	@ (80054f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005456:	695b      	ldr	r3, [r3, #20]
 8005458:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800545c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005460:	687a      	ldr	r2, [r7, #4]
 8005462:	6892      	ldr	r2, [r2, #8]
 8005464:	0211      	lsls	r1, r2, #8
 8005466:	687a      	ldr	r2, [r7, #4]
 8005468:	68d2      	ldr	r2, [r2, #12]
 800546a:	0912      	lsrs	r2, r2, #4
 800546c:	0452      	lsls	r2, r2, #17
 800546e:	430a      	orrs	r2, r1
 8005470:	491f      	ldr	r1, [pc, #124]	@ (80054f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005472:	4313      	orrs	r3, r2
 8005474:	614b      	str	r3, [r1, #20]
 8005476:	e011      	b.n	800549c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005478:	4b1d      	ldr	r3, [pc, #116]	@ (80054f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800547a:	695b      	ldr	r3, [r3, #20]
 800547c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005480:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005484:	687a      	ldr	r2, [r7, #4]
 8005486:	6892      	ldr	r2, [r2, #8]
 8005488:	0211      	lsls	r1, r2, #8
 800548a:	687a      	ldr	r2, [r7, #4]
 800548c:	6912      	ldr	r2, [r2, #16]
 800548e:	0852      	lsrs	r2, r2, #1
 8005490:	3a01      	subs	r2, #1
 8005492:	0652      	lsls	r2, r2, #25
 8005494:	430a      	orrs	r2, r1
 8005496:	4916      	ldr	r1, [pc, #88]	@ (80054f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005498:	4313      	orrs	r3, r2
 800549a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800549c:	4b14      	ldr	r3, [pc, #80]	@ (80054f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a13      	ldr	r2, [pc, #76]	@ (80054f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80054a6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054a8:	f7fc fcc2 	bl	8001e30 <HAL_GetTick>
 80054ac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80054ae:	e009      	b.n	80054c4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80054b0:	f7fc fcbe 	bl	8001e30 <HAL_GetTick>
 80054b4:	4602      	mov	r2, r0
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	1ad3      	subs	r3, r2, r3
 80054ba:	2b02      	cmp	r3, #2
 80054bc:	d902      	bls.n	80054c4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80054be:	2303      	movs	r3, #3
 80054c0:	73fb      	strb	r3, [r7, #15]
          break;
 80054c2:	e005      	b.n	80054d0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80054c4:	4b0a      	ldr	r3, [pc, #40]	@ (80054f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d0ef      	beq.n	80054b0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80054d0:	7bfb      	ldrb	r3, [r7, #15]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d106      	bne.n	80054e4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80054d6:	4b06      	ldr	r3, [pc, #24]	@ (80054f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054d8:	695a      	ldr	r2, [r3, #20]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	695b      	ldr	r3, [r3, #20]
 80054de:	4904      	ldr	r1, [pc, #16]	@ (80054f0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054e0:	4313      	orrs	r3, r2
 80054e2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80054e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3710      	adds	r7, #16
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop
 80054f0:	40021000 	.word	0x40021000

080054f4 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b089      	sub	sp, #36	@ 0x24
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
 80054fc:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80054fe:	2300      	movs	r3, #0
 8005500:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8005502:	2300      	movs	r3, #0
 8005504:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8005506:	2300      	movs	r3, #0
 8005508:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005510:	d10c      	bne.n	800552c <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8005512:	4b6e      	ldr	r3, [pc, #440]	@ (80056cc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005514:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005518:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800551c:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800551e:	69bb      	ldr	r3, [r7, #24]
 8005520:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005524:	d112      	bne.n	800554c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005526:	4b6a      	ldr	r3, [pc, #424]	@ (80056d0 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005528:	61fb      	str	r3, [r7, #28]
 800552a:	e00f      	b.n	800554c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005532:	d10b      	bne.n	800554c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8005534:	4b65      	ldr	r3, [pc, #404]	@ (80056cc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005536:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800553a:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800553e:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8005540:	69bb      	ldr	r3, [r7, #24]
 8005542:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005546:	d101      	bne.n	800554c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8005548:	4b61      	ldr	r3, [pc, #388]	@ (80056d0 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 800554a:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800554c:	69fb      	ldr	r3, [r7, #28]
 800554e:	2b00      	cmp	r3, #0
 8005550:	f040 80b4 	bne.w	80056bc <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8005558:	69bb      	ldr	r3, [r7, #24]
 800555a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800555e:	d003      	beq.n	8005568 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8005560:	69bb      	ldr	r3, [r7, #24]
 8005562:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005566:	d135      	bne.n	80055d4 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005568:	4b58      	ldr	r3, [pc, #352]	@ (80056cc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005570:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005574:	f040 80a1 	bne.w	80056ba <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 8005578:	4b54      	ldr	r3, [pc, #336]	@ (80056cc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800557a:	68db      	ldr	r3, [r3, #12]
 800557c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005580:	2b00      	cmp	r3, #0
 8005582:	f000 809a 	beq.w	80056ba <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005586:	4b51      	ldr	r3, [pc, #324]	@ (80056cc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005588:	68db      	ldr	r3, [r3, #12]
 800558a:	091b      	lsrs	r3, r3, #4
 800558c:	f003 0307 	and.w	r3, r3, #7
 8005590:	3301      	adds	r3, #1
 8005592:	693a      	ldr	r2, [r7, #16]
 8005594:	fbb2 f3f3 	udiv	r3, r2, r3
 8005598:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800559a:	4b4c      	ldr	r3, [pc, #304]	@ (80056cc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800559c:	68db      	ldr	r3, [r3, #12]
 800559e:	0a1b      	lsrs	r3, r3, #8
 80055a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055a4:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d10a      	bne.n	80055c2 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80055ac:	4b47      	ldr	r3, [pc, #284]	@ (80056cc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80055ae:	68db      	ldr	r3, [r3, #12]
 80055b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d002      	beq.n	80055be <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 80055b8:	2311      	movs	r3, #17
 80055ba:	617b      	str	r3, [r7, #20]
 80055bc:	e001      	b.n	80055c2 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 80055be:	2307      	movs	r3, #7
 80055c0:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	68fa      	ldr	r2, [r7, #12]
 80055c6:	fb03 f202 	mul.w	r2, r3, r2
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80055d0:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80055d2:	e072      	b.n	80056ba <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 80055d4:	69bb      	ldr	r3, [r7, #24]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d133      	bne.n	8005642 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 80055da:	4b3c      	ldr	r3, [pc, #240]	@ (80056cc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055e6:	d169      	bne.n	80056bc <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 80055e8:	4b38      	ldr	r3, [pc, #224]	@ (80056cc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80055ea:	691b      	ldr	r3, [r3, #16]
 80055ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d063      	beq.n	80056bc <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80055f4:	4b35      	ldr	r3, [pc, #212]	@ (80056cc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80055f6:	68db      	ldr	r3, [r3, #12]
 80055f8:	091b      	lsrs	r3, r3, #4
 80055fa:	f003 0307 	and.w	r3, r3, #7
 80055fe:	3301      	adds	r3, #1
 8005600:	693a      	ldr	r2, [r7, #16]
 8005602:	fbb2 f3f3 	udiv	r3, r2, r3
 8005606:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005608:	4b30      	ldr	r3, [pc, #192]	@ (80056cc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800560a:	691b      	ldr	r3, [r3, #16]
 800560c:	0a1b      	lsrs	r3, r3, #8
 800560e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005612:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d10a      	bne.n	8005630 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800561a:	4b2c      	ldr	r3, [pc, #176]	@ (80056cc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800561c:	691b      	ldr	r3, [r3, #16]
 800561e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005622:	2b00      	cmp	r3, #0
 8005624:	d002      	beq.n	800562c <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 8005626:	2311      	movs	r3, #17
 8005628:	617b      	str	r3, [r7, #20]
 800562a:	e001      	b.n	8005630 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 800562c:	2307      	movs	r3, #7
 800562e:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	68fa      	ldr	r2, [r7, #12]
 8005634:	fb03 f202 	mul.w	r2, r3, r2
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	fbb2 f3f3 	udiv	r3, r2, r3
 800563e:	61fb      	str	r3, [r7, #28]
 8005640:	e03c      	b.n	80056bc <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8005642:	69bb      	ldr	r3, [r7, #24]
 8005644:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005648:	d003      	beq.n	8005652 <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 800564a:	69bb      	ldr	r3, [r7, #24]
 800564c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005650:	d134      	bne.n	80056bc <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8005652:	4b1e      	ldr	r3, [pc, #120]	@ (80056cc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800565a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800565e:	d12d      	bne.n	80056bc <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005660:	4b1a      	ldr	r3, [pc, #104]	@ (80056cc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005662:	695b      	ldr	r3, [r3, #20]
 8005664:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005668:	2b00      	cmp	r3, #0
 800566a:	d027      	beq.n	80056bc <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800566c:	4b17      	ldr	r3, [pc, #92]	@ (80056cc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800566e:	68db      	ldr	r3, [r3, #12]
 8005670:	091b      	lsrs	r3, r3, #4
 8005672:	f003 0307 	and.w	r3, r3, #7
 8005676:	3301      	adds	r3, #1
 8005678:	693a      	ldr	r2, [r7, #16]
 800567a:	fbb2 f3f3 	udiv	r3, r2, r3
 800567e:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8005680:	4b12      	ldr	r3, [pc, #72]	@ (80056cc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005682:	695b      	ldr	r3, [r3, #20]
 8005684:	0a1b      	lsrs	r3, r3, #8
 8005686:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800568a:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d10a      	bne.n	80056a8 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8005692:	4b0e      	ldr	r3, [pc, #56]	@ (80056cc <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005694:	695b      	ldr	r3, [r3, #20]
 8005696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800569a:	2b00      	cmp	r3, #0
 800569c:	d002      	beq.n	80056a4 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 800569e:	2311      	movs	r3, #17
 80056a0:	617b      	str	r3, [r7, #20]
 80056a2:	e001      	b.n	80056a8 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 80056a4:	2307      	movs	r3, #7
 80056a6:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80056a8:	693b      	ldr	r3, [r7, #16]
 80056aa:	68fa      	ldr	r2, [r7, #12]
 80056ac:	fb03 f202 	mul.w	r2, r3, r2
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80056b6:	61fb      	str	r3, [r7, #28]
 80056b8:	e000      	b.n	80056bc <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80056ba:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80056bc:	69fb      	ldr	r3, [r7, #28]
}
 80056be:	4618      	mov	r0, r3
 80056c0:	3724      	adds	r7, #36	@ 0x24
 80056c2:	46bd      	mov	sp, r7
 80056c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c8:	4770      	bx	lr
 80056ca:	bf00      	nop
 80056cc:	40021000 	.word	0x40021000
 80056d0:	001fff68 	.word	0x001fff68

080056d4 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b086      	sub	sp, #24
 80056d8:	af00      	add	r7, sp, #0
 80056da:	60f8      	str	r0, [r7, #12]
 80056dc:	60b9      	str	r1, [r7, #8]
 80056de:	607a      	str	r2, [r7, #4]
 80056e0:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	2b02      	cmp	r3, #2
 80056e6:	d904      	bls.n	80056f2 <HAL_SAI_InitProtocol+0x1e>
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	3b03      	subs	r3, #3
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d812      	bhi.n	8005716 <HAL_SAI_InitProtocol+0x42>
 80056f0:	e008      	b.n	8005704 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	687a      	ldr	r2, [r7, #4]
 80056f6:	68b9      	ldr	r1, [r7, #8]
 80056f8:	68f8      	ldr	r0, [r7, #12]
 80056fa:	f000 fba3 	bl	8005e44 <SAI_InitI2S>
 80056fe:	4603      	mov	r3, r0
 8005700:	75fb      	strb	r3, [r7, #23]
      break;
 8005702:	e00b      	b.n	800571c <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	687a      	ldr	r2, [r7, #4]
 8005708:	68b9      	ldr	r1, [r7, #8]
 800570a:	68f8      	ldr	r0, [r7, #12]
 800570c:	f000 fc4c 	bl	8005fa8 <SAI_InitPCM>
 8005710:	4603      	mov	r3, r0
 8005712:	75fb      	strb	r3, [r7, #23]
      break;
 8005714:	e002      	b.n	800571c <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	75fb      	strb	r3, [r7, #23]
      break;
 800571a:	bf00      	nop
  }

  if (status == HAL_OK)
 800571c:	7dfb      	ldrb	r3, [r7, #23]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d104      	bne.n	800572c <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 8005722:	68f8      	ldr	r0, [r7, #12]
 8005724:	f000 f808 	bl	8005738 <HAL_SAI_Init>
 8005728:	4603      	mov	r3, r0
 800572a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800572c:	7dfb      	ldrb	r3, [r7, #23]
}
 800572e:	4618      	mov	r0, r3
 8005730:	3718      	adds	r7, #24
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}
	...

08005738 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b088      	sub	sp, #32
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d101      	bne.n	800574a <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	e155      	b.n	80059f6 <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005750:	b2db      	uxtb	r3, r3
 8005752:	2b00      	cmp	r3, #0
 8005754:	d106      	bne.n	8005764 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2200      	movs	r2, #0
 800575a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f7fb fc10 	bl	8000f84 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	f000 fca1 	bl	80060ac <SAI_Disable>
 800576a:	4603      	mov	r3, r0
 800576c:	2b00      	cmp	r3, #0
 800576e:	d001      	beq.n	8005774 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8005770:	2301      	movs	r3, #1
 8005772:	e140      	b.n	80059f6 <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2202      	movs	r2, #2
 8005778:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	68db      	ldr	r3, [r3, #12]
 8005780:	2b02      	cmp	r3, #2
 8005782:	d00c      	beq.n	800579e <HAL_SAI_Init+0x66>
 8005784:	2b02      	cmp	r3, #2
 8005786:	d80d      	bhi.n	80057a4 <HAL_SAI_Init+0x6c>
 8005788:	2b00      	cmp	r3, #0
 800578a:	d002      	beq.n	8005792 <HAL_SAI_Init+0x5a>
 800578c:	2b01      	cmp	r3, #1
 800578e:	d003      	beq.n	8005798 <HAL_SAI_Init+0x60>
 8005790:	e008      	b.n	80057a4 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8005792:	2300      	movs	r3, #0
 8005794:	61fb      	str	r3, [r7, #28]
      break;
 8005796:	e008      	b.n	80057aa <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8005798:	2310      	movs	r3, #16
 800579a:	61fb      	str	r3, [r7, #28]
      break;
 800579c:	e005      	b.n	80057aa <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800579e:	2320      	movs	r3, #32
 80057a0:	61fb      	str	r3, [r7, #28]
      break;
 80057a2:	e002      	b.n	80057aa <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 80057a4:	2300      	movs	r3, #0
 80057a6:	61fb      	str	r3, [r7, #28]
      break;
 80057a8:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	689b      	ldr	r3, [r3, #8]
 80057ae:	2b03      	cmp	r3, #3
 80057b0:	d81d      	bhi.n	80057ee <HAL_SAI_Init+0xb6>
 80057b2:	a201      	add	r2, pc, #4	@ (adr r2, 80057b8 <HAL_SAI_Init+0x80>)
 80057b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057b8:	080057c9 	.word	0x080057c9
 80057bc:	080057cf 	.word	0x080057cf
 80057c0:	080057d7 	.word	0x080057d7
 80057c4:	080057df 	.word	0x080057df
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80057c8:	2300      	movs	r3, #0
 80057ca:	617b      	str	r3, [r7, #20]
      break;
 80057cc:	e012      	b.n	80057f4 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80057ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80057d2:	617b      	str	r3, [r7, #20]
      break;
 80057d4:	e00e      	b.n	80057f4 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80057d6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80057da:	617b      	str	r3, [r7, #20]
      break;
 80057dc:	e00a      	b.n	80057f4 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80057de:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80057e2:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80057e4:	69fb      	ldr	r3, [r7, #28]
 80057e6:	f043 0301 	orr.w	r3, r3, #1
 80057ea:	61fb      	str	r3, [r7, #28]
      break;
 80057ec:	e002      	b.n	80057f4 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 80057ee:	2300      	movs	r3, #0
 80057f0:	617b      	str	r3, [r7, #20]
      break;
 80057f2:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a81      	ldr	r2, [pc, #516]	@ (8005a00 <HAL_SAI_Init+0x2c8>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d004      	beq.n	8005808 <HAL_SAI_Init+0xd0>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a80      	ldr	r2, [pc, #512]	@ (8005a04 <HAL_SAI_Init+0x2cc>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d103      	bne.n	8005810 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8005808:	4a7f      	ldr	r2, [pc, #508]	@ (8005a08 <HAL_SAI_Init+0x2d0>)
 800580a:	69fb      	ldr	r3, [r7, #28]
 800580c:	6013      	str	r3, [r2, #0]
 800580e:	e002      	b.n	8005816 <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8005810:	4a7e      	ldr	r2, [pc, #504]	@ (8005a0c <HAL_SAI_Init+0x2d4>)
 8005812:	69fb      	ldr	r3, [r7, #28]
 8005814:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	69db      	ldr	r3, [r3, #28]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d041      	beq.n	80058a2 <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a77      	ldr	r2, [pc, #476]	@ (8005a00 <HAL_SAI_Init+0x2c8>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d004      	beq.n	8005832 <HAL_SAI_Init+0xfa>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4a75      	ldr	r2, [pc, #468]	@ (8005a04 <HAL_SAI_Init+0x2cc>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d105      	bne.n	800583e <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8005832:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8005836:	f7fe ff1d 	bl	8004674 <HAL_RCCEx_GetPeriphCLKFreq>
 800583a:	6138      	str	r0, [r7, #16]
 800583c:	e004      	b.n	8005848 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800583e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8005842:	f7fe ff17 	bl	8004674 <HAL_RCCEx_GetPeriphCLKFreq>
 8005846:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8005848:	693a      	ldr	r2, [r7, #16]
 800584a:	4613      	mov	r3, r2
 800584c:	009b      	lsls	r3, r3, #2
 800584e:	4413      	add	r3, r2
 8005850:	005b      	lsls	r3, r3, #1
 8005852:	461a      	mov	r2, r3
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	69db      	ldr	r3, [r3, #28]
 8005858:	025b      	lsls	r3, r3, #9
 800585a:	fbb2 f3f3 	udiv	r3, r2, r3
 800585e:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	4a6b      	ldr	r2, [pc, #428]	@ (8005a10 <HAL_SAI_Init+0x2d8>)
 8005864:	fba2 2303 	umull	r2, r3, r2, r3
 8005868:	08da      	lsrs	r2, r3, #3
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800586e:	68f9      	ldr	r1, [r7, #12]
 8005870:	4b67      	ldr	r3, [pc, #412]	@ (8005a10 <HAL_SAI_Init+0x2d8>)
 8005872:	fba3 2301 	umull	r2, r3, r3, r1
 8005876:	08da      	lsrs	r2, r3, #3
 8005878:	4613      	mov	r3, r2
 800587a:	009b      	lsls	r3, r3, #2
 800587c:	4413      	add	r3, r2
 800587e:	005b      	lsls	r3, r3, #1
 8005880:	1aca      	subs	r2, r1, r3
 8005882:	2a08      	cmp	r2, #8
 8005884:	d904      	bls.n	8005890 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6a1b      	ldr	r3, [r3, #32]
 800588a:	1c5a      	adds	r2, r3, #1
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005894:	2b04      	cmp	r3, #4
 8005896:	d104      	bne.n	80058a2 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6a1b      	ldr	r3, [r3, #32]
 800589c:	085a      	lsrs	r2, r3, #1
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d003      	beq.n	80058b2 <HAL_SAI_Init+0x17a>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	2b02      	cmp	r3, #2
 80058b0:	d109      	bne.n	80058c6 <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d101      	bne.n	80058be <HAL_SAI_Init+0x186>
 80058ba:	2300      	movs	r3, #0
 80058bc:	e001      	b.n	80058c2 <HAL_SAI_Init+0x18a>
 80058be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80058c2:	61bb      	str	r3, [r7, #24]
 80058c4:	e008      	b.n	80058d8 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058ca:	2b01      	cmp	r3, #1
 80058cc:	d102      	bne.n	80058d4 <HAL_SAI_Init+0x19c>
 80058ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80058d2:	e000      	b.n	80058d6 <HAL_SAI_Init+0x19e>
 80058d4:	2300      	movs	r3, #0
 80058d6:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	6819      	ldr	r1, [r3, #0]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681a      	ldr	r2, [r3, #0]
 80058e2:	4b4c      	ldr	r3, [pc, #304]	@ (8005a14 <HAL_SAI_Init+0x2dc>)
 80058e4:	400b      	ands	r3, r1
 80058e6:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	6819      	ldr	r1, [r3, #0]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	685a      	ldr	r2, [r3, #4]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058f6:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80058fc:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005902:	431a      	orrs	r2, r3
 8005904:	69bb      	ldr	r3, [r7, #24]
 8005906:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 8005910:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	691b      	ldr	r3, [r3, #16]
 8005916:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800591c:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6a1b      	ldr	r3, [r3, #32]
 8005922:	051b      	lsls	r3, r3, #20
 8005924:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	430a      	orrs	r2, r1
 800592c:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	6812      	ldr	r2, [r2, #0]
 8005938:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800593c:	f023 030f 	bic.w	r3, r3, #15
 8005940:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	6859      	ldr	r1, [r3, #4]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	699a      	ldr	r2, [r3, #24]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005950:	431a      	orrs	r2, r3
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005956:	431a      	orrs	r2, r3
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	430a      	orrs	r2, r1
 800595e:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	6899      	ldr	r1, [r3, #8]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	4b2b      	ldr	r3, [pc, #172]	@ (8005a18 <HAL_SAI_Init+0x2e0>)
 800596c:	400b      	ands	r3, r1
 800596e:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	6899      	ldr	r1, [r3, #8]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800597a:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005980:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8005986:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 800598c:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005992:	3b01      	subs	r3, #1
 8005994:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8005996:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	430a      	orrs	r2, r1
 800599e:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	68d9      	ldr	r1, [r3, #12]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	f24f 0320 	movw	r3, #61472	@ 0xf020
 80059ae:	400b      	ands	r3, r1
 80059b0:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	68d9      	ldr	r1, [r3, #12]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059c0:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059c6:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80059c8:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059ce:	3b01      	subs	r3, #1
 80059d0:	021b      	lsls	r3, r3, #8
 80059d2:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	430a      	orrs	r2, r1
 80059da:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2200      	movs	r2, #0
 80059e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2201      	movs	r2, #1
 80059e8:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2200      	movs	r2, #0
 80059f0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 80059f4:	2300      	movs	r3, #0
}
 80059f6:	4618      	mov	r0, r3
 80059f8:	3720      	adds	r7, #32
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}
 80059fe:	bf00      	nop
 8005a00:	40015404 	.word	0x40015404
 8005a04:	40015424 	.word	0x40015424
 8005a08:	40015400 	.word	0x40015400
 8005a0c:	40015800 	.word	0x40015800
 8005a10:	cccccccd 	.word	0xcccccccd
 8005a14:	ff05c010 	.word	0xff05c010
 8005a18:	fff88000 	.word	0xfff88000

08005a1c <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b084      	sub	sp, #16
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a24:	2300      	movs	r3, #0
 8005a26:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8005a2e:	2b01      	cmp	r3, #1
 8005a30:	d101      	bne.n	8005a36 <HAL_SAI_Abort+0x1a>
 8005a32:	2302      	movs	r3, #2
 8005a34:	e053      	b.n	8005ade <HAL_SAI_Abort+0xc2>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2201      	movs	r2, #1
 8005a3a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f000 fb34 	bl	80060ac <SAI_Disable>
 8005a44:	4603      	mov	r3, r0
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d001      	beq.n	8005a4e <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a58:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a5c:	d125      	bne.n	8005aaa <HAL_SAI_Abort+0x8e>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	681a      	ldr	r2, [r3, #0]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005a6c:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	2b12      	cmp	r3, #18
 8005a78:	d108      	bne.n	8005a8c <HAL_SAI_Abort+0x70>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d004      	beq.n	8005a8c <HAL_SAI_Abort+0x70>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmatx);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a86:	4618      	mov	r0, r3
 8005a88:	f7fc fb9c 	bl	80021c4 <HAL_DMA_Abort>
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005a92:	b2db      	uxtb	r3, r3
 8005a94:	2b22      	cmp	r3, #34	@ 0x22
 8005a96:	d108      	bne.n	8005aaa <HAL_SAI_Abort+0x8e>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d004      	beq.n	8005aaa <HAL_SAI_Abort+0x8e>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmarx);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f7fc fb8d 	bl	80021c4 <HAL_DMA_Abort>
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f04f 32ff 	mov.w	r2, #4294967295
 8005aba:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	685a      	ldr	r2, [r3, #4]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f042 0208 	orr.w	r2, r2, #8
 8005aca:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 8005adc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	3710      	adds	r7, #16
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}
	...

08005ae8 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b086      	sub	sp, #24
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005af6:	b2db      	uxtb	r3, r3
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	f000 8192 	beq.w	8005e22 <HAL_SAI_IRQHandler+0x33a>
  {
    uint32_t itflags = hsai->Instance->SR;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	695b      	ldr	r3, [r3, #20]
 8005b04:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	691b      	ldr	r3, [r3, #16]
 8005b0c:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred -----------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	f003 0308 	and.w	r3, r3, #8
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d009      	beq.n	8005b34 <HAL_SAI_IRQHandler+0x4c>
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	f003 0308 	and.w	r3, r3, #8
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d004      	beq.n	8005b34 <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	4798      	blx	r3
 8005b32:	e176      	b.n	8005e22 <HAL_SAI_IRQHandler+0x33a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	f003 0301 	and.w	r3, r3, #1
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d01e      	beq.n	8005b7c <HAL_SAI_IRQHandler+0x94>
 8005b3e:	693b      	ldr	r3, [r7, #16]
 8005b40:	f003 0301 	and.w	r3, r3, #1
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d019      	beq.n	8005b7c <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	2201      	movs	r2, #1
 8005b4e:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005b56:	b2db      	uxtb	r3, r3
 8005b58:	2b22      	cmp	r3, #34	@ 0x22
 8005b5a:	d101      	bne.n	8005b60 <HAL_SAI_IRQHandler+0x78>
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	e000      	b.n	8005b62 <HAL_SAI_IRQHandler+0x7a>
 8005b60:	2302      	movs	r3, #2
 8005b62:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	431a      	orrs	r2, r3
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8005b74:	6878      	ldr	r0, [r7, #4]
 8005b76:	f000 f95b 	bl	8005e30 <HAL_SAI_ErrorCallback>
 8005b7a:	e152      	b.n	8005e22 <HAL_SAI_IRQHandler+0x33a>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	f003 0302 	and.w	r3, r3, #2
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d011      	beq.n	8005baa <HAL_SAI_IRQHandler+0xc2>
 8005b86:	693b      	ldr	r3, [r7, #16]
 8005b88:	f003 0302 	and.w	r3, r3, #2
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d00c      	beq.n	8005baa <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	2202      	movs	r2, #2
 8005b96:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	f000 8140 	beq.w	8005e22 <HAL_SAI_IRQHandler+0x33a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ba6:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 8005ba8:	e13b      	b.n	8005e22 <HAL_SAI_IRQHandler+0x33a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	f003 0320 	and.w	r3, r3, #32
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d055      	beq.n	8005c60 <HAL_SAI_IRQHandler+0x178>
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	f003 0320 	and.w	r3, r3, #32
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d050      	beq.n	8005c60 <HAL_SAI_IRQHandler+0x178>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	2220      	movs	r2, #32
 8005bc4:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bcc:	f043 0204 	orr.w	r2, r3, #4
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d038      	beq.n	8005c52 <HAL_SAI_IRQHandler+0x16a>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d016      	beq.n	8005c16 <HAL_SAI_IRQHandler+0x12e>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005bec:	4a8f      	ldr	r2, [pc, #572]	@ (8005e2c <HAL_SAI_IRQHandler+0x344>)
 8005bee:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	f7fc fb23 	bl	8002240 <HAL_DMA_Abort_IT>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d00a      	beq.n	8005c16 <HAL_SAI_IRQHandler+0x12e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c06:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f000 f90d 	bl	8005e30 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	f000 80fc 	beq.w	8005e18 <HAL_SAI_IRQHandler+0x330>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c24:	4a81      	ldr	r2, [pc, #516]	@ (8005e2c <HAL_SAI_IRQHandler+0x344>)
 8005c26:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	f7fc fb07 	bl	8002240 <HAL_DMA_Abort_IT>
 8005c32:	4603      	mov	r3, r0
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	f000 80ef 	beq.w	8005e18 <HAL_SAI_IRQHandler+0x330>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c40:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f000 f8f0 	bl	8005e30 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005c50:	e0e2      	b.n	8005e18 <HAL_SAI_IRQHandler+0x330>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f7ff fee2 	bl	8005a1c <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f000 f8e9 	bl	8005e30 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005c5e:	e0db      	b.n	8005e18 <HAL_SAI_IRQHandler+0x330>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 8005c60:	697b      	ldr	r3, [r7, #20]
 8005c62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d055      	beq.n	8005d16 <HAL_SAI_IRQHandler+0x22e>
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d050      	beq.n	8005d16 <HAL_SAI_IRQHandler+0x22e>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	2240      	movs	r2, #64	@ 0x40
 8005c7a:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c82:	f043 0208 	orr.w	r2, r3, #8
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d038      	beq.n	8005d08 <HAL_SAI_IRQHandler+0x220>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d016      	beq.n	8005ccc <HAL_SAI_IRQHandler+0x1e4>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ca2:	4a62      	ldr	r2, [pc, #392]	@ (8005e2c <HAL_SAI_IRQHandler+0x344>)
 8005ca4:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005caa:	4618      	mov	r0, r3
 8005cac:	f7fc fac8 	bl	8002240 <HAL_DMA_Abort_IT>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d00a      	beq.n	8005ccc <HAL_SAI_IRQHandler+0x1e4>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005cbc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	f000 f8b2 	bl	8005e30 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	f000 80a3 	beq.w	8005e1c <HAL_SAI_IRQHandler+0x334>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cda:	4a54      	ldr	r2, [pc, #336]	@ (8005e2c <HAL_SAI_IRQHandler+0x344>)
 8005cdc:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f7fc faac 	bl	8002240 <HAL_DMA_Abort_IT>
 8005ce8:	4603      	mov	r3, r0
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	f000 8096 	beq.w	8005e1c <HAL_SAI_IRQHandler+0x334>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005cf6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f000 f895 	bl	8005e30 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005d06:	e089      	b.n	8005e1c <HAL_SAI_IRQHandler+0x334>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8005d08:	6878      	ldr	r0, [r7, #4]
 8005d0a:	f7ff fe87 	bl	8005a1c <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f000 f88e 	bl	8005e30 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005d14:	e082      	b.n	8005e1c <HAL_SAI_IRQHandler+0x334>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 8005d16:	697b      	ldr	r3, [r7, #20]
 8005d18:	f003 0304 	and.w	r3, r3, #4
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d061      	beq.n	8005de4 <HAL_SAI_IRQHandler+0x2fc>
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	f003 0304 	and.w	r3, r3, #4
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d05c      	beq.n	8005de4 <HAL_SAI_IRQHandler+0x2fc>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	2204      	movs	r2, #4
 8005d30:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d38:	f043 0220 	orr.w	r2, r3, #32
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d036      	beq.n	8005dba <HAL_SAI_IRQHandler+0x2d2>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d016      	beq.n	8005d82 <HAL_SAI_IRQHandler+0x29a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d58:	4a34      	ldr	r2, [pc, #208]	@ (8005e2c <HAL_SAI_IRQHandler+0x344>)
 8005d5a:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d60:	4618      	mov	r0, r3
 8005d62:	f7fc fa6d 	bl	8002240 <HAL_DMA_Abort_IT>
 8005d66:	4603      	mov	r3, r0
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d00a      	beq.n	8005d82 <HAL_SAI_IRQHandler+0x29a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d72:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005d7c:	6878      	ldr	r0, [r7, #4]
 8005d7e:	f000 f857 	bl	8005e30 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d04a      	beq.n	8005e20 <HAL_SAI_IRQHandler+0x338>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d8e:	4a27      	ldr	r2, [pc, #156]	@ (8005e2c <HAL_SAI_IRQHandler+0x344>)
 8005d90:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d96:	4618      	mov	r0, r3
 8005d98:	f7fc fa52 	bl	8002240 <HAL_DMA_Abort_IT>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d03e      	beq.n	8005e20 <HAL_SAI_IRQHandler+0x338>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005da8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f000 f83c 	bl	8005e30 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005db8:	e032      	b.n	8005e20 <HAL_SAI_IRQHandler+0x338>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f04f 32ff 	mov.w	r2, #4294967295
 8005dca:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2201      	movs	r2, #1
 8005dd0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	f000 f827 	bl	8005e30 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005de2:	e01d      	b.n	8005e20 <HAL_SAI_IRQHandler+0x338>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	f003 0310 	and.w	r3, r3, #16
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d019      	beq.n	8005e22 <HAL_SAI_IRQHandler+0x33a>
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	f003 0310 	and.w	r3, r3, #16
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d014      	beq.n	8005e22 <HAL_SAI_IRQHandler+0x33a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	2210      	movs	r2, #16
 8005dfe:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e06:	f043 0210 	orr.w	r2, r3, #16
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8005e10:	6878      	ldr	r0, [r7, #4]
 8005e12:	f000 f80d 	bl	8005e30 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 8005e16:	e004      	b.n	8005e22 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005e18:	bf00      	nop
 8005e1a:	e002      	b.n	8005e22 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005e1c:	bf00      	nop
 8005e1e:	e000      	b.n	8005e22 <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005e20:	bf00      	nop
}
 8005e22:	bf00      	nop
 8005e24:	3718      	adds	r7, #24
 8005e26:	46bd      	mov	sp, r7
 8005e28:	bd80      	pop	{r7, pc}
 8005e2a:	bf00      	nop
 8005e2c:	08006121 	.word	0x08006121

08005e30 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b083      	sub	sp, #12
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8005e38:	bf00      	nop
 8005e3a:	370c      	adds	r7, #12
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e42:	4770      	bx	lr

08005e44 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b087      	sub	sp, #28
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	60f8      	str	r0, [r7, #12]
 8005e4c:	60b9      	str	r1, [r7, #8]
 8005e4e:	607a      	str	r2, [r7, #4]
 8005e50:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e52:	2300      	movs	r3, #0
 8005e54:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d003      	beq.n	8005e72 <SAI_InitI2S+0x2e>
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	685b      	ldr	r3, [r3, #4]
 8005e6e:	2b02      	cmp	r3, #2
 8005e70:	d103      	bne.n	8005e7a <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2200      	movs	r2, #0
 8005e76:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005e78:	e002      	b.n	8005e80 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2201      	movs	r2, #1
 8005e7e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005e86:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005e8e:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2200      	movs	r2, #0
 8005e94:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	683a      	ldr	r2, [r7, #0]
 8005e9a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	f003 0301 	and.w	r3, r3, #1
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d001      	beq.n	8005eaa <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	e077      	b.n	8005f9a <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d107      	bne.n	8005ec0 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005ebc:	651a      	str	r2, [r3, #80]	@ 0x50
 8005ebe:	e006      	b.n	8005ece <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005ec6:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2b03      	cmp	r3, #3
 8005ed2:	d84f      	bhi.n	8005f74 <SAI_InitI2S+0x130>
 8005ed4:	a201      	add	r2, pc, #4	@ (adr r2, 8005edc <SAI_InitI2S+0x98>)
 8005ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eda:	bf00      	nop
 8005edc:	08005eed 	.word	0x08005eed
 8005ee0:	08005f0f 	.word	0x08005f0f
 8005ee4:	08005f31 	.word	0x08005f31
 8005ee8:	08005f53 	.word	0x08005f53
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	2280      	movs	r2, #128	@ 0x80
 8005ef0:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	085b      	lsrs	r3, r3, #1
 8005ef6:	015a      	lsls	r2, r3, #5
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	085b      	lsrs	r3, r3, #1
 8005f00:	011a      	lsls	r2, r3, #4
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2240      	movs	r2, #64	@ 0x40
 8005f0a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005f0c:	e035      	b.n	8005f7a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2280      	movs	r2, #128	@ 0x80
 8005f12:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	085b      	lsrs	r3, r3, #1
 8005f18:	019a      	lsls	r2, r3, #6
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	085b      	lsrs	r3, r3, #1
 8005f22:	015a      	lsls	r2, r3, #5
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2280      	movs	r2, #128	@ 0x80
 8005f2c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005f2e:	e024      	b.n	8005f7a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	22c0      	movs	r2, #192	@ 0xc0
 8005f34:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	085b      	lsrs	r3, r3, #1
 8005f3a:	019a      	lsls	r2, r3, #6
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	085b      	lsrs	r3, r3, #1
 8005f44:	015a      	lsls	r2, r3, #5
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2280      	movs	r2, #128	@ 0x80
 8005f4e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005f50:	e013      	b.n	8005f7a <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	22e0      	movs	r2, #224	@ 0xe0
 8005f56:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	085b      	lsrs	r3, r3, #1
 8005f5c:	019a      	lsls	r2, r3, #6
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	085b      	lsrs	r3, r3, #1
 8005f66:	015a      	lsls	r2, r3, #5
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	2280      	movs	r2, #128	@ 0x80
 8005f70:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005f72:	e002      	b.n	8005f7a <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8005f74:	2301      	movs	r3, #1
 8005f76:	75fb      	strb	r3, [r7, #23]
      break;
 8005f78:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	2b02      	cmp	r3, #2
 8005f7e:	d10b      	bne.n	8005f98 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2b01      	cmp	r3, #1
 8005f84:	d102      	bne.n	8005f8c <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2210      	movs	r2, #16
 8005f8a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2b02      	cmp	r3, #2
 8005f90:	d102      	bne.n	8005f98 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	2208      	movs	r2, #8
 8005f96:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 8005f98:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	371c      	adds	r7, #28
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa4:	4770      	bx	lr
 8005fa6:	bf00      	nop

08005fa8 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b087      	sub	sp, #28
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	60f8      	str	r0, [r7, #12]
 8005fb0:	60b9      	str	r1, [r7, #8]
 8005fb2:	607a      	str	r2, [r7, #4]
 8005fb4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d003      	beq.n	8005fd6 <SAI_InitPCM+0x2e>
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	2b02      	cmp	r3, #2
 8005fd4:	d103      	bne.n	8005fde <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2201      	movs	r2, #1
 8005fda:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005fdc:	e002      	b.n	8005fe4 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005ff0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005ff8:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	683a      	ldr	r2, [r7, #0]
 8006004:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800600c:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	2b04      	cmp	r3, #4
 8006012:	d103      	bne.n	800601c <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2201      	movs	r2, #1
 8006018:	645a      	str	r2, [r3, #68]	@ 0x44
 800601a:	e002      	b.n	8006022 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	220d      	movs	r2, #13
 8006020:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2b03      	cmp	r3, #3
 8006026:	d837      	bhi.n	8006098 <SAI_InitPCM+0xf0>
 8006028:	a201      	add	r2, pc, #4	@ (adr r2, 8006030 <SAI_InitPCM+0x88>)
 800602a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800602e:	bf00      	nop
 8006030:	08006041 	.word	0x08006041
 8006034:	08006057 	.word	0x08006057
 8006038:	0800606d 	.word	0x0800606d
 800603c:	08006083 	.word	0x08006083
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2280      	movs	r2, #128	@ 0x80
 8006044:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	011a      	lsls	r2, r3, #4
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2240      	movs	r2, #64	@ 0x40
 8006052:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006054:	e023      	b.n	800609e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2280      	movs	r2, #128	@ 0x80
 800605a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	015a      	lsls	r2, r3, #5
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2280      	movs	r2, #128	@ 0x80
 8006068:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800606a:	e018      	b.n	800609e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	22c0      	movs	r2, #192	@ 0xc0
 8006070:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	015a      	lsls	r2, r3, #5
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2280      	movs	r2, #128	@ 0x80
 800607e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006080:	e00d      	b.n	800609e <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	22e0      	movs	r2, #224	@ 0xe0
 8006086:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	015a      	lsls	r2, r3, #5
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	2280      	movs	r2, #128	@ 0x80
 8006094:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006096:	e002      	b.n	800609e <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	75fb      	strb	r3, [r7, #23]
      break;
 800609c:	bf00      	nop
  }

  return status;
 800609e:	7dfb      	ldrb	r3, [r7, #23]
}
 80060a0:	4618      	mov	r0, r3
 80060a2:	371c      	adds	r7, #28
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr

080060ac <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b085      	sub	sp, #20
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80060b4:	4b18      	ldr	r3, [pc, #96]	@ (8006118 <SAI_Disable+0x6c>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a18      	ldr	r2, [pc, #96]	@ (800611c <SAI_Disable+0x70>)
 80060ba:	fba2 2303 	umull	r2, r3, r2, r3
 80060be:	0b1b      	lsrs	r3, r3, #12
 80060c0:	009b      	lsls	r3, r3, #2
 80060c2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80060c4:	2300      	movs	r3, #0
 80060c6:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	681a      	ldr	r2, [r3, #0]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80060d6:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d10a      	bne.n	80060f4 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80060e4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 80060ee:	2303      	movs	r3, #3
 80060f0:	72fb      	strb	r3, [r7, #11]
      break;
 80060f2:	e009      	b.n	8006108 <SAI_Disable+0x5c>
    }
    count--;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	3b01      	subs	r3, #1
 80060f8:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006104:	2b00      	cmp	r3, #0
 8006106:	d1e7      	bne.n	80060d8 <SAI_Disable+0x2c>

  return status;
 8006108:	7afb      	ldrb	r3, [r7, #11]
}
 800610a:	4618      	mov	r0, r3
 800610c:	3714      	adds	r7, #20
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr
 8006116:	bf00      	nop
 8006118:	20000000 	.word	0x20000000
 800611c:	95cbec1b 	.word	0x95cbec1b

08006120 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b084      	sub	sp, #16
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800612c:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	681a      	ldr	r2, [r3, #0]
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800613c:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	2200      	movs	r2, #0
 8006144:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f04f 32ff 	mov.w	r2, #4294967295
 800614e:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006156:	2b20      	cmp	r3, #32
 8006158:	d00a      	beq.n	8006170 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800615a:	68f8      	ldr	r0, [r7, #12]
 800615c:	f7ff ffa6 	bl	80060ac <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	685a      	ldr	r2, [r3, #4]
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f042 0208 	orr.w	r2, r2, #8
 800616e:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2201      	movs	r2, #1
 8006174:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2200      	movs	r2, #0
 800617c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8006180:	68f8      	ldr	r0, [r7, #12]
 8006182:	f7ff fe55 	bl	8005e30 <HAL_SAI_ErrorCallback>
#endif
}
 8006186:	bf00      	nop
 8006188:	3710      	adds	r7, #16
 800618a:	46bd      	mov	sp, r7
 800618c:	bd80      	pop	{r7, pc}

0800618e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800618e:	b580      	push	{r7, lr}
 8006190:	b084      	sub	sp, #16
 8006192:	af00      	add	r7, sp, #0
 8006194:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d101      	bne.n	80061a0 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800619c:	2301      	movs	r3, #1
 800619e:	e095      	b.n	80062cc <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d108      	bne.n	80061ba <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80061b0:	d009      	beq.n	80061c6 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2200      	movs	r2, #0
 80061b6:	61da      	str	r2, [r3, #28]
 80061b8:	e005      	b.n	80061c6 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2200      	movs	r2, #0
 80061be:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2200      	movs	r2, #0
 80061c4:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2200      	movs	r2, #0
 80061ca:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80061d2:	b2db      	uxtb	r3, r3
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d106      	bne.n	80061e6 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2200      	movs	r2, #0
 80061dc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f7fb fb27 	bl	8001834 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2202      	movs	r2, #2
 80061ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061fc:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	68db      	ldr	r3, [r3, #12]
 8006202:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006206:	d902      	bls.n	800620e <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006208:	2300      	movs	r3, #0
 800620a:	60fb      	str	r3, [r7, #12]
 800620c:	e002      	b.n	8006214 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800620e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006212:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	68db      	ldr	r3, [r3, #12]
 8006218:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800621c:	d007      	beq.n	800622e <HAL_SPI_Init+0xa0>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	68db      	ldr	r3, [r3, #12]
 8006222:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006226:	d002      	beq.n	800622e <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2200      	movs	r2, #0
 800622c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800623e:	431a      	orrs	r2, r3
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	691b      	ldr	r3, [r3, #16]
 8006244:	f003 0302 	and.w	r3, r3, #2
 8006248:	431a      	orrs	r2, r3
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	695b      	ldr	r3, [r3, #20]
 800624e:	f003 0301 	and.w	r3, r3, #1
 8006252:	431a      	orrs	r2, r3
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	699b      	ldr	r3, [r3, #24]
 8006258:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800625c:	431a      	orrs	r2, r3
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	69db      	ldr	r3, [r3, #28]
 8006262:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006266:	431a      	orrs	r2, r3
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6a1b      	ldr	r3, [r3, #32]
 800626c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006270:	ea42 0103 	orr.w	r1, r2, r3
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006278:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	430a      	orrs	r2, r1
 8006282:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	699b      	ldr	r3, [r3, #24]
 8006288:	0c1b      	lsrs	r3, r3, #16
 800628a:	f003 0204 	and.w	r2, r3, #4
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006292:	f003 0310 	and.w	r3, r3, #16
 8006296:	431a      	orrs	r2, r3
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800629c:	f003 0308 	and.w	r3, r3, #8
 80062a0:	431a      	orrs	r2, r3
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80062aa:	ea42 0103 	orr.w	r1, r2, r3
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	430a      	orrs	r2, r1
 80062ba:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2200      	movs	r2, #0
 80062c0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2201      	movs	r2, #1
 80062c6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80062ca:	2300      	movs	r3, #0
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	3710      	adds	r7, #16
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bd80      	pop	{r7, pc}

080062d4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b088      	sub	sp, #32
 80062d8:	af00      	add	r7, sp, #0
 80062da:	60f8      	str	r0, [r7, #12]
 80062dc:	60b9      	str	r1, [r7, #8]
 80062de:	603b      	str	r3, [r7, #0]
 80062e0:	4613      	mov	r3, r2
 80062e2:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80062e4:	f7fb fda4 	bl	8001e30 <HAL_GetTick>
 80062e8:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80062ea:	88fb      	ldrh	r3, [r7, #6]
 80062ec:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80062f4:	b2db      	uxtb	r3, r3
 80062f6:	2b01      	cmp	r3, #1
 80062f8:	d001      	beq.n	80062fe <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80062fa:	2302      	movs	r3, #2
 80062fc:	e15c      	b.n	80065b8 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d002      	beq.n	800630a <HAL_SPI_Transmit+0x36>
 8006304:	88fb      	ldrh	r3, [r7, #6]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d101      	bne.n	800630e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800630a:	2301      	movs	r3, #1
 800630c:	e154      	b.n	80065b8 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006314:	2b01      	cmp	r3, #1
 8006316:	d101      	bne.n	800631c <HAL_SPI_Transmit+0x48>
 8006318:	2302      	movs	r3, #2
 800631a:	e14d      	b.n	80065b8 <HAL_SPI_Transmit+0x2e4>
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2201      	movs	r2, #1
 8006320:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	2203      	movs	r2, #3
 8006328:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2200      	movs	r2, #0
 8006330:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	68ba      	ldr	r2, [r7, #8]
 8006336:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	88fa      	ldrh	r2, [r7, #6]
 800633c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	88fa      	ldrh	r2, [r7, #6]
 8006342:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2200      	movs	r2, #0
 8006348:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2200      	movs	r2, #0
 800634e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	2200      	movs	r2, #0
 8006356:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2200      	movs	r2, #0
 800635e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2200      	movs	r2, #0
 8006364:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800636e:	d10f      	bne.n	8006390 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	681a      	ldr	r2, [r3, #0]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800637e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	681a      	ldr	r2, [r3, #0]
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800638e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800639a:	2b40      	cmp	r3, #64	@ 0x40
 800639c:	d007      	beq.n	80063ae <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	681a      	ldr	r2, [r3, #0]
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80063ac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	68db      	ldr	r3, [r3, #12]
 80063b2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80063b6:	d952      	bls.n	800645e <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d002      	beq.n	80063c6 <HAL_SPI_Transmit+0xf2>
 80063c0:	8b7b      	ldrh	r3, [r7, #26]
 80063c2:	2b01      	cmp	r3, #1
 80063c4:	d145      	bne.n	8006452 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063ca:	881a      	ldrh	r2, [r3, #0]
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063d6:	1c9a      	adds	r2, r3, #2
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063e0:	b29b      	uxth	r3, r3
 80063e2:	3b01      	subs	r3, #1
 80063e4:	b29a      	uxth	r2, r3
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80063ea:	e032      	b.n	8006452 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	689b      	ldr	r3, [r3, #8]
 80063f2:	f003 0302 	and.w	r3, r3, #2
 80063f6:	2b02      	cmp	r3, #2
 80063f8:	d112      	bne.n	8006420 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063fe:	881a      	ldrh	r2, [r3, #0]
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800640a:	1c9a      	adds	r2, r3, #2
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006414:	b29b      	uxth	r3, r3
 8006416:	3b01      	subs	r3, #1
 8006418:	b29a      	uxth	r2, r3
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800641e:	e018      	b.n	8006452 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006420:	f7fb fd06 	bl	8001e30 <HAL_GetTick>
 8006424:	4602      	mov	r2, r0
 8006426:	69fb      	ldr	r3, [r7, #28]
 8006428:	1ad3      	subs	r3, r2, r3
 800642a:	683a      	ldr	r2, [r7, #0]
 800642c:	429a      	cmp	r2, r3
 800642e:	d803      	bhi.n	8006438 <HAL_SPI_Transmit+0x164>
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006436:	d102      	bne.n	800643e <HAL_SPI_Transmit+0x16a>
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d109      	bne.n	8006452 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2201      	movs	r2, #1
 8006442:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2200      	movs	r2, #0
 800644a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800644e:	2303      	movs	r3, #3
 8006450:	e0b2      	b.n	80065b8 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006456:	b29b      	uxth	r3, r3
 8006458:	2b00      	cmp	r3, #0
 800645a:	d1c7      	bne.n	80063ec <HAL_SPI_Transmit+0x118>
 800645c:	e083      	b.n	8006566 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	685b      	ldr	r3, [r3, #4]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d002      	beq.n	800646c <HAL_SPI_Transmit+0x198>
 8006466:	8b7b      	ldrh	r3, [r7, #26]
 8006468:	2b01      	cmp	r3, #1
 800646a:	d177      	bne.n	800655c <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006470:	b29b      	uxth	r3, r3
 8006472:	2b01      	cmp	r3, #1
 8006474:	d912      	bls.n	800649c <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800647a:	881a      	ldrh	r2, [r3, #0]
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006486:	1c9a      	adds	r2, r3, #2
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006490:	b29b      	uxth	r3, r3
 8006492:	3b02      	subs	r3, #2
 8006494:	b29a      	uxth	r2, r3
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800649a:	e05f      	b.n	800655c <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	330c      	adds	r3, #12
 80064a6:	7812      	ldrb	r2, [r2, #0]
 80064a8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064ae:	1c5a      	adds	r2, r3, #1
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064b8:	b29b      	uxth	r3, r3
 80064ba:	3b01      	subs	r3, #1
 80064bc:	b29a      	uxth	r2, r3
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80064c2:	e04b      	b.n	800655c <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	689b      	ldr	r3, [r3, #8]
 80064ca:	f003 0302 	and.w	r3, r3, #2
 80064ce:	2b02      	cmp	r3, #2
 80064d0:	d12b      	bne.n	800652a <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064d6:	b29b      	uxth	r3, r3
 80064d8:	2b01      	cmp	r3, #1
 80064da:	d912      	bls.n	8006502 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064e0:	881a      	ldrh	r2, [r3, #0]
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064ec:	1c9a      	adds	r2, r3, #2
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064f6:	b29b      	uxth	r3, r3
 80064f8:	3b02      	subs	r3, #2
 80064fa:	b29a      	uxth	r2, r3
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006500:	e02c      	b.n	800655c <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	330c      	adds	r3, #12
 800650c:	7812      	ldrb	r2, [r2, #0]
 800650e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006514:	1c5a      	adds	r2, r3, #1
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800651e:	b29b      	uxth	r3, r3
 8006520:	3b01      	subs	r3, #1
 8006522:	b29a      	uxth	r2, r3
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006528:	e018      	b.n	800655c <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800652a:	f7fb fc81 	bl	8001e30 <HAL_GetTick>
 800652e:	4602      	mov	r2, r0
 8006530:	69fb      	ldr	r3, [r7, #28]
 8006532:	1ad3      	subs	r3, r2, r3
 8006534:	683a      	ldr	r2, [r7, #0]
 8006536:	429a      	cmp	r2, r3
 8006538:	d803      	bhi.n	8006542 <HAL_SPI_Transmit+0x26e>
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006540:	d102      	bne.n	8006548 <HAL_SPI_Transmit+0x274>
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d109      	bne.n	800655c <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2201      	movs	r2, #1
 800654c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2200      	movs	r2, #0
 8006554:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006558:	2303      	movs	r3, #3
 800655a:	e02d      	b.n	80065b8 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006560:	b29b      	uxth	r3, r3
 8006562:	2b00      	cmp	r3, #0
 8006564:	d1ae      	bne.n	80064c4 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006566:	69fa      	ldr	r2, [r7, #28]
 8006568:	6839      	ldr	r1, [r7, #0]
 800656a:	68f8      	ldr	r0, [r7, #12]
 800656c:	f000 fb66 	bl	8006c3c <SPI_EndRxTxTransaction>
 8006570:	4603      	mov	r3, r0
 8006572:	2b00      	cmp	r3, #0
 8006574:	d002      	beq.n	800657c <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2220      	movs	r2, #32
 800657a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	689b      	ldr	r3, [r3, #8]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d10a      	bne.n	800659a <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006584:	2300      	movs	r3, #0
 8006586:	617b      	str	r3, [r7, #20]
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	68db      	ldr	r3, [r3, #12]
 800658e:	617b      	str	r3, [r7, #20]
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	617b      	str	r3, [r7, #20]
 8006598:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2201      	movs	r2, #1
 800659e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2200      	movs	r2, #0
 80065a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d001      	beq.n	80065b6 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	e000      	b.n	80065b8 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80065b6:	2300      	movs	r3, #0
  }
}
 80065b8:	4618      	mov	r0, r3
 80065ba:	3720      	adds	r7, #32
 80065bc:	46bd      	mov	sp, r7
 80065be:	bd80      	pop	{r7, pc}

080065c0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b08a      	sub	sp, #40	@ 0x28
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	60f8      	str	r0, [r7, #12]
 80065c8:	60b9      	str	r1, [r7, #8]
 80065ca:	607a      	str	r2, [r7, #4]
 80065cc:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80065ce:	2301      	movs	r3, #1
 80065d0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80065d2:	f7fb fc2d 	bl	8001e30 <HAL_GetTick>
 80065d6:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80065de:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80065e6:	887b      	ldrh	r3, [r7, #2]
 80065e8:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80065ea:	887b      	ldrh	r3, [r7, #2]
 80065ec:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80065ee:	7ffb      	ldrb	r3, [r7, #31]
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d00c      	beq.n	800660e <HAL_SPI_TransmitReceive+0x4e>
 80065f4:	69bb      	ldr	r3, [r7, #24]
 80065f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065fa:	d106      	bne.n	800660a <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d102      	bne.n	800660a <HAL_SPI_TransmitReceive+0x4a>
 8006604:	7ffb      	ldrb	r3, [r7, #31]
 8006606:	2b04      	cmp	r3, #4
 8006608:	d001      	beq.n	800660e <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800660a:	2302      	movs	r3, #2
 800660c:	e1f3      	b.n	80069f6 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d005      	beq.n	8006620 <HAL_SPI_TransmitReceive+0x60>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d002      	beq.n	8006620 <HAL_SPI_TransmitReceive+0x60>
 800661a:	887b      	ldrh	r3, [r7, #2]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d101      	bne.n	8006624 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8006620:	2301      	movs	r3, #1
 8006622:	e1e8      	b.n	80069f6 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800662a:	2b01      	cmp	r3, #1
 800662c:	d101      	bne.n	8006632 <HAL_SPI_TransmitReceive+0x72>
 800662e:	2302      	movs	r3, #2
 8006630:	e1e1      	b.n	80069f6 <HAL_SPI_TransmitReceive+0x436>
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	2201      	movs	r2, #1
 8006636:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006640:	b2db      	uxtb	r3, r3
 8006642:	2b04      	cmp	r3, #4
 8006644:	d003      	beq.n	800664e <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2205      	movs	r2, #5
 800664a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2200      	movs	r2, #0
 8006652:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	687a      	ldr	r2, [r7, #4]
 8006658:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	887a      	ldrh	r2, [r7, #2]
 800665e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	887a      	ldrh	r2, [r7, #2]
 8006666:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	68ba      	ldr	r2, [r7, #8]
 800666e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	887a      	ldrh	r2, [r7, #2]
 8006674:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	887a      	ldrh	r2, [r7, #2]
 800667a:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2200      	movs	r2, #0
 8006680:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2200      	movs	r2, #0
 8006686:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	68db      	ldr	r3, [r3, #12]
 800668c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006690:	d802      	bhi.n	8006698 <HAL_SPI_TransmitReceive+0xd8>
 8006692:	8abb      	ldrh	r3, [r7, #20]
 8006694:	2b01      	cmp	r3, #1
 8006696:	d908      	bls.n	80066aa <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	685a      	ldr	r2, [r3, #4]
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80066a6:	605a      	str	r2, [r3, #4]
 80066a8:	e007      	b.n	80066ba <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	685a      	ldr	r2, [r3, #4]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80066b8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066c4:	2b40      	cmp	r3, #64	@ 0x40
 80066c6:	d007      	beq.n	80066d8 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	681a      	ldr	r2, [r3, #0]
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80066d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	68db      	ldr	r3, [r3, #12]
 80066dc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80066e0:	f240 8083 	bls.w	80067ea <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	685b      	ldr	r3, [r3, #4]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d002      	beq.n	80066f2 <HAL_SPI_TransmitReceive+0x132>
 80066ec:	8afb      	ldrh	r3, [r7, #22]
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	d16f      	bne.n	80067d2 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066f6:	881a      	ldrh	r2, [r3, #0]
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006702:	1c9a      	adds	r2, r3, #2
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800670c:	b29b      	uxth	r3, r3
 800670e:	3b01      	subs	r3, #1
 8006710:	b29a      	uxth	r2, r3
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006716:	e05c      	b.n	80067d2 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	689b      	ldr	r3, [r3, #8]
 800671e:	f003 0302 	and.w	r3, r3, #2
 8006722:	2b02      	cmp	r3, #2
 8006724:	d11b      	bne.n	800675e <HAL_SPI_TransmitReceive+0x19e>
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800672a:	b29b      	uxth	r3, r3
 800672c:	2b00      	cmp	r3, #0
 800672e:	d016      	beq.n	800675e <HAL_SPI_TransmitReceive+0x19e>
 8006730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006732:	2b01      	cmp	r3, #1
 8006734:	d113      	bne.n	800675e <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800673a:	881a      	ldrh	r2, [r3, #0]
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006746:	1c9a      	adds	r2, r3, #2
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006750:	b29b      	uxth	r3, r3
 8006752:	3b01      	subs	r3, #1
 8006754:	b29a      	uxth	r2, r3
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800675a:	2300      	movs	r3, #0
 800675c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	689b      	ldr	r3, [r3, #8]
 8006764:	f003 0301 	and.w	r3, r3, #1
 8006768:	2b01      	cmp	r3, #1
 800676a:	d11c      	bne.n	80067a6 <HAL_SPI_TransmitReceive+0x1e6>
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006772:	b29b      	uxth	r3, r3
 8006774:	2b00      	cmp	r3, #0
 8006776:	d016      	beq.n	80067a6 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	68da      	ldr	r2, [r3, #12]
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006782:	b292      	uxth	r2, r2
 8006784:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800678a:	1c9a      	adds	r2, r3, #2
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006796:	b29b      	uxth	r3, r3
 8006798:	3b01      	subs	r3, #1
 800679a:	b29a      	uxth	r2, r3
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80067a2:	2301      	movs	r3, #1
 80067a4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80067a6:	f7fb fb43 	bl	8001e30 <HAL_GetTick>
 80067aa:	4602      	mov	r2, r0
 80067ac:	6a3b      	ldr	r3, [r7, #32]
 80067ae:	1ad3      	subs	r3, r2, r3
 80067b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067b2:	429a      	cmp	r2, r3
 80067b4:	d80d      	bhi.n	80067d2 <HAL_SPI_TransmitReceive+0x212>
 80067b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067bc:	d009      	beq.n	80067d2 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2201      	movs	r2, #1
 80067c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2200      	movs	r2, #0
 80067ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80067ce:	2303      	movs	r3, #3
 80067d0:	e111      	b.n	80069f6 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067d6:	b29b      	uxth	r3, r3
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d19d      	bne.n	8006718 <HAL_SPI_TransmitReceive+0x158>
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d197      	bne.n	8006718 <HAL_SPI_TransmitReceive+0x158>
 80067e8:	e0e5      	b.n	80069b6 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d003      	beq.n	80067fa <HAL_SPI_TransmitReceive+0x23a>
 80067f2:	8afb      	ldrh	r3, [r7, #22]
 80067f4:	2b01      	cmp	r3, #1
 80067f6:	f040 80d1 	bne.w	800699c <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067fe:	b29b      	uxth	r3, r3
 8006800:	2b01      	cmp	r3, #1
 8006802:	d912      	bls.n	800682a <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006808:	881a      	ldrh	r2, [r3, #0]
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006814:	1c9a      	adds	r2, r3, #2
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800681e:	b29b      	uxth	r3, r3
 8006820:	3b02      	subs	r3, #2
 8006822:	b29a      	uxth	r2, r3
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006828:	e0b8      	b.n	800699c <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	330c      	adds	r3, #12
 8006834:	7812      	ldrb	r2, [r2, #0]
 8006836:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800683c:	1c5a      	adds	r2, r3, #1
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006846:	b29b      	uxth	r3, r3
 8006848:	3b01      	subs	r3, #1
 800684a:	b29a      	uxth	r2, r3
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006850:	e0a4      	b.n	800699c <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	689b      	ldr	r3, [r3, #8]
 8006858:	f003 0302 	and.w	r3, r3, #2
 800685c:	2b02      	cmp	r3, #2
 800685e:	d134      	bne.n	80068ca <HAL_SPI_TransmitReceive+0x30a>
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006864:	b29b      	uxth	r3, r3
 8006866:	2b00      	cmp	r3, #0
 8006868:	d02f      	beq.n	80068ca <HAL_SPI_TransmitReceive+0x30a>
 800686a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800686c:	2b01      	cmp	r3, #1
 800686e:	d12c      	bne.n	80068ca <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006874:	b29b      	uxth	r3, r3
 8006876:	2b01      	cmp	r3, #1
 8006878:	d912      	bls.n	80068a0 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800687e:	881a      	ldrh	r2, [r3, #0]
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800688a:	1c9a      	adds	r2, r3, #2
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006894:	b29b      	uxth	r3, r3
 8006896:	3b02      	subs	r3, #2
 8006898:	b29a      	uxth	r2, r3
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800689e:	e012      	b.n	80068c6 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	330c      	adds	r3, #12
 80068aa:	7812      	ldrb	r2, [r2, #0]
 80068ac:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068b2:	1c5a      	adds	r2, r3, #1
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068bc:	b29b      	uxth	r3, r3
 80068be:	3b01      	subs	r3, #1
 80068c0:	b29a      	uxth	r2, r3
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80068c6:	2300      	movs	r3, #0
 80068c8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	689b      	ldr	r3, [r3, #8]
 80068d0:	f003 0301 	and.w	r3, r3, #1
 80068d4:	2b01      	cmp	r3, #1
 80068d6:	d148      	bne.n	800696a <HAL_SPI_TransmitReceive+0x3aa>
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80068de:	b29b      	uxth	r3, r3
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d042      	beq.n	800696a <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	2b01      	cmp	r3, #1
 80068ee:	d923      	bls.n	8006938 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	68da      	ldr	r2, [r3, #12]
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068fa:	b292      	uxth	r2, r2
 80068fc:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006902:	1c9a      	adds	r2, r3, #2
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800690e:	b29b      	uxth	r3, r3
 8006910:	3b02      	subs	r3, #2
 8006912:	b29a      	uxth	r2, r3
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006920:	b29b      	uxth	r3, r3
 8006922:	2b01      	cmp	r3, #1
 8006924:	d81f      	bhi.n	8006966 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	685a      	ldr	r2, [r3, #4]
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006934:	605a      	str	r2, [r3, #4]
 8006936:	e016      	b.n	8006966 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f103 020c 	add.w	r2, r3, #12
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006944:	7812      	ldrb	r2, [r2, #0]
 8006946:	b2d2      	uxtb	r2, r2
 8006948:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800694e:	1c5a      	adds	r2, r3, #1
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800695a:	b29b      	uxth	r3, r3
 800695c:	3b01      	subs	r3, #1
 800695e:	b29a      	uxth	r2, r3
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006966:	2301      	movs	r3, #1
 8006968:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800696a:	f7fb fa61 	bl	8001e30 <HAL_GetTick>
 800696e:	4602      	mov	r2, r0
 8006970:	6a3b      	ldr	r3, [r7, #32]
 8006972:	1ad3      	subs	r3, r2, r3
 8006974:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006976:	429a      	cmp	r2, r3
 8006978:	d803      	bhi.n	8006982 <HAL_SPI_TransmitReceive+0x3c2>
 800697a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800697c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006980:	d102      	bne.n	8006988 <HAL_SPI_TransmitReceive+0x3c8>
 8006982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006984:	2b00      	cmp	r3, #0
 8006986:	d109      	bne.n	800699c <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	2201      	movs	r2, #1
 800698c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2200      	movs	r2, #0
 8006994:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006998:	2303      	movs	r3, #3
 800699a:	e02c      	b.n	80069f6 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069a0:	b29b      	uxth	r3, r3
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	f47f af55 	bne.w	8006852 <HAL_SPI_TransmitReceive+0x292>
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80069ae:	b29b      	uxth	r3, r3
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	f47f af4e 	bne.w	8006852 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80069b6:	6a3a      	ldr	r2, [r7, #32]
 80069b8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80069ba:	68f8      	ldr	r0, [r7, #12]
 80069bc:	f000 f93e 	bl	8006c3c <SPI_EndRxTxTransaction>
 80069c0:	4603      	mov	r3, r0
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d008      	beq.n	80069d8 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2220      	movs	r2, #32
 80069ca:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2200      	movs	r2, #0
 80069d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80069d4:	2301      	movs	r3, #1
 80069d6:	e00e      	b.n	80069f6 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	2201      	movs	r2, #1
 80069dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	2200      	movs	r2, #0
 80069e4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d001      	beq.n	80069f4 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80069f0:	2301      	movs	r3, #1
 80069f2:	e000      	b.n	80069f6 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80069f4:	2300      	movs	r3, #0
  }
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	3728      	adds	r7, #40	@ 0x28
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}
	...

08006a00 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b088      	sub	sp, #32
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	60f8      	str	r0, [r7, #12]
 8006a08:	60b9      	str	r1, [r7, #8]
 8006a0a:	603b      	str	r3, [r7, #0]
 8006a0c:	4613      	mov	r3, r2
 8006a0e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006a10:	f7fb fa0e 	bl	8001e30 <HAL_GetTick>
 8006a14:	4602      	mov	r2, r0
 8006a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a18:	1a9b      	subs	r3, r3, r2
 8006a1a:	683a      	ldr	r2, [r7, #0]
 8006a1c:	4413      	add	r3, r2
 8006a1e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006a20:	f7fb fa06 	bl	8001e30 <HAL_GetTick>
 8006a24:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006a26:	4b39      	ldr	r3, [pc, #228]	@ (8006b0c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	015b      	lsls	r3, r3, #5
 8006a2c:	0d1b      	lsrs	r3, r3, #20
 8006a2e:	69fa      	ldr	r2, [r7, #28]
 8006a30:	fb02 f303 	mul.w	r3, r2, r3
 8006a34:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006a36:	e054      	b.n	8006ae2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a3e:	d050      	beq.n	8006ae2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006a40:	f7fb f9f6 	bl	8001e30 <HAL_GetTick>
 8006a44:	4602      	mov	r2, r0
 8006a46:	69bb      	ldr	r3, [r7, #24]
 8006a48:	1ad3      	subs	r3, r2, r3
 8006a4a:	69fa      	ldr	r2, [r7, #28]
 8006a4c:	429a      	cmp	r2, r3
 8006a4e:	d902      	bls.n	8006a56 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006a50:	69fb      	ldr	r3, [r7, #28]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d13d      	bne.n	8006ad2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	685a      	ldr	r2, [r3, #4]
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006a64:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	685b      	ldr	r3, [r3, #4]
 8006a6a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a6e:	d111      	bne.n	8006a94 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	689b      	ldr	r3, [r3, #8]
 8006a74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a78:	d004      	beq.n	8006a84 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	689b      	ldr	r3, [r3, #8]
 8006a7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a82:	d107      	bne.n	8006a94 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	681a      	ldr	r2, [r3, #0]
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a92:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a9c:	d10f      	bne.n	8006abe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	681a      	ldr	r2, [r3, #0]
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006aac:	601a      	str	r2, [r3, #0]
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	681a      	ldr	r2, [r3, #0]
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006abc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006ace:	2303      	movs	r3, #3
 8006ad0:	e017      	b.n	8006b02 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006ad2:	697b      	ldr	r3, [r7, #20]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d101      	bne.n	8006adc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	3b01      	subs	r3, #1
 8006ae0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	689a      	ldr	r2, [r3, #8]
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	4013      	ands	r3, r2
 8006aec:	68ba      	ldr	r2, [r7, #8]
 8006aee:	429a      	cmp	r2, r3
 8006af0:	bf0c      	ite	eq
 8006af2:	2301      	moveq	r3, #1
 8006af4:	2300      	movne	r3, #0
 8006af6:	b2db      	uxtb	r3, r3
 8006af8:	461a      	mov	r2, r3
 8006afa:	79fb      	ldrb	r3, [r7, #7]
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d19b      	bne.n	8006a38 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006b00:	2300      	movs	r3, #0
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	3720      	adds	r7, #32
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}
 8006b0a:	bf00      	nop
 8006b0c:	20000000 	.word	0x20000000

08006b10 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b08a      	sub	sp, #40	@ 0x28
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	60f8      	str	r0, [r7, #12]
 8006b18:	60b9      	str	r1, [r7, #8]
 8006b1a:	607a      	str	r2, [r7, #4]
 8006b1c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006b1e:	2300      	movs	r3, #0
 8006b20:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006b22:	f7fb f985 	bl	8001e30 <HAL_GetTick>
 8006b26:	4602      	mov	r2, r0
 8006b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b2a:	1a9b      	subs	r3, r3, r2
 8006b2c:	683a      	ldr	r2, [r7, #0]
 8006b2e:	4413      	add	r3, r2
 8006b30:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006b32:	f7fb f97d 	bl	8001e30 <HAL_GetTick>
 8006b36:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	330c      	adds	r3, #12
 8006b3e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006b40:	4b3d      	ldr	r3, [pc, #244]	@ (8006c38 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	4613      	mov	r3, r2
 8006b46:	009b      	lsls	r3, r3, #2
 8006b48:	4413      	add	r3, r2
 8006b4a:	00da      	lsls	r2, r3, #3
 8006b4c:	1ad3      	subs	r3, r2, r3
 8006b4e:	0d1b      	lsrs	r3, r3, #20
 8006b50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b52:	fb02 f303 	mul.w	r3, r2, r3
 8006b56:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006b58:	e060      	b.n	8006c1c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006b60:	d107      	bne.n	8006b72 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d104      	bne.n	8006b72 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006b68:	69fb      	ldr	r3, [r7, #28]
 8006b6a:	781b      	ldrb	r3, [r3, #0]
 8006b6c:	b2db      	uxtb	r3, r3
 8006b6e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006b70:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b78:	d050      	beq.n	8006c1c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006b7a:	f7fb f959 	bl	8001e30 <HAL_GetTick>
 8006b7e:	4602      	mov	r2, r0
 8006b80:	6a3b      	ldr	r3, [r7, #32]
 8006b82:	1ad3      	subs	r3, r2, r3
 8006b84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b86:	429a      	cmp	r2, r3
 8006b88:	d902      	bls.n	8006b90 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d13d      	bne.n	8006c0c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	685a      	ldr	r2, [r3, #4]
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006b9e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ba8:	d111      	bne.n	8006bce <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006bb2:	d004      	beq.n	8006bbe <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006bbc:	d107      	bne.n	8006bce <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	681a      	ldr	r2, [r3, #0]
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006bcc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bd2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006bd6:	d10f      	bne.n	8006bf8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	681a      	ldr	r2, [r3, #0]
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006be6:	601a      	str	r2, [r3, #0]
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	681a      	ldr	r2, [r3, #0]
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006bf6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	2201      	movs	r2, #1
 8006bfc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	2200      	movs	r2, #0
 8006c04:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006c08:	2303      	movs	r3, #3
 8006c0a:	e010      	b.n	8006c2e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006c0c:	69bb      	ldr	r3, [r7, #24]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d101      	bne.n	8006c16 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006c12:	2300      	movs	r3, #0
 8006c14:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006c16:	69bb      	ldr	r3, [r7, #24]
 8006c18:	3b01      	subs	r3, #1
 8006c1a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	689a      	ldr	r2, [r3, #8]
 8006c22:	68bb      	ldr	r3, [r7, #8]
 8006c24:	4013      	ands	r3, r2
 8006c26:	687a      	ldr	r2, [r7, #4]
 8006c28:	429a      	cmp	r2, r3
 8006c2a:	d196      	bne.n	8006b5a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006c2c:	2300      	movs	r3, #0
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3728      	adds	r7, #40	@ 0x28
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}
 8006c36:	bf00      	nop
 8006c38:	20000000 	.word	0x20000000

08006c3c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b086      	sub	sp, #24
 8006c40:	af02      	add	r7, sp, #8
 8006c42:	60f8      	str	r0, [r7, #12]
 8006c44:	60b9      	str	r1, [r7, #8]
 8006c46:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	9300      	str	r3, [sp, #0]
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006c54:	68f8      	ldr	r0, [r7, #12]
 8006c56:	f7ff ff5b 	bl	8006b10 <SPI_WaitFifoStateUntilTimeout>
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d007      	beq.n	8006c70 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c64:	f043 0220 	orr.w	r2, r3, #32
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006c6c:	2303      	movs	r3, #3
 8006c6e:	e027      	b.n	8006cc0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	9300      	str	r3, [sp, #0]
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	2200      	movs	r2, #0
 8006c78:	2180      	movs	r1, #128	@ 0x80
 8006c7a:	68f8      	ldr	r0, [r7, #12]
 8006c7c:	f7ff fec0 	bl	8006a00 <SPI_WaitFlagStateUntilTimeout>
 8006c80:	4603      	mov	r3, r0
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d007      	beq.n	8006c96 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c8a:	f043 0220 	orr.w	r2, r3, #32
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006c92:	2303      	movs	r3, #3
 8006c94:	e014      	b.n	8006cc0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	9300      	str	r3, [sp, #0]
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006ca2:	68f8      	ldr	r0, [r7, #12]
 8006ca4:	f7ff ff34 	bl	8006b10 <SPI_WaitFifoStateUntilTimeout>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d007      	beq.n	8006cbe <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006cb2:	f043 0220 	orr.w	r2, r3, #32
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006cba:	2303      	movs	r3, #3
 8006cbc:	e000      	b.n	8006cc0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006cbe:	2300      	movs	r3, #0
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	3710      	adds	r7, #16
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bd80      	pop	{r7, pc}

08006cc8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b082      	sub	sp, #8
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d101      	bne.n	8006cda <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	e049      	b.n	8006d6e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ce0:	b2db      	uxtb	r3, r3
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d106      	bne.n	8006cf4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f000 f841 	bl	8006d76 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2202      	movs	r2, #2
 8006cf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681a      	ldr	r2, [r3, #0]
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	3304      	adds	r3, #4
 8006d04:	4619      	mov	r1, r3
 8006d06:	4610      	mov	r0, r2
 8006d08:	f000 f9e0 	bl	80070cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2201      	movs	r2, #1
 8006d10:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2201      	movs	r2, #1
 8006d18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2201      	movs	r2, #1
 8006d20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2201      	movs	r2, #1
 8006d28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2201      	movs	r2, #1
 8006d30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2201      	movs	r2, #1
 8006d38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2201      	movs	r2, #1
 8006d40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2201      	movs	r2, #1
 8006d48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2201      	movs	r2, #1
 8006d50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2201      	movs	r2, #1
 8006d58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2201      	movs	r2, #1
 8006d60:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2201      	movs	r2, #1
 8006d68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006d6c:	2300      	movs	r3, #0
}
 8006d6e:	4618      	mov	r0, r3
 8006d70:	3708      	adds	r7, #8
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}

08006d76 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006d76:	b480      	push	{r7}
 8006d78:	b083      	sub	sp, #12
 8006d7a:	af00      	add	r7, sp, #0
 8006d7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006d7e:	bf00      	nop
 8006d80:	370c      	adds	r7, #12
 8006d82:	46bd      	mov	sp, r7
 8006d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d88:	4770      	bx	lr
	...

08006d8c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b085      	sub	sp, #20
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d9a:	b2db      	uxtb	r3, r3
 8006d9c:	2b01      	cmp	r3, #1
 8006d9e:	d001      	beq.n	8006da4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006da0:	2301      	movs	r3, #1
 8006da2:	e04f      	b.n	8006e44 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2202      	movs	r2, #2
 8006da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	68da      	ldr	r2, [r3, #12]
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f042 0201 	orr.w	r2, r2, #1
 8006dba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a23      	ldr	r2, [pc, #140]	@ (8006e50 <HAL_TIM_Base_Start_IT+0xc4>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d01d      	beq.n	8006e02 <HAL_TIM_Base_Start_IT+0x76>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006dce:	d018      	beq.n	8006e02 <HAL_TIM_Base_Start_IT+0x76>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4a1f      	ldr	r2, [pc, #124]	@ (8006e54 <HAL_TIM_Base_Start_IT+0xc8>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d013      	beq.n	8006e02 <HAL_TIM_Base_Start_IT+0x76>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4a1e      	ldr	r2, [pc, #120]	@ (8006e58 <HAL_TIM_Base_Start_IT+0xcc>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d00e      	beq.n	8006e02 <HAL_TIM_Base_Start_IT+0x76>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4a1c      	ldr	r2, [pc, #112]	@ (8006e5c <HAL_TIM_Base_Start_IT+0xd0>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d009      	beq.n	8006e02 <HAL_TIM_Base_Start_IT+0x76>
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a1b      	ldr	r2, [pc, #108]	@ (8006e60 <HAL_TIM_Base_Start_IT+0xd4>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d004      	beq.n	8006e02 <HAL_TIM_Base_Start_IT+0x76>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a19      	ldr	r2, [pc, #100]	@ (8006e64 <HAL_TIM_Base_Start_IT+0xd8>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d115      	bne.n	8006e2e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	689a      	ldr	r2, [r3, #8]
 8006e08:	4b17      	ldr	r3, [pc, #92]	@ (8006e68 <HAL_TIM_Base_Start_IT+0xdc>)
 8006e0a:	4013      	ands	r3, r2
 8006e0c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	2b06      	cmp	r3, #6
 8006e12:	d015      	beq.n	8006e40 <HAL_TIM_Base_Start_IT+0xb4>
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e1a:	d011      	beq.n	8006e40 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	681a      	ldr	r2, [r3, #0]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f042 0201 	orr.w	r2, r2, #1
 8006e2a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e2c:	e008      	b.n	8006e40 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	681a      	ldr	r2, [r3, #0]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f042 0201 	orr.w	r2, r2, #1
 8006e3c:	601a      	str	r2, [r3, #0]
 8006e3e:	e000      	b.n	8006e42 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e40:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006e42:	2300      	movs	r3, #0
}
 8006e44:	4618      	mov	r0, r3
 8006e46:	3714      	adds	r7, #20
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4e:	4770      	bx	lr
 8006e50:	40012c00 	.word	0x40012c00
 8006e54:	40000400 	.word	0x40000400
 8006e58:	40000800 	.word	0x40000800
 8006e5c:	40000c00 	.word	0x40000c00
 8006e60:	40013400 	.word	0x40013400
 8006e64:	40014000 	.word	0x40014000
 8006e68:	00010007 	.word	0x00010007

08006e6c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b084      	sub	sp, #16
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	68db      	ldr	r3, [r3, #12]
 8006e7a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	691b      	ldr	r3, [r3, #16]
 8006e82:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	f003 0302 	and.w	r3, r3, #2
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d020      	beq.n	8006ed0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	f003 0302 	and.w	r3, r3, #2
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d01b      	beq.n	8006ed0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f06f 0202 	mvn.w	r2, #2
 8006ea0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2201      	movs	r2, #1
 8006ea6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	699b      	ldr	r3, [r3, #24]
 8006eae:	f003 0303 	and.w	r3, r3, #3
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d003      	beq.n	8006ebe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	f000 f8e9 	bl	800708e <HAL_TIM_IC_CaptureCallback>
 8006ebc:	e005      	b.n	8006eca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f000 f8db 	bl	800707a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ec4:	6878      	ldr	r0, [r7, #4]
 8006ec6:	f000 f8ec 	bl	80070a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	f003 0304 	and.w	r3, r3, #4
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d020      	beq.n	8006f1c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	f003 0304 	and.w	r3, r3, #4
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d01b      	beq.n	8006f1c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f06f 0204 	mvn.w	r2, #4
 8006eec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2202      	movs	r2, #2
 8006ef2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	699b      	ldr	r3, [r3, #24]
 8006efa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d003      	beq.n	8006f0a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f000 f8c3 	bl	800708e <HAL_TIM_IC_CaptureCallback>
 8006f08:	e005      	b.n	8006f16 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f0a:	6878      	ldr	r0, [r7, #4]
 8006f0c:	f000 f8b5 	bl	800707a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f10:	6878      	ldr	r0, [r7, #4]
 8006f12:	f000 f8c6 	bl	80070a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	f003 0308 	and.w	r3, r3, #8
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d020      	beq.n	8006f68 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	f003 0308 	and.w	r3, r3, #8
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d01b      	beq.n	8006f68 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f06f 0208 	mvn.w	r2, #8
 8006f38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2204      	movs	r2, #4
 8006f3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	69db      	ldr	r3, [r3, #28]
 8006f46:	f003 0303 	and.w	r3, r3, #3
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d003      	beq.n	8006f56 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f4e:	6878      	ldr	r0, [r7, #4]
 8006f50:	f000 f89d 	bl	800708e <HAL_TIM_IC_CaptureCallback>
 8006f54:	e005      	b.n	8006f62 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f000 f88f 	bl	800707a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f5c:	6878      	ldr	r0, [r7, #4]
 8006f5e:	f000 f8a0 	bl	80070a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2200      	movs	r2, #0
 8006f66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	f003 0310 	and.w	r3, r3, #16
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d020      	beq.n	8006fb4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	f003 0310 	and.w	r3, r3, #16
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d01b      	beq.n	8006fb4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f06f 0210 	mvn.w	r2, #16
 8006f84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2208      	movs	r2, #8
 8006f8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	69db      	ldr	r3, [r3, #28]
 8006f92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d003      	beq.n	8006fa2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f9a:	6878      	ldr	r0, [r7, #4]
 8006f9c:	f000 f877 	bl	800708e <HAL_TIM_IC_CaptureCallback>
 8006fa0:	e005      	b.n	8006fae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f000 f869 	bl	800707a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f000 f87a 	bl	80070a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	f003 0301 	and.w	r3, r3, #1
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d00c      	beq.n	8006fd8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	f003 0301 	and.w	r3, r3, #1
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d007      	beq.n	8006fd8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f06f 0201 	mvn.w	r2, #1
 8006fd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f7f9 ff5e 	bl	8000e94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d104      	bne.n	8006fec <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d00c      	beq.n	8007006 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d007      	beq.n	8007006 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006ffe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007000:	6878      	ldr	r0, [r7, #4]
 8007002:	f000 f913 	bl	800722c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800700c:	2b00      	cmp	r3, #0
 800700e:	d00c      	beq.n	800702a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007016:	2b00      	cmp	r3, #0
 8007018:	d007      	beq.n	800702a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007022:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007024:	6878      	ldr	r0, [r7, #4]
 8007026:	f000 f90b 	bl	8007240 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007030:	2b00      	cmp	r3, #0
 8007032:	d00c      	beq.n	800704e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800703a:	2b00      	cmp	r3, #0
 800703c:	d007      	beq.n	800704e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007046:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f000 f834 	bl	80070b6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	f003 0320 	and.w	r3, r3, #32
 8007054:	2b00      	cmp	r3, #0
 8007056:	d00c      	beq.n	8007072 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	f003 0320 	and.w	r3, r3, #32
 800705e:	2b00      	cmp	r3, #0
 8007060:	d007      	beq.n	8007072 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f06f 0220 	mvn.w	r2, #32
 800706a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800706c:	6878      	ldr	r0, [r7, #4]
 800706e:	f000 f8d3 	bl	8007218 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007072:	bf00      	nop
 8007074:	3710      	adds	r7, #16
 8007076:	46bd      	mov	sp, r7
 8007078:	bd80      	pop	{r7, pc}

0800707a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800707a:	b480      	push	{r7}
 800707c:	b083      	sub	sp, #12
 800707e:	af00      	add	r7, sp, #0
 8007080:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007082:	bf00      	nop
 8007084:	370c      	adds	r7, #12
 8007086:	46bd      	mov	sp, r7
 8007088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708c:	4770      	bx	lr

0800708e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800708e:	b480      	push	{r7}
 8007090:	b083      	sub	sp, #12
 8007092:	af00      	add	r7, sp, #0
 8007094:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007096:	bf00      	nop
 8007098:	370c      	adds	r7, #12
 800709a:	46bd      	mov	sp, r7
 800709c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a0:	4770      	bx	lr

080070a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80070a2:	b480      	push	{r7}
 80070a4:	b083      	sub	sp, #12
 80070a6:	af00      	add	r7, sp, #0
 80070a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80070aa:	bf00      	nop
 80070ac:	370c      	adds	r7, #12
 80070ae:	46bd      	mov	sp, r7
 80070b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b4:	4770      	bx	lr

080070b6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80070b6:	b480      	push	{r7}
 80070b8:	b083      	sub	sp, #12
 80070ba:	af00      	add	r7, sp, #0
 80070bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80070be:	bf00      	nop
 80070c0:	370c      	adds	r7, #12
 80070c2:	46bd      	mov	sp, r7
 80070c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c8:	4770      	bx	lr
	...

080070cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b085      	sub	sp, #20
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
 80070d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	4a46      	ldr	r2, [pc, #280]	@ (80071f8 <TIM_Base_SetConfig+0x12c>)
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d013      	beq.n	800710c <TIM_Base_SetConfig+0x40>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070ea:	d00f      	beq.n	800710c <TIM_Base_SetConfig+0x40>
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	4a43      	ldr	r2, [pc, #268]	@ (80071fc <TIM_Base_SetConfig+0x130>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d00b      	beq.n	800710c <TIM_Base_SetConfig+0x40>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	4a42      	ldr	r2, [pc, #264]	@ (8007200 <TIM_Base_SetConfig+0x134>)
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d007      	beq.n	800710c <TIM_Base_SetConfig+0x40>
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	4a41      	ldr	r2, [pc, #260]	@ (8007204 <TIM_Base_SetConfig+0x138>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d003      	beq.n	800710c <TIM_Base_SetConfig+0x40>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	4a40      	ldr	r2, [pc, #256]	@ (8007208 <TIM_Base_SetConfig+0x13c>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d108      	bne.n	800711e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007112:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	68fa      	ldr	r2, [r7, #12]
 800711a:	4313      	orrs	r3, r2
 800711c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	4a35      	ldr	r2, [pc, #212]	@ (80071f8 <TIM_Base_SetConfig+0x12c>)
 8007122:	4293      	cmp	r3, r2
 8007124:	d01f      	beq.n	8007166 <TIM_Base_SetConfig+0x9a>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800712c:	d01b      	beq.n	8007166 <TIM_Base_SetConfig+0x9a>
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	4a32      	ldr	r2, [pc, #200]	@ (80071fc <TIM_Base_SetConfig+0x130>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d017      	beq.n	8007166 <TIM_Base_SetConfig+0x9a>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	4a31      	ldr	r2, [pc, #196]	@ (8007200 <TIM_Base_SetConfig+0x134>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d013      	beq.n	8007166 <TIM_Base_SetConfig+0x9a>
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	4a30      	ldr	r2, [pc, #192]	@ (8007204 <TIM_Base_SetConfig+0x138>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d00f      	beq.n	8007166 <TIM_Base_SetConfig+0x9a>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	4a2f      	ldr	r2, [pc, #188]	@ (8007208 <TIM_Base_SetConfig+0x13c>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d00b      	beq.n	8007166 <TIM_Base_SetConfig+0x9a>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	4a2e      	ldr	r2, [pc, #184]	@ (800720c <TIM_Base_SetConfig+0x140>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d007      	beq.n	8007166 <TIM_Base_SetConfig+0x9a>
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	4a2d      	ldr	r2, [pc, #180]	@ (8007210 <TIM_Base_SetConfig+0x144>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d003      	beq.n	8007166 <TIM_Base_SetConfig+0x9a>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	4a2c      	ldr	r2, [pc, #176]	@ (8007214 <TIM_Base_SetConfig+0x148>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d108      	bne.n	8007178 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800716c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	68db      	ldr	r3, [r3, #12]
 8007172:	68fa      	ldr	r2, [r7, #12]
 8007174:	4313      	orrs	r3, r2
 8007176:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	695b      	ldr	r3, [r3, #20]
 8007182:	4313      	orrs	r3, r2
 8007184:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	68fa      	ldr	r2, [r7, #12]
 800718a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	689a      	ldr	r2, [r3, #8]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	681a      	ldr	r2, [r3, #0]
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	4a16      	ldr	r2, [pc, #88]	@ (80071f8 <TIM_Base_SetConfig+0x12c>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d00f      	beq.n	80071c4 <TIM_Base_SetConfig+0xf8>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	4a18      	ldr	r2, [pc, #96]	@ (8007208 <TIM_Base_SetConfig+0x13c>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d00b      	beq.n	80071c4 <TIM_Base_SetConfig+0xf8>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	4a17      	ldr	r2, [pc, #92]	@ (800720c <TIM_Base_SetConfig+0x140>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d007      	beq.n	80071c4 <TIM_Base_SetConfig+0xf8>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	4a16      	ldr	r2, [pc, #88]	@ (8007210 <TIM_Base_SetConfig+0x144>)
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d003      	beq.n	80071c4 <TIM_Base_SetConfig+0xf8>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	4a15      	ldr	r2, [pc, #84]	@ (8007214 <TIM_Base_SetConfig+0x148>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d103      	bne.n	80071cc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	691a      	ldr	r2, [r3, #16]
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2201      	movs	r2, #1
 80071d0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	691b      	ldr	r3, [r3, #16]
 80071d6:	f003 0301 	and.w	r3, r3, #1
 80071da:	2b01      	cmp	r3, #1
 80071dc:	d105      	bne.n	80071ea <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	691b      	ldr	r3, [r3, #16]
 80071e2:	f023 0201 	bic.w	r2, r3, #1
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	611a      	str	r2, [r3, #16]
  }
}
 80071ea:	bf00      	nop
 80071ec:	3714      	adds	r7, #20
 80071ee:	46bd      	mov	sp, r7
 80071f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f4:	4770      	bx	lr
 80071f6:	bf00      	nop
 80071f8:	40012c00 	.word	0x40012c00
 80071fc:	40000400 	.word	0x40000400
 8007200:	40000800 	.word	0x40000800
 8007204:	40000c00 	.word	0x40000c00
 8007208:	40013400 	.word	0x40013400
 800720c:	40014000 	.word	0x40014000
 8007210:	40014400 	.word	0x40014400
 8007214:	40014800 	.word	0x40014800

08007218 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007218:	b480      	push	{r7}
 800721a:	b083      	sub	sp, #12
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007220:	bf00      	nop
 8007222:	370c      	adds	r7, #12
 8007224:	46bd      	mov	sp, r7
 8007226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722a:	4770      	bx	lr

0800722c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800722c:	b480      	push	{r7}
 800722e:	b083      	sub	sp, #12
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007234:	bf00      	nop
 8007236:	370c      	adds	r7, #12
 8007238:	46bd      	mov	sp, r7
 800723a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723e:	4770      	bx	lr

08007240 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007240:	b480      	push	{r7}
 8007242:	b083      	sub	sp, #12
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007248:	bf00      	nop
 800724a:	370c      	adds	r7, #12
 800724c:	46bd      	mov	sp, r7
 800724e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007252:	4770      	bx	lr

08007254 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b082      	sub	sp, #8
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d101      	bne.n	8007266 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007262:	2301      	movs	r3, #1
 8007264:	e040      	b.n	80072e8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800726a:	2b00      	cmp	r3, #0
 800726c:	d106      	bne.n	800727c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2200      	movs	r2, #0
 8007272:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007276:	6878      	ldr	r0, [r7, #4]
 8007278:	f7fa fd18 	bl	8001cac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2224      	movs	r2, #36	@ 0x24
 8007280:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	681a      	ldr	r2, [r3, #0]
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f022 0201 	bic.w	r2, r2, #1
 8007290:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007296:	2b00      	cmp	r3, #0
 8007298:	d002      	beq.n	80072a0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800729a:	6878      	ldr	r0, [r7, #4]
 800729c:	f000 ff58 	bl	8008150 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80072a0:	6878      	ldr	r0, [r7, #4]
 80072a2:	f000 fc9d 	bl	8007be0 <UART_SetConfig>
 80072a6:	4603      	mov	r3, r0
 80072a8:	2b01      	cmp	r3, #1
 80072aa:	d101      	bne.n	80072b0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80072ac:	2301      	movs	r3, #1
 80072ae:	e01b      	b.n	80072e8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	685a      	ldr	r2, [r3, #4]
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80072be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	689a      	ldr	r2, [r3, #8]
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80072ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	681a      	ldr	r2, [r3, #0]
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f042 0201 	orr.w	r2, r2, #1
 80072de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80072e0:	6878      	ldr	r0, [r7, #4]
 80072e2:	f000 ffd7 	bl	8008294 <UART_CheckIdleState>
 80072e6:	4603      	mov	r3, r0
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	3708      	adds	r7, #8
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bd80      	pop	{r7, pc}

080072f0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b08a      	sub	sp, #40	@ 0x28
 80072f4:	af02      	add	r7, sp, #8
 80072f6:	60f8      	str	r0, [r7, #12]
 80072f8:	60b9      	str	r1, [r7, #8]
 80072fa:	603b      	str	r3, [r7, #0]
 80072fc:	4613      	mov	r3, r2
 80072fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007304:	2b20      	cmp	r3, #32
 8007306:	d177      	bne.n	80073f8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d002      	beq.n	8007314 <HAL_UART_Transmit+0x24>
 800730e:	88fb      	ldrh	r3, [r7, #6]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d101      	bne.n	8007318 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007314:	2301      	movs	r3, #1
 8007316:	e070      	b.n	80073fa <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	2200      	movs	r2, #0
 800731c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	2221      	movs	r2, #33	@ 0x21
 8007324:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007326:	f7fa fd83 	bl	8001e30 <HAL_GetTick>
 800732a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	88fa      	ldrh	r2, [r7, #6]
 8007330:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	88fa      	ldrh	r2, [r7, #6]
 8007338:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	689b      	ldr	r3, [r3, #8]
 8007340:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007344:	d108      	bne.n	8007358 <HAL_UART_Transmit+0x68>
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	691b      	ldr	r3, [r3, #16]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d104      	bne.n	8007358 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800734e:	2300      	movs	r3, #0
 8007350:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	61bb      	str	r3, [r7, #24]
 8007356:	e003      	b.n	8007360 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800735c:	2300      	movs	r3, #0
 800735e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007360:	e02f      	b.n	80073c2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	9300      	str	r3, [sp, #0]
 8007366:	697b      	ldr	r3, [r7, #20]
 8007368:	2200      	movs	r2, #0
 800736a:	2180      	movs	r1, #128	@ 0x80
 800736c:	68f8      	ldr	r0, [r7, #12]
 800736e:	f001 f839 	bl	80083e4 <UART_WaitOnFlagUntilTimeout>
 8007372:	4603      	mov	r3, r0
 8007374:	2b00      	cmp	r3, #0
 8007376:	d004      	beq.n	8007382 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	2220      	movs	r2, #32
 800737c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800737e:	2303      	movs	r3, #3
 8007380:	e03b      	b.n	80073fa <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8007382:	69fb      	ldr	r3, [r7, #28]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d10b      	bne.n	80073a0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007388:	69bb      	ldr	r3, [r7, #24]
 800738a:	881a      	ldrh	r2, [r3, #0]
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007394:	b292      	uxth	r2, r2
 8007396:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007398:	69bb      	ldr	r3, [r7, #24]
 800739a:	3302      	adds	r3, #2
 800739c:	61bb      	str	r3, [r7, #24]
 800739e:	e007      	b.n	80073b0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80073a0:	69fb      	ldr	r3, [r7, #28]
 80073a2:	781a      	ldrb	r2, [r3, #0]
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80073aa:	69fb      	ldr	r3, [r7, #28]
 80073ac:	3301      	adds	r3, #1
 80073ae:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80073b6:	b29b      	uxth	r3, r3
 80073b8:	3b01      	subs	r3, #1
 80073ba:	b29a      	uxth	r2, r3
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80073c8:	b29b      	uxth	r3, r3
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d1c9      	bne.n	8007362 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	9300      	str	r3, [sp, #0]
 80073d2:	697b      	ldr	r3, [r7, #20]
 80073d4:	2200      	movs	r2, #0
 80073d6:	2140      	movs	r1, #64	@ 0x40
 80073d8:	68f8      	ldr	r0, [r7, #12]
 80073da:	f001 f803 	bl	80083e4 <UART_WaitOnFlagUntilTimeout>
 80073de:	4603      	mov	r3, r0
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d004      	beq.n	80073ee <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	2220      	movs	r2, #32
 80073e8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80073ea:	2303      	movs	r3, #3
 80073ec:	e005      	b.n	80073fa <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	2220      	movs	r2, #32
 80073f2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80073f4:	2300      	movs	r3, #0
 80073f6:	e000      	b.n	80073fa <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80073f8:	2302      	movs	r3, #2
  }
}
 80073fa:	4618      	mov	r0, r3
 80073fc:	3720      	adds	r7, #32
 80073fe:	46bd      	mov	sp, r7
 8007400:	bd80      	pop	{r7, pc}

08007402 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007402:	b580      	push	{r7, lr}
 8007404:	b08a      	sub	sp, #40	@ 0x28
 8007406:	af02      	add	r7, sp, #8
 8007408:	60f8      	str	r0, [r7, #12]
 800740a:	60b9      	str	r1, [r7, #8]
 800740c:	603b      	str	r3, [r7, #0]
 800740e:	4613      	mov	r3, r2
 8007410:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007418:	2b20      	cmp	r3, #32
 800741a:	f040 80b6 	bne.w	800758a <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 800741e:	68bb      	ldr	r3, [r7, #8]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d002      	beq.n	800742a <HAL_UART_Receive+0x28>
 8007424:	88fb      	ldrh	r3, [r7, #6]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d101      	bne.n	800742e <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	e0ae      	b.n	800758c <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	2200      	movs	r2, #0
 8007432:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	2222      	movs	r2, #34	@ 0x22
 800743a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	2200      	movs	r2, #0
 8007442:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007444:	f7fa fcf4 	bl	8001e30 <HAL_GetTick>
 8007448:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	88fa      	ldrh	r2, [r7, #6]
 800744e:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	88fa      	ldrh	r2, [r7, #6]
 8007456:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	689b      	ldr	r3, [r3, #8]
 800745e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007462:	d10e      	bne.n	8007482 <HAL_UART_Receive+0x80>
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	691b      	ldr	r3, [r3, #16]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d105      	bne.n	8007478 <HAL_UART_Receive+0x76>
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007472:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007476:	e02d      	b.n	80074d4 <HAL_UART_Receive+0xd2>
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	22ff      	movs	r2, #255	@ 0xff
 800747c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007480:	e028      	b.n	80074d4 <HAL_UART_Receive+0xd2>
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	689b      	ldr	r3, [r3, #8]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d10d      	bne.n	80074a6 <HAL_UART_Receive+0xa4>
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	691b      	ldr	r3, [r3, #16]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d104      	bne.n	800749c <HAL_UART_Receive+0x9a>
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	22ff      	movs	r2, #255	@ 0xff
 8007496:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800749a:	e01b      	b.n	80074d4 <HAL_UART_Receive+0xd2>
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	227f      	movs	r2, #127	@ 0x7f
 80074a0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80074a4:	e016      	b.n	80074d4 <HAL_UART_Receive+0xd2>
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	689b      	ldr	r3, [r3, #8]
 80074aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80074ae:	d10d      	bne.n	80074cc <HAL_UART_Receive+0xca>
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	691b      	ldr	r3, [r3, #16]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d104      	bne.n	80074c2 <HAL_UART_Receive+0xc0>
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	227f      	movs	r2, #127	@ 0x7f
 80074bc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80074c0:	e008      	b.n	80074d4 <HAL_UART_Receive+0xd2>
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	223f      	movs	r2, #63	@ 0x3f
 80074c6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80074ca:	e003      	b.n	80074d4 <HAL_UART_Receive+0xd2>
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	2200      	movs	r2, #0
 80074d0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80074da:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	689b      	ldr	r3, [r3, #8]
 80074e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074e4:	d108      	bne.n	80074f8 <HAL_UART_Receive+0xf6>
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	691b      	ldr	r3, [r3, #16]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d104      	bne.n	80074f8 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80074ee:	2300      	movs	r3, #0
 80074f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80074f2:	68bb      	ldr	r3, [r7, #8]
 80074f4:	61bb      	str	r3, [r7, #24]
 80074f6:	e003      	b.n	8007500 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80074fc:	2300      	movs	r3, #0
 80074fe:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007500:	e037      	b.n	8007572 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	9300      	str	r3, [sp, #0]
 8007506:	697b      	ldr	r3, [r7, #20]
 8007508:	2200      	movs	r2, #0
 800750a:	2120      	movs	r1, #32
 800750c:	68f8      	ldr	r0, [r7, #12]
 800750e:	f000 ff69 	bl	80083e4 <UART_WaitOnFlagUntilTimeout>
 8007512:	4603      	mov	r3, r0
 8007514:	2b00      	cmp	r3, #0
 8007516:	d005      	beq.n	8007524 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	2220      	movs	r2, #32
 800751c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8007520:	2303      	movs	r3, #3
 8007522:	e033      	b.n	800758c <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8007524:	69fb      	ldr	r3, [r7, #28]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d10c      	bne.n	8007544 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007530:	b29a      	uxth	r2, r3
 8007532:	8a7b      	ldrh	r3, [r7, #18]
 8007534:	4013      	ands	r3, r2
 8007536:	b29a      	uxth	r2, r3
 8007538:	69bb      	ldr	r3, [r7, #24]
 800753a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800753c:	69bb      	ldr	r3, [r7, #24]
 800753e:	3302      	adds	r3, #2
 8007540:	61bb      	str	r3, [r7, #24]
 8007542:	e00d      	b.n	8007560 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800754a:	b29b      	uxth	r3, r3
 800754c:	b2da      	uxtb	r2, r3
 800754e:	8a7b      	ldrh	r3, [r7, #18]
 8007550:	b2db      	uxtb	r3, r3
 8007552:	4013      	ands	r3, r2
 8007554:	b2da      	uxtb	r2, r3
 8007556:	69fb      	ldr	r3, [r7, #28]
 8007558:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800755a:	69fb      	ldr	r3, [r7, #28]
 800755c:	3301      	adds	r3, #1
 800755e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007566:	b29b      	uxth	r3, r3
 8007568:	3b01      	subs	r3, #1
 800756a:	b29a      	uxth	r2, r3
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007578:	b29b      	uxth	r3, r3
 800757a:	2b00      	cmp	r3, #0
 800757c:	d1c1      	bne.n	8007502 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	2220      	movs	r2, #32
 8007582:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8007586:	2300      	movs	r3, #0
 8007588:	e000      	b.n	800758c <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 800758a:	2302      	movs	r3, #2
  }
}
 800758c:	4618      	mov	r0, r3
 800758e:	3720      	adds	r7, #32
 8007590:	46bd      	mov	sp, r7
 8007592:	bd80      	pop	{r7, pc}

08007594 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b0ba      	sub	sp, #232	@ 0xe8
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	69db      	ldr	r3, [r3, #28]
 80075a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	689b      	ldr	r3, [r3, #8]
 80075b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80075ba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80075be:	f640 030f 	movw	r3, #2063	@ 0x80f
 80075c2:	4013      	ands	r3, r2
 80075c4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80075c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d115      	bne.n	80075fc <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80075d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075d4:	f003 0320 	and.w	r3, r3, #32
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d00f      	beq.n	80075fc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80075dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075e0:	f003 0320 	and.w	r3, r3, #32
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d009      	beq.n	80075fc <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	f000 82ca 	beq.w	8007b86 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	4798      	blx	r3
      }
      return;
 80075fa:	e2c4      	b.n	8007b86 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80075fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007600:	2b00      	cmp	r3, #0
 8007602:	f000 8117 	beq.w	8007834 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007606:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800760a:	f003 0301 	and.w	r3, r3, #1
 800760e:	2b00      	cmp	r3, #0
 8007610:	d106      	bne.n	8007620 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007612:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007616:	4b85      	ldr	r3, [pc, #532]	@ (800782c <HAL_UART_IRQHandler+0x298>)
 8007618:	4013      	ands	r3, r2
 800761a:	2b00      	cmp	r3, #0
 800761c:	f000 810a 	beq.w	8007834 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007620:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007624:	f003 0301 	and.w	r3, r3, #1
 8007628:	2b00      	cmp	r3, #0
 800762a:	d011      	beq.n	8007650 <HAL_UART_IRQHandler+0xbc>
 800762c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007630:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007634:	2b00      	cmp	r3, #0
 8007636:	d00b      	beq.n	8007650 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	2201      	movs	r2, #1
 800763e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007646:	f043 0201 	orr.w	r2, r3, #1
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007650:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007654:	f003 0302 	and.w	r3, r3, #2
 8007658:	2b00      	cmp	r3, #0
 800765a:	d011      	beq.n	8007680 <HAL_UART_IRQHandler+0xec>
 800765c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007660:	f003 0301 	and.w	r3, r3, #1
 8007664:	2b00      	cmp	r3, #0
 8007666:	d00b      	beq.n	8007680 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	2202      	movs	r2, #2
 800766e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007676:	f043 0204 	orr.w	r2, r3, #4
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007680:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007684:	f003 0304 	and.w	r3, r3, #4
 8007688:	2b00      	cmp	r3, #0
 800768a:	d011      	beq.n	80076b0 <HAL_UART_IRQHandler+0x11c>
 800768c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007690:	f003 0301 	and.w	r3, r3, #1
 8007694:	2b00      	cmp	r3, #0
 8007696:	d00b      	beq.n	80076b0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	2204      	movs	r2, #4
 800769e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80076a6:	f043 0202 	orr.w	r2, r3, #2
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80076b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076b4:	f003 0308 	and.w	r3, r3, #8
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d017      	beq.n	80076ec <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80076bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076c0:	f003 0320 	and.w	r3, r3, #32
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d105      	bne.n	80076d4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80076c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80076cc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d00b      	beq.n	80076ec <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	2208      	movs	r2, #8
 80076da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80076e2:	f043 0208 	orr.w	r2, r3, #8
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80076ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d012      	beq.n	800771e <HAL_UART_IRQHandler+0x18a>
 80076f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076fc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007700:	2b00      	cmp	r3, #0
 8007702:	d00c      	beq.n	800771e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800770c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007714:	f043 0220 	orr.w	r2, r3, #32
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007724:	2b00      	cmp	r3, #0
 8007726:	f000 8230 	beq.w	8007b8a <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800772a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800772e:	f003 0320 	and.w	r3, r3, #32
 8007732:	2b00      	cmp	r3, #0
 8007734:	d00d      	beq.n	8007752 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007736:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800773a:	f003 0320 	and.w	r3, r3, #32
 800773e:	2b00      	cmp	r3, #0
 8007740:	d007      	beq.n	8007752 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007746:	2b00      	cmp	r3, #0
 8007748:	d003      	beq.n	8007752 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007758:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	689b      	ldr	r3, [r3, #8]
 8007762:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007766:	2b40      	cmp	r3, #64	@ 0x40
 8007768:	d005      	beq.n	8007776 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800776a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800776e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007772:	2b00      	cmp	r3, #0
 8007774:	d04f      	beq.n	8007816 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007776:	6878      	ldr	r0, [r7, #4]
 8007778:	f000 fea1 	bl	80084be <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	689b      	ldr	r3, [r3, #8]
 8007782:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007786:	2b40      	cmp	r3, #64	@ 0x40
 8007788:	d141      	bne.n	800780e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	3308      	adds	r3, #8
 8007790:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007794:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007798:	e853 3f00 	ldrex	r3, [r3]
 800779c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80077a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80077a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80077a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	3308      	adds	r3, #8
 80077b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80077b6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80077ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80077c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80077c6:	e841 2300 	strex	r3, r2, [r1]
 80077ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80077ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d1d9      	bne.n	800778a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d013      	beq.n	8007806 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077e2:	4a13      	ldr	r2, [pc, #76]	@ (8007830 <HAL_UART_IRQHandler+0x29c>)
 80077e4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077ea:	4618      	mov	r0, r3
 80077ec:	f7fa fd28 	bl	8002240 <HAL_DMA_Abort_IT>
 80077f0:	4603      	mov	r3, r0
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d017      	beq.n	8007826 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077fc:	687a      	ldr	r2, [r7, #4]
 80077fe:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007800:	4610      	mov	r0, r2
 8007802:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007804:	e00f      	b.n	8007826 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	f000 f9d4 	bl	8007bb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800780c:	e00b      	b.n	8007826 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800780e:	6878      	ldr	r0, [r7, #4]
 8007810:	f000 f9d0 	bl	8007bb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007814:	e007      	b.n	8007826 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007816:	6878      	ldr	r0, [r7, #4]
 8007818:	f000 f9cc 	bl	8007bb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2200      	movs	r2, #0
 8007820:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007824:	e1b1      	b.n	8007b8a <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007826:	bf00      	nop
    return;
 8007828:	e1af      	b.n	8007b8a <HAL_UART_IRQHandler+0x5f6>
 800782a:	bf00      	nop
 800782c:	04000120 	.word	0x04000120
 8007830:	08008587 	.word	0x08008587

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007838:	2b01      	cmp	r3, #1
 800783a:	f040 816a 	bne.w	8007b12 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800783e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007842:	f003 0310 	and.w	r3, r3, #16
 8007846:	2b00      	cmp	r3, #0
 8007848:	f000 8163 	beq.w	8007b12 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800784c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007850:	f003 0310 	and.w	r3, r3, #16
 8007854:	2b00      	cmp	r3, #0
 8007856:	f000 815c 	beq.w	8007b12 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	2210      	movs	r2, #16
 8007860:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	689b      	ldr	r3, [r3, #8]
 8007868:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800786c:	2b40      	cmp	r3, #64	@ 0x40
 800786e:	f040 80d4 	bne.w	8007a1a <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	685b      	ldr	r3, [r3, #4]
 800787a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800787e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007882:	2b00      	cmp	r3, #0
 8007884:	f000 80ad 	beq.w	80079e2 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800788e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007892:	429a      	cmp	r2, r3
 8007894:	f080 80a5 	bcs.w	80079e2 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800789e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f003 0320 	and.w	r3, r3, #32
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	f040 8086 	bne.w	80079c0 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80078c0:	e853 3f00 	ldrex	r3, [r3]
 80078c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80078c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80078cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80078d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	461a      	mov	r2, r3
 80078da:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80078de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80078e2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80078ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80078ee:	e841 2300 	strex	r3, r2, [r1]
 80078f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80078f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d1da      	bne.n	80078b4 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	3308      	adds	r3, #8
 8007904:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007906:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007908:	e853 3f00 	ldrex	r3, [r3]
 800790c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800790e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007910:	f023 0301 	bic.w	r3, r3, #1
 8007914:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	3308      	adds	r3, #8
 800791e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007922:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007926:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007928:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800792a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800792e:	e841 2300 	strex	r3, r2, [r1]
 8007932:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007934:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007936:	2b00      	cmp	r3, #0
 8007938:	d1e1      	bne.n	80078fe <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	3308      	adds	r3, #8
 8007940:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007942:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007944:	e853 3f00 	ldrex	r3, [r3]
 8007948:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800794a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800794c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007950:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	3308      	adds	r3, #8
 800795a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800795e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007960:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007962:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007964:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007966:	e841 2300 	strex	r3, r2, [r1]
 800796a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800796c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800796e:	2b00      	cmp	r3, #0
 8007970:	d1e3      	bne.n	800793a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2220      	movs	r2, #32
 8007976:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2200      	movs	r2, #0
 800797e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007986:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007988:	e853 3f00 	ldrex	r3, [r3]
 800798c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800798e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007990:	f023 0310 	bic.w	r3, r3, #16
 8007994:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	461a      	mov	r2, r3
 800799e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80079a4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079a6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80079a8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80079aa:	e841 2300 	strex	r3, r2, [r1]
 80079ae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80079b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d1e4      	bne.n	8007980 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079ba:	4618      	mov	r0, r3
 80079bc:	f7fa fc02 	bl	80021c4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2202      	movs	r2, #2
 80079c4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80079d2:	b29b      	uxth	r3, r3
 80079d4:	1ad3      	subs	r3, r2, r3
 80079d6:	b29b      	uxth	r3, r3
 80079d8:	4619      	mov	r1, r3
 80079da:	6878      	ldr	r0, [r7, #4]
 80079dc:	f000 f8f4 	bl	8007bc8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80079e0:	e0d5      	b.n	8007b8e <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80079e8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80079ec:	429a      	cmp	r2, r3
 80079ee:	f040 80ce 	bne.w	8007b8e <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f003 0320 	and.w	r3, r3, #32
 80079fe:	2b20      	cmp	r3, #32
 8007a00:	f040 80c5 	bne.w	8007b8e <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2202      	movs	r2, #2
 8007a08:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007a10:	4619      	mov	r1, r3
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f000 f8d8 	bl	8007bc8 <HAL_UARTEx_RxEventCallback>
      return;
 8007a18:	e0b9      	b.n	8007b8e <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007a26:	b29b      	uxth	r3, r3
 8007a28:	1ad3      	subs	r3, r2, r3
 8007a2a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007a34:	b29b      	uxth	r3, r3
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	f000 80ab 	beq.w	8007b92 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8007a3c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	f000 80a6 	beq.w	8007b92 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a4e:	e853 3f00 	ldrex	r3, [r3]
 8007a52:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007a54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a5a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	461a      	mov	r2, r3
 8007a64:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007a68:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a6a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a6c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007a6e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a70:	e841 2300 	strex	r3, r2, [r1]
 8007a74:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d1e4      	bne.n	8007a46 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	3308      	adds	r3, #8
 8007a82:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a86:	e853 3f00 	ldrex	r3, [r3]
 8007a8a:	623b      	str	r3, [r7, #32]
   return(result);
 8007a8c:	6a3b      	ldr	r3, [r7, #32]
 8007a8e:	f023 0301 	bic.w	r3, r3, #1
 8007a92:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	3308      	adds	r3, #8
 8007a9c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007aa0:	633a      	str	r2, [r7, #48]	@ 0x30
 8007aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aa4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007aa6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007aa8:	e841 2300 	strex	r3, r2, [r1]
 8007aac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d1e3      	bne.n	8007a7c <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2220      	movs	r2, #32
 8007ab8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2200      	movs	r2, #0
 8007ac0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ace:	693b      	ldr	r3, [r7, #16]
 8007ad0:	e853 3f00 	ldrex	r3, [r3]
 8007ad4:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	f023 0310 	bic.w	r3, r3, #16
 8007adc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	461a      	mov	r2, r3
 8007ae6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007aea:	61fb      	str	r3, [r7, #28]
 8007aec:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aee:	69b9      	ldr	r1, [r7, #24]
 8007af0:	69fa      	ldr	r2, [r7, #28]
 8007af2:	e841 2300 	strex	r3, r2, [r1]
 8007af6:	617b      	str	r3, [r7, #20]
   return(result);
 8007af8:	697b      	ldr	r3, [r7, #20]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d1e4      	bne.n	8007ac8 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2202      	movs	r2, #2
 8007b02:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007b04:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007b08:	4619      	mov	r1, r3
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f000 f85c 	bl	8007bc8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007b10:	e03f      	b.n	8007b92 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007b12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b16:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d00e      	beq.n	8007b3c <HAL_UART_IRQHandler+0x5a8>
 8007b1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d008      	beq.n	8007b3c <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007b32:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f000 fd66 	bl	8008606 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007b3a:	e02d      	b.n	8007b98 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007b3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d00e      	beq.n	8007b66 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007b48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d008      	beq.n	8007b66 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d01c      	beq.n	8007b96 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b60:	6878      	ldr	r0, [r7, #4]
 8007b62:	4798      	blx	r3
    }
    return;
 8007b64:	e017      	b.n	8007b96 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007b66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d012      	beq.n	8007b98 <HAL_UART_IRQHandler+0x604>
 8007b72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d00c      	beq.n	8007b98 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8007b7e:	6878      	ldr	r0, [r7, #4]
 8007b80:	f000 fd17 	bl	80085b2 <UART_EndTransmit_IT>
    return;
 8007b84:	e008      	b.n	8007b98 <HAL_UART_IRQHandler+0x604>
      return;
 8007b86:	bf00      	nop
 8007b88:	e006      	b.n	8007b98 <HAL_UART_IRQHandler+0x604>
    return;
 8007b8a:	bf00      	nop
 8007b8c:	e004      	b.n	8007b98 <HAL_UART_IRQHandler+0x604>
      return;
 8007b8e:	bf00      	nop
 8007b90:	e002      	b.n	8007b98 <HAL_UART_IRQHandler+0x604>
      return;
 8007b92:	bf00      	nop
 8007b94:	e000      	b.n	8007b98 <HAL_UART_IRQHandler+0x604>
    return;
 8007b96:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8007b98:	37e8      	adds	r7, #232	@ 0xe8
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}
 8007b9e:	bf00      	nop

08007ba0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b083      	sub	sp, #12
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007ba8:	bf00      	nop
 8007baa:	370c      	adds	r7, #12
 8007bac:	46bd      	mov	sp, r7
 8007bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb2:	4770      	bx	lr

08007bb4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b083      	sub	sp, #12
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007bbc:	bf00      	nop
 8007bbe:	370c      	adds	r7, #12
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr

08007bc8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b083      	sub	sp, #12
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
 8007bd0:	460b      	mov	r3, r1
 8007bd2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007bd4:	bf00      	nop
 8007bd6:	370c      	adds	r7, #12
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bde:	4770      	bx	lr

08007be0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007be0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007be4:	b08a      	sub	sp, #40	@ 0x28
 8007be6:	af00      	add	r7, sp, #0
 8007be8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007bea:	2300      	movs	r3, #0
 8007bec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	689a      	ldr	r2, [r3, #8]
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	691b      	ldr	r3, [r3, #16]
 8007bf8:	431a      	orrs	r2, r3
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	695b      	ldr	r3, [r3, #20]
 8007bfe:	431a      	orrs	r2, r3
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	69db      	ldr	r3, [r3, #28]
 8007c04:	4313      	orrs	r3, r2
 8007c06:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	681a      	ldr	r2, [r3, #0]
 8007c0e:	4ba4      	ldr	r3, [pc, #656]	@ (8007ea0 <UART_SetConfig+0x2c0>)
 8007c10:	4013      	ands	r3, r2
 8007c12:	68fa      	ldr	r2, [r7, #12]
 8007c14:	6812      	ldr	r2, [r2, #0]
 8007c16:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007c18:	430b      	orrs	r3, r1
 8007c1a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	685b      	ldr	r3, [r3, #4]
 8007c22:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	68da      	ldr	r2, [r3, #12]
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	430a      	orrs	r2, r1
 8007c30:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	699b      	ldr	r3, [r3, #24]
 8007c36:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	4a99      	ldr	r2, [pc, #612]	@ (8007ea4 <UART_SetConfig+0x2c4>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d004      	beq.n	8007c4c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	6a1b      	ldr	r3, [r3, #32]
 8007c46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c48:	4313      	orrs	r3, r2
 8007c4a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	689b      	ldr	r3, [r3, #8]
 8007c52:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c5c:	430a      	orrs	r2, r1
 8007c5e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	4a90      	ldr	r2, [pc, #576]	@ (8007ea8 <UART_SetConfig+0x2c8>)
 8007c66:	4293      	cmp	r3, r2
 8007c68:	d126      	bne.n	8007cb8 <UART_SetConfig+0xd8>
 8007c6a:	4b90      	ldr	r3, [pc, #576]	@ (8007eac <UART_SetConfig+0x2cc>)
 8007c6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c70:	f003 0303 	and.w	r3, r3, #3
 8007c74:	2b03      	cmp	r3, #3
 8007c76:	d81b      	bhi.n	8007cb0 <UART_SetConfig+0xd0>
 8007c78:	a201      	add	r2, pc, #4	@ (adr r2, 8007c80 <UART_SetConfig+0xa0>)
 8007c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c7e:	bf00      	nop
 8007c80:	08007c91 	.word	0x08007c91
 8007c84:	08007ca1 	.word	0x08007ca1
 8007c88:	08007c99 	.word	0x08007c99
 8007c8c:	08007ca9 	.word	0x08007ca9
 8007c90:	2301      	movs	r3, #1
 8007c92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c96:	e116      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007c98:	2302      	movs	r3, #2
 8007c9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c9e:	e112      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007ca0:	2304      	movs	r3, #4
 8007ca2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ca6:	e10e      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007ca8:	2308      	movs	r3, #8
 8007caa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007cae:	e10a      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007cb0:	2310      	movs	r3, #16
 8007cb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007cb6:	e106      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	4a7c      	ldr	r2, [pc, #496]	@ (8007eb0 <UART_SetConfig+0x2d0>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d138      	bne.n	8007d34 <UART_SetConfig+0x154>
 8007cc2:	4b7a      	ldr	r3, [pc, #488]	@ (8007eac <UART_SetConfig+0x2cc>)
 8007cc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cc8:	f003 030c 	and.w	r3, r3, #12
 8007ccc:	2b0c      	cmp	r3, #12
 8007cce:	d82d      	bhi.n	8007d2c <UART_SetConfig+0x14c>
 8007cd0:	a201      	add	r2, pc, #4	@ (adr r2, 8007cd8 <UART_SetConfig+0xf8>)
 8007cd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cd6:	bf00      	nop
 8007cd8:	08007d0d 	.word	0x08007d0d
 8007cdc:	08007d2d 	.word	0x08007d2d
 8007ce0:	08007d2d 	.word	0x08007d2d
 8007ce4:	08007d2d 	.word	0x08007d2d
 8007ce8:	08007d1d 	.word	0x08007d1d
 8007cec:	08007d2d 	.word	0x08007d2d
 8007cf0:	08007d2d 	.word	0x08007d2d
 8007cf4:	08007d2d 	.word	0x08007d2d
 8007cf8:	08007d15 	.word	0x08007d15
 8007cfc:	08007d2d 	.word	0x08007d2d
 8007d00:	08007d2d 	.word	0x08007d2d
 8007d04:	08007d2d 	.word	0x08007d2d
 8007d08:	08007d25 	.word	0x08007d25
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d12:	e0d8      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007d14:	2302      	movs	r3, #2
 8007d16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d1a:	e0d4      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007d1c:	2304      	movs	r3, #4
 8007d1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d22:	e0d0      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007d24:	2308      	movs	r3, #8
 8007d26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d2a:	e0cc      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007d2c:	2310      	movs	r3, #16
 8007d2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d32:	e0c8      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	4a5e      	ldr	r2, [pc, #376]	@ (8007eb4 <UART_SetConfig+0x2d4>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d125      	bne.n	8007d8a <UART_SetConfig+0x1aa>
 8007d3e:	4b5b      	ldr	r3, [pc, #364]	@ (8007eac <UART_SetConfig+0x2cc>)
 8007d40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d44:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007d48:	2b30      	cmp	r3, #48	@ 0x30
 8007d4a:	d016      	beq.n	8007d7a <UART_SetConfig+0x19a>
 8007d4c:	2b30      	cmp	r3, #48	@ 0x30
 8007d4e:	d818      	bhi.n	8007d82 <UART_SetConfig+0x1a2>
 8007d50:	2b20      	cmp	r3, #32
 8007d52:	d00a      	beq.n	8007d6a <UART_SetConfig+0x18a>
 8007d54:	2b20      	cmp	r3, #32
 8007d56:	d814      	bhi.n	8007d82 <UART_SetConfig+0x1a2>
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d002      	beq.n	8007d62 <UART_SetConfig+0x182>
 8007d5c:	2b10      	cmp	r3, #16
 8007d5e:	d008      	beq.n	8007d72 <UART_SetConfig+0x192>
 8007d60:	e00f      	b.n	8007d82 <UART_SetConfig+0x1a2>
 8007d62:	2300      	movs	r3, #0
 8007d64:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d68:	e0ad      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007d6a:	2302      	movs	r3, #2
 8007d6c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d70:	e0a9      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007d72:	2304      	movs	r3, #4
 8007d74:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d78:	e0a5      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007d7a:	2308      	movs	r3, #8
 8007d7c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d80:	e0a1      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007d82:	2310      	movs	r3, #16
 8007d84:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007d88:	e09d      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	4a4a      	ldr	r2, [pc, #296]	@ (8007eb8 <UART_SetConfig+0x2d8>)
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d125      	bne.n	8007de0 <UART_SetConfig+0x200>
 8007d94:	4b45      	ldr	r3, [pc, #276]	@ (8007eac <UART_SetConfig+0x2cc>)
 8007d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d9a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007d9e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007da0:	d016      	beq.n	8007dd0 <UART_SetConfig+0x1f0>
 8007da2:	2bc0      	cmp	r3, #192	@ 0xc0
 8007da4:	d818      	bhi.n	8007dd8 <UART_SetConfig+0x1f8>
 8007da6:	2b80      	cmp	r3, #128	@ 0x80
 8007da8:	d00a      	beq.n	8007dc0 <UART_SetConfig+0x1e0>
 8007daa:	2b80      	cmp	r3, #128	@ 0x80
 8007dac:	d814      	bhi.n	8007dd8 <UART_SetConfig+0x1f8>
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d002      	beq.n	8007db8 <UART_SetConfig+0x1d8>
 8007db2:	2b40      	cmp	r3, #64	@ 0x40
 8007db4:	d008      	beq.n	8007dc8 <UART_SetConfig+0x1e8>
 8007db6:	e00f      	b.n	8007dd8 <UART_SetConfig+0x1f8>
 8007db8:	2300      	movs	r3, #0
 8007dba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007dbe:	e082      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007dc0:	2302      	movs	r3, #2
 8007dc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007dc6:	e07e      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007dc8:	2304      	movs	r3, #4
 8007dca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007dce:	e07a      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007dd0:	2308      	movs	r3, #8
 8007dd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007dd6:	e076      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007dd8:	2310      	movs	r3, #16
 8007dda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007dde:	e072      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	4a35      	ldr	r2, [pc, #212]	@ (8007ebc <UART_SetConfig+0x2dc>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d12a      	bne.n	8007e40 <UART_SetConfig+0x260>
 8007dea:	4b30      	ldr	r3, [pc, #192]	@ (8007eac <UART_SetConfig+0x2cc>)
 8007dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007df0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007df4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007df8:	d01a      	beq.n	8007e30 <UART_SetConfig+0x250>
 8007dfa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007dfe:	d81b      	bhi.n	8007e38 <UART_SetConfig+0x258>
 8007e00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e04:	d00c      	beq.n	8007e20 <UART_SetConfig+0x240>
 8007e06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e0a:	d815      	bhi.n	8007e38 <UART_SetConfig+0x258>
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d003      	beq.n	8007e18 <UART_SetConfig+0x238>
 8007e10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e14:	d008      	beq.n	8007e28 <UART_SetConfig+0x248>
 8007e16:	e00f      	b.n	8007e38 <UART_SetConfig+0x258>
 8007e18:	2300      	movs	r3, #0
 8007e1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e1e:	e052      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007e20:	2302      	movs	r3, #2
 8007e22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e26:	e04e      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007e28:	2304      	movs	r3, #4
 8007e2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e2e:	e04a      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007e30:	2308      	movs	r3, #8
 8007e32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e36:	e046      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007e38:	2310      	movs	r3, #16
 8007e3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e3e:	e042      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	4a17      	ldr	r2, [pc, #92]	@ (8007ea4 <UART_SetConfig+0x2c4>)
 8007e46:	4293      	cmp	r3, r2
 8007e48:	d13a      	bne.n	8007ec0 <UART_SetConfig+0x2e0>
 8007e4a:	4b18      	ldr	r3, [pc, #96]	@ (8007eac <UART_SetConfig+0x2cc>)
 8007e4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e50:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007e54:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007e58:	d01a      	beq.n	8007e90 <UART_SetConfig+0x2b0>
 8007e5a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007e5e:	d81b      	bhi.n	8007e98 <UART_SetConfig+0x2b8>
 8007e60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007e64:	d00c      	beq.n	8007e80 <UART_SetConfig+0x2a0>
 8007e66:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007e6a:	d815      	bhi.n	8007e98 <UART_SetConfig+0x2b8>
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d003      	beq.n	8007e78 <UART_SetConfig+0x298>
 8007e70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e74:	d008      	beq.n	8007e88 <UART_SetConfig+0x2a8>
 8007e76:	e00f      	b.n	8007e98 <UART_SetConfig+0x2b8>
 8007e78:	2300      	movs	r3, #0
 8007e7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e7e:	e022      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007e80:	2302      	movs	r3, #2
 8007e82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e86:	e01e      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007e88:	2304      	movs	r3, #4
 8007e8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e8e:	e01a      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007e90:	2308      	movs	r3, #8
 8007e92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e96:	e016      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007e98:	2310      	movs	r3, #16
 8007e9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e9e:	e012      	b.n	8007ec6 <UART_SetConfig+0x2e6>
 8007ea0:	efff69f3 	.word	0xefff69f3
 8007ea4:	40008000 	.word	0x40008000
 8007ea8:	40013800 	.word	0x40013800
 8007eac:	40021000 	.word	0x40021000
 8007eb0:	40004400 	.word	0x40004400
 8007eb4:	40004800 	.word	0x40004800
 8007eb8:	40004c00 	.word	0x40004c00
 8007ebc:	40005000 	.word	0x40005000
 8007ec0:	2310      	movs	r3, #16
 8007ec2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	4a9f      	ldr	r2, [pc, #636]	@ (8008148 <UART_SetConfig+0x568>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d17a      	bne.n	8007fc6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007ed0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007ed4:	2b08      	cmp	r3, #8
 8007ed6:	d824      	bhi.n	8007f22 <UART_SetConfig+0x342>
 8007ed8:	a201      	add	r2, pc, #4	@ (adr r2, 8007ee0 <UART_SetConfig+0x300>)
 8007eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ede:	bf00      	nop
 8007ee0:	08007f05 	.word	0x08007f05
 8007ee4:	08007f23 	.word	0x08007f23
 8007ee8:	08007f0d 	.word	0x08007f0d
 8007eec:	08007f23 	.word	0x08007f23
 8007ef0:	08007f13 	.word	0x08007f13
 8007ef4:	08007f23 	.word	0x08007f23
 8007ef8:	08007f23 	.word	0x08007f23
 8007efc:	08007f23 	.word	0x08007f23
 8007f00:	08007f1b 	.word	0x08007f1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f04:	f7fc f80e 	bl	8003f24 <HAL_RCC_GetPCLK1Freq>
 8007f08:	61f8      	str	r0, [r7, #28]
        break;
 8007f0a:	e010      	b.n	8007f2e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f0c:	4b8f      	ldr	r3, [pc, #572]	@ (800814c <UART_SetConfig+0x56c>)
 8007f0e:	61fb      	str	r3, [r7, #28]
        break;
 8007f10:	e00d      	b.n	8007f2e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f12:	f7fb ff6f 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 8007f16:	61f8      	str	r0, [r7, #28]
        break;
 8007f18:	e009      	b.n	8007f2e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f1e:	61fb      	str	r3, [r7, #28]
        break;
 8007f20:	e005      	b.n	8007f2e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007f22:	2300      	movs	r3, #0
 8007f24:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007f26:	2301      	movs	r3, #1
 8007f28:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007f2c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007f2e:	69fb      	ldr	r3, [r7, #28]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	f000 80fb 	beq.w	800812c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	685a      	ldr	r2, [r3, #4]
 8007f3a:	4613      	mov	r3, r2
 8007f3c:	005b      	lsls	r3, r3, #1
 8007f3e:	4413      	add	r3, r2
 8007f40:	69fa      	ldr	r2, [r7, #28]
 8007f42:	429a      	cmp	r2, r3
 8007f44:	d305      	bcc.n	8007f52 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	685b      	ldr	r3, [r3, #4]
 8007f4a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007f4c:	69fa      	ldr	r2, [r7, #28]
 8007f4e:	429a      	cmp	r2, r3
 8007f50:	d903      	bls.n	8007f5a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007f52:	2301      	movs	r3, #1
 8007f54:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007f58:	e0e8      	b.n	800812c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007f5a:	69fb      	ldr	r3, [r7, #28]
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	461c      	mov	r4, r3
 8007f60:	4615      	mov	r5, r2
 8007f62:	f04f 0200 	mov.w	r2, #0
 8007f66:	f04f 0300 	mov.w	r3, #0
 8007f6a:	022b      	lsls	r3, r5, #8
 8007f6c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007f70:	0222      	lsls	r2, r4, #8
 8007f72:	68f9      	ldr	r1, [r7, #12]
 8007f74:	6849      	ldr	r1, [r1, #4]
 8007f76:	0849      	lsrs	r1, r1, #1
 8007f78:	2000      	movs	r0, #0
 8007f7a:	4688      	mov	r8, r1
 8007f7c:	4681      	mov	r9, r0
 8007f7e:	eb12 0a08 	adds.w	sl, r2, r8
 8007f82:	eb43 0b09 	adc.w	fp, r3, r9
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	685b      	ldr	r3, [r3, #4]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	603b      	str	r3, [r7, #0]
 8007f8e:	607a      	str	r2, [r7, #4]
 8007f90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f94:	4650      	mov	r0, sl
 8007f96:	4659      	mov	r1, fp
 8007f98:	f7f8 f972 	bl	8000280 <__aeabi_uldivmod>
 8007f9c:	4602      	mov	r2, r0
 8007f9e:	460b      	mov	r3, r1
 8007fa0:	4613      	mov	r3, r2
 8007fa2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007fa4:	69bb      	ldr	r3, [r7, #24]
 8007fa6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007faa:	d308      	bcc.n	8007fbe <UART_SetConfig+0x3de>
 8007fac:	69bb      	ldr	r3, [r7, #24]
 8007fae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007fb2:	d204      	bcs.n	8007fbe <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	69ba      	ldr	r2, [r7, #24]
 8007fba:	60da      	str	r2, [r3, #12]
 8007fbc:	e0b6      	b.n	800812c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007fc4:	e0b2      	b.n	800812c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	69db      	ldr	r3, [r3, #28]
 8007fca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007fce:	d15e      	bne.n	800808e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007fd0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007fd4:	2b08      	cmp	r3, #8
 8007fd6:	d828      	bhi.n	800802a <UART_SetConfig+0x44a>
 8007fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8007fe0 <UART_SetConfig+0x400>)
 8007fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fde:	bf00      	nop
 8007fe0:	08008005 	.word	0x08008005
 8007fe4:	0800800d 	.word	0x0800800d
 8007fe8:	08008015 	.word	0x08008015
 8007fec:	0800802b 	.word	0x0800802b
 8007ff0:	0800801b 	.word	0x0800801b
 8007ff4:	0800802b 	.word	0x0800802b
 8007ff8:	0800802b 	.word	0x0800802b
 8007ffc:	0800802b 	.word	0x0800802b
 8008000:	08008023 	.word	0x08008023
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008004:	f7fb ff8e 	bl	8003f24 <HAL_RCC_GetPCLK1Freq>
 8008008:	61f8      	str	r0, [r7, #28]
        break;
 800800a:	e014      	b.n	8008036 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800800c:	f7fb ffa0 	bl	8003f50 <HAL_RCC_GetPCLK2Freq>
 8008010:	61f8      	str	r0, [r7, #28]
        break;
 8008012:	e010      	b.n	8008036 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008014:	4b4d      	ldr	r3, [pc, #308]	@ (800814c <UART_SetConfig+0x56c>)
 8008016:	61fb      	str	r3, [r7, #28]
        break;
 8008018:	e00d      	b.n	8008036 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800801a:	f7fb feeb 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 800801e:	61f8      	str	r0, [r7, #28]
        break;
 8008020:	e009      	b.n	8008036 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008022:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008026:	61fb      	str	r3, [r7, #28]
        break;
 8008028:	e005      	b.n	8008036 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800802a:	2300      	movs	r3, #0
 800802c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800802e:	2301      	movs	r3, #1
 8008030:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008034:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008036:	69fb      	ldr	r3, [r7, #28]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d077      	beq.n	800812c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800803c:	69fb      	ldr	r3, [r7, #28]
 800803e:	005a      	lsls	r2, r3, #1
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	085b      	lsrs	r3, r3, #1
 8008046:	441a      	add	r2, r3
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	685b      	ldr	r3, [r3, #4]
 800804c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008050:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008052:	69bb      	ldr	r3, [r7, #24]
 8008054:	2b0f      	cmp	r3, #15
 8008056:	d916      	bls.n	8008086 <UART_SetConfig+0x4a6>
 8008058:	69bb      	ldr	r3, [r7, #24]
 800805a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800805e:	d212      	bcs.n	8008086 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008060:	69bb      	ldr	r3, [r7, #24]
 8008062:	b29b      	uxth	r3, r3
 8008064:	f023 030f 	bic.w	r3, r3, #15
 8008068:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800806a:	69bb      	ldr	r3, [r7, #24]
 800806c:	085b      	lsrs	r3, r3, #1
 800806e:	b29b      	uxth	r3, r3
 8008070:	f003 0307 	and.w	r3, r3, #7
 8008074:	b29a      	uxth	r2, r3
 8008076:	8afb      	ldrh	r3, [r7, #22]
 8008078:	4313      	orrs	r3, r2
 800807a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	8afa      	ldrh	r2, [r7, #22]
 8008082:	60da      	str	r2, [r3, #12]
 8008084:	e052      	b.n	800812c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008086:	2301      	movs	r3, #1
 8008088:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800808c:	e04e      	b.n	800812c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800808e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008092:	2b08      	cmp	r3, #8
 8008094:	d827      	bhi.n	80080e6 <UART_SetConfig+0x506>
 8008096:	a201      	add	r2, pc, #4	@ (adr r2, 800809c <UART_SetConfig+0x4bc>)
 8008098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800809c:	080080c1 	.word	0x080080c1
 80080a0:	080080c9 	.word	0x080080c9
 80080a4:	080080d1 	.word	0x080080d1
 80080a8:	080080e7 	.word	0x080080e7
 80080ac:	080080d7 	.word	0x080080d7
 80080b0:	080080e7 	.word	0x080080e7
 80080b4:	080080e7 	.word	0x080080e7
 80080b8:	080080e7 	.word	0x080080e7
 80080bc:	080080df 	.word	0x080080df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80080c0:	f7fb ff30 	bl	8003f24 <HAL_RCC_GetPCLK1Freq>
 80080c4:	61f8      	str	r0, [r7, #28]
        break;
 80080c6:	e014      	b.n	80080f2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80080c8:	f7fb ff42 	bl	8003f50 <HAL_RCC_GetPCLK2Freq>
 80080cc:	61f8      	str	r0, [r7, #28]
        break;
 80080ce:	e010      	b.n	80080f2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80080d0:	4b1e      	ldr	r3, [pc, #120]	@ (800814c <UART_SetConfig+0x56c>)
 80080d2:	61fb      	str	r3, [r7, #28]
        break;
 80080d4:	e00d      	b.n	80080f2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080d6:	f7fb fe8d 	bl	8003df4 <HAL_RCC_GetSysClockFreq>
 80080da:	61f8      	str	r0, [r7, #28]
        break;
 80080dc:	e009      	b.n	80080f2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80080e2:	61fb      	str	r3, [r7, #28]
        break;
 80080e4:	e005      	b.n	80080f2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80080e6:	2300      	movs	r3, #0
 80080e8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80080ea:	2301      	movs	r3, #1
 80080ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80080f0:	bf00      	nop
    }

    if (pclk != 0U)
 80080f2:	69fb      	ldr	r3, [r7, #28]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d019      	beq.n	800812c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	685b      	ldr	r3, [r3, #4]
 80080fc:	085a      	lsrs	r2, r3, #1
 80080fe:	69fb      	ldr	r3, [r7, #28]
 8008100:	441a      	add	r2, r3
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	fbb2 f3f3 	udiv	r3, r2, r3
 800810a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800810c:	69bb      	ldr	r3, [r7, #24]
 800810e:	2b0f      	cmp	r3, #15
 8008110:	d909      	bls.n	8008126 <UART_SetConfig+0x546>
 8008112:	69bb      	ldr	r3, [r7, #24]
 8008114:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008118:	d205      	bcs.n	8008126 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800811a:	69bb      	ldr	r3, [r7, #24]
 800811c:	b29a      	uxth	r2, r3
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	60da      	str	r2, [r3, #12]
 8008124:	e002      	b.n	800812c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008126:	2301      	movs	r3, #1
 8008128:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	2200      	movs	r2, #0
 8008130:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	2200      	movs	r2, #0
 8008136:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008138:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800813c:	4618      	mov	r0, r3
 800813e:	3728      	adds	r7, #40	@ 0x28
 8008140:	46bd      	mov	sp, r7
 8008142:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008146:	bf00      	nop
 8008148:	40008000 	.word	0x40008000
 800814c:	00f42400 	.word	0x00f42400

08008150 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008150:	b480      	push	{r7}
 8008152:	b083      	sub	sp, #12
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800815c:	f003 0308 	and.w	r3, r3, #8
 8008160:	2b00      	cmp	r3, #0
 8008162:	d00a      	beq.n	800817a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	685b      	ldr	r3, [r3, #4]
 800816a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	430a      	orrs	r2, r1
 8008178:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800817e:	f003 0301 	and.w	r3, r3, #1
 8008182:	2b00      	cmp	r3, #0
 8008184:	d00a      	beq.n	800819c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	430a      	orrs	r2, r1
 800819a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081a0:	f003 0302 	and.w	r3, r3, #2
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d00a      	beq.n	80081be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	685b      	ldr	r3, [r3, #4]
 80081ae:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	430a      	orrs	r2, r1
 80081bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081c2:	f003 0304 	and.w	r3, r3, #4
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d00a      	beq.n	80081e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	685b      	ldr	r3, [r3, #4]
 80081d0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	430a      	orrs	r2, r1
 80081de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081e4:	f003 0310 	and.w	r3, r3, #16
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d00a      	beq.n	8008202 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	689b      	ldr	r3, [r3, #8]
 80081f2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	430a      	orrs	r2, r1
 8008200:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008206:	f003 0320 	and.w	r3, r3, #32
 800820a:	2b00      	cmp	r3, #0
 800820c:	d00a      	beq.n	8008224 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	689b      	ldr	r3, [r3, #8]
 8008214:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	430a      	orrs	r2, r1
 8008222:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008228:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800822c:	2b00      	cmp	r3, #0
 800822e:	d01a      	beq.n	8008266 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	685b      	ldr	r3, [r3, #4]
 8008236:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	430a      	orrs	r2, r1
 8008244:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800824a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800824e:	d10a      	bne.n	8008266 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	685b      	ldr	r3, [r3, #4]
 8008256:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	430a      	orrs	r2, r1
 8008264:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800826a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800826e:	2b00      	cmp	r3, #0
 8008270:	d00a      	beq.n	8008288 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	685b      	ldr	r3, [r3, #4]
 8008278:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	430a      	orrs	r2, r1
 8008286:	605a      	str	r2, [r3, #4]
  }
}
 8008288:	bf00      	nop
 800828a:	370c      	adds	r7, #12
 800828c:	46bd      	mov	sp, r7
 800828e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008292:	4770      	bx	lr

08008294 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b098      	sub	sp, #96	@ 0x60
 8008298:	af02      	add	r7, sp, #8
 800829a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2200      	movs	r2, #0
 80082a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80082a4:	f7f9 fdc4 	bl	8001e30 <HAL_GetTick>
 80082a8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f003 0308 	and.w	r3, r3, #8
 80082b4:	2b08      	cmp	r3, #8
 80082b6:	d12e      	bne.n	8008316 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80082b8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80082bc:	9300      	str	r3, [sp, #0]
 80082be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082c0:	2200      	movs	r2, #0
 80082c2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f000 f88c 	bl	80083e4 <UART_WaitOnFlagUntilTimeout>
 80082cc:	4603      	mov	r3, r0
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d021      	beq.n	8008316 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082da:	e853 3f00 	ldrex	r3, [r3]
 80082de:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80082e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80082e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	461a      	mov	r2, r3
 80082ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80082f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80082f2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80082f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80082f8:	e841 2300 	strex	r3, r2, [r1]
 80082fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80082fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008300:	2b00      	cmp	r3, #0
 8008302:	d1e6      	bne.n	80082d2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2220      	movs	r2, #32
 8008308:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2200      	movs	r2, #0
 800830e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008312:	2303      	movs	r3, #3
 8008314:	e062      	b.n	80083dc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f003 0304 	and.w	r3, r3, #4
 8008320:	2b04      	cmp	r3, #4
 8008322:	d149      	bne.n	80083b8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008324:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008328:	9300      	str	r3, [sp, #0]
 800832a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800832c:	2200      	movs	r2, #0
 800832e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f000 f856 	bl	80083e4 <UART_WaitOnFlagUntilTimeout>
 8008338:	4603      	mov	r3, r0
 800833a:	2b00      	cmp	r3, #0
 800833c:	d03c      	beq.n	80083b8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008346:	e853 3f00 	ldrex	r3, [r3]
 800834a:	623b      	str	r3, [r7, #32]
   return(result);
 800834c:	6a3b      	ldr	r3, [r7, #32]
 800834e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008352:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	461a      	mov	r2, r3
 800835a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800835c:	633b      	str	r3, [r7, #48]	@ 0x30
 800835e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008360:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008362:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008364:	e841 2300 	strex	r3, r2, [r1]
 8008368:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800836a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800836c:	2b00      	cmp	r3, #0
 800836e:	d1e6      	bne.n	800833e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	3308      	adds	r3, #8
 8008376:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008378:	693b      	ldr	r3, [r7, #16]
 800837a:	e853 3f00 	ldrex	r3, [r3]
 800837e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	f023 0301 	bic.w	r3, r3, #1
 8008386:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	3308      	adds	r3, #8
 800838e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008390:	61fa      	str	r2, [r7, #28]
 8008392:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008394:	69b9      	ldr	r1, [r7, #24]
 8008396:	69fa      	ldr	r2, [r7, #28]
 8008398:	e841 2300 	strex	r3, r2, [r1]
 800839c:	617b      	str	r3, [r7, #20]
   return(result);
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d1e5      	bne.n	8008370 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2220      	movs	r2, #32
 80083a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2200      	movs	r2, #0
 80083b0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80083b4:	2303      	movs	r3, #3
 80083b6:	e011      	b.n	80083dc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2220      	movs	r2, #32
 80083bc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	2220      	movs	r2, #32
 80083c2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2200      	movs	r2, #0
 80083ca:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2200      	movs	r2, #0
 80083d0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2200      	movs	r2, #0
 80083d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80083da:	2300      	movs	r3, #0
}
 80083dc:	4618      	mov	r0, r3
 80083de:	3758      	adds	r7, #88	@ 0x58
 80083e0:	46bd      	mov	sp, r7
 80083e2:	bd80      	pop	{r7, pc}

080083e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b084      	sub	sp, #16
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	60f8      	str	r0, [r7, #12]
 80083ec:	60b9      	str	r1, [r7, #8]
 80083ee:	603b      	str	r3, [r7, #0]
 80083f0:	4613      	mov	r3, r2
 80083f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083f4:	e04f      	b.n	8008496 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083f6:	69bb      	ldr	r3, [r7, #24]
 80083f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083fc:	d04b      	beq.n	8008496 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083fe:	f7f9 fd17 	bl	8001e30 <HAL_GetTick>
 8008402:	4602      	mov	r2, r0
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	1ad3      	subs	r3, r2, r3
 8008408:	69ba      	ldr	r2, [r7, #24]
 800840a:	429a      	cmp	r2, r3
 800840c:	d302      	bcc.n	8008414 <UART_WaitOnFlagUntilTimeout+0x30>
 800840e:	69bb      	ldr	r3, [r7, #24]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d101      	bne.n	8008418 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008414:	2303      	movs	r3, #3
 8008416:	e04e      	b.n	80084b6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f003 0304 	and.w	r3, r3, #4
 8008422:	2b00      	cmp	r3, #0
 8008424:	d037      	beq.n	8008496 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	2b80      	cmp	r3, #128	@ 0x80
 800842a:	d034      	beq.n	8008496 <UART_WaitOnFlagUntilTimeout+0xb2>
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	2b40      	cmp	r3, #64	@ 0x40
 8008430:	d031      	beq.n	8008496 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	69db      	ldr	r3, [r3, #28]
 8008438:	f003 0308 	and.w	r3, r3, #8
 800843c:	2b08      	cmp	r3, #8
 800843e:	d110      	bne.n	8008462 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	2208      	movs	r2, #8
 8008446:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008448:	68f8      	ldr	r0, [r7, #12]
 800844a:	f000 f838 	bl	80084be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	2208      	movs	r2, #8
 8008452:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	2200      	movs	r2, #0
 800845a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800845e:	2301      	movs	r3, #1
 8008460:	e029      	b.n	80084b6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	69db      	ldr	r3, [r3, #28]
 8008468:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800846c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008470:	d111      	bne.n	8008496 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800847a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800847c:	68f8      	ldr	r0, [r7, #12]
 800847e:	f000 f81e 	bl	80084be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	2220      	movs	r2, #32
 8008486:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	2200      	movs	r2, #0
 800848e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8008492:	2303      	movs	r3, #3
 8008494:	e00f      	b.n	80084b6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	69da      	ldr	r2, [r3, #28]
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	4013      	ands	r3, r2
 80084a0:	68ba      	ldr	r2, [r7, #8]
 80084a2:	429a      	cmp	r2, r3
 80084a4:	bf0c      	ite	eq
 80084a6:	2301      	moveq	r3, #1
 80084a8:	2300      	movne	r3, #0
 80084aa:	b2db      	uxtb	r3, r3
 80084ac:	461a      	mov	r2, r3
 80084ae:	79fb      	ldrb	r3, [r7, #7]
 80084b0:	429a      	cmp	r2, r3
 80084b2:	d0a0      	beq.n	80083f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80084b4:	2300      	movs	r3, #0
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	3710      	adds	r7, #16
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}

080084be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80084be:	b480      	push	{r7}
 80084c0:	b095      	sub	sp, #84	@ 0x54
 80084c2:	af00      	add	r7, sp, #0
 80084c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084ce:	e853 3f00 	ldrex	r3, [r3]
 80084d2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80084d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	461a      	mov	r2, r3
 80084e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80084e6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084e8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80084ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80084ec:	e841 2300 	strex	r3, r2, [r1]
 80084f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80084f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d1e6      	bne.n	80084c6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	3308      	adds	r3, #8
 80084fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008500:	6a3b      	ldr	r3, [r7, #32]
 8008502:	e853 3f00 	ldrex	r3, [r3]
 8008506:	61fb      	str	r3, [r7, #28]
   return(result);
 8008508:	69fb      	ldr	r3, [r7, #28]
 800850a:	f023 0301 	bic.w	r3, r3, #1
 800850e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	3308      	adds	r3, #8
 8008516:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008518:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800851a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800851c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800851e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008520:	e841 2300 	strex	r3, r2, [r1]
 8008524:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008528:	2b00      	cmp	r3, #0
 800852a:	d1e5      	bne.n	80084f8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008530:	2b01      	cmp	r3, #1
 8008532:	d118      	bne.n	8008566 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	e853 3f00 	ldrex	r3, [r3]
 8008540:	60bb      	str	r3, [r7, #8]
   return(result);
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	f023 0310 	bic.w	r3, r3, #16
 8008548:	647b      	str	r3, [r7, #68]	@ 0x44
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	461a      	mov	r2, r3
 8008550:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008552:	61bb      	str	r3, [r7, #24]
 8008554:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008556:	6979      	ldr	r1, [r7, #20]
 8008558:	69ba      	ldr	r2, [r7, #24]
 800855a:	e841 2300 	strex	r3, r2, [r1]
 800855e:	613b      	str	r3, [r7, #16]
   return(result);
 8008560:	693b      	ldr	r3, [r7, #16]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d1e6      	bne.n	8008534 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2220      	movs	r2, #32
 800856a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2200      	movs	r2, #0
 8008572:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2200      	movs	r2, #0
 8008578:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800857a:	bf00      	nop
 800857c:	3754      	adds	r7, #84	@ 0x54
 800857e:	46bd      	mov	sp, r7
 8008580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008584:	4770      	bx	lr

08008586 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008586:	b580      	push	{r7, lr}
 8008588:	b084      	sub	sp, #16
 800858a:	af00      	add	r7, sp, #0
 800858c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008592:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	2200      	movs	r2, #0
 8008598:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2200      	movs	r2, #0
 80085a0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80085a4:	68f8      	ldr	r0, [r7, #12]
 80085a6:	f7ff fb05 	bl	8007bb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085aa:	bf00      	nop
 80085ac:	3710      	adds	r7, #16
 80085ae:	46bd      	mov	sp, r7
 80085b0:	bd80      	pop	{r7, pc}

080085b2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80085b2:	b580      	push	{r7, lr}
 80085b4:	b088      	sub	sp, #32
 80085b6:	af00      	add	r7, sp, #0
 80085b8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	e853 3f00 	ldrex	r3, [r3]
 80085c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80085c8:	68bb      	ldr	r3, [r7, #8]
 80085ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80085ce:	61fb      	str	r3, [r7, #28]
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	461a      	mov	r2, r3
 80085d6:	69fb      	ldr	r3, [r7, #28]
 80085d8:	61bb      	str	r3, [r7, #24]
 80085da:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085dc:	6979      	ldr	r1, [r7, #20]
 80085de:	69ba      	ldr	r2, [r7, #24]
 80085e0:	e841 2300 	strex	r3, r2, [r1]
 80085e4:	613b      	str	r3, [r7, #16]
   return(result);
 80085e6:	693b      	ldr	r3, [r7, #16]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d1e6      	bne.n	80085ba <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2220      	movs	r2, #32
 80085f0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	2200      	movs	r2, #0
 80085f6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80085f8:	6878      	ldr	r0, [r7, #4]
 80085fa:	f7ff fad1 	bl	8007ba0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085fe:	bf00      	nop
 8008600:	3720      	adds	r7, #32
 8008602:	46bd      	mov	sp, r7
 8008604:	bd80      	pop	{r7, pc}

08008606 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008606:	b480      	push	{r7}
 8008608:	b083      	sub	sp, #12
 800860a:	af00      	add	r7, sp, #0
 800860c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800860e:	bf00      	nop
 8008610:	370c      	adds	r7, #12
 8008612:	46bd      	mov	sp, r7
 8008614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008618:	4770      	bx	lr

0800861a <makeFreeRtosPriority>:
 800861a:	b480      	push	{r7}
 800861c:	b085      	sub	sp, #20
 800861e:	af00      	add	r7, sp, #0
 8008620:	4603      	mov	r3, r0
 8008622:	80fb      	strh	r3, [r7, #6]
 8008624:	2300      	movs	r3, #0
 8008626:	60fb      	str	r3, [r7, #12]
 8008628:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800862c:	2b84      	cmp	r3, #132	@ 0x84
 800862e:	d005      	beq.n	800863c <makeFreeRtosPriority+0x22>
 8008630:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	4413      	add	r3, r2
 8008638:	3303      	adds	r3, #3
 800863a:	60fb      	str	r3, [r7, #12]
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	4618      	mov	r0, r3
 8008640:	3714      	adds	r7, #20
 8008642:	46bd      	mov	sp, r7
 8008644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008648:	4770      	bx	lr

0800864a <osKernelStart>:
 800864a:	b580      	push	{r7, lr}
 800864c:	af00      	add	r7, sp, #0
 800864e:	f000 fafd 	bl	8008c4c <vTaskStartScheduler>
 8008652:	2300      	movs	r3, #0
 8008654:	4618      	mov	r0, r3
 8008656:	bd80      	pop	{r7, pc}

08008658 <osThreadCreate>:
 8008658:	b5f0      	push	{r4, r5, r6, r7, lr}
 800865a:	b089      	sub	sp, #36	@ 0x24
 800865c:	af04      	add	r7, sp, #16
 800865e:	6078      	str	r0, [r7, #4]
 8008660:	6039      	str	r1, [r7, #0]
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	695b      	ldr	r3, [r3, #20]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d020      	beq.n	80086ac <osThreadCreate+0x54>
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	699b      	ldr	r3, [r3, #24]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d01c      	beq.n	80086ac <osThreadCreate+0x54>
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	685c      	ldr	r4, [r3, #4]
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681d      	ldr	r5, [r3, #0]
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	691e      	ldr	r6, [r3, #16]
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8008684:	4618      	mov	r0, r3
 8008686:	f7ff ffc8 	bl	800861a <makeFreeRtosPriority>
 800868a:	4601      	mov	r1, r0
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	695b      	ldr	r3, [r3, #20]
 8008690:	687a      	ldr	r2, [r7, #4]
 8008692:	6992      	ldr	r2, [r2, #24]
 8008694:	9202      	str	r2, [sp, #8]
 8008696:	9301      	str	r3, [sp, #4]
 8008698:	9100      	str	r1, [sp, #0]
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	4632      	mov	r2, r6
 800869e:	4629      	mov	r1, r5
 80086a0:	4620      	mov	r0, r4
 80086a2:	f000 f8ed 	bl	8008880 <xTaskCreateStatic>
 80086a6:	4603      	mov	r3, r0
 80086a8:	60fb      	str	r3, [r7, #12]
 80086aa:	e01c      	b.n	80086e6 <osThreadCreate+0x8e>
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	685c      	ldr	r4, [r3, #4]
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681d      	ldr	r5, [r3, #0]
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	691b      	ldr	r3, [r3, #16]
 80086b8:	b29e      	uxth	r6, r3
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80086c0:	4618      	mov	r0, r3
 80086c2:	f7ff ffaa 	bl	800861a <makeFreeRtosPriority>
 80086c6:	4602      	mov	r2, r0
 80086c8:	f107 030c 	add.w	r3, r7, #12
 80086cc:	9301      	str	r3, [sp, #4]
 80086ce:	9200      	str	r2, [sp, #0]
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	4632      	mov	r2, r6
 80086d4:	4629      	mov	r1, r5
 80086d6:	4620      	mov	r0, r4
 80086d8:	f000 f932 	bl	8008940 <xTaskCreate>
 80086dc:	4603      	mov	r3, r0
 80086de:	2b01      	cmp	r3, #1
 80086e0:	d001      	beq.n	80086e6 <osThreadCreate+0x8e>
 80086e2:	2300      	movs	r3, #0
 80086e4:	e000      	b.n	80086e8 <osThreadCreate+0x90>
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	4618      	mov	r0, r3
 80086ea:	3714      	adds	r7, #20
 80086ec:	46bd      	mov	sp, r7
 80086ee:	bdf0      	pop	{r4, r5, r6, r7, pc}

080086f0 <osDelay>:
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b084      	sub	sp, #16
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	60fb      	str	r3, [r7, #12]
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d001      	beq.n	8008706 <osDelay+0x16>
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	e000      	b.n	8008708 <osDelay+0x18>
 8008706:	2301      	movs	r3, #1
 8008708:	4618      	mov	r0, r3
 800870a:	f000 fa69 	bl	8008be0 <vTaskDelay>
 800870e:	2300      	movs	r3, #0
 8008710:	4618      	mov	r0, r3
 8008712:	3710      	adds	r7, #16
 8008714:	46bd      	mov	sp, r7
 8008716:	bd80      	pop	{r7, pc}

08008718 <vListInitialise>:
 8008718:	b480      	push	{r7}
 800871a:	b083      	sub	sp, #12
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f103 0208 	add.w	r2, r3, #8
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	605a      	str	r2, [r3, #4]
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f04f 32ff 	mov.w	r2, #4294967295
 8008730:	609a      	str	r2, [r3, #8]
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	f103 0208 	add.w	r2, r3, #8
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	60da      	str	r2, [r3, #12]
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	f103 0208 	add.w	r2, r3, #8
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	611a      	str	r2, [r3, #16]
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2200      	movs	r2, #0
 800874a:	601a      	str	r2, [r3, #0]
 800874c:	bf00      	nop
 800874e:	370c      	adds	r7, #12
 8008750:	46bd      	mov	sp, r7
 8008752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008756:	4770      	bx	lr

08008758 <vListInitialiseItem>:
 8008758:	b480      	push	{r7}
 800875a:	b083      	sub	sp, #12
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2200      	movs	r2, #0
 8008764:	611a      	str	r2, [r3, #16]
 8008766:	bf00      	nop
 8008768:	370c      	adds	r7, #12
 800876a:	46bd      	mov	sp, r7
 800876c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008770:	4770      	bx	lr

08008772 <vListInsertEnd>:
 8008772:	b480      	push	{r7}
 8008774:	b085      	sub	sp, #20
 8008776:	af00      	add	r7, sp, #0
 8008778:	6078      	str	r0, [r7, #4]
 800877a:	6039      	str	r1, [r7, #0]
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	685b      	ldr	r3, [r3, #4]
 8008780:	60fb      	str	r3, [r7, #12]
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	68fa      	ldr	r2, [r7, #12]
 8008786:	605a      	str	r2, [r3, #4]
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	689a      	ldr	r2, [r3, #8]
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	609a      	str	r2, [r3, #8]
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	689b      	ldr	r3, [r3, #8]
 8008794:	683a      	ldr	r2, [r7, #0]
 8008796:	605a      	str	r2, [r3, #4]
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	683a      	ldr	r2, [r7, #0]
 800879c:	609a      	str	r2, [r3, #8]
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	687a      	ldr	r2, [r7, #4]
 80087a2:	611a      	str	r2, [r3, #16]
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	1c5a      	adds	r2, r3, #1
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	601a      	str	r2, [r3, #0]
 80087ae:	bf00      	nop
 80087b0:	3714      	adds	r7, #20
 80087b2:	46bd      	mov	sp, r7
 80087b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b8:	4770      	bx	lr

080087ba <vListInsert>:
 80087ba:	b480      	push	{r7}
 80087bc:	b085      	sub	sp, #20
 80087be:	af00      	add	r7, sp, #0
 80087c0:	6078      	str	r0, [r7, #4]
 80087c2:	6039      	str	r1, [r7, #0]
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	60bb      	str	r3, [r7, #8]
 80087ca:	68bb      	ldr	r3, [r7, #8]
 80087cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087d0:	d103      	bne.n	80087da <vListInsert+0x20>
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	691b      	ldr	r3, [r3, #16]
 80087d6:	60fb      	str	r3, [r7, #12]
 80087d8:	e00c      	b.n	80087f4 <vListInsert+0x3a>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	3308      	adds	r3, #8
 80087de:	60fb      	str	r3, [r7, #12]
 80087e0:	e002      	b.n	80087e8 <vListInsert+0x2e>
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	685b      	ldr	r3, [r3, #4]
 80087e6:	60fb      	str	r3, [r7, #12]
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	685b      	ldr	r3, [r3, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	68ba      	ldr	r2, [r7, #8]
 80087f0:	429a      	cmp	r2, r3
 80087f2:	d2f6      	bcs.n	80087e2 <vListInsert+0x28>
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	685a      	ldr	r2, [r3, #4]
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	605a      	str	r2, [r3, #4]
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	685b      	ldr	r3, [r3, #4]
 8008800:	683a      	ldr	r2, [r7, #0]
 8008802:	609a      	str	r2, [r3, #8]
 8008804:	683b      	ldr	r3, [r7, #0]
 8008806:	68fa      	ldr	r2, [r7, #12]
 8008808:	609a      	str	r2, [r3, #8]
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	683a      	ldr	r2, [r7, #0]
 800880e:	605a      	str	r2, [r3, #4]
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	687a      	ldr	r2, [r7, #4]
 8008814:	611a      	str	r2, [r3, #16]
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	1c5a      	adds	r2, r3, #1
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	601a      	str	r2, [r3, #0]
 8008820:	bf00      	nop
 8008822:	3714      	adds	r7, #20
 8008824:	46bd      	mov	sp, r7
 8008826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882a:	4770      	bx	lr

0800882c <uxListRemove>:
 800882c:	b480      	push	{r7}
 800882e:	b085      	sub	sp, #20
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	691b      	ldr	r3, [r3, #16]
 8008838:	60fb      	str	r3, [r7, #12]
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	685b      	ldr	r3, [r3, #4]
 800883e:	687a      	ldr	r2, [r7, #4]
 8008840:	6892      	ldr	r2, [r2, #8]
 8008842:	609a      	str	r2, [r3, #8]
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	689b      	ldr	r3, [r3, #8]
 8008848:	687a      	ldr	r2, [r7, #4]
 800884a:	6852      	ldr	r2, [r2, #4]
 800884c:	605a      	str	r2, [r3, #4]
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	685b      	ldr	r3, [r3, #4]
 8008852:	687a      	ldr	r2, [r7, #4]
 8008854:	429a      	cmp	r2, r3
 8008856:	d103      	bne.n	8008860 <uxListRemove+0x34>
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	689a      	ldr	r2, [r3, #8]
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	605a      	str	r2, [r3, #4]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2200      	movs	r2, #0
 8008864:	611a      	str	r2, [r3, #16]
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	1e5a      	subs	r2, r3, #1
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	601a      	str	r2, [r3, #0]
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	4618      	mov	r0, r3
 8008876:	3714      	adds	r7, #20
 8008878:	46bd      	mov	sp, r7
 800887a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887e:	4770      	bx	lr

08008880 <xTaskCreateStatic>:
 8008880:	b580      	push	{r7, lr}
 8008882:	b08e      	sub	sp, #56	@ 0x38
 8008884:	af04      	add	r7, sp, #16
 8008886:	60f8      	str	r0, [r7, #12]
 8008888:	60b9      	str	r1, [r7, #8]
 800888a:	607a      	str	r2, [r7, #4]
 800888c:	603b      	str	r3, [r7, #0]
 800888e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008890:	2b00      	cmp	r3, #0
 8008892:	d10b      	bne.n	80088ac <xTaskCreateStatic+0x2c>
 8008894:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008898:	f383 8811 	msr	BASEPRI, r3
 800889c:	f3bf 8f6f 	isb	sy
 80088a0:	f3bf 8f4f 	dsb	sy
 80088a4:	623b      	str	r3, [r7, #32]
 80088a6:	bf00      	nop
 80088a8:	bf00      	nop
 80088aa:	e7fd      	b.n	80088a8 <xTaskCreateStatic+0x28>
 80088ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d10b      	bne.n	80088ca <xTaskCreateStatic+0x4a>
 80088b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088b6:	f383 8811 	msr	BASEPRI, r3
 80088ba:	f3bf 8f6f 	isb	sy
 80088be:	f3bf 8f4f 	dsb	sy
 80088c2:	61fb      	str	r3, [r7, #28]
 80088c4:	bf00      	nop
 80088c6:	bf00      	nop
 80088c8:	e7fd      	b.n	80088c6 <xTaskCreateStatic+0x46>
 80088ca:	23a0      	movs	r3, #160	@ 0xa0
 80088cc:	613b      	str	r3, [r7, #16]
 80088ce:	693b      	ldr	r3, [r7, #16]
 80088d0:	2ba0      	cmp	r3, #160	@ 0xa0
 80088d2:	d00b      	beq.n	80088ec <xTaskCreateStatic+0x6c>
 80088d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088d8:	f383 8811 	msr	BASEPRI, r3
 80088dc:	f3bf 8f6f 	isb	sy
 80088e0:	f3bf 8f4f 	dsb	sy
 80088e4:	61bb      	str	r3, [r7, #24]
 80088e6:	bf00      	nop
 80088e8:	bf00      	nop
 80088ea:	e7fd      	b.n	80088e8 <xTaskCreateStatic+0x68>
 80088ec:	693b      	ldr	r3, [r7, #16]
 80088ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d01e      	beq.n	8008932 <xTaskCreateStatic+0xb2>
 80088f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d01b      	beq.n	8008932 <xTaskCreateStatic+0xb2>
 80088fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80088fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008900:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008902:	631a      	str	r2, [r3, #48]	@ 0x30
 8008904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008906:	2202      	movs	r2, #2
 8008908:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
 800890c:	2300      	movs	r3, #0
 800890e:	9303      	str	r3, [sp, #12]
 8008910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008912:	9302      	str	r3, [sp, #8]
 8008914:	f107 0314 	add.w	r3, r7, #20
 8008918:	9301      	str	r3, [sp, #4]
 800891a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800891c:	9300      	str	r3, [sp, #0]
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	687a      	ldr	r2, [r7, #4]
 8008922:	68b9      	ldr	r1, [r7, #8]
 8008924:	68f8      	ldr	r0, [r7, #12]
 8008926:	f000 f851 	bl	80089cc <prvInitialiseNewTask>
 800892a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800892c:	f000 f8ee 	bl	8008b0c <prvAddNewTaskToReadyList>
 8008930:	e001      	b.n	8008936 <xTaskCreateStatic+0xb6>
 8008932:	2300      	movs	r3, #0
 8008934:	617b      	str	r3, [r7, #20]
 8008936:	697b      	ldr	r3, [r7, #20]
 8008938:	4618      	mov	r0, r3
 800893a:	3728      	adds	r7, #40	@ 0x28
 800893c:	46bd      	mov	sp, r7
 800893e:	bd80      	pop	{r7, pc}

08008940 <xTaskCreate>:
 8008940:	b580      	push	{r7, lr}
 8008942:	b08c      	sub	sp, #48	@ 0x30
 8008944:	af04      	add	r7, sp, #16
 8008946:	60f8      	str	r0, [r7, #12]
 8008948:	60b9      	str	r1, [r7, #8]
 800894a:	603b      	str	r3, [r7, #0]
 800894c:	4613      	mov	r3, r2
 800894e:	80fb      	strh	r3, [r7, #6]
 8008950:	88fb      	ldrh	r3, [r7, #6]
 8008952:	009b      	lsls	r3, r3, #2
 8008954:	4618      	mov	r0, r3
 8008956:	f000 feff 	bl	8009758 <pvPortMalloc>
 800895a:	6178      	str	r0, [r7, #20]
 800895c:	697b      	ldr	r3, [r7, #20]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d00e      	beq.n	8008980 <xTaskCreate+0x40>
 8008962:	20a0      	movs	r0, #160	@ 0xa0
 8008964:	f000 fef8 	bl	8009758 <pvPortMalloc>
 8008968:	61f8      	str	r0, [r7, #28]
 800896a:	69fb      	ldr	r3, [r7, #28]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d003      	beq.n	8008978 <xTaskCreate+0x38>
 8008970:	69fb      	ldr	r3, [r7, #28]
 8008972:	697a      	ldr	r2, [r7, #20]
 8008974:	631a      	str	r2, [r3, #48]	@ 0x30
 8008976:	e005      	b.n	8008984 <xTaskCreate+0x44>
 8008978:	6978      	ldr	r0, [r7, #20]
 800897a:	f000 ffbb 	bl	80098f4 <vPortFree>
 800897e:	e001      	b.n	8008984 <xTaskCreate+0x44>
 8008980:	2300      	movs	r3, #0
 8008982:	61fb      	str	r3, [r7, #28]
 8008984:	69fb      	ldr	r3, [r7, #28]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d017      	beq.n	80089ba <xTaskCreate+0x7a>
 800898a:	69fb      	ldr	r3, [r7, #28]
 800898c:	2200      	movs	r2, #0
 800898e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
 8008992:	88fa      	ldrh	r2, [r7, #6]
 8008994:	2300      	movs	r3, #0
 8008996:	9303      	str	r3, [sp, #12]
 8008998:	69fb      	ldr	r3, [r7, #28]
 800899a:	9302      	str	r3, [sp, #8]
 800899c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800899e:	9301      	str	r3, [sp, #4]
 80089a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089a2:	9300      	str	r3, [sp, #0]
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	68b9      	ldr	r1, [r7, #8]
 80089a8:	68f8      	ldr	r0, [r7, #12]
 80089aa:	f000 f80f 	bl	80089cc <prvInitialiseNewTask>
 80089ae:	69f8      	ldr	r0, [r7, #28]
 80089b0:	f000 f8ac 	bl	8008b0c <prvAddNewTaskToReadyList>
 80089b4:	2301      	movs	r3, #1
 80089b6:	61bb      	str	r3, [r7, #24]
 80089b8:	e002      	b.n	80089c0 <xTaskCreate+0x80>
 80089ba:	f04f 33ff 	mov.w	r3, #4294967295
 80089be:	61bb      	str	r3, [r7, #24]
 80089c0:	69bb      	ldr	r3, [r7, #24]
 80089c2:	4618      	mov	r0, r3
 80089c4:	3720      	adds	r7, #32
 80089c6:	46bd      	mov	sp, r7
 80089c8:	bd80      	pop	{r7, pc}
	...

080089cc <prvInitialiseNewTask>:
 80089cc:	b580      	push	{r7, lr}
 80089ce:	b088      	sub	sp, #32
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	60f8      	str	r0, [r7, #12]
 80089d4:	60b9      	str	r1, [r7, #8]
 80089d6:	607a      	str	r2, [r7, #4]
 80089d8:	603b      	str	r3, [r7, #0]
 80089da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80089e4:	3b01      	subs	r3, #1
 80089e6:	009b      	lsls	r3, r3, #2
 80089e8:	4413      	add	r3, r2
 80089ea:	61bb      	str	r3, [r7, #24]
 80089ec:	69bb      	ldr	r3, [r7, #24]
 80089ee:	f023 0307 	bic.w	r3, r3, #7
 80089f2:	61bb      	str	r3, [r7, #24]
 80089f4:	69bb      	ldr	r3, [r7, #24]
 80089f6:	f003 0307 	and.w	r3, r3, #7
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d00b      	beq.n	8008a16 <prvInitialiseNewTask+0x4a>
 80089fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a02:	f383 8811 	msr	BASEPRI, r3
 8008a06:	f3bf 8f6f 	isb	sy
 8008a0a:	f3bf 8f4f 	dsb	sy
 8008a0e:	617b      	str	r3, [r7, #20]
 8008a10:	bf00      	nop
 8008a12:	bf00      	nop
 8008a14:	e7fd      	b.n	8008a12 <prvInitialiseNewTask+0x46>
 8008a16:	68bb      	ldr	r3, [r7, #8]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d01f      	beq.n	8008a5c <prvInitialiseNewTask+0x90>
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	61fb      	str	r3, [r7, #28]
 8008a20:	e012      	b.n	8008a48 <prvInitialiseNewTask+0x7c>
 8008a22:	68ba      	ldr	r2, [r7, #8]
 8008a24:	69fb      	ldr	r3, [r7, #28]
 8008a26:	4413      	add	r3, r2
 8008a28:	7819      	ldrb	r1, [r3, #0]
 8008a2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a2c:	69fb      	ldr	r3, [r7, #28]
 8008a2e:	4413      	add	r3, r2
 8008a30:	3334      	adds	r3, #52	@ 0x34
 8008a32:	460a      	mov	r2, r1
 8008a34:	701a      	strb	r2, [r3, #0]
 8008a36:	68ba      	ldr	r2, [r7, #8]
 8008a38:	69fb      	ldr	r3, [r7, #28]
 8008a3a:	4413      	add	r3, r2
 8008a3c:	781b      	ldrb	r3, [r3, #0]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d006      	beq.n	8008a50 <prvInitialiseNewTask+0x84>
 8008a42:	69fb      	ldr	r3, [r7, #28]
 8008a44:	3301      	adds	r3, #1
 8008a46:	61fb      	str	r3, [r7, #28]
 8008a48:	69fb      	ldr	r3, [r7, #28]
 8008a4a:	2b0f      	cmp	r3, #15
 8008a4c:	d9e9      	bls.n	8008a22 <prvInitialiseNewTask+0x56>
 8008a4e:	e000      	b.n	8008a52 <prvInitialiseNewTask+0x86>
 8008a50:	bf00      	nop
 8008a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a54:	2200      	movs	r2, #0
 8008a56:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008a5a:	e003      	b.n	8008a64 <prvInitialiseNewTask+0x98>
 8008a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a5e:	2200      	movs	r2, #0
 8008a60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
 8008a64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a66:	2b06      	cmp	r3, #6
 8008a68:	d901      	bls.n	8008a6e <prvInitialiseNewTask+0xa2>
 8008a6a:	2306      	movs	r3, #6
 8008a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008a72:	62da      	str	r2, [r3, #44]	@ 0x2c
 8008a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a76:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008a78:	645a      	str	r2, [r3, #68]	@ 0x44
 8008a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	649a      	str	r2, [r3, #72]	@ 0x48
 8008a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a82:	3304      	adds	r3, #4
 8008a84:	4618      	mov	r0, r3
 8008a86:	f7ff fe67 	bl	8008758 <vListInitialiseItem>
 8008a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a8c:	3318      	adds	r3, #24
 8008a8e:	4618      	mov	r0, r3
 8008a90:	f7ff fe62 	bl	8008758 <vListInitialiseItem>
 8008a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a98:	611a      	str	r2, [r3, #16]
 8008a9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a9c:	f1c3 0207 	rsb	r2, r3, #7
 8008aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aa2:	619a      	str	r2, [r3, #24]
 8008aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aa6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008aa8:	625a      	str	r2, [r3, #36]	@ 0x24
 8008aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aac:	2200      	movs	r2, #0
 8008aae:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8008ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 8008aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008abc:	334c      	adds	r3, #76	@ 0x4c
 8008abe:	224c      	movs	r2, #76	@ 0x4c
 8008ac0:	2100      	movs	r1, #0
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	f001 fafc 	bl	800a0c0 <memset>
 8008ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aca:	4a0d      	ldr	r2, [pc, #52]	@ (8008b00 <prvInitialiseNewTask+0x134>)
 8008acc:	651a      	str	r2, [r3, #80]	@ 0x50
 8008ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ad0:	4a0c      	ldr	r2, [pc, #48]	@ (8008b04 <prvInitialiseNewTask+0x138>)
 8008ad2:	655a      	str	r2, [r3, #84]	@ 0x54
 8008ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ad6:	4a0c      	ldr	r2, [pc, #48]	@ (8008b08 <prvInitialiseNewTask+0x13c>)
 8008ad8:	659a      	str	r2, [r3, #88]	@ 0x58
 8008ada:	683a      	ldr	r2, [r7, #0]
 8008adc:	68f9      	ldr	r1, [r7, #12]
 8008ade:	69b8      	ldr	r0, [r7, #24]
 8008ae0:	f000 fc2a 	bl	8009338 <pxPortInitialiseStack>
 8008ae4:	4602      	mov	r2, r0
 8008ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ae8:	601a      	str	r2, [r3, #0]
 8008aea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d002      	beq.n	8008af6 <prvInitialiseNewTask+0x12a>
 8008af0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008af2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008af4:	601a      	str	r2, [r3, #0]
 8008af6:	bf00      	nop
 8008af8:	3720      	adds	r7, #32
 8008afa:	46bd      	mov	sp, r7
 8008afc:	bd80      	pop	{r7, pc}
 8008afe:	bf00      	nop
 8008b00:	200016e4 	.word	0x200016e4
 8008b04:	2000174c 	.word	0x2000174c
 8008b08:	200017b4 	.word	0x200017b4

08008b0c <prvAddNewTaskToReadyList>:
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b082      	sub	sp, #8
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
 8008b14:	f000 fd40 	bl	8009598 <vPortEnterCritical>
 8008b18:	4b2a      	ldr	r3, [pc, #168]	@ (8008bc4 <prvAddNewTaskToReadyList+0xb8>)
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	3301      	adds	r3, #1
 8008b1e:	4a29      	ldr	r2, [pc, #164]	@ (8008bc4 <prvAddNewTaskToReadyList+0xb8>)
 8008b20:	6013      	str	r3, [r2, #0]
 8008b22:	4b29      	ldr	r3, [pc, #164]	@ (8008bc8 <prvAddNewTaskToReadyList+0xbc>)
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d109      	bne.n	8008b3e <prvAddNewTaskToReadyList+0x32>
 8008b2a:	4a27      	ldr	r2, [pc, #156]	@ (8008bc8 <prvAddNewTaskToReadyList+0xbc>)
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	6013      	str	r3, [r2, #0]
 8008b30:	4b24      	ldr	r3, [pc, #144]	@ (8008bc4 <prvAddNewTaskToReadyList+0xb8>)
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	2b01      	cmp	r3, #1
 8008b36:	d110      	bne.n	8008b5a <prvAddNewTaskToReadyList+0x4e>
 8008b38:	f000 fad4 	bl	80090e4 <prvInitialiseTaskLists>
 8008b3c:	e00d      	b.n	8008b5a <prvAddNewTaskToReadyList+0x4e>
 8008b3e:	4b23      	ldr	r3, [pc, #140]	@ (8008bcc <prvAddNewTaskToReadyList+0xc0>)
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d109      	bne.n	8008b5a <prvAddNewTaskToReadyList+0x4e>
 8008b46:	4b20      	ldr	r3, [pc, #128]	@ (8008bc8 <prvAddNewTaskToReadyList+0xbc>)
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b50:	429a      	cmp	r2, r3
 8008b52:	d802      	bhi.n	8008b5a <prvAddNewTaskToReadyList+0x4e>
 8008b54:	4a1c      	ldr	r2, [pc, #112]	@ (8008bc8 <prvAddNewTaskToReadyList+0xbc>)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6013      	str	r3, [r2, #0]
 8008b5a:	4b1d      	ldr	r3, [pc, #116]	@ (8008bd0 <prvAddNewTaskToReadyList+0xc4>)
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	3301      	adds	r3, #1
 8008b60:	4a1b      	ldr	r2, [pc, #108]	@ (8008bd0 <prvAddNewTaskToReadyList+0xc4>)
 8008b62:	6013      	str	r3, [r2, #0]
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b68:	2201      	movs	r2, #1
 8008b6a:	409a      	lsls	r2, r3
 8008b6c:	4b19      	ldr	r3, [pc, #100]	@ (8008bd4 <prvAddNewTaskToReadyList+0xc8>)
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	4313      	orrs	r3, r2
 8008b72:	4a18      	ldr	r2, [pc, #96]	@ (8008bd4 <prvAddNewTaskToReadyList+0xc8>)
 8008b74:	6013      	str	r3, [r2, #0]
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b7a:	4613      	mov	r3, r2
 8008b7c:	009b      	lsls	r3, r3, #2
 8008b7e:	4413      	add	r3, r2
 8008b80:	009b      	lsls	r3, r3, #2
 8008b82:	4a15      	ldr	r2, [pc, #84]	@ (8008bd8 <prvAddNewTaskToReadyList+0xcc>)
 8008b84:	441a      	add	r2, r3
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	3304      	adds	r3, #4
 8008b8a:	4619      	mov	r1, r3
 8008b8c:	4610      	mov	r0, r2
 8008b8e:	f7ff fdf0 	bl	8008772 <vListInsertEnd>
 8008b92:	f000 fd33 	bl	80095fc <vPortExitCritical>
 8008b96:	4b0d      	ldr	r3, [pc, #52]	@ (8008bcc <prvAddNewTaskToReadyList+0xc0>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d00e      	beq.n	8008bbc <prvAddNewTaskToReadyList+0xb0>
 8008b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8008bc8 <prvAddNewTaskToReadyList+0xbc>)
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ba8:	429a      	cmp	r2, r3
 8008baa:	d207      	bcs.n	8008bbc <prvAddNewTaskToReadyList+0xb0>
 8008bac:	4b0b      	ldr	r3, [pc, #44]	@ (8008bdc <prvAddNewTaskToReadyList+0xd0>)
 8008bae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008bb2:	601a      	str	r2, [r3, #0]
 8008bb4:	f3bf 8f4f 	dsb	sy
 8008bb8:	f3bf 8f6f 	isb	sy
 8008bbc:	bf00      	nop
 8008bbe:	3708      	adds	r7, #8
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	bd80      	pop	{r7, pc}
 8008bc4:	20000ad8 	.word	0x20000ad8
 8008bc8:	200009d8 	.word	0x200009d8
 8008bcc:	20000ae4 	.word	0x20000ae4
 8008bd0:	20000af4 	.word	0x20000af4
 8008bd4:	20000ae0 	.word	0x20000ae0
 8008bd8:	200009dc 	.word	0x200009dc
 8008bdc:	e000ed04 	.word	0xe000ed04

08008be0 <vTaskDelay>:
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b084      	sub	sp, #16
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
 8008be8:	2300      	movs	r3, #0
 8008bea:	60fb      	str	r3, [r7, #12]
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d018      	beq.n	8008c24 <vTaskDelay+0x44>
 8008bf2:	4b14      	ldr	r3, [pc, #80]	@ (8008c44 <vTaskDelay+0x64>)
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d00b      	beq.n	8008c12 <vTaskDelay+0x32>
 8008bfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bfe:	f383 8811 	msr	BASEPRI, r3
 8008c02:	f3bf 8f6f 	isb	sy
 8008c06:	f3bf 8f4f 	dsb	sy
 8008c0a:	60bb      	str	r3, [r7, #8]
 8008c0c:	bf00      	nop
 8008c0e:	bf00      	nop
 8008c10:	e7fd      	b.n	8008c0e <vTaskDelay+0x2e>
 8008c12:	f000 f885 	bl	8008d20 <vTaskSuspendAll>
 8008c16:	2100      	movs	r1, #0
 8008c18:	6878      	ldr	r0, [r7, #4]
 8008c1a:	f000 fb27 	bl	800926c <prvAddCurrentTaskToDelayedList>
 8008c1e:	f000 f88d 	bl	8008d3c <xTaskResumeAll>
 8008c22:	60f8      	str	r0, [r7, #12]
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d107      	bne.n	8008c3a <vTaskDelay+0x5a>
 8008c2a:	4b07      	ldr	r3, [pc, #28]	@ (8008c48 <vTaskDelay+0x68>)
 8008c2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c30:	601a      	str	r2, [r3, #0]
 8008c32:	f3bf 8f4f 	dsb	sy
 8008c36:	f3bf 8f6f 	isb	sy
 8008c3a:	bf00      	nop
 8008c3c:	3710      	adds	r7, #16
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	bd80      	pop	{r7, pc}
 8008c42:	bf00      	nop
 8008c44:	20000b00 	.word	0x20000b00
 8008c48:	e000ed04 	.word	0xe000ed04

08008c4c <vTaskStartScheduler>:
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b08a      	sub	sp, #40	@ 0x28
 8008c50:	af04      	add	r7, sp, #16
 8008c52:	2300      	movs	r3, #0
 8008c54:	60bb      	str	r3, [r7, #8]
 8008c56:	2300      	movs	r3, #0
 8008c58:	607b      	str	r3, [r7, #4]
 8008c5a:	463a      	mov	r2, r7
 8008c5c:	1d39      	adds	r1, r7, #4
 8008c5e:	f107 0308 	add.w	r3, r7, #8
 8008c62:	4618      	mov	r0, r3
 8008c64:	f7f7 fe78 	bl	8000958 <vApplicationGetIdleTaskMemory>
 8008c68:	6839      	ldr	r1, [r7, #0]
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	68ba      	ldr	r2, [r7, #8]
 8008c6e:	9202      	str	r2, [sp, #8]
 8008c70:	9301      	str	r3, [sp, #4]
 8008c72:	2300      	movs	r3, #0
 8008c74:	9300      	str	r3, [sp, #0]
 8008c76:	2300      	movs	r3, #0
 8008c78:	460a      	mov	r2, r1
 8008c7a:	4921      	ldr	r1, [pc, #132]	@ (8008d00 <vTaskStartScheduler+0xb4>)
 8008c7c:	4821      	ldr	r0, [pc, #132]	@ (8008d04 <vTaskStartScheduler+0xb8>)
 8008c7e:	f7ff fdff 	bl	8008880 <xTaskCreateStatic>
 8008c82:	4603      	mov	r3, r0
 8008c84:	4a20      	ldr	r2, [pc, #128]	@ (8008d08 <vTaskStartScheduler+0xbc>)
 8008c86:	6013      	str	r3, [r2, #0]
 8008c88:	4b1f      	ldr	r3, [pc, #124]	@ (8008d08 <vTaskStartScheduler+0xbc>)
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d002      	beq.n	8008c96 <vTaskStartScheduler+0x4a>
 8008c90:	2301      	movs	r3, #1
 8008c92:	617b      	str	r3, [r7, #20]
 8008c94:	e001      	b.n	8008c9a <vTaskStartScheduler+0x4e>
 8008c96:	2300      	movs	r3, #0
 8008c98:	617b      	str	r3, [r7, #20]
 8008c9a:	697b      	ldr	r3, [r7, #20]
 8008c9c:	2b01      	cmp	r3, #1
 8008c9e:	d11b      	bne.n	8008cd8 <vTaskStartScheduler+0x8c>
 8008ca0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ca4:	f383 8811 	msr	BASEPRI, r3
 8008ca8:	f3bf 8f6f 	isb	sy
 8008cac:	f3bf 8f4f 	dsb	sy
 8008cb0:	613b      	str	r3, [r7, #16]
 8008cb2:	bf00      	nop
 8008cb4:	4b15      	ldr	r3, [pc, #84]	@ (8008d0c <vTaskStartScheduler+0xc0>)
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	334c      	adds	r3, #76	@ 0x4c
 8008cba:	4a15      	ldr	r2, [pc, #84]	@ (8008d10 <vTaskStartScheduler+0xc4>)
 8008cbc:	6013      	str	r3, [r2, #0]
 8008cbe:	4b15      	ldr	r3, [pc, #84]	@ (8008d14 <vTaskStartScheduler+0xc8>)
 8008cc0:	f04f 32ff 	mov.w	r2, #4294967295
 8008cc4:	601a      	str	r2, [r3, #0]
 8008cc6:	4b14      	ldr	r3, [pc, #80]	@ (8008d18 <vTaskStartScheduler+0xcc>)
 8008cc8:	2201      	movs	r2, #1
 8008cca:	601a      	str	r2, [r3, #0]
 8008ccc:	4b13      	ldr	r3, [pc, #76]	@ (8008d1c <vTaskStartScheduler+0xd0>)
 8008cce:	2200      	movs	r2, #0
 8008cd0:	601a      	str	r2, [r3, #0]
 8008cd2:	f000 fbbd 	bl	8009450 <xPortStartScheduler>
 8008cd6:	e00f      	b.n	8008cf8 <vTaskStartScheduler+0xac>
 8008cd8:	697b      	ldr	r3, [r7, #20]
 8008cda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cde:	d10b      	bne.n	8008cf8 <vTaskStartScheduler+0xac>
 8008ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ce4:	f383 8811 	msr	BASEPRI, r3
 8008ce8:	f3bf 8f6f 	isb	sy
 8008cec:	f3bf 8f4f 	dsb	sy
 8008cf0:	60fb      	str	r3, [r7, #12]
 8008cf2:	bf00      	nop
 8008cf4:	bf00      	nop
 8008cf6:	e7fd      	b.n	8008cf4 <vTaskStartScheduler+0xa8>
 8008cf8:	bf00      	nop
 8008cfa:	3718      	adds	r7, #24
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bd80      	pop	{r7, pc}
 8008d00:	0800b4e8 	.word	0x0800b4e8
 8008d04:	080090b5 	.word	0x080090b5
 8008d08:	20000afc 	.word	0x20000afc
 8008d0c:	200009d8 	.word	0x200009d8
 8008d10:	2000001c 	.word	0x2000001c
 8008d14:	20000af8 	.word	0x20000af8
 8008d18:	20000ae4 	.word	0x20000ae4
 8008d1c:	20000adc 	.word	0x20000adc

08008d20 <vTaskSuspendAll>:
 8008d20:	b480      	push	{r7}
 8008d22:	af00      	add	r7, sp, #0
 8008d24:	4b04      	ldr	r3, [pc, #16]	@ (8008d38 <vTaskSuspendAll+0x18>)
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	3301      	adds	r3, #1
 8008d2a:	4a03      	ldr	r2, [pc, #12]	@ (8008d38 <vTaskSuspendAll+0x18>)
 8008d2c:	6013      	str	r3, [r2, #0]
 8008d2e:	bf00      	nop
 8008d30:	46bd      	mov	sp, r7
 8008d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d36:	4770      	bx	lr
 8008d38:	20000b00 	.word	0x20000b00

08008d3c <xTaskResumeAll>:
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b084      	sub	sp, #16
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	2300      	movs	r3, #0
 8008d44:	60fb      	str	r3, [r7, #12]
 8008d46:	2300      	movs	r3, #0
 8008d48:	60bb      	str	r3, [r7, #8]
 8008d4a:	4b42      	ldr	r3, [pc, #264]	@ (8008e54 <xTaskResumeAll+0x118>)
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d10b      	bne.n	8008d6a <xTaskResumeAll+0x2e>
 8008d52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d56:	f383 8811 	msr	BASEPRI, r3
 8008d5a:	f3bf 8f6f 	isb	sy
 8008d5e:	f3bf 8f4f 	dsb	sy
 8008d62:	603b      	str	r3, [r7, #0]
 8008d64:	bf00      	nop
 8008d66:	bf00      	nop
 8008d68:	e7fd      	b.n	8008d66 <xTaskResumeAll+0x2a>
 8008d6a:	f000 fc15 	bl	8009598 <vPortEnterCritical>
 8008d6e:	4b39      	ldr	r3, [pc, #228]	@ (8008e54 <xTaskResumeAll+0x118>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	3b01      	subs	r3, #1
 8008d74:	4a37      	ldr	r2, [pc, #220]	@ (8008e54 <xTaskResumeAll+0x118>)
 8008d76:	6013      	str	r3, [r2, #0]
 8008d78:	4b36      	ldr	r3, [pc, #216]	@ (8008e54 <xTaskResumeAll+0x118>)
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d161      	bne.n	8008e44 <xTaskResumeAll+0x108>
 8008d80:	4b35      	ldr	r3, [pc, #212]	@ (8008e58 <xTaskResumeAll+0x11c>)
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d05d      	beq.n	8008e44 <xTaskResumeAll+0x108>
 8008d88:	e02e      	b.n	8008de8 <xTaskResumeAll+0xac>
 8008d8a:	4b34      	ldr	r3, [pc, #208]	@ (8008e5c <xTaskResumeAll+0x120>)
 8008d8c:	68db      	ldr	r3, [r3, #12]
 8008d8e:	68db      	ldr	r3, [r3, #12]
 8008d90:	60fb      	str	r3, [r7, #12]
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	3318      	adds	r3, #24
 8008d96:	4618      	mov	r0, r3
 8008d98:	f7ff fd48 	bl	800882c <uxListRemove>
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	3304      	adds	r3, #4
 8008da0:	4618      	mov	r0, r3
 8008da2:	f7ff fd43 	bl	800882c <uxListRemove>
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008daa:	2201      	movs	r2, #1
 8008dac:	409a      	lsls	r2, r3
 8008dae:	4b2c      	ldr	r3, [pc, #176]	@ (8008e60 <xTaskResumeAll+0x124>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	4313      	orrs	r3, r2
 8008db4:	4a2a      	ldr	r2, [pc, #168]	@ (8008e60 <xTaskResumeAll+0x124>)
 8008db6:	6013      	str	r3, [r2, #0]
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dbc:	4613      	mov	r3, r2
 8008dbe:	009b      	lsls	r3, r3, #2
 8008dc0:	4413      	add	r3, r2
 8008dc2:	009b      	lsls	r3, r3, #2
 8008dc4:	4a27      	ldr	r2, [pc, #156]	@ (8008e64 <xTaskResumeAll+0x128>)
 8008dc6:	441a      	add	r2, r3
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	3304      	adds	r3, #4
 8008dcc:	4619      	mov	r1, r3
 8008dce:	4610      	mov	r0, r2
 8008dd0:	f7ff fccf 	bl	8008772 <vListInsertEnd>
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dd8:	4b23      	ldr	r3, [pc, #140]	@ (8008e68 <xTaskResumeAll+0x12c>)
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dde:	429a      	cmp	r2, r3
 8008de0:	d302      	bcc.n	8008de8 <xTaskResumeAll+0xac>
 8008de2:	4b22      	ldr	r3, [pc, #136]	@ (8008e6c <xTaskResumeAll+0x130>)
 8008de4:	2201      	movs	r2, #1
 8008de6:	601a      	str	r2, [r3, #0]
 8008de8:	4b1c      	ldr	r3, [pc, #112]	@ (8008e5c <xTaskResumeAll+0x120>)
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d1cc      	bne.n	8008d8a <xTaskResumeAll+0x4e>
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d001      	beq.n	8008dfa <xTaskResumeAll+0xbe>
 8008df6:	f000 fa19 	bl	800922c <prvResetNextTaskUnblockTime>
 8008dfa:	4b1d      	ldr	r3, [pc, #116]	@ (8008e70 <xTaskResumeAll+0x134>)
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	607b      	str	r3, [r7, #4]
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d010      	beq.n	8008e28 <xTaskResumeAll+0xec>
 8008e06:	f000 f837 	bl	8008e78 <xTaskIncrementTick>
 8008e0a:	4603      	mov	r3, r0
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d002      	beq.n	8008e16 <xTaskResumeAll+0xda>
 8008e10:	4b16      	ldr	r3, [pc, #88]	@ (8008e6c <xTaskResumeAll+0x130>)
 8008e12:	2201      	movs	r2, #1
 8008e14:	601a      	str	r2, [r3, #0]
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	3b01      	subs	r3, #1
 8008e1a:	607b      	str	r3, [r7, #4]
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d1f1      	bne.n	8008e06 <xTaskResumeAll+0xca>
 8008e22:	4b13      	ldr	r3, [pc, #76]	@ (8008e70 <xTaskResumeAll+0x134>)
 8008e24:	2200      	movs	r2, #0
 8008e26:	601a      	str	r2, [r3, #0]
 8008e28:	4b10      	ldr	r3, [pc, #64]	@ (8008e6c <xTaskResumeAll+0x130>)
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d009      	beq.n	8008e44 <xTaskResumeAll+0x108>
 8008e30:	2301      	movs	r3, #1
 8008e32:	60bb      	str	r3, [r7, #8]
 8008e34:	4b0f      	ldr	r3, [pc, #60]	@ (8008e74 <xTaskResumeAll+0x138>)
 8008e36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e3a:	601a      	str	r2, [r3, #0]
 8008e3c:	f3bf 8f4f 	dsb	sy
 8008e40:	f3bf 8f6f 	isb	sy
 8008e44:	f000 fbda 	bl	80095fc <vPortExitCritical>
 8008e48:	68bb      	ldr	r3, [r7, #8]
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	3710      	adds	r7, #16
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	bd80      	pop	{r7, pc}
 8008e52:	bf00      	nop
 8008e54:	20000b00 	.word	0x20000b00
 8008e58:	20000ad8 	.word	0x20000ad8
 8008e5c:	20000a98 	.word	0x20000a98
 8008e60:	20000ae0 	.word	0x20000ae0
 8008e64:	200009dc 	.word	0x200009dc
 8008e68:	200009d8 	.word	0x200009d8
 8008e6c:	20000aec 	.word	0x20000aec
 8008e70:	20000ae8 	.word	0x20000ae8
 8008e74:	e000ed04 	.word	0xe000ed04

08008e78 <xTaskIncrementTick>:
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b086      	sub	sp, #24
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	2300      	movs	r3, #0
 8008e80:	617b      	str	r3, [r7, #20]
 8008e82:	4b4f      	ldr	r3, [pc, #316]	@ (8008fc0 <xTaskIncrementTick+0x148>)
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	f040 808f 	bne.w	8008faa <xTaskIncrementTick+0x132>
 8008e8c:	4b4d      	ldr	r3, [pc, #308]	@ (8008fc4 <xTaskIncrementTick+0x14c>)
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	3301      	adds	r3, #1
 8008e92:	613b      	str	r3, [r7, #16]
 8008e94:	4a4b      	ldr	r2, [pc, #300]	@ (8008fc4 <xTaskIncrementTick+0x14c>)
 8008e96:	693b      	ldr	r3, [r7, #16]
 8008e98:	6013      	str	r3, [r2, #0]
 8008e9a:	693b      	ldr	r3, [r7, #16]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d121      	bne.n	8008ee4 <xTaskIncrementTick+0x6c>
 8008ea0:	4b49      	ldr	r3, [pc, #292]	@ (8008fc8 <xTaskIncrementTick+0x150>)
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d00b      	beq.n	8008ec2 <xTaskIncrementTick+0x4a>
 8008eaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eae:	f383 8811 	msr	BASEPRI, r3
 8008eb2:	f3bf 8f6f 	isb	sy
 8008eb6:	f3bf 8f4f 	dsb	sy
 8008eba:	603b      	str	r3, [r7, #0]
 8008ebc:	bf00      	nop
 8008ebe:	bf00      	nop
 8008ec0:	e7fd      	b.n	8008ebe <xTaskIncrementTick+0x46>
 8008ec2:	4b41      	ldr	r3, [pc, #260]	@ (8008fc8 <xTaskIncrementTick+0x150>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	60fb      	str	r3, [r7, #12]
 8008ec8:	4b40      	ldr	r3, [pc, #256]	@ (8008fcc <xTaskIncrementTick+0x154>)
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	4a3e      	ldr	r2, [pc, #248]	@ (8008fc8 <xTaskIncrementTick+0x150>)
 8008ece:	6013      	str	r3, [r2, #0]
 8008ed0:	4a3e      	ldr	r2, [pc, #248]	@ (8008fcc <xTaskIncrementTick+0x154>)
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	6013      	str	r3, [r2, #0]
 8008ed6:	4b3e      	ldr	r3, [pc, #248]	@ (8008fd0 <xTaskIncrementTick+0x158>)
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	3301      	adds	r3, #1
 8008edc:	4a3c      	ldr	r2, [pc, #240]	@ (8008fd0 <xTaskIncrementTick+0x158>)
 8008ede:	6013      	str	r3, [r2, #0]
 8008ee0:	f000 f9a4 	bl	800922c <prvResetNextTaskUnblockTime>
 8008ee4:	4b3b      	ldr	r3, [pc, #236]	@ (8008fd4 <xTaskIncrementTick+0x15c>)
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	693a      	ldr	r2, [r7, #16]
 8008eea:	429a      	cmp	r2, r3
 8008eec:	d348      	bcc.n	8008f80 <xTaskIncrementTick+0x108>
 8008eee:	4b36      	ldr	r3, [pc, #216]	@ (8008fc8 <xTaskIncrementTick+0x150>)
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d104      	bne.n	8008f02 <xTaskIncrementTick+0x8a>
 8008ef8:	4b36      	ldr	r3, [pc, #216]	@ (8008fd4 <xTaskIncrementTick+0x15c>)
 8008efa:	f04f 32ff 	mov.w	r2, #4294967295
 8008efe:	601a      	str	r2, [r3, #0]
 8008f00:	e03e      	b.n	8008f80 <xTaskIncrementTick+0x108>
 8008f02:	4b31      	ldr	r3, [pc, #196]	@ (8008fc8 <xTaskIncrementTick+0x150>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	68db      	ldr	r3, [r3, #12]
 8008f08:	68db      	ldr	r3, [r3, #12]
 8008f0a:	60bb      	str	r3, [r7, #8]
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	685b      	ldr	r3, [r3, #4]
 8008f10:	607b      	str	r3, [r7, #4]
 8008f12:	693a      	ldr	r2, [r7, #16]
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	429a      	cmp	r2, r3
 8008f18:	d203      	bcs.n	8008f22 <xTaskIncrementTick+0xaa>
 8008f1a:	4a2e      	ldr	r2, [pc, #184]	@ (8008fd4 <xTaskIncrementTick+0x15c>)
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	6013      	str	r3, [r2, #0]
 8008f20:	e02e      	b.n	8008f80 <xTaskIncrementTick+0x108>
 8008f22:	68bb      	ldr	r3, [r7, #8]
 8008f24:	3304      	adds	r3, #4
 8008f26:	4618      	mov	r0, r3
 8008f28:	f7ff fc80 	bl	800882c <uxListRemove>
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d004      	beq.n	8008f3e <xTaskIncrementTick+0xc6>
 8008f34:	68bb      	ldr	r3, [r7, #8]
 8008f36:	3318      	adds	r3, #24
 8008f38:	4618      	mov	r0, r3
 8008f3a:	f7ff fc77 	bl	800882c <uxListRemove>
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f42:	2201      	movs	r2, #1
 8008f44:	409a      	lsls	r2, r3
 8008f46:	4b24      	ldr	r3, [pc, #144]	@ (8008fd8 <xTaskIncrementTick+0x160>)
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	4313      	orrs	r3, r2
 8008f4c:	4a22      	ldr	r2, [pc, #136]	@ (8008fd8 <xTaskIncrementTick+0x160>)
 8008f4e:	6013      	str	r3, [r2, #0]
 8008f50:	68bb      	ldr	r3, [r7, #8]
 8008f52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f54:	4613      	mov	r3, r2
 8008f56:	009b      	lsls	r3, r3, #2
 8008f58:	4413      	add	r3, r2
 8008f5a:	009b      	lsls	r3, r3, #2
 8008f5c:	4a1f      	ldr	r2, [pc, #124]	@ (8008fdc <xTaskIncrementTick+0x164>)
 8008f5e:	441a      	add	r2, r3
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	3304      	adds	r3, #4
 8008f64:	4619      	mov	r1, r3
 8008f66:	4610      	mov	r0, r2
 8008f68:	f7ff fc03 	bl	8008772 <vListInsertEnd>
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f70:	4b1b      	ldr	r3, [pc, #108]	@ (8008fe0 <xTaskIncrementTick+0x168>)
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f76:	429a      	cmp	r2, r3
 8008f78:	d3b9      	bcc.n	8008eee <xTaskIncrementTick+0x76>
 8008f7a:	2301      	movs	r3, #1
 8008f7c:	617b      	str	r3, [r7, #20]
 8008f7e:	e7b6      	b.n	8008eee <xTaskIncrementTick+0x76>
 8008f80:	4b17      	ldr	r3, [pc, #92]	@ (8008fe0 <xTaskIncrementTick+0x168>)
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f86:	4915      	ldr	r1, [pc, #84]	@ (8008fdc <xTaskIncrementTick+0x164>)
 8008f88:	4613      	mov	r3, r2
 8008f8a:	009b      	lsls	r3, r3, #2
 8008f8c:	4413      	add	r3, r2
 8008f8e:	009b      	lsls	r3, r3, #2
 8008f90:	440b      	add	r3, r1
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	2b01      	cmp	r3, #1
 8008f96:	d901      	bls.n	8008f9c <xTaskIncrementTick+0x124>
 8008f98:	2301      	movs	r3, #1
 8008f9a:	617b      	str	r3, [r7, #20]
 8008f9c:	4b11      	ldr	r3, [pc, #68]	@ (8008fe4 <xTaskIncrementTick+0x16c>)
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d007      	beq.n	8008fb4 <xTaskIncrementTick+0x13c>
 8008fa4:	2301      	movs	r3, #1
 8008fa6:	617b      	str	r3, [r7, #20]
 8008fa8:	e004      	b.n	8008fb4 <xTaskIncrementTick+0x13c>
 8008faa:	4b0f      	ldr	r3, [pc, #60]	@ (8008fe8 <xTaskIncrementTick+0x170>)
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	3301      	adds	r3, #1
 8008fb0:	4a0d      	ldr	r2, [pc, #52]	@ (8008fe8 <xTaskIncrementTick+0x170>)
 8008fb2:	6013      	str	r3, [r2, #0]
 8008fb4:	697b      	ldr	r3, [r7, #20]
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	3718      	adds	r7, #24
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	bd80      	pop	{r7, pc}
 8008fbe:	bf00      	nop
 8008fc0:	20000b00 	.word	0x20000b00
 8008fc4:	20000adc 	.word	0x20000adc
 8008fc8:	20000a90 	.word	0x20000a90
 8008fcc:	20000a94 	.word	0x20000a94
 8008fd0:	20000af0 	.word	0x20000af0
 8008fd4:	20000af8 	.word	0x20000af8
 8008fd8:	20000ae0 	.word	0x20000ae0
 8008fdc:	200009dc 	.word	0x200009dc
 8008fe0:	200009d8 	.word	0x200009d8
 8008fe4:	20000aec 	.word	0x20000aec
 8008fe8:	20000ae8 	.word	0x20000ae8

08008fec <vTaskSwitchContext>:
 8008fec:	b480      	push	{r7}
 8008fee:	b087      	sub	sp, #28
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	4b2a      	ldr	r3, [pc, #168]	@ (800909c <vTaskSwitchContext+0xb0>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d003      	beq.n	8009002 <vTaskSwitchContext+0x16>
 8008ffa:	4b29      	ldr	r3, [pc, #164]	@ (80090a0 <vTaskSwitchContext+0xb4>)
 8008ffc:	2201      	movs	r2, #1
 8008ffe:	601a      	str	r2, [r3, #0]
 8009000:	e045      	b.n	800908e <vTaskSwitchContext+0xa2>
 8009002:	4b27      	ldr	r3, [pc, #156]	@ (80090a0 <vTaskSwitchContext+0xb4>)
 8009004:	2200      	movs	r2, #0
 8009006:	601a      	str	r2, [r3, #0]
 8009008:	4b26      	ldr	r3, [pc, #152]	@ (80090a4 <vTaskSwitchContext+0xb8>)
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	60fb      	str	r3, [r7, #12]
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	fab3 f383 	clz	r3, r3
 8009014:	72fb      	strb	r3, [r7, #11]
 8009016:	7afb      	ldrb	r3, [r7, #11]
 8009018:	f1c3 031f 	rsb	r3, r3, #31
 800901c:	617b      	str	r3, [r7, #20]
 800901e:	4922      	ldr	r1, [pc, #136]	@ (80090a8 <vTaskSwitchContext+0xbc>)
 8009020:	697a      	ldr	r2, [r7, #20]
 8009022:	4613      	mov	r3, r2
 8009024:	009b      	lsls	r3, r3, #2
 8009026:	4413      	add	r3, r2
 8009028:	009b      	lsls	r3, r3, #2
 800902a:	440b      	add	r3, r1
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d10b      	bne.n	800904a <vTaskSwitchContext+0x5e>
 8009032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009036:	f383 8811 	msr	BASEPRI, r3
 800903a:	f3bf 8f6f 	isb	sy
 800903e:	f3bf 8f4f 	dsb	sy
 8009042:	607b      	str	r3, [r7, #4]
 8009044:	bf00      	nop
 8009046:	bf00      	nop
 8009048:	e7fd      	b.n	8009046 <vTaskSwitchContext+0x5a>
 800904a:	697a      	ldr	r2, [r7, #20]
 800904c:	4613      	mov	r3, r2
 800904e:	009b      	lsls	r3, r3, #2
 8009050:	4413      	add	r3, r2
 8009052:	009b      	lsls	r3, r3, #2
 8009054:	4a14      	ldr	r2, [pc, #80]	@ (80090a8 <vTaskSwitchContext+0xbc>)
 8009056:	4413      	add	r3, r2
 8009058:	613b      	str	r3, [r7, #16]
 800905a:	693b      	ldr	r3, [r7, #16]
 800905c:	685b      	ldr	r3, [r3, #4]
 800905e:	685a      	ldr	r2, [r3, #4]
 8009060:	693b      	ldr	r3, [r7, #16]
 8009062:	605a      	str	r2, [r3, #4]
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	685a      	ldr	r2, [r3, #4]
 8009068:	693b      	ldr	r3, [r7, #16]
 800906a:	3308      	adds	r3, #8
 800906c:	429a      	cmp	r2, r3
 800906e:	d104      	bne.n	800907a <vTaskSwitchContext+0x8e>
 8009070:	693b      	ldr	r3, [r7, #16]
 8009072:	685b      	ldr	r3, [r3, #4]
 8009074:	685a      	ldr	r2, [r3, #4]
 8009076:	693b      	ldr	r3, [r7, #16]
 8009078:	605a      	str	r2, [r3, #4]
 800907a:	693b      	ldr	r3, [r7, #16]
 800907c:	685b      	ldr	r3, [r3, #4]
 800907e:	68db      	ldr	r3, [r3, #12]
 8009080:	4a0a      	ldr	r2, [pc, #40]	@ (80090ac <vTaskSwitchContext+0xc0>)
 8009082:	6013      	str	r3, [r2, #0]
 8009084:	4b09      	ldr	r3, [pc, #36]	@ (80090ac <vTaskSwitchContext+0xc0>)
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	334c      	adds	r3, #76	@ 0x4c
 800908a:	4a09      	ldr	r2, [pc, #36]	@ (80090b0 <vTaskSwitchContext+0xc4>)
 800908c:	6013      	str	r3, [r2, #0]
 800908e:	bf00      	nop
 8009090:	371c      	adds	r7, #28
 8009092:	46bd      	mov	sp, r7
 8009094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009098:	4770      	bx	lr
 800909a:	bf00      	nop
 800909c:	20000b00 	.word	0x20000b00
 80090a0:	20000aec 	.word	0x20000aec
 80090a4:	20000ae0 	.word	0x20000ae0
 80090a8:	200009dc 	.word	0x200009dc
 80090ac:	200009d8 	.word	0x200009d8
 80090b0:	2000001c 	.word	0x2000001c

080090b4 <prvIdleTask>:
 80090b4:	b580      	push	{r7, lr}
 80090b6:	b082      	sub	sp, #8
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
 80090bc:	f000 f852 	bl	8009164 <prvCheckTasksWaitingTermination>
 80090c0:	4b06      	ldr	r3, [pc, #24]	@ (80090dc <prvIdleTask+0x28>)
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	2b01      	cmp	r3, #1
 80090c6:	d9f9      	bls.n	80090bc <prvIdleTask+0x8>
 80090c8:	4b05      	ldr	r3, [pc, #20]	@ (80090e0 <prvIdleTask+0x2c>)
 80090ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090ce:	601a      	str	r2, [r3, #0]
 80090d0:	f3bf 8f4f 	dsb	sy
 80090d4:	f3bf 8f6f 	isb	sy
 80090d8:	e7f0      	b.n	80090bc <prvIdleTask+0x8>
 80090da:	bf00      	nop
 80090dc:	200009dc 	.word	0x200009dc
 80090e0:	e000ed04 	.word	0xe000ed04

080090e4 <prvInitialiseTaskLists>:
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b082      	sub	sp, #8
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	2300      	movs	r3, #0
 80090ec:	607b      	str	r3, [r7, #4]
 80090ee:	e00c      	b.n	800910a <prvInitialiseTaskLists+0x26>
 80090f0:	687a      	ldr	r2, [r7, #4]
 80090f2:	4613      	mov	r3, r2
 80090f4:	009b      	lsls	r3, r3, #2
 80090f6:	4413      	add	r3, r2
 80090f8:	009b      	lsls	r3, r3, #2
 80090fa:	4a12      	ldr	r2, [pc, #72]	@ (8009144 <prvInitialiseTaskLists+0x60>)
 80090fc:	4413      	add	r3, r2
 80090fe:	4618      	mov	r0, r3
 8009100:	f7ff fb0a 	bl	8008718 <vListInitialise>
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	3301      	adds	r3, #1
 8009108:	607b      	str	r3, [r7, #4]
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	2b06      	cmp	r3, #6
 800910e:	d9ef      	bls.n	80090f0 <prvInitialiseTaskLists+0xc>
 8009110:	480d      	ldr	r0, [pc, #52]	@ (8009148 <prvInitialiseTaskLists+0x64>)
 8009112:	f7ff fb01 	bl	8008718 <vListInitialise>
 8009116:	480d      	ldr	r0, [pc, #52]	@ (800914c <prvInitialiseTaskLists+0x68>)
 8009118:	f7ff fafe 	bl	8008718 <vListInitialise>
 800911c:	480c      	ldr	r0, [pc, #48]	@ (8009150 <prvInitialiseTaskLists+0x6c>)
 800911e:	f7ff fafb 	bl	8008718 <vListInitialise>
 8009122:	480c      	ldr	r0, [pc, #48]	@ (8009154 <prvInitialiseTaskLists+0x70>)
 8009124:	f7ff faf8 	bl	8008718 <vListInitialise>
 8009128:	480b      	ldr	r0, [pc, #44]	@ (8009158 <prvInitialiseTaskLists+0x74>)
 800912a:	f7ff faf5 	bl	8008718 <vListInitialise>
 800912e:	4b0b      	ldr	r3, [pc, #44]	@ (800915c <prvInitialiseTaskLists+0x78>)
 8009130:	4a05      	ldr	r2, [pc, #20]	@ (8009148 <prvInitialiseTaskLists+0x64>)
 8009132:	601a      	str	r2, [r3, #0]
 8009134:	4b0a      	ldr	r3, [pc, #40]	@ (8009160 <prvInitialiseTaskLists+0x7c>)
 8009136:	4a05      	ldr	r2, [pc, #20]	@ (800914c <prvInitialiseTaskLists+0x68>)
 8009138:	601a      	str	r2, [r3, #0]
 800913a:	bf00      	nop
 800913c:	3708      	adds	r7, #8
 800913e:	46bd      	mov	sp, r7
 8009140:	bd80      	pop	{r7, pc}
 8009142:	bf00      	nop
 8009144:	200009dc 	.word	0x200009dc
 8009148:	20000a68 	.word	0x20000a68
 800914c:	20000a7c 	.word	0x20000a7c
 8009150:	20000a98 	.word	0x20000a98
 8009154:	20000aac 	.word	0x20000aac
 8009158:	20000ac4 	.word	0x20000ac4
 800915c:	20000a90 	.word	0x20000a90
 8009160:	20000a94 	.word	0x20000a94

08009164 <prvCheckTasksWaitingTermination>:
 8009164:	b580      	push	{r7, lr}
 8009166:	b082      	sub	sp, #8
 8009168:	af00      	add	r7, sp, #0
 800916a:	e019      	b.n	80091a0 <prvCheckTasksWaitingTermination+0x3c>
 800916c:	f000 fa14 	bl	8009598 <vPortEnterCritical>
 8009170:	4b10      	ldr	r3, [pc, #64]	@ (80091b4 <prvCheckTasksWaitingTermination+0x50>)
 8009172:	68db      	ldr	r3, [r3, #12]
 8009174:	68db      	ldr	r3, [r3, #12]
 8009176:	607b      	str	r3, [r7, #4]
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	3304      	adds	r3, #4
 800917c:	4618      	mov	r0, r3
 800917e:	f7ff fb55 	bl	800882c <uxListRemove>
 8009182:	4b0d      	ldr	r3, [pc, #52]	@ (80091b8 <prvCheckTasksWaitingTermination+0x54>)
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	3b01      	subs	r3, #1
 8009188:	4a0b      	ldr	r2, [pc, #44]	@ (80091b8 <prvCheckTasksWaitingTermination+0x54>)
 800918a:	6013      	str	r3, [r2, #0]
 800918c:	4b0b      	ldr	r3, [pc, #44]	@ (80091bc <prvCheckTasksWaitingTermination+0x58>)
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	3b01      	subs	r3, #1
 8009192:	4a0a      	ldr	r2, [pc, #40]	@ (80091bc <prvCheckTasksWaitingTermination+0x58>)
 8009194:	6013      	str	r3, [r2, #0]
 8009196:	f000 fa31 	bl	80095fc <vPortExitCritical>
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	f000 f810 	bl	80091c0 <prvDeleteTCB>
 80091a0:	4b06      	ldr	r3, [pc, #24]	@ (80091bc <prvCheckTasksWaitingTermination+0x58>)
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d1e1      	bne.n	800916c <prvCheckTasksWaitingTermination+0x8>
 80091a8:	bf00      	nop
 80091aa:	bf00      	nop
 80091ac:	3708      	adds	r7, #8
 80091ae:	46bd      	mov	sp, r7
 80091b0:	bd80      	pop	{r7, pc}
 80091b2:	bf00      	nop
 80091b4:	20000aac 	.word	0x20000aac
 80091b8:	20000ad8 	.word	0x20000ad8
 80091bc:	20000ac0 	.word	0x20000ac0

080091c0 <prvDeleteTCB>:
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b084      	sub	sp, #16
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	334c      	adds	r3, #76	@ 0x4c
 80091cc:	4618      	mov	r0, r3
 80091ce:	f000 ff8f 	bl	800a0f0 <_reclaim_reent>
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d108      	bne.n	80091ee <prvDeleteTCB+0x2e>
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091e0:	4618      	mov	r0, r3
 80091e2:	f000 fb87 	bl	80098f4 <vPortFree>
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	f000 fb84 	bl	80098f4 <vPortFree>
 80091ec:	e019      	b.n	8009222 <prvDeleteTCB+0x62>
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80091f4:	2b01      	cmp	r3, #1
 80091f6:	d103      	bne.n	8009200 <prvDeleteTCB+0x40>
 80091f8:	6878      	ldr	r0, [r7, #4]
 80091fa:	f000 fb7b 	bl	80098f4 <vPortFree>
 80091fe:	e010      	b.n	8009222 <prvDeleteTCB+0x62>
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009206:	2b02      	cmp	r3, #2
 8009208:	d00b      	beq.n	8009222 <prvDeleteTCB+0x62>
 800920a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800920e:	f383 8811 	msr	BASEPRI, r3
 8009212:	f3bf 8f6f 	isb	sy
 8009216:	f3bf 8f4f 	dsb	sy
 800921a:	60fb      	str	r3, [r7, #12]
 800921c:	bf00      	nop
 800921e:	bf00      	nop
 8009220:	e7fd      	b.n	800921e <prvDeleteTCB+0x5e>
 8009222:	bf00      	nop
 8009224:	3710      	adds	r7, #16
 8009226:	46bd      	mov	sp, r7
 8009228:	bd80      	pop	{r7, pc}
	...

0800922c <prvResetNextTaskUnblockTime>:
 800922c:	b480      	push	{r7}
 800922e:	b083      	sub	sp, #12
 8009230:	af00      	add	r7, sp, #0
 8009232:	4b0c      	ldr	r3, [pc, #48]	@ (8009264 <prvResetNextTaskUnblockTime+0x38>)
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d104      	bne.n	8009246 <prvResetNextTaskUnblockTime+0x1a>
 800923c:	4b0a      	ldr	r3, [pc, #40]	@ (8009268 <prvResetNextTaskUnblockTime+0x3c>)
 800923e:	f04f 32ff 	mov.w	r2, #4294967295
 8009242:	601a      	str	r2, [r3, #0]
 8009244:	e008      	b.n	8009258 <prvResetNextTaskUnblockTime+0x2c>
 8009246:	4b07      	ldr	r3, [pc, #28]	@ (8009264 <prvResetNextTaskUnblockTime+0x38>)
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	68db      	ldr	r3, [r3, #12]
 800924c:	68db      	ldr	r3, [r3, #12]
 800924e:	607b      	str	r3, [r7, #4]
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	4a04      	ldr	r2, [pc, #16]	@ (8009268 <prvResetNextTaskUnblockTime+0x3c>)
 8009256:	6013      	str	r3, [r2, #0]
 8009258:	bf00      	nop
 800925a:	370c      	adds	r7, #12
 800925c:	46bd      	mov	sp, r7
 800925e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009262:	4770      	bx	lr
 8009264:	20000a90 	.word	0x20000a90
 8009268:	20000af8 	.word	0x20000af8

0800926c <prvAddCurrentTaskToDelayedList>:
 800926c:	b580      	push	{r7, lr}
 800926e:	b084      	sub	sp, #16
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
 8009274:	6039      	str	r1, [r7, #0]
 8009276:	4b29      	ldr	r3, [pc, #164]	@ (800931c <prvAddCurrentTaskToDelayedList+0xb0>)
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	60fb      	str	r3, [r7, #12]
 800927c:	4b28      	ldr	r3, [pc, #160]	@ (8009320 <prvAddCurrentTaskToDelayedList+0xb4>)
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	3304      	adds	r3, #4
 8009282:	4618      	mov	r0, r3
 8009284:	f7ff fad2 	bl	800882c <uxListRemove>
 8009288:	4603      	mov	r3, r0
 800928a:	2b00      	cmp	r3, #0
 800928c:	d10b      	bne.n	80092a6 <prvAddCurrentTaskToDelayedList+0x3a>
 800928e:	4b24      	ldr	r3, [pc, #144]	@ (8009320 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009294:	2201      	movs	r2, #1
 8009296:	fa02 f303 	lsl.w	r3, r2, r3
 800929a:	43da      	mvns	r2, r3
 800929c:	4b21      	ldr	r3, [pc, #132]	@ (8009324 <prvAddCurrentTaskToDelayedList+0xb8>)
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	4013      	ands	r3, r2
 80092a2:	4a20      	ldr	r2, [pc, #128]	@ (8009324 <prvAddCurrentTaskToDelayedList+0xb8>)
 80092a4:	6013      	str	r3, [r2, #0]
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092ac:	d10a      	bne.n	80092c4 <prvAddCurrentTaskToDelayedList+0x58>
 80092ae:	683b      	ldr	r3, [r7, #0]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d007      	beq.n	80092c4 <prvAddCurrentTaskToDelayedList+0x58>
 80092b4:	4b1a      	ldr	r3, [pc, #104]	@ (8009320 <prvAddCurrentTaskToDelayedList+0xb4>)
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	3304      	adds	r3, #4
 80092ba:	4619      	mov	r1, r3
 80092bc:	481a      	ldr	r0, [pc, #104]	@ (8009328 <prvAddCurrentTaskToDelayedList+0xbc>)
 80092be:	f7ff fa58 	bl	8008772 <vListInsertEnd>
 80092c2:	e026      	b.n	8009312 <prvAddCurrentTaskToDelayedList+0xa6>
 80092c4:	68fa      	ldr	r2, [r7, #12]
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	4413      	add	r3, r2
 80092ca:	60bb      	str	r3, [r7, #8]
 80092cc:	4b14      	ldr	r3, [pc, #80]	@ (8009320 <prvAddCurrentTaskToDelayedList+0xb4>)
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	68ba      	ldr	r2, [r7, #8]
 80092d2:	605a      	str	r2, [r3, #4]
 80092d4:	68ba      	ldr	r2, [r7, #8]
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	429a      	cmp	r2, r3
 80092da:	d209      	bcs.n	80092f0 <prvAddCurrentTaskToDelayedList+0x84>
 80092dc:	4b13      	ldr	r3, [pc, #76]	@ (800932c <prvAddCurrentTaskToDelayedList+0xc0>)
 80092de:	681a      	ldr	r2, [r3, #0]
 80092e0:	4b0f      	ldr	r3, [pc, #60]	@ (8009320 <prvAddCurrentTaskToDelayedList+0xb4>)
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	3304      	adds	r3, #4
 80092e6:	4619      	mov	r1, r3
 80092e8:	4610      	mov	r0, r2
 80092ea:	f7ff fa66 	bl	80087ba <vListInsert>
 80092ee:	e010      	b.n	8009312 <prvAddCurrentTaskToDelayedList+0xa6>
 80092f0:	4b0f      	ldr	r3, [pc, #60]	@ (8009330 <prvAddCurrentTaskToDelayedList+0xc4>)
 80092f2:	681a      	ldr	r2, [r3, #0]
 80092f4:	4b0a      	ldr	r3, [pc, #40]	@ (8009320 <prvAddCurrentTaskToDelayedList+0xb4>)
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	3304      	adds	r3, #4
 80092fa:	4619      	mov	r1, r3
 80092fc:	4610      	mov	r0, r2
 80092fe:	f7ff fa5c 	bl	80087ba <vListInsert>
 8009302:	4b0c      	ldr	r3, [pc, #48]	@ (8009334 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	68ba      	ldr	r2, [r7, #8]
 8009308:	429a      	cmp	r2, r3
 800930a:	d202      	bcs.n	8009312 <prvAddCurrentTaskToDelayedList+0xa6>
 800930c:	4a09      	ldr	r2, [pc, #36]	@ (8009334 <prvAddCurrentTaskToDelayedList+0xc8>)
 800930e:	68bb      	ldr	r3, [r7, #8]
 8009310:	6013      	str	r3, [r2, #0]
 8009312:	bf00      	nop
 8009314:	3710      	adds	r7, #16
 8009316:	46bd      	mov	sp, r7
 8009318:	bd80      	pop	{r7, pc}
 800931a:	bf00      	nop
 800931c:	20000adc 	.word	0x20000adc
 8009320:	200009d8 	.word	0x200009d8
 8009324:	20000ae0 	.word	0x20000ae0
 8009328:	20000ac4 	.word	0x20000ac4
 800932c:	20000a94 	.word	0x20000a94
 8009330:	20000a90 	.word	0x20000a90
 8009334:	20000af8 	.word	0x20000af8

08009338 <pxPortInitialiseStack>:
 8009338:	b480      	push	{r7}
 800933a:	b085      	sub	sp, #20
 800933c:	af00      	add	r7, sp, #0
 800933e:	60f8      	str	r0, [r7, #12]
 8009340:	60b9      	str	r1, [r7, #8]
 8009342:	607a      	str	r2, [r7, #4]
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	3b04      	subs	r3, #4
 8009348:	60fb      	str	r3, [r7, #12]
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009350:	601a      	str	r2, [r3, #0]
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	3b04      	subs	r3, #4
 8009356:	60fb      	str	r3, [r7, #12]
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	f023 0201 	bic.w	r2, r3, #1
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	601a      	str	r2, [r3, #0]
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	3b04      	subs	r3, #4
 8009366:	60fb      	str	r3, [r7, #12]
 8009368:	4a0c      	ldr	r2, [pc, #48]	@ (800939c <pxPortInitialiseStack+0x64>)
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	601a      	str	r2, [r3, #0]
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	3b14      	subs	r3, #20
 8009372:	60fb      	str	r3, [r7, #12]
 8009374:	687a      	ldr	r2, [r7, #4]
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	601a      	str	r2, [r3, #0]
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	3b04      	subs	r3, #4
 800937e:	60fb      	str	r3, [r7, #12]
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	f06f 0202 	mvn.w	r2, #2
 8009386:	601a      	str	r2, [r3, #0]
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	3b20      	subs	r3, #32
 800938c:	60fb      	str	r3, [r7, #12]
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	4618      	mov	r0, r3
 8009392:	3714      	adds	r7, #20
 8009394:	46bd      	mov	sp, r7
 8009396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939a:	4770      	bx	lr
 800939c:	080093a1 	.word	0x080093a1

080093a0 <prvTaskExitError>:
 80093a0:	b480      	push	{r7}
 80093a2:	b085      	sub	sp, #20
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	2300      	movs	r3, #0
 80093a8:	607b      	str	r3, [r7, #4]
 80093aa:	4b13      	ldr	r3, [pc, #76]	@ (80093f8 <prvTaskExitError+0x58>)
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093b2:	d00b      	beq.n	80093cc <prvTaskExitError+0x2c>
 80093b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093b8:	f383 8811 	msr	BASEPRI, r3
 80093bc:	f3bf 8f6f 	isb	sy
 80093c0:	f3bf 8f4f 	dsb	sy
 80093c4:	60fb      	str	r3, [r7, #12]
 80093c6:	bf00      	nop
 80093c8:	bf00      	nop
 80093ca:	e7fd      	b.n	80093c8 <prvTaskExitError+0x28>
 80093cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093d0:	f383 8811 	msr	BASEPRI, r3
 80093d4:	f3bf 8f6f 	isb	sy
 80093d8:	f3bf 8f4f 	dsb	sy
 80093dc:	60bb      	str	r3, [r7, #8]
 80093de:	bf00      	nop
 80093e0:	bf00      	nop
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d0fc      	beq.n	80093e2 <prvTaskExitError+0x42>
 80093e8:	bf00      	nop
 80093ea:	bf00      	nop
 80093ec:	3714      	adds	r7, #20
 80093ee:	46bd      	mov	sp, r7
 80093f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f4:	4770      	bx	lr
 80093f6:	bf00      	nop
 80093f8:	2000000c 	.word	0x2000000c
 80093fc:	00000000 	.word	0x00000000

08009400 <SVC_Handler>:
 8009400:	4b07      	ldr	r3, [pc, #28]	@ (8009420 <pxCurrentTCBConst2>)
 8009402:	6819      	ldr	r1, [r3, #0]
 8009404:	6808      	ldr	r0, [r1, #0]
 8009406:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800940a:	f380 8809 	msr	PSP, r0
 800940e:	f3bf 8f6f 	isb	sy
 8009412:	f04f 0000 	mov.w	r0, #0
 8009416:	f380 8811 	msr	BASEPRI, r0
 800941a:	4770      	bx	lr
 800941c:	f3af 8000 	nop.w

08009420 <pxCurrentTCBConst2>:
 8009420:	200009d8 	.word	0x200009d8
 8009424:	bf00      	nop
 8009426:	bf00      	nop

08009428 <prvPortStartFirstTask>:
 8009428:	4808      	ldr	r0, [pc, #32]	@ (800944c <prvPortStartFirstTask+0x24>)
 800942a:	6800      	ldr	r0, [r0, #0]
 800942c:	6800      	ldr	r0, [r0, #0]
 800942e:	f380 8808 	msr	MSP, r0
 8009432:	f04f 0000 	mov.w	r0, #0
 8009436:	f380 8814 	msr	CONTROL, r0
 800943a:	b662      	cpsie	i
 800943c:	b661      	cpsie	f
 800943e:	f3bf 8f4f 	dsb	sy
 8009442:	f3bf 8f6f 	isb	sy
 8009446:	df00      	svc	0
 8009448:	bf00      	nop
 800944a:	bf00      	nop
 800944c:	e000ed08 	.word	0xe000ed08

08009450 <xPortStartScheduler>:
 8009450:	b580      	push	{r7, lr}
 8009452:	b086      	sub	sp, #24
 8009454:	af00      	add	r7, sp, #0
 8009456:	4b47      	ldr	r3, [pc, #284]	@ (8009574 <xPortStartScheduler+0x124>)
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	4a47      	ldr	r2, [pc, #284]	@ (8009578 <xPortStartScheduler+0x128>)
 800945c:	4293      	cmp	r3, r2
 800945e:	d10b      	bne.n	8009478 <xPortStartScheduler+0x28>
 8009460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009464:	f383 8811 	msr	BASEPRI, r3
 8009468:	f3bf 8f6f 	isb	sy
 800946c:	f3bf 8f4f 	dsb	sy
 8009470:	613b      	str	r3, [r7, #16]
 8009472:	bf00      	nop
 8009474:	bf00      	nop
 8009476:	e7fd      	b.n	8009474 <xPortStartScheduler+0x24>
 8009478:	4b3e      	ldr	r3, [pc, #248]	@ (8009574 <xPortStartScheduler+0x124>)
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	4a3f      	ldr	r2, [pc, #252]	@ (800957c <xPortStartScheduler+0x12c>)
 800947e:	4293      	cmp	r3, r2
 8009480:	d10b      	bne.n	800949a <xPortStartScheduler+0x4a>
 8009482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009486:	f383 8811 	msr	BASEPRI, r3
 800948a:	f3bf 8f6f 	isb	sy
 800948e:	f3bf 8f4f 	dsb	sy
 8009492:	60fb      	str	r3, [r7, #12]
 8009494:	bf00      	nop
 8009496:	bf00      	nop
 8009498:	e7fd      	b.n	8009496 <xPortStartScheduler+0x46>
 800949a:	4b39      	ldr	r3, [pc, #228]	@ (8009580 <xPortStartScheduler+0x130>)
 800949c:	617b      	str	r3, [r7, #20]
 800949e:	697b      	ldr	r3, [r7, #20]
 80094a0:	781b      	ldrb	r3, [r3, #0]
 80094a2:	b2db      	uxtb	r3, r3
 80094a4:	607b      	str	r3, [r7, #4]
 80094a6:	697b      	ldr	r3, [r7, #20]
 80094a8:	22ff      	movs	r2, #255	@ 0xff
 80094aa:	701a      	strb	r2, [r3, #0]
 80094ac:	697b      	ldr	r3, [r7, #20]
 80094ae:	781b      	ldrb	r3, [r3, #0]
 80094b0:	b2db      	uxtb	r3, r3
 80094b2:	70fb      	strb	r3, [r7, #3]
 80094b4:	78fb      	ldrb	r3, [r7, #3]
 80094b6:	b2db      	uxtb	r3, r3
 80094b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80094bc:	b2da      	uxtb	r2, r3
 80094be:	4b31      	ldr	r3, [pc, #196]	@ (8009584 <xPortStartScheduler+0x134>)
 80094c0:	701a      	strb	r2, [r3, #0]
 80094c2:	4b31      	ldr	r3, [pc, #196]	@ (8009588 <xPortStartScheduler+0x138>)
 80094c4:	2207      	movs	r2, #7
 80094c6:	601a      	str	r2, [r3, #0]
 80094c8:	e009      	b.n	80094de <xPortStartScheduler+0x8e>
 80094ca:	4b2f      	ldr	r3, [pc, #188]	@ (8009588 <xPortStartScheduler+0x138>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	3b01      	subs	r3, #1
 80094d0:	4a2d      	ldr	r2, [pc, #180]	@ (8009588 <xPortStartScheduler+0x138>)
 80094d2:	6013      	str	r3, [r2, #0]
 80094d4:	78fb      	ldrb	r3, [r7, #3]
 80094d6:	b2db      	uxtb	r3, r3
 80094d8:	005b      	lsls	r3, r3, #1
 80094da:	b2db      	uxtb	r3, r3
 80094dc:	70fb      	strb	r3, [r7, #3]
 80094de:	78fb      	ldrb	r3, [r7, #3]
 80094e0:	b2db      	uxtb	r3, r3
 80094e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094e6:	2b80      	cmp	r3, #128	@ 0x80
 80094e8:	d0ef      	beq.n	80094ca <xPortStartScheduler+0x7a>
 80094ea:	4b27      	ldr	r3, [pc, #156]	@ (8009588 <xPortStartScheduler+0x138>)
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	f1c3 0307 	rsb	r3, r3, #7
 80094f2:	2b04      	cmp	r3, #4
 80094f4:	d00b      	beq.n	800950e <xPortStartScheduler+0xbe>
 80094f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094fa:	f383 8811 	msr	BASEPRI, r3
 80094fe:	f3bf 8f6f 	isb	sy
 8009502:	f3bf 8f4f 	dsb	sy
 8009506:	60bb      	str	r3, [r7, #8]
 8009508:	bf00      	nop
 800950a:	bf00      	nop
 800950c:	e7fd      	b.n	800950a <xPortStartScheduler+0xba>
 800950e:	4b1e      	ldr	r3, [pc, #120]	@ (8009588 <xPortStartScheduler+0x138>)
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	021b      	lsls	r3, r3, #8
 8009514:	4a1c      	ldr	r2, [pc, #112]	@ (8009588 <xPortStartScheduler+0x138>)
 8009516:	6013      	str	r3, [r2, #0]
 8009518:	4b1b      	ldr	r3, [pc, #108]	@ (8009588 <xPortStartScheduler+0x138>)
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009520:	4a19      	ldr	r2, [pc, #100]	@ (8009588 <xPortStartScheduler+0x138>)
 8009522:	6013      	str	r3, [r2, #0]
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	b2da      	uxtb	r2, r3
 8009528:	697b      	ldr	r3, [r7, #20]
 800952a:	701a      	strb	r2, [r3, #0]
 800952c:	4b17      	ldr	r3, [pc, #92]	@ (800958c <xPortStartScheduler+0x13c>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	4a16      	ldr	r2, [pc, #88]	@ (800958c <xPortStartScheduler+0x13c>)
 8009532:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009536:	6013      	str	r3, [r2, #0]
 8009538:	4b14      	ldr	r3, [pc, #80]	@ (800958c <xPortStartScheduler+0x13c>)
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4a13      	ldr	r2, [pc, #76]	@ (800958c <xPortStartScheduler+0x13c>)
 800953e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009542:	6013      	str	r3, [r2, #0]
 8009544:	f000 f8da 	bl	80096fc <vPortSetupTimerInterrupt>
 8009548:	4b11      	ldr	r3, [pc, #68]	@ (8009590 <xPortStartScheduler+0x140>)
 800954a:	2200      	movs	r2, #0
 800954c:	601a      	str	r2, [r3, #0]
 800954e:	f000 f8f9 	bl	8009744 <vPortEnableVFP>
 8009552:	4b10      	ldr	r3, [pc, #64]	@ (8009594 <xPortStartScheduler+0x144>)
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	4a0f      	ldr	r2, [pc, #60]	@ (8009594 <xPortStartScheduler+0x144>)
 8009558:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800955c:	6013      	str	r3, [r2, #0]
 800955e:	f7ff ff63 	bl	8009428 <prvPortStartFirstTask>
 8009562:	f7ff fd43 	bl	8008fec <vTaskSwitchContext>
 8009566:	f7ff ff1b 	bl	80093a0 <prvTaskExitError>
 800956a:	2300      	movs	r3, #0
 800956c:	4618      	mov	r0, r3
 800956e:	3718      	adds	r7, #24
 8009570:	46bd      	mov	sp, r7
 8009572:	bd80      	pop	{r7, pc}
 8009574:	e000ed00 	.word	0xe000ed00
 8009578:	410fc271 	.word	0x410fc271
 800957c:	410fc270 	.word	0x410fc270
 8009580:	e000e400 	.word	0xe000e400
 8009584:	20000b04 	.word	0x20000b04
 8009588:	20000b08 	.word	0x20000b08
 800958c:	e000ed20 	.word	0xe000ed20
 8009590:	2000000c 	.word	0x2000000c
 8009594:	e000ef34 	.word	0xe000ef34

08009598 <vPortEnterCritical>:
 8009598:	b480      	push	{r7}
 800959a:	b083      	sub	sp, #12
 800959c:	af00      	add	r7, sp, #0
 800959e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095a2:	f383 8811 	msr	BASEPRI, r3
 80095a6:	f3bf 8f6f 	isb	sy
 80095aa:	f3bf 8f4f 	dsb	sy
 80095ae:	607b      	str	r3, [r7, #4]
 80095b0:	bf00      	nop
 80095b2:	4b10      	ldr	r3, [pc, #64]	@ (80095f4 <vPortEnterCritical+0x5c>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	3301      	adds	r3, #1
 80095b8:	4a0e      	ldr	r2, [pc, #56]	@ (80095f4 <vPortEnterCritical+0x5c>)
 80095ba:	6013      	str	r3, [r2, #0]
 80095bc:	4b0d      	ldr	r3, [pc, #52]	@ (80095f4 <vPortEnterCritical+0x5c>)
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	2b01      	cmp	r3, #1
 80095c2:	d110      	bne.n	80095e6 <vPortEnterCritical+0x4e>
 80095c4:	4b0c      	ldr	r3, [pc, #48]	@ (80095f8 <vPortEnterCritical+0x60>)
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	b2db      	uxtb	r3, r3
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d00b      	beq.n	80095e6 <vPortEnterCritical+0x4e>
 80095ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095d2:	f383 8811 	msr	BASEPRI, r3
 80095d6:	f3bf 8f6f 	isb	sy
 80095da:	f3bf 8f4f 	dsb	sy
 80095de:	603b      	str	r3, [r7, #0]
 80095e0:	bf00      	nop
 80095e2:	bf00      	nop
 80095e4:	e7fd      	b.n	80095e2 <vPortEnterCritical+0x4a>
 80095e6:	bf00      	nop
 80095e8:	370c      	adds	r7, #12
 80095ea:	46bd      	mov	sp, r7
 80095ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f0:	4770      	bx	lr
 80095f2:	bf00      	nop
 80095f4:	2000000c 	.word	0x2000000c
 80095f8:	e000ed04 	.word	0xe000ed04

080095fc <vPortExitCritical>:
 80095fc:	b480      	push	{r7}
 80095fe:	b083      	sub	sp, #12
 8009600:	af00      	add	r7, sp, #0
 8009602:	4b12      	ldr	r3, [pc, #72]	@ (800964c <vPortExitCritical+0x50>)
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	2b00      	cmp	r3, #0
 8009608:	d10b      	bne.n	8009622 <vPortExitCritical+0x26>
 800960a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800960e:	f383 8811 	msr	BASEPRI, r3
 8009612:	f3bf 8f6f 	isb	sy
 8009616:	f3bf 8f4f 	dsb	sy
 800961a:	607b      	str	r3, [r7, #4]
 800961c:	bf00      	nop
 800961e:	bf00      	nop
 8009620:	e7fd      	b.n	800961e <vPortExitCritical+0x22>
 8009622:	4b0a      	ldr	r3, [pc, #40]	@ (800964c <vPortExitCritical+0x50>)
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	3b01      	subs	r3, #1
 8009628:	4a08      	ldr	r2, [pc, #32]	@ (800964c <vPortExitCritical+0x50>)
 800962a:	6013      	str	r3, [r2, #0]
 800962c:	4b07      	ldr	r3, [pc, #28]	@ (800964c <vPortExitCritical+0x50>)
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d105      	bne.n	8009640 <vPortExitCritical+0x44>
 8009634:	2300      	movs	r3, #0
 8009636:	603b      	str	r3, [r7, #0]
 8009638:	683b      	ldr	r3, [r7, #0]
 800963a:	f383 8811 	msr	BASEPRI, r3
 800963e:	bf00      	nop
 8009640:	bf00      	nop
 8009642:	370c      	adds	r7, #12
 8009644:	46bd      	mov	sp, r7
 8009646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964a:	4770      	bx	lr
 800964c:	2000000c 	.word	0x2000000c

08009650 <PendSV_Handler>:
 8009650:	f3ef 8009 	mrs	r0, PSP
 8009654:	f3bf 8f6f 	isb	sy
 8009658:	4b15      	ldr	r3, [pc, #84]	@ (80096b0 <pxCurrentTCBConst>)
 800965a:	681a      	ldr	r2, [r3, #0]
 800965c:	f01e 0f10 	tst.w	lr, #16
 8009660:	bf08      	it	eq
 8009662:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009666:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800966a:	6010      	str	r0, [r2, #0]
 800966c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009670:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009674:	f380 8811 	msr	BASEPRI, r0
 8009678:	f3bf 8f4f 	dsb	sy
 800967c:	f3bf 8f6f 	isb	sy
 8009680:	f7ff fcb4 	bl	8008fec <vTaskSwitchContext>
 8009684:	f04f 0000 	mov.w	r0, #0
 8009688:	f380 8811 	msr	BASEPRI, r0
 800968c:	bc09      	pop	{r0, r3}
 800968e:	6819      	ldr	r1, [r3, #0]
 8009690:	6808      	ldr	r0, [r1, #0]
 8009692:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009696:	f01e 0f10 	tst.w	lr, #16
 800969a:	bf08      	it	eq
 800969c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80096a0:	f380 8809 	msr	PSP, r0
 80096a4:	f3bf 8f6f 	isb	sy
 80096a8:	4770      	bx	lr
 80096aa:	bf00      	nop
 80096ac:	f3af 8000 	nop.w

080096b0 <pxCurrentTCBConst>:
 80096b0:	200009d8 	.word	0x200009d8
 80096b4:	bf00      	nop
 80096b6:	bf00      	nop

080096b8 <SysTick_Handler>:
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b082      	sub	sp, #8
 80096bc:	af00      	add	r7, sp, #0
 80096be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096c2:	f383 8811 	msr	BASEPRI, r3
 80096c6:	f3bf 8f6f 	isb	sy
 80096ca:	f3bf 8f4f 	dsb	sy
 80096ce:	607b      	str	r3, [r7, #4]
 80096d0:	bf00      	nop
 80096d2:	f7ff fbd1 	bl	8008e78 <xTaskIncrementTick>
 80096d6:	4603      	mov	r3, r0
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d003      	beq.n	80096e4 <SysTick_Handler+0x2c>
 80096dc:	4b06      	ldr	r3, [pc, #24]	@ (80096f8 <SysTick_Handler+0x40>)
 80096de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80096e2:	601a      	str	r2, [r3, #0]
 80096e4:	2300      	movs	r3, #0
 80096e6:	603b      	str	r3, [r7, #0]
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	f383 8811 	msr	BASEPRI, r3
 80096ee:	bf00      	nop
 80096f0:	bf00      	nop
 80096f2:	3708      	adds	r7, #8
 80096f4:	46bd      	mov	sp, r7
 80096f6:	bd80      	pop	{r7, pc}
 80096f8:	e000ed04 	.word	0xe000ed04

080096fc <vPortSetupTimerInterrupt>:
 80096fc:	b480      	push	{r7}
 80096fe:	af00      	add	r7, sp, #0
 8009700:	4b0b      	ldr	r3, [pc, #44]	@ (8009730 <vPortSetupTimerInterrupt+0x34>)
 8009702:	2200      	movs	r2, #0
 8009704:	601a      	str	r2, [r3, #0]
 8009706:	4b0b      	ldr	r3, [pc, #44]	@ (8009734 <vPortSetupTimerInterrupt+0x38>)
 8009708:	2200      	movs	r2, #0
 800970a:	601a      	str	r2, [r3, #0]
 800970c:	4b0a      	ldr	r3, [pc, #40]	@ (8009738 <vPortSetupTimerInterrupt+0x3c>)
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	4a0a      	ldr	r2, [pc, #40]	@ (800973c <vPortSetupTimerInterrupt+0x40>)
 8009712:	fba2 2303 	umull	r2, r3, r2, r3
 8009716:	099b      	lsrs	r3, r3, #6
 8009718:	4a09      	ldr	r2, [pc, #36]	@ (8009740 <vPortSetupTimerInterrupt+0x44>)
 800971a:	3b01      	subs	r3, #1
 800971c:	6013      	str	r3, [r2, #0]
 800971e:	4b04      	ldr	r3, [pc, #16]	@ (8009730 <vPortSetupTimerInterrupt+0x34>)
 8009720:	2207      	movs	r2, #7
 8009722:	601a      	str	r2, [r3, #0]
 8009724:	bf00      	nop
 8009726:	46bd      	mov	sp, r7
 8009728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972c:	4770      	bx	lr
 800972e:	bf00      	nop
 8009730:	e000e010 	.word	0xe000e010
 8009734:	e000e018 	.word	0xe000e018
 8009738:	20000000 	.word	0x20000000
 800973c:	10624dd3 	.word	0x10624dd3
 8009740:	e000e014 	.word	0xe000e014

08009744 <vPortEnableVFP>:
 8009744:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009754 <vPortEnableVFP+0x10>
 8009748:	6801      	ldr	r1, [r0, #0]
 800974a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800974e:	6001      	str	r1, [r0, #0]
 8009750:	4770      	bx	lr
 8009752:	bf00      	nop
 8009754:	e000ed88 	.word	0xe000ed88

08009758 <pvPortMalloc>:
 8009758:	b580      	push	{r7, lr}
 800975a:	b08a      	sub	sp, #40	@ 0x28
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
 8009760:	2300      	movs	r3, #0
 8009762:	61fb      	str	r3, [r7, #28]
 8009764:	f7ff fadc 	bl	8008d20 <vTaskSuspendAll>
 8009768:	4b5c      	ldr	r3, [pc, #368]	@ (80098dc <pvPortMalloc+0x184>)
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d101      	bne.n	8009774 <pvPortMalloc+0x1c>
 8009770:	f000 f924 	bl	80099bc <prvHeapInit>
 8009774:	4b5a      	ldr	r3, [pc, #360]	@ (80098e0 <pvPortMalloc+0x188>)
 8009776:	681a      	ldr	r2, [r3, #0]
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	4013      	ands	r3, r2
 800977c:	2b00      	cmp	r3, #0
 800977e:	f040 8095 	bne.w	80098ac <pvPortMalloc+0x154>
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d01e      	beq.n	80097c6 <pvPortMalloc+0x6e>
 8009788:	2208      	movs	r2, #8
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	4413      	add	r3, r2
 800978e:	607b      	str	r3, [r7, #4]
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	f003 0307 	and.w	r3, r3, #7
 8009796:	2b00      	cmp	r3, #0
 8009798:	d015      	beq.n	80097c6 <pvPortMalloc+0x6e>
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	f023 0307 	bic.w	r3, r3, #7
 80097a0:	3308      	adds	r3, #8
 80097a2:	607b      	str	r3, [r7, #4]
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	f003 0307 	and.w	r3, r3, #7
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d00b      	beq.n	80097c6 <pvPortMalloc+0x6e>
 80097ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097b2:	f383 8811 	msr	BASEPRI, r3
 80097b6:	f3bf 8f6f 	isb	sy
 80097ba:	f3bf 8f4f 	dsb	sy
 80097be:	617b      	str	r3, [r7, #20]
 80097c0:	bf00      	nop
 80097c2:	bf00      	nop
 80097c4:	e7fd      	b.n	80097c2 <pvPortMalloc+0x6a>
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d06f      	beq.n	80098ac <pvPortMalloc+0x154>
 80097cc:	4b45      	ldr	r3, [pc, #276]	@ (80098e4 <pvPortMalloc+0x18c>)
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	687a      	ldr	r2, [r7, #4]
 80097d2:	429a      	cmp	r2, r3
 80097d4:	d86a      	bhi.n	80098ac <pvPortMalloc+0x154>
 80097d6:	4b44      	ldr	r3, [pc, #272]	@ (80098e8 <pvPortMalloc+0x190>)
 80097d8:	623b      	str	r3, [r7, #32]
 80097da:	4b43      	ldr	r3, [pc, #268]	@ (80098e8 <pvPortMalloc+0x190>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	627b      	str	r3, [r7, #36]	@ 0x24
 80097e0:	e004      	b.n	80097ec <pvPortMalloc+0x94>
 80097e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097e4:	623b      	str	r3, [r7, #32]
 80097e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80097ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ee:	685b      	ldr	r3, [r3, #4]
 80097f0:	687a      	ldr	r2, [r7, #4]
 80097f2:	429a      	cmp	r2, r3
 80097f4:	d903      	bls.n	80097fe <pvPortMalloc+0xa6>
 80097f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d1f1      	bne.n	80097e2 <pvPortMalloc+0x8a>
 80097fe:	4b37      	ldr	r3, [pc, #220]	@ (80098dc <pvPortMalloc+0x184>)
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009804:	429a      	cmp	r2, r3
 8009806:	d051      	beq.n	80098ac <pvPortMalloc+0x154>
 8009808:	6a3b      	ldr	r3, [r7, #32]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	2208      	movs	r2, #8
 800980e:	4413      	add	r3, r2
 8009810:	61fb      	str	r3, [r7, #28]
 8009812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009814:	681a      	ldr	r2, [r3, #0]
 8009816:	6a3b      	ldr	r3, [r7, #32]
 8009818:	601a      	str	r2, [r3, #0]
 800981a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800981c:	685a      	ldr	r2, [r3, #4]
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	1ad2      	subs	r2, r2, r3
 8009822:	2308      	movs	r3, #8
 8009824:	005b      	lsls	r3, r3, #1
 8009826:	429a      	cmp	r2, r3
 8009828:	d920      	bls.n	800986c <pvPortMalloc+0x114>
 800982a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	4413      	add	r3, r2
 8009830:	61bb      	str	r3, [r7, #24]
 8009832:	69bb      	ldr	r3, [r7, #24]
 8009834:	f003 0307 	and.w	r3, r3, #7
 8009838:	2b00      	cmp	r3, #0
 800983a:	d00b      	beq.n	8009854 <pvPortMalloc+0xfc>
 800983c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009840:	f383 8811 	msr	BASEPRI, r3
 8009844:	f3bf 8f6f 	isb	sy
 8009848:	f3bf 8f4f 	dsb	sy
 800984c:	613b      	str	r3, [r7, #16]
 800984e:	bf00      	nop
 8009850:	bf00      	nop
 8009852:	e7fd      	b.n	8009850 <pvPortMalloc+0xf8>
 8009854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009856:	685a      	ldr	r2, [r3, #4]
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	1ad2      	subs	r2, r2, r3
 800985c:	69bb      	ldr	r3, [r7, #24]
 800985e:	605a      	str	r2, [r3, #4]
 8009860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009862:	687a      	ldr	r2, [r7, #4]
 8009864:	605a      	str	r2, [r3, #4]
 8009866:	69b8      	ldr	r0, [r7, #24]
 8009868:	f000 f90a 	bl	8009a80 <prvInsertBlockIntoFreeList>
 800986c:	4b1d      	ldr	r3, [pc, #116]	@ (80098e4 <pvPortMalloc+0x18c>)
 800986e:	681a      	ldr	r2, [r3, #0]
 8009870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009872:	685b      	ldr	r3, [r3, #4]
 8009874:	1ad3      	subs	r3, r2, r3
 8009876:	4a1b      	ldr	r2, [pc, #108]	@ (80098e4 <pvPortMalloc+0x18c>)
 8009878:	6013      	str	r3, [r2, #0]
 800987a:	4b1a      	ldr	r3, [pc, #104]	@ (80098e4 <pvPortMalloc+0x18c>)
 800987c:	681a      	ldr	r2, [r3, #0]
 800987e:	4b1b      	ldr	r3, [pc, #108]	@ (80098ec <pvPortMalloc+0x194>)
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	429a      	cmp	r2, r3
 8009884:	d203      	bcs.n	800988e <pvPortMalloc+0x136>
 8009886:	4b17      	ldr	r3, [pc, #92]	@ (80098e4 <pvPortMalloc+0x18c>)
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	4a18      	ldr	r2, [pc, #96]	@ (80098ec <pvPortMalloc+0x194>)
 800988c:	6013      	str	r3, [r2, #0]
 800988e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009890:	685a      	ldr	r2, [r3, #4]
 8009892:	4b13      	ldr	r3, [pc, #76]	@ (80098e0 <pvPortMalloc+0x188>)
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	431a      	orrs	r2, r3
 8009898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800989a:	605a      	str	r2, [r3, #4]
 800989c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800989e:	2200      	movs	r2, #0
 80098a0:	601a      	str	r2, [r3, #0]
 80098a2:	4b13      	ldr	r3, [pc, #76]	@ (80098f0 <pvPortMalloc+0x198>)
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	3301      	adds	r3, #1
 80098a8:	4a11      	ldr	r2, [pc, #68]	@ (80098f0 <pvPortMalloc+0x198>)
 80098aa:	6013      	str	r3, [r2, #0]
 80098ac:	f7ff fa46 	bl	8008d3c <xTaskResumeAll>
 80098b0:	69fb      	ldr	r3, [r7, #28]
 80098b2:	f003 0307 	and.w	r3, r3, #7
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d00b      	beq.n	80098d2 <pvPortMalloc+0x17a>
 80098ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098be:	f383 8811 	msr	BASEPRI, r3
 80098c2:	f3bf 8f6f 	isb	sy
 80098c6:	f3bf 8f4f 	dsb	sy
 80098ca:	60fb      	str	r3, [r7, #12]
 80098cc:	bf00      	nop
 80098ce:	bf00      	nop
 80098d0:	e7fd      	b.n	80098ce <pvPortMalloc+0x176>
 80098d2:	69fb      	ldr	r3, [r7, #28]
 80098d4:	4618      	mov	r0, r3
 80098d6:	3728      	adds	r7, #40	@ 0x28
 80098d8:	46bd      	mov	sp, r7
 80098da:	bd80      	pop	{r7, pc}
 80098dc:	200016cc 	.word	0x200016cc
 80098e0:	200016e0 	.word	0x200016e0
 80098e4:	200016d0 	.word	0x200016d0
 80098e8:	200016c4 	.word	0x200016c4
 80098ec:	200016d4 	.word	0x200016d4
 80098f0:	200016d8 	.word	0x200016d8

080098f4 <vPortFree>:
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b086      	sub	sp, #24
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	617b      	str	r3, [r7, #20]
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d04f      	beq.n	80099a6 <vPortFree+0xb2>
 8009906:	2308      	movs	r3, #8
 8009908:	425b      	negs	r3, r3
 800990a:	697a      	ldr	r2, [r7, #20]
 800990c:	4413      	add	r3, r2
 800990e:	617b      	str	r3, [r7, #20]
 8009910:	697b      	ldr	r3, [r7, #20]
 8009912:	613b      	str	r3, [r7, #16]
 8009914:	693b      	ldr	r3, [r7, #16]
 8009916:	685a      	ldr	r2, [r3, #4]
 8009918:	4b25      	ldr	r3, [pc, #148]	@ (80099b0 <vPortFree+0xbc>)
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	4013      	ands	r3, r2
 800991e:	2b00      	cmp	r3, #0
 8009920:	d10b      	bne.n	800993a <vPortFree+0x46>
 8009922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009926:	f383 8811 	msr	BASEPRI, r3
 800992a:	f3bf 8f6f 	isb	sy
 800992e:	f3bf 8f4f 	dsb	sy
 8009932:	60fb      	str	r3, [r7, #12]
 8009934:	bf00      	nop
 8009936:	bf00      	nop
 8009938:	e7fd      	b.n	8009936 <vPortFree+0x42>
 800993a:	693b      	ldr	r3, [r7, #16]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d00b      	beq.n	800995a <vPortFree+0x66>
 8009942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009946:	f383 8811 	msr	BASEPRI, r3
 800994a:	f3bf 8f6f 	isb	sy
 800994e:	f3bf 8f4f 	dsb	sy
 8009952:	60bb      	str	r3, [r7, #8]
 8009954:	bf00      	nop
 8009956:	bf00      	nop
 8009958:	e7fd      	b.n	8009956 <vPortFree+0x62>
 800995a:	693b      	ldr	r3, [r7, #16]
 800995c:	685a      	ldr	r2, [r3, #4]
 800995e:	4b14      	ldr	r3, [pc, #80]	@ (80099b0 <vPortFree+0xbc>)
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	4013      	ands	r3, r2
 8009964:	2b00      	cmp	r3, #0
 8009966:	d01e      	beq.n	80099a6 <vPortFree+0xb2>
 8009968:	693b      	ldr	r3, [r7, #16]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d11a      	bne.n	80099a6 <vPortFree+0xb2>
 8009970:	693b      	ldr	r3, [r7, #16]
 8009972:	685a      	ldr	r2, [r3, #4]
 8009974:	4b0e      	ldr	r3, [pc, #56]	@ (80099b0 <vPortFree+0xbc>)
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	43db      	mvns	r3, r3
 800997a:	401a      	ands	r2, r3
 800997c:	693b      	ldr	r3, [r7, #16]
 800997e:	605a      	str	r2, [r3, #4]
 8009980:	f7ff f9ce 	bl	8008d20 <vTaskSuspendAll>
 8009984:	693b      	ldr	r3, [r7, #16]
 8009986:	685a      	ldr	r2, [r3, #4]
 8009988:	4b0a      	ldr	r3, [pc, #40]	@ (80099b4 <vPortFree+0xc0>)
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	4413      	add	r3, r2
 800998e:	4a09      	ldr	r2, [pc, #36]	@ (80099b4 <vPortFree+0xc0>)
 8009990:	6013      	str	r3, [r2, #0]
 8009992:	6938      	ldr	r0, [r7, #16]
 8009994:	f000 f874 	bl	8009a80 <prvInsertBlockIntoFreeList>
 8009998:	4b07      	ldr	r3, [pc, #28]	@ (80099b8 <vPortFree+0xc4>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	3301      	adds	r3, #1
 800999e:	4a06      	ldr	r2, [pc, #24]	@ (80099b8 <vPortFree+0xc4>)
 80099a0:	6013      	str	r3, [r2, #0]
 80099a2:	f7ff f9cb 	bl	8008d3c <xTaskResumeAll>
 80099a6:	bf00      	nop
 80099a8:	3718      	adds	r7, #24
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}
 80099ae:	bf00      	nop
 80099b0:	200016e0 	.word	0x200016e0
 80099b4:	200016d0 	.word	0x200016d0
 80099b8:	200016dc 	.word	0x200016dc

080099bc <prvHeapInit>:
 80099bc:	b480      	push	{r7}
 80099be:	b085      	sub	sp, #20
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80099c6:	60bb      	str	r3, [r7, #8]
 80099c8:	4b27      	ldr	r3, [pc, #156]	@ (8009a68 <prvHeapInit+0xac>)
 80099ca:	60fb      	str	r3, [r7, #12]
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	f003 0307 	and.w	r3, r3, #7
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d00c      	beq.n	80099f0 <prvHeapInit+0x34>
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	3307      	adds	r3, #7
 80099da:	60fb      	str	r3, [r7, #12]
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	f023 0307 	bic.w	r3, r3, #7
 80099e2:	60fb      	str	r3, [r7, #12]
 80099e4:	68ba      	ldr	r2, [r7, #8]
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	1ad3      	subs	r3, r2, r3
 80099ea:	4a1f      	ldr	r2, [pc, #124]	@ (8009a68 <prvHeapInit+0xac>)
 80099ec:	4413      	add	r3, r2
 80099ee:	60bb      	str	r3, [r7, #8]
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	607b      	str	r3, [r7, #4]
 80099f4:	4a1d      	ldr	r2, [pc, #116]	@ (8009a6c <prvHeapInit+0xb0>)
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	6013      	str	r3, [r2, #0]
 80099fa:	4b1c      	ldr	r3, [pc, #112]	@ (8009a6c <prvHeapInit+0xb0>)
 80099fc:	2200      	movs	r2, #0
 80099fe:	605a      	str	r2, [r3, #4]
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	68ba      	ldr	r2, [r7, #8]
 8009a04:	4413      	add	r3, r2
 8009a06:	60fb      	str	r3, [r7, #12]
 8009a08:	2208      	movs	r2, #8
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	1a9b      	subs	r3, r3, r2
 8009a0e:	60fb      	str	r3, [r7, #12]
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	f023 0307 	bic.w	r3, r3, #7
 8009a16:	60fb      	str	r3, [r7, #12]
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	4a15      	ldr	r2, [pc, #84]	@ (8009a70 <prvHeapInit+0xb4>)
 8009a1c:	6013      	str	r3, [r2, #0]
 8009a1e:	4b14      	ldr	r3, [pc, #80]	@ (8009a70 <prvHeapInit+0xb4>)
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	2200      	movs	r2, #0
 8009a24:	605a      	str	r2, [r3, #4]
 8009a26:	4b12      	ldr	r3, [pc, #72]	@ (8009a70 <prvHeapInit+0xb4>)
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	601a      	str	r2, [r3, #0]
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	603b      	str	r3, [r7, #0]
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	68fa      	ldr	r2, [r7, #12]
 8009a36:	1ad2      	subs	r2, r2, r3
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	605a      	str	r2, [r3, #4]
 8009a3c:	4b0c      	ldr	r3, [pc, #48]	@ (8009a70 <prvHeapInit+0xb4>)
 8009a3e:	681a      	ldr	r2, [r3, #0]
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	601a      	str	r2, [r3, #0]
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	685b      	ldr	r3, [r3, #4]
 8009a48:	4a0a      	ldr	r2, [pc, #40]	@ (8009a74 <prvHeapInit+0xb8>)
 8009a4a:	6013      	str	r3, [r2, #0]
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	685b      	ldr	r3, [r3, #4]
 8009a50:	4a09      	ldr	r2, [pc, #36]	@ (8009a78 <prvHeapInit+0xbc>)
 8009a52:	6013      	str	r3, [r2, #0]
 8009a54:	4b09      	ldr	r3, [pc, #36]	@ (8009a7c <prvHeapInit+0xc0>)
 8009a56:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009a5a:	601a      	str	r2, [r3, #0]
 8009a5c:	bf00      	nop
 8009a5e:	3714      	adds	r7, #20
 8009a60:	46bd      	mov	sp, r7
 8009a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a66:	4770      	bx	lr
 8009a68:	20000b0c 	.word	0x20000b0c
 8009a6c:	200016c4 	.word	0x200016c4
 8009a70:	200016cc 	.word	0x200016cc
 8009a74:	200016d4 	.word	0x200016d4
 8009a78:	200016d0 	.word	0x200016d0
 8009a7c:	200016e0 	.word	0x200016e0

08009a80 <prvInsertBlockIntoFreeList>:
 8009a80:	b480      	push	{r7}
 8009a82:	b085      	sub	sp, #20
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
 8009a88:	4b28      	ldr	r3, [pc, #160]	@ (8009b2c <prvInsertBlockIntoFreeList+0xac>)
 8009a8a:	60fb      	str	r3, [r7, #12]
 8009a8c:	e002      	b.n	8009a94 <prvInsertBlockIntoFreeList+0x14>
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	60fb      	str	r3, [r7, #12]
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	687a      	ldr	r2, [r7, #4]
 8009a9a:	429a      	cmp	r2, r3
 8009a9c:	d8f7      	bhi.n	8009a8e <prvInsertBlockIntoFreeList+0xe>
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	60bb      	str	r3, [r7, #8]
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	685b      	ldr	r3, [r3, #4]
 8009aa6:	68ba      	ldr	r2, [r7, #8]
 8009aa8:	4413      	add	r3, r2
 8009aaa:	687a      	ldr	r2, [r7, #4]
 8009aac:	429a      	cmp	r2, r3
 8009aae:	d108      	bne.n	8009ac2 <prvInsertBlockIntoFreeList+0x42>
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	685a      	ldr	r2, [r3, #4]
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	685b      	ldr	r3, [r3, #4]
 8009ab8:	441a      	add	r2, r3
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	605a      	str	r2, [r3, #4]
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	607b      	str	r3, [r7, #4]
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	60bb      	str	r3, [r7, #8]
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	685b      	ldr	r3, [r3, #4]
 8009aca:	68ba      	ldr	r2, [r7, #8]
 8009acc:	441a      	add	r2, r3
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	429a      	cmp	r2, r3
 8009ad4:	d118      	bne.n	8009b08 <prvInsertBlockIntoFreeList+0x88>
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	681a      	ldr	r2, [r3, #0]
 8009ada:	4b15      	ldr	r3, [pc, #84]	@ (8009b30 <prvInsertBlockIntoFreeList+0xb0>)
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	429a      	cmp	r2, r3
 8009ae0:	d00d      	beq.n	8009afe <prvInsertBlockIntoFreeList+0x7e>
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	685a      	ldr	r2, [r3, #4]
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	685b      	ldr	r3, [r3, #4]
 8009aec:	441a      	add	r2, r3
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	605a      	str	r2, [r3, #4]
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	681a      	ldr	r2, [r3, #0]
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	601a      	str	r2, [r3, #0]
 8009afc:	e008      	b.n	8009b10 <prvInsertBlockIntoFreeList+0x90>
 8009afe:	4b0c      	ldr	r3, [pc, #48]	@ (8009b30 <prvInsertBlockIntoFreeList+0xb0>)
 8009b00:	681a      	ldr	r2, [r3, #0]
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	601a      	str	r2, [r3, #0]
 8009b06:	e003      	b.n	8009b10 <prvInsertBlockIntoFreeList+0x90>
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	681a      	ldr	r2, [r3, #0]
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	601a      	str	r2, [r3, #0]
 8009b10:	68fa      	ldr	r2, [r7, #12]
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	429a      	cmp	r2, r3
 8009b16:	d002      	beq.n	8009b1e <prvInsertBlockIntoFreeList+0x9e>
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	687a      	ldr	r2, [r7, #4]
 8009b1c:	601a      	str	r2, [r3, #0]
 8009b1e:	bf00      	nop
 8009b20:	3714      	adds	r7, #20
 8009b22:	46bd      	mov	sp, r7
 8009b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b28:	4770      	bx	lr
 8009b2a:	bf00      	nop
 8009b2c:	200016c4 	.word	0x200016c4
 8009b30:	200016cc 	.word	0x200016cc

08009b34 <atoi>:
 8009b34:	220a      	movs	r2, #10
 8009b36:	2100      	movs	r1, #0
 8009b38:	f000 b87a 	b.w	8009c30 <strtol>

08009b3c <_strtol_l.constprop.0>:
 8009b3c:	2b24      	cmp	r3, #36	@ 0x24
 8009b3e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b42:	4686      	mov	lr, r0
 8009b44:	4690      	mov	r8, r2
 8009b46:	d801      	bhi.n	8009b4c <_strtol_l.constprop.0+0x10>
 8009b48:	2b01      	cmp	r3, #1
 8009b4a:	d106      	bne.n	8009b5a <_strtol_l.constprop.0+0x1e>
 8009b4c:	f000 fb5c 	bl	800a208 <__errno>
 8009b50:	2316      	movs	r3, #22
 8009b52:	6003      	str	r3, [r0, #0]
 8009b54:	2000      	movs	r0, #0
 8009b56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b5a:	4834      	ldr	r0, [pc, #208]	@ (8009c2c <_strtol_l.constprop.0+0xf0>)
 8009b5c:	460d      	mov	r5, r1
 8009b5e:	462a      	mov	r2, r5
 8009b60:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009b64:	5d06      	ldrb	r6, [r0, r4]
 8009b66:	f016 0608 	ands.w	r6, r6, #8
 8009b6a:	d1f8      	bne.n	8009b5e <_strtol_l.constprop.0+0x22>
 8009b6c:	2c2d      	cmp	r4, #45	@ 0x2d
 8009b6e:	d12d      	bne.n	8009bcc <_strtol_l.constprop.0+0x90>
 8009b70:	782c      	ldrb	r4, [r5, #0]
 8009b72:	2601      	movs	r6, #1
 8009b74:	1c95      	adds	r5, r2, #2
 8009b76:	f033 0210 	bics.w	r2, r3, #16
 8009b7a:	d109      	bne.n	8009b90 <_strtol_l.constprop.0+0x54>
 8009b7c:	2c30      	cmp	r4, #48	@ 0x30
 8009b7e:	d12a      	bne.n	8009bd6 <_strtol_l.constprop.0+0x9a>
 8009b80:	782a      	ldrb	r2, [r5, #0]
 8009b82:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009b86:	2a58      	cmp	r2, #88	@ 0x58
 8009b88:	d125      	bne.n	8009bd6 <_strtol_l.constprop.0+0x9a>
 8009b8a:	786c      	ldrb	r4, [r5, #1]
 8009b8c:	2310      	movs	r3, #16
 8009b8e:	3502      	adds	r5, #2
 8009b90:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009b94:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009b98:	2200      	movs	r2, #0
 8009b9a:	fbbc f9f3 	udiv	r9, ip, r3
 8009b9e:	4610      	mov	r0, r2
 8009ba0:	fb03 ca19 	mls	sl, r3, r9, ip
 8009ba4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009ba8:	2f09      	cmp	r7, #9
 8009baa:	d81b      	bhi.n	8009be4 <_strtol_l.constprop.0+0xa8>
 8009bac:	463c      	mov	r4, r7
 8009bae:	42a3      	cmp	r3, r4
 8009bb0:	dd27      	ble.n	8009c02 <_strtol_l.constprop.0+0xc6>
 8009bb2:	1c57      	adds	r7, r2, #1
 8009bb4:	d007      	beq.n	8009bc6 <_strtol_l.constprop.0+0x8a>
 8009bb6:	4581      	cmp	r9, r0
 8009bb8:	d320      	bcc.n	8009bfc <_strtol_l.constprop.0+0xc0>
 8009bba:	d101      	bne.n	8009bc0 <_strtol_l.constprop.0+0x84>
 8009bbc:	45a2      	cmp	sl, r4
 8009bbe:	db1d      	blt.n	8009bfc <_strtol_l.constprop.0+0xc0>
 8009bc0:	fb00 4003 	mla	r0, r0, r3, r4
 8009bc4:	2201      	movs	r2, #1
 8009bc6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009bca:	e7eb      	b.n	8009ba4 <_strtol_l.constprop.0+0x68>
 8009bcc:	2c2b      	cmp	r4, #43	@ 0x2b
 8009bce:	bf04      	itt	eq
 8009bd0:	782c      	ldrbeq	r4, [r5, #0]
 8009bd2:	1c95      	addeq	r5, r2, #2
 8009bd4:	e7cf      	b.n	8009b76 <_strtol_l.constprop.0+0x3a>
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d1da      	bne.n	8009b90 <_strtol_l.constprop.0+0x54>
 8009bda:	2c30      	cmp	r4, #48	@ 0x30
 8009bdc:	bf0c      	ite	eq
 8009bde:	2308      	moveq	r3, #8
 8009be0:	230a      	movne	r3, #10
 8009be2:	e7d5      	b.n	8009b90 <_strtol_l.constprop.0+0x54>
 8009be4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009be8:	2f19      	cmp	r7, #25
 8009bea:	d801      	bhi.n	8009bf0 <_strtol_l.constprop.0+0xb4>
 8009bec:	3c37      	subs	r4, #55	@ 0x37
 8009bee:	e7de      	b.n	8009bae <_strtol_l.constprop.0+0x72>
 8009bf0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009bf4:	2f19      	cmp	r7, #25
 8009bf6:	d804      	bhi.n	8009c02 <_strtol_l.constprop.0+0xc6>
 8009bf8:	3c57      	subs	r4, #87	@ 0x57
 8009bfa:	e7d8      	b.n	8009bae <_strtol_l.constprop.0+0x72>
 8009bfc:	f04f 32ff 	mov.w	r2, #4294967295
 8009c00:	e7e1      	b.n	8009bc6 <_strtol_l.constprop.0+0x8a>
 8009c02:	1c53      	adds	r3, r2, #1
 8009c04:	d108      	bne.n	8009c18 <_strtol_l.constprop.0+0xdc>
 8009c06:	2322      	movs	r3, #34	@ 0x22
 8009c08:	f8ce 3000 	str.w	r3, [lr]
 8009c0c:	4660      	mov	r0, ip
 8009c0e:	f1b8 0f00 	cmp.w	r8, #0
 8009c12:	d0a0      	beq.n	8009b56 <_strtol_l.constprop.0+0x1a>
 8009c14:	1e69      	subs	r1, r5, #1
 8009c16:	e006      	b.n	8009c26 <_strtol_l.constprop.0+0xea>
 8009c18:	b106      	cbz	r6, 8009c1c <_strtol_l.constprop.0+0xe0>
 8009c1a:	4240      	negs	r0, r0
 8009c1c:	f1b8 0f00 	cmp.w	r8, #0
 8009c20:	d099      	beq.n	8009b56 <_strtol_l.constprop.0+0x1a>
 8009c22:	2a00      	cmp	r2, #0
 8009c24:	d1f6      	bne.n	8009c14 <_strtol_l.constprop.0+0xd8>
 8009c26:	f8c8 1000 	str.w	r1, [r8]
 8009c2a:	e794      	b.n	8009b56 <_strtol_l.constprop.0+0x1a>
 8009c2c:	0800b541 	.word	0x0800b541

08009c30 <strtol>:
 8009c30:	4613      	mov	r3, r2
 8009c32:	460a      	mov	r2, r1
 8009c34:	4601      	mov	r1, r0
 8009c36:	4802      	ldr	r0, [pc, #8]	@ (8009c40 <strtol+0x10>)
 8009c38:	6800      	ldr	r0, [r0, #0]
 8009c3a:	f7ff bf7f 	b.w	8009b3c <_strtol_l.constprop.0>
 8009c3e:	bf00      	nop
 8009c40:	2000001c 	.word	0x2000001c

08009c44 <std>:
 8009c44:	2300      	movs	r3, #0
 8009c46:	b510      	push	{r4, lr}
 8009c48:	4604      	mov	r4, r0
 8009c4a:	e9c0 3300 	strd	r3, r3, [r0]
 8009c4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009c52:	6083      	str	r3, [r0, #8]
 8009c54:	8181      	strh	r1, [r0, #12]
 8009c56:	6643      	str	r3, [r0, #100]	@ 0x64
 8009c58:	81c2      	strh	r2, [r0, #14]
 8009c5a:	6183      	str	r3, [r0, #24]
 8009c5c:	4619      	mov	r1, r3
 8009c5e:	2208      	movs	r2, #8
 8009c60:	305c      	adds	r0, #92	@ 0x5c
 8009c62:	f000 fa2d 	bl	800a0c0 <memset>
 8009c66:	4b0d      	ldr	r3, [pc, #52]	@ (8009c9c <std+0x58>)
 8009c68:	6263      	str	r3, [r4, #36]	@ 0x24
 8009c6a:	4b0d      	ldr	r3, [pc, #52]	@ (8009ca0 <std+0x5c>)
 8009c6c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8009ca4 <std+0x60>)
 8009c70:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009c72:	4b0d      	ldr	r3, [pc, #52]	@ (8009ca8 <std+0x64>)
 8009c74:	6323      	str	r3, [r4, #48]	@ 0x30
 8009c76:	4b0d      	ldr	r3, [pc, #52]	@ (8009cac <std+0x68>)
 8009c78:	6224      	str	r4, [r4, #32]
 8009c7a:	429c      	cmp	r4, r3
 8009c7c:	d006      	beq.n	8009c8c <std+0x48>
 8009c7e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009c82:	4294      	cmp	r4, r2
 8009c84:	d002      	beq.n	8009c8c <std+0x48>
 8009c86:	33d0      	adds	r3, #208	@ 0xd0
 8009c88:	429c      	cmp	r4, r3
 8009c8a:	d105      	bne.n	8009c98 <std+0x54>
 8009c8c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009c90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c94:	f000 bae2 	b.w	800a25c <__retarget_lock_init_recursive>
 8009c98:	bd10      	pop	{r4, pc}
 8009c9a:	bf00      	nop
 8009c9c:	08009f11 	.word	0x08009f11
 8009ca0:	08009f33 	.word	0x08009f33
 8009ca4:	08009f6b 	.word	0x08009f6b
 8009ca8:	08009f8f 	.word	0x08009f8f
 8009cac:	200016e4 	.word	0x200016e4

08009cb0 <stdio_exit_handler>:
 8009cb0:	4a02      	ldr	r2, [pc, #8]	@ (8009cbc <stdio_exit_handler+0xc>)
 8009cb2:	4903      	ldr	r1, [pc, #12]	@ (8009cc0 <stdio_exit_handler+0x10>)
 8009cb4:	4803      	ldr	r0, [pc, #12]	@ (8009cc4 <stdio_exit_handler+0x14>)
 8009cb6:	f000 b869 	b.w	8009d8c <_fwalk_sglue>
 8009cba:	bf00      	nop
 8009cbc:	20000010 	.word	0x20000010
 8009cc0:	0800adc9 	.word	0x0800adc9
 8009cc4:	20000020 	.word	0x20000020

08009cc8 <cleanup_stdio>:
 8009cc8:	6841      	ldr	r1, [r0, #4]
 8009cca:	4b0c      	ldr	r3, [pc, #48]	@ (8009cfc <cleanup_stdio+0x34>)
 8009ccc:	4299      	cmp	r1, r3
 8009cce:	b510      	push	{r4, lr}
 8009cd0:	4604      	mov	r4, r0
 8009cd2:	d001      	beq.n	8009cd8 <cleanup_stdio+0x10>
 8009cd4:	f001 f878 	bl	800adc8 <_fflush_r>
 8009cd8:	68a1      	ldr	r1, [r4, #8]
 8009cda:	4b09      	ldr	r3, [pc, #36]	@ (8009d00 <cleanup_stdio+0x38>)
 8009cdc:	4299      	cmp	r1, r3
 8009cde:	d002      	beq.n	8009ce6 <cleanup_stdio+0x1e>
 8009ce0:	4620      	mov	r0, r4
 8009ce2:	f001 f871 	bl	800adc8 <_fflush_r>
 8009ce6:	68e1      	ldr	r1, [r4, #12]
 8009ce8:	4b06      	ldr	r3, [pc, #24]	@ (8009d04 <cleanup_stdio+0x3c>)
 8009cea:	4299      	cmp	r1, r3
 8009cec:	d004      	beq.n	8009cf8 <cleanup_stdio+0x30>
 8009cee:	4620      	mov	r0, r4
 8009cf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009cf4:	f001 b868 	b.w	800adc8 <_fflush_r>
 8009cf8:	bd10      	pop	{r4, pc}
 8009cfa:	bf00      	nop
 8009cfc:	200016e4 	.word	0x200016e4
 8009d00:	2000174c 	.word	0x2000174c
 8009d04:	200017b4 	.word	0x200017b4

08009d08 <global_stdio_init.part.0>:
 8009d08:	b510      	push	{r4, lr}
 8009d0a:	4b0b      	ldr	r3, [pc, #44]	@ (8009d38 <global_stdio_init.part.0+0x30>)
 8009d0c:	4c0b      	ldr	r4, [pc, #44]	@ (8009d3c <global_stdio_init.part.0+0x34>)
 8009d0e:	4a0c      	ldr	r2, [pc, #48]	@ (8009d40 <global_stdio_init.part.0+0x38>)
 8009d10:	601a      	str	r2, [r3, #0]
 8009d12:	4620      	mov	r0, r4
 8009d14:	2200      	movs	r2, #0
 8009d16:	2104      	movs	r1, #4
 8009d18:	f7ff ff94 	bl	8009c44 <std>
 8009d1c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009d20:	2201      	movs	r2, #1
 8009d22:	2109      	movs	r1, #9
 8009d24:	f7ff ff8e 	bl	8009c44 <std>
 8009d28:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009d2c:	2202      	movs	r2, #2
 8009d2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d32:	2112      	movs	r1, #18
 8009d34:	f7ff bf86 	b.w	8009c44 <std>
 8009d38:	2000181c 	.word	0x2000181c
 8009d3c:	200016e4 	.word	0x200016e4
 8009d40:	08009cb1 	.word	0x08009cb1

08009d44 <__sfp_lock_acquire>:
 8009d44:	4801      	ldr	r0, [pc, #4]	@ (8009d4c <__sfp_lock_acquire+0x8>)
 8009d46:	f000 ba8a 	b.w	800a25e <__retarget_lock_acquire_recursive>
 8009d4a:	bf00      	nop
 8009d4c:	20001825 	.word	0x20001825

08009d50 <__sfp_lock_release>:
 8009d50:	4801      	ldr	r0, [pc, #4]	@ (8009d58 <__sfp_lock_release+0x8>)
 8009d52:	f000 ba85 	b.w	800a260 <__retarget_lock_release_recursive>
 8009d56:	bf00      	nop
 8009d58:	20001825 	.word	0x20001825

08009d5c <__sinit>:
 8009d5c:	b510      	push	{r4, lr}
 8009d5e:	4604      	mov	r4, r0
 8009d60:	f7ff fff0 	bl	8009d44 <__sfp_lock_acquire>
 8009d64:	6a23      	ldr	r3, [r4, #32]
 8009d66:	b11b      	cbz	r3, 8009d70 <__sinit+0x14>
 8009d68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d6c:	f7ff bff0 	b.w	8009d50 <__sfp_lock_release>
 8009d70:	4b04      	ldr	r3, [pc, #16]	@ (8009d84 <__sinit+0x28>)
 8009d72:	6223      	str	r3, [r4, #32]
 8009d74:	4b04      	ldr	r3, [pc, #16]	@ (8009d88 <__sinit+0x2c>)
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d1f5      	bne.n	8009d68 <__sinit+0xc>
 8009d7c:	f7ff ffc4 	bl	8009d08 <global_stdio_init.part.0>
 8009d80:	e7f2      	b.n	8009d68 <__sinit+0xc>
 8009d82:	bf00      	nop
 8009d84:	08009cc9 	.word	0x08009cc9
 8009d88:	2000181c 	.word	0x2000181c

08009d8c <_fwalk_sglue>:
 8009d8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d90:	4607      	mov	r7, r0
 8009d92:	4688      	mov	r8, r1
 8009d94:	4614      	mov	r4, r2
 8009d96:	2600      	movs	r6, #0
 8009d98:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009d9c:	f1b9 0901 	subs.w	r9, r9, #1
 8009da0:	d505      	bpl.n	8009dae <_fwalk_sglue+0x22>
 8009da2:	6824      	ldr	r4, [r4, #0]
 8009da4:	2c00      	cmp	r4, #0
 8009da6:	d1f7      	bne.n	8009d98 <_fwalk_sglue+0xc>
 8009da8:	4630      	mov	r0, r6
 8009daa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009dae:	89ab      	ldrh	r3, [r5, #12]
 8009db0:	2b01      	cmp	r3, #1
 8009db2:	d907      	bls.n	8009dc4 <_fwalk_sglue+0x38>
 8009db4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009db8:	3301      	adds	r3, #1
 8009dba:	d003      	beq.n	8009dc4 <_fwalk_sglue+0x38>
 8009dbc:	4629      	mov	r1, r5
 8009dbe:	4638      	mov	r0, r7
 8009dc0:	47c0      	blx	r8
 8009dc2:	4306      	orrs	r6, r0
 8009dc4:	3568      	adds	r5, #104	@ 0x68
 8009dc6:	e7e9      	b.n	8009d9c <_fwalk_sglue+0x10>

08009dc8 <iprintf>:
 8009dc8:	b40f      	push	{r0, r1, r2, r3}
 8009dca:	b507      	push	{r0, r1, r2, lr}
 8009dcc:	4906      	ldr	r1, [pc, #24]	@ (8009de8 <iprintf+0x20>)
 8009dce:	ab04      	add	r3, sp, #16
 8009dd0:	6808      	ldr	r0, [r1, #0]
 8009dd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009dd6:	6881      	ldr	r1, [r0, #8]
 8009dd8:	9301      	str	r3, [sp, #4]
 8009dda:	f000 fccb 	bl	800a774 <_vfiprintf_r>
 8009dde:	b003      	add	sp, #12
 8009de0:	f85d eb04 	ldr.w	lr, [sp], #4
 8009de4:	b004      	add	sp, #16
 8009de6:	4770      	bx	lr
 8009de8:	2000001c 	.word	0x2000001c

08009dec <_puts_r>:
 8009dec:	6a03      	ldr	r3, [r0, #32]
 8009dee:	b570      	push	{r4, r5, r6, lr}
 8009df0:	6884      	ldr	r4, [r0, #8]
 8009df2:	4605      	mov	r5, r0
 8009df4:	460e      	mov	r6, r1
 8009df6:	b90b      	cbnz	r3, 8009dfc <_puts_r+0x10>
 8009df8:	f7ff ffb0 	bl	8009d5c <__sinit>
 8009dfc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009dfe:	07db      	lsls	r3, r3, #31
 8009e00:	d405      	bmi.n	8009e0e <_puts_r+0x22>
 8009e02:	89a3      	ldrh	r3, [r4, #12]
 8009e04:	0598      	lsls	r0, r3, #22
 8009e06:	d402      	bmi.n	8009e0e <_puts_r+0x22>
 8009e08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e0a:	f000 fa28 	bl	800a25e <__retarget_lock_acquire_recursive>
 8009e0e:	89a3      	ldrh	r3, [r4, #12]
 8009e10:	0719      	lsls	r1, r3, #28
 8009e12:	d502      	bpl.n	8009e1a <_puts_r+0x2e>
 8009e14:	6923      	ldr	r3, [r4, #16]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d135      	bne.n	8009e86 <_puts_r+0x9a>
 8009e1a:	4621      	mov	r1, r4
 8009e1c:	4628      	mov	r0, r5
 8009e1e:	f000 f8f9 	bl	800a014 <__swsetup_r>
 8009e22:	b380      	cbz	r0, 8009e86 <_puts_r+0x9a>
 8009e24:	f04f 35ff 	mov.w	r5, #4294967295
 8009e28:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009e2a:	07da      	lsls	r2, r3, #31
 8009e2c:	d405      	bmi.n	8009e3a <_puts_r+0x4e>
 8009e2e:	89a3      	ldrh	r3, [r4, #12]
 8009e30:	059b      	lsls	r3, r3, #22
 8009e32:	d402      	bmi.n	8009e3a <_puts_r+0x4e>
 8009e34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e36:	f000 fa13 	bl	800a260 <__retarget_lock_release_recursive>
 8009e3a:	4628      	mov	r0, r5
 8009e3c:	bd70      	pop	{r4, r5, r6, pc}
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	da04      	bge.n	8009e4c <_puts_r+0x60>
 8009e42:	69a2      	ldr	r2, [r4, #24]
 8009e44:	429a      	cmp	r2, r3
 8009e46:	dc17      	bgt.n	8009e78 <_puts_r+0x8c>
 8009e48:	290a      	cmp	r1, #10
 8009e4a:	d015      	beq.n	8009e78 <_puts_r+0x8c>
 8009e4c:	6823      	ldr	r3, [r4, #0]
 8009e4e:	1c5a      	adds	r2, r3, #1
 8009e50:	6022      	str	r2, [r4, #0]
 8009e52:	7019      	strb	r1, [r3, #0]
 8009e54:	68a3      	ldr	r3, [r4, #8]
 8009e56:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009e5a:	3b01      	subs	r3, #1
 8009e5c:	60a3      	str	r3, [r4, #8]
 8009e5e:	2900      	cmp	r1, #0
 8009e60:	d1ed      	bne.n	8009e3e <_puts_r+0x52>
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	da11      	bge.n	8009e8a <_puts_r+0x9e>
 8009e66:	4622      	mov	r2, r4
 8009e68:	210a      	movs	r1, #10
 8009e6a:	4628      	mov	r0, r5
 8009e6c:	f000 f893 	bl	8009f96 <__swbuf_r>
 8009e70:	3001      	adds	r0, #1
 8009e72:	d0d7      	beq.n	8009e24 <_puts_r+0x38>
 8009e74:	250a      	movs	r5, #10
 8009e76:	e7d7      	b.n	8009e28 <_puts_r+0x3c>
 8009e78:	4622      	mov	r2, r4
 8009e7a:	4628      	mov	r0, r5
 8009e7c:	f000 f88b 	bl	8009f96 <__swbuf_r>
 8009e80:	3001      	adds	r0, #1
 8009e82:	d1e7      	bne.n	8009e54 <_puts_r+0x68>
 8009e84:	e7ce      	b.n	8009e24 <_puts_r+0x38>
 8009e86:	3e01      	subs	r6, #1
 8009e88:	e7e4      	b.n	8009e54 <_puts_r+0x68>
 8009e8a:	6823      	ldr	r3, [r4, #0]
 8009e8c:	1c5a      	adds	r2, r3, #1
 8009e8e:	6022      	str	r2, [r4, #0]
 8009e90:	220a      	movs	r2, #10
 8009e92:	701a      	strb	r2, [r3, #0]
 8009e94:	e7ee      	b.n	8009e74 <_puts_r+0x88>
	...

08009e98 <puts>:
 8009e98:	4b02      	ldr	r3, [pc, #8]	@ (8009ea4 <puts+0xc>)
 8009e9a:	4601      	mov	r1, r0
 8009e9c:	6818      	ldr	r0, [r3, #0]
 8009e9e:	f7ff bfa5 	b.w	8009dec <_puts_r>
 8009ea2:	bf00      	nop
 8009ea4:	2000001c 	.word	0x2000001c

08009ea8 <sniprintf>:
 8009ea8:	b40c      	push	{r2, r3}
 8009eaa:	b530      	push	{r4, r5, lr}
 8009eac:	4b17      	ldr	r3, [pc, #92]	@ (8009f0c <sniprintf+0x64>)
 8009eae:	1e0c      	subs	r4, r1, #0
 8009eb0:	681d      	ldr	r5, [r3, #0]
 8009eb2:	b09d      	sub	sp, #116	@ 0x74
 8009eb4:	da08      	bge.n	8009ec8 <sniprintf+0x20>
 8009eb6:	238b      	movs	r3, #139	@ 0x8b
 8009eb8:	602b      	str	r3, [r5, #0]
 8009eba:	f04f 30ff 	mov.w	r0, #4294967295
 8009ebe:	b01d      	add	sp, #116	@ 0x74
 8009ec0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009ec4:	b002      	add	sp, #8
 8009ec6:	4770      	bx	lr
 8009ec8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009ecc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009ed0:	bf14      	ite	ne
 8009ed2:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009ed6:	4623      	moveq	r3, r4
 8009ed8:	9304      	str	r3, [sp, #16]
 8009eda:	9307      	str	r3, [sp, #28]
 8009edc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009ee0:	9002      	str	r0, [sp, #8]
 8009ee2:	9006      	str	r0, [sp, #24]
 8009ee4:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009ee8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009eea:	ab21      	add	r3, sp, #132	@ 0x84
 8009eec:	a902      	add	r1, sp, #8
 8009eee:	4628      	mov	r0, r5
 8009ef0:	9301      	str	r3, [sp, #4]
 8009ef2:	f000 fb19 	bl	800a528 <_svfiprintf_r>
 8009ef6:	1c43      	adds	r3, r0, #1
 8009ef8:	bfbc      	itt	lt
 8009efa:	238b      	movlt	r3, #139	@ 0x8b
 8009efc:	602b      	strlt	r3, [r5, #0]
 8009efe:	2c00      	cmp	r4, #0
 8009f00:	d0dd      	beq.n	8009ebe <sniprintf+0x16>
 8009f02:	9b02      	ldr	r3, [sp, #8]
 8009f04:	2200      	movs	r2, #0
 8009f06:	701a      	strb	r2, [r3, #0]
 8009f08:	e7d9      	b.n	8009ebe <sniprintf+0x16>
 8009f0a:	bf00      	nop
 8009f0c:	2000001c 	.word	0x2000001c

08009f10 <__sread>:
 8009f10:	b510      	push	{r4, lr}
 8009f12:	460c      	mov	r4, r1
 8009f14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f18:	f000 f952 	bl	800a1c0 <_read_r>
 8009f1c:	2800      	cmp	r0, #0
 8009f1e:	bfab      	itete	ge
 8009f20:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009f22:	89a3      	ldrhlt	r3, [r4, #12]
 8009f24:	181b      	addge	r3, r3, r0
 8009f26:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009f2a:	bfac      	ite	ge
 8009f2c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009f2e:	81a3      	strhlt	r3, [r4, #12]
 8009f30:	bd10      	pop	{r4, pc}

08009f32 <__swrite>:
 8009f32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f36:	461f      	mov	r7, r3
 8009f38:	898b      	ldrh	r3, [r1, #12]
 8009f3a:	05db      	lsls	r3, r3, #23
 8009f3c:	4605      	mov	r5, r0
 8009f3e:	460c      	mov	r4, r1
 8009f40:	4616      	mov	r6, r2
 8009f42:	d505      	bpl.n	8009f50 <__swrite+0x1e>
 8009f44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f48:	2302      	movs	r3, #2
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	f000 f926 	bl	800a19c <_lseek_r>
 8009f50:	89a3      	ldrh	r3, [r4, #12]
 8009f52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f56:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009f5a:	81a3      	strh	r3, [r4, #12]
 8009f5c:	4632      	mov	r2, r6
 8009f5e:	463b      	mov	r3, r7
 8009f60:	4628      	mov	r0, r5
 8009f62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f66:	f000 b93d 	b.w	800a1e4 <_write_r>

08009f6a <__sseek>:
 8009f6a:	b510      	push	{r4, lr}
 8009f6c:	460c      	mov	r4, r1
 8009f6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f72:	f000 f913 	bl	800a19c <_lseek_r>
 8009f76:	1c43      	adds	r3, r0, #1
 8009f78:	89a3      	ldrh	r3, [r4, #12]
 8009f7a:	bf15      	itete	ne
 8009f7c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009f7e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009f82:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009f86:	81a3      	strheq	r3, [r4, #12]
 8009f88:	bf18      	it	ne
 8009f8a:	81a3      	strhne	r3, [r4, #12]
 8009f8c:	bd10      	pop	{r4, pc}

08009f8e <__sclose>:
 8009f8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f92:	f000 b89d 	b.w	800a0d0 <_close_r>

08009f96 <__swbuf_r>:
 8009f96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f98:	460e      	mov	r6, r1
 8009f9a:	4614      	mov	r4, r2
 8009f9c:	4605      	mov	r5, r0
 8009f9e:	b118      	cbz	r0, 8009fa8 <__swbuf_r+0x12>
 8009fa0:	6a03      	ldr	r3, [r0, #32]
 8009fa2:	b90b      	cbnz	r3, 8009fa8 <__swbuf_r+0x12>
 8009fa4:	f7ff feda 	bl	8009d5c <__sinit>
 8009fa8:	69a3      	ldr	r3, [r4, #24]
 8009faa:	60a3      	str	r3, [r4, #8]
 8009fac:	89a3      	ldrh	r3, [r4, #12]
 8009fae:	071a      	lsls	r2, r3, #28
 8009fb0:	d501      	bpl.n	8009fb6 <__swbuf_r+0x20>
 8009fb2:	6923      	ldr	r3, [r4, #16]
 8009fb4:	b943      	cbnz	r3, 8009fc8 <__swbuf_r+0x32>
 8009fb6:	4621      	mov	r1, r4
 8009fb8:	4628      	mov	r0, r5
 8009fba:	f000 f82b 	bl	800a014 <__swsetup_r>
 8009fbe:	b118      	cbz	r0, 8009fc8 <__swbuf_r+0x32>
 8009fc0:	f04f 37ff 	mov.w	r7, #4294967295
 8009fc4:	4638      	mov	r0, r7
 8009fc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fc8:	6823      	ldr	r3, [r4, #0]
 8009fca:	6922      	ldr	r2, [r4, #16]
 8009fcc:	1a98      	subs	r0, r3, r2
 8009fce:	6963      	ldr	r3, [r4, #20]
 8009fd0:	b2f6      	uxtb	r6, r6
 8009fd2:	4283      	cmp	r3, r0
 8009fd4:	4637      	mov	r7, r6
 8009fd6:	dc05      	bgt.n	8009fe4 <__swbuf_r+0x4e>
 8009fd8:	4621      	mov	r1, r4
 8009fda:	4628      	mov	r0, r5
 8009fdc:	f000 fef4 	bl	800adc8 <_fflush_r>
 8009fe0:	2800      	cmp	r0, #0
 8009fe2:	d1ed      	bne.n	8009fc0 <__swbuf_r+0x2a>
 8009fe4:	68a3      	ldr	r3, [r4, #8]
 8009fe6:	3b01      	subs	r3, #1
 8009fe8:	60a3      	str	r3, [r4, #8]
 8009fea:	6823      	ldr	r3, [r4, #0]
 8009fec:	1c5a      	adds	r2, r3, #1
 8009fee:	6022      	str	r2, [r4, #0]
 8009ff0:	701e      	strb	r6, [r3, #0]
 8009ff2:	6962      	ldr	r2, [r4, #20]
 8009ff4:	1c43      	adds	r3, r0, #1
 8009ff6:	429a      	cmp	r2, r3
 8009ff8:	d004      	beq.n	800a004 <__swbuf_r+0x6e>
 8009ffa:	89a3      	ldrh	r3, [r4, #12]
 8009ffc:	07db      	lsls	r3, r3, #31
 8009ffe:	d5e1      	bpl.n	8009fc4 <__swbuf_r+0x2e>
 800a000:	2e0a      	cmp	r6, #10
 800a002:	d1df      	bne.n	8009fc4 <__swbuf_r+0x2e>
 800a004:	4621      	mov	r1, r4
 800a006:	4628      	mov	r0, r5
 800a008:	f000 fede 	bl	800adc8 <_fflush_r>
 800a00c:	2800      	cmp	r0, #0
 800a00e:	d0d9      	beq.n	8009fc4 <__swbuf_r+0x2e>
 800a010:	e7d6      	b.n	8009fc0 <__swbuf_r+0x2a>
	...

0800a014 <__swsetup_r>:
 800a014:	b538      	push	{r3, r4, r5, lr}
 800a016:	4b29      	ldr	r3, [pc, #164]	@ (800a0bc <__swsetup_r+0xa8>)
 800a018:	4605      	mov	r5, r0
 800a01a:	6818      	ldr	r0, [r3, #0]
 800a01c:	460c      	mov	r4, r1
 800a01e:	b118      	cbz	r0, 800a028 <__swsetup_r+0x14>
 800a020:	6a03      	ldr	r3, [r0, #32]
 800a022:	b90b      	cbnz	r3, 800a028 <__swsetup_r+0x14>
 800a024:	f7ff fe9a 	bl	8009d5c <__sinit>
 800a028:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a02c:	0719      	lsls	r1, r3, #28
 800a02e:	d422      	bmi.n	800a076 <__swsetup_r+0x62>
 800a030:	06da      	lsls	r2, r3, #27
 800a032:	d407      	bmi.n	800a044 <__swsetup_r+0x30>
 800a034:	2209      	movs	r2, #9
 800a036:	602a      	str	r2, [r5, #0]
 800a038:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a03c:	81a3      	strh	r3, [r4, #12]
 800a03e:	f04f 30ff 	mov.w	r0, #4294967295
 800a042:	e033      	b.n	800a0ac <__swsetup_r+0x98>
 800a044:	0758      	lsls	r0, r3, #29
 800a046:	d512      	bpl.n	800a06e <__swsetup_r+0x5a>
 800a048:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a04a:	b141      	cbz	r1, 800a05e <__swsetup_r+0x4a>
 800a04c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a050:	4299      	cmp	r1, r3
 800a052:	d002      	beq.n	800a05a <__swsetup_r+0x46>
 800a054:	4628      	mov	r0, r5
 800a056:	f000 f913 	bl	800a280 <_free_r>
 800a05a:	2300      	movs	r3, #0
 800a05c:	6363      	str	r3, [r4, #52]	@ 0x34
 800a05e:	89a3      	ldrh	r3, [r4, #12]
 800a060:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a064:	81a3      	strh	r3, [r4, #12]
 800a066:	2300      	movs	r3, #0
 800a068:	6063      	str	r3, [r4, #4]
 800a06a:	6923      	ldr	r3, [r4, #16]
 800a06c:	6023      	str	r3, [r4, #0]
 800a06e:	89a3      	ldrh	r3, [r4, #12]
 800a070:	f043 0308 	orr.w	r3, r3, #8
 800a074:	81a3      	strh	r3, [r4, #12]
 800a076:	6923      	ldr	r3, [r4, #16]
 800a078:	b94b      	cbnz	r3, 800a08e <__swsetup_r+0x7a>
 800a07a:	89a3      	ldrh	r3, [r4, #12]
 800a07c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a080:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a084:	d003      	beq.n	800a08e <__swsetup_r+0x7a>
 800a086:	4621      	mov	r1, r4
 800a088:	4628      	mov	r0, r5
 800a08a:	f000 feeb 	bl	800ae64 <__smakebuf_r>
 800a08e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a092:	f013 0201 	ands.w	r2, r3, #1
 800a096:	d00a      	beq.n	800a0ae <__swsetup_r+0x9a>
 800a098:	2200      	movs	r2, #0
 800a09a:	60a2      	str	r2, [r4, #8]
 800a09c:	6962      	ldr	r2, [r4, #20]
 800a09e:	4252      	negs	r2, r2
 800a0a0:	61a2      	str	r2, [r4, #24]
 800a0a2:	6922      	ldr	r2, [r4, #16]
 800a0a4:	b942      	cbnz	r2, 800a0b8 <__swsetup_r+0xa4>
 800a0a6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a0aa:	d1c5      	bne.n	800a038 <__swsetup_r+0x24>
 800a0ac:	bd38      	pop	{r3, r4, r5, pc}
 800a0ae:	0799      	lsls	r1, r3, #30
 800a0b0:	bf58      	it	pl
 800a0b2:	6962      	ldrpl	r2, [r4, #20]
 800a0b4:	60a2      	str	r2, [r4, #8]
 800a0b6:	e7f4      	b.n	800a0a2 <__swsetup_r+0x8e>
 800a0b8:	2000      	movs	r0, #0
 800a0ba:	e7f7      	b.n	800a0ac <__swsetup_r+0x98>
 800a0bc:	2000001c 	.word	0x2000001c

0800a0c0 <memset>:
 800a0c0:	4402      	add	r2, r0
 800a0c2:	4603      	mov	r3, r0
 800a0c4:	4293      	cmp	r3, r2
 800a0c6:	d100      	bne.n	800a0ca <memset+0xa>
 800a0c8:	4770      	bx	lr
 800a0ca:	f803 1b01 	strb.w	r1, [r3], #1
 800a0ce:	e7f9      	b.n	800a0c4 <memset+0x4>

0800a0d0 <_close_r>:
 800a0d0:	b538      	push	{r3, r4, r5, lr}
 800a0d2:	4d06      	ldr	r5, [pc, #24]	@ (800a0ec <_close_r+0x1c>)
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	4604      	mov	r4, r0
 800a0d8:	4608      	mov	r0, r1
 800a0da:	602b      	str	r3, [r5, #0]
 800a0dc:	f7f7 fd39 	bl	8001b52 <_close>
 800a0e0:	1c43      	adds	r3, r0, #1
 800a0e2:	d102      	bne.n	800a0ea <_close_r+0x1a>
 800a0e4:	682b      	ldr	r3, [r5, #0]
 800a0e6:	b103      	cbz	r3, 800a0ea <_close_r+0x1a>
 800a0e8:	6023      	str	r3, [r4, #0]
 800a0ea:	bd38      	pop	{r3, r4, r5, pc}
 800a0ec:	20001820 	.word	0x20001820

0800a0f0 <_reclaim_reent>:
 800a0f0:	4b29      	ldr	r3, [pc, #164]	@ (800a198 <_reclaim_reent+0xa8>)
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	4283      	cmp	r3, r0
 800a0f6:	b570      	push	{r4, r5, r6, lr}
 800a0f8:	4604      	mov	r4, r0
 800a0fa:	d04b      	beq.n	800a194 <_reclaim_reent+0xa4>
 800a0fc:	69c3      	ldr	r3, [r0, #28]
 800a0fe:	b1ab      	cbz	r3, 800a12c <_reclaim_reent+0x3c>
 800a100:	68db      	ldr	r3, [r3, #12]
 800a102:	b16b      	cbz	r3, 800a120 <_reclaim_reent+0x30>
 800a104:	2500      	movs	r5, #0
 800a106:	69e3      	ldr	r3, [r4, #28]
 800a108:	68db      	ldr	r3, [r3, #12]
 800a10a:	5959      	ldr	r1, [r3, r5]
 800a10c:	2900      	cmp	r1, #0
 800a10e:	d13b      	bne.n	800a188 <_reclaim_reent+0x98>
 800a110:	3504      	adds	r5, #4
 800a112:	2d80      	cmp	r5, #128	@ 0x80
 800a114:	d1f7      	bne.n	800a106 <_reclaim_reent+0x16>
 800a116:	69e3      	ldr	r3, [r4, #28]
 800a118:	4620      	mov	r0, r4
 800a11a:	68d9      	ldr	r1, [r3, #12]
 800a11c:	f000 f8b0 	bl	800a280 <_free_r>
 800a120:	69e3      	ldr	r3, [r4, #28]
 800a122:	6819      	ldr	r1, [r3, #0]
 800a124:	b111      	cbz	r1, 800a12c <_reclaim_reent+0x3c>
 800a126:	4620      	mov	r0, r4
 800a128:	f000 f8aa 	bl	800a280 <_free_r>
 800a12c:	6961      	ldr	r1, [r4, #20]
 800a12e:	b111      	cbz	r1, 800a136 <_reclaim_reent+0x46>
 800a130:	4620      	mov	r0, r4
 800a132:	f000 f8a5 	bl	800a280 <_free_r>
 800a136:	69e1      	ldr	r1, [r4, #28]
 800a138:	b111      	cbz	r1, 800a140 <_reclaim_reent+0x50>
 800a13a:	4620      	mov	r0, r4
 800a13c:	f000 f8a0 	bl	800a280 <_free_r>
 800a140:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a142:	b111      	cbz	r1, 800a14a <_reclaim_reent+0x5a>
 800a144:	4620      	mov	r0, r4
 800a146:	f000 f89b 	bl	800a280 <_free_r>
 800a14a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a14c:	b111      	cbz	r1, 800a154 <_reclaim_reent+0x64>
 800a14e:	4620      	mov	r0, r4
 800a150:	f000 f896 	bl	800a280 <_free_r>
 800a154:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a156:	b111      	cbz	r1, 800a15e <_reclaim_reent+0x6e>
 800a158:	4620      	mov	r0, r4
 800a15a:	f000 f891 	bl	800a280 <_free_r>
 800a15e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a160:	b111      	cbz	r1, 800a168 <_reclaim_reent+0x78>
 800a162:	4620      	mov	r0, r4
 800a164:	f000 f88c 	bl	800a280 <_free_r>
 800a168:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a16a:	b111      	cbz	r1, 800a172 <_reclaim_reent+0x82>
 800a16c:	4620      	mov	r0, r4
 800a16e:	f000 f887 	bl	800a280 <_free_r>
 800a172:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a174:	b111      	cbz	r1, 800a17c <_reclaim_reent+0x8c>
 800a176:	4620      	mov	r0, r4
 800a178:	f000 f882 	bl	800a280 <_free_r>
 800a17c:	6a23      	ldr	r3, [r4, #32]
 800a17e:	b14b      	cbz	r3, 800a194 <_reclaim_reent+0xa4>
 800a180:	4620      	mov	r0, r4
 800a182:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a186:	4718      	bx	r3
 800a188:	680e      	ldr	r6, [r1, #0]
 800a18a:	4620      	mov	r0, r4
 800a18c:	f000 f878 	bl	800a280 <_free_r>
 800a190:	4631      	mov	r1, r6
 800a192:	e7bb      	b.n	800a10c <_reclaim_reent+0x1c>
 800a194:	bd70      	pop	{r4, r5, r6, pc}
 800a196:	bf00      	nop
 800a198:	2000001c 	.word	0x2000001c

0800a19c <_lseek_r>:
 800a19c:	b538      	push	{r3, r4, r5, lr}
 800a19e:	4d07      	ldr	r5, [pc, #28]	@ (800a1bc <_lseek_r+0x20>)
 800a1a0:	4604      	mov	r4, r0
 800a1a2:	4608      	mov	r0, r1
 800a1a4:	4611      	mov	r1, r2
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	602a      	str	r2, [r5, #0]
 800a1aa:	461a      	mov	r2, r3
 800a1ac:	f7f7 fcf8 	bl	8001ba0 <_lseek>
 800a1b0:	1c43      	adds	r3, r0, #1
 800a1b2:	d102      	bne.n	800a1ba <_lseek_r+0x1e>
 800a1b4:	682b      	ldr	r3, [r5, #0]
 800a1b6:	b103      	cbz	r3, 800a1ba <_lseek_r+0x1e>
 800a1b8:	6023      	str	r3, [r4, #0]
 800a1ba:	bd38      	pop	{r3, r4, r5, pc}
 800a1bc:	20001820 	.word	0x20001820

0800a1c0 <_read_r>:
 800a1c0:	b538      	push	{r3, r4, r5, lr}
 800a1c2:	4d07      	ldr	r5, [pc, #28]	@ (800a1e0 <_read_r+0x20>)
 800a1c4:	4604      	mov	r4, r0
 800a1c6:	4608      	mov	r0, r1
 800a1c8:	4611      	mov	r1, r2
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	602a      	str	r2, [r5, #0]
 800a1ce:	461a      	mov	r2, r3
 800a1d0:	f7f7 fc86 	bl	8001ae0 <_read>
 800a1d4:	1c43      	adds	r3, r0, #1
 800a1d6:	d102      	bne.n	800a1de <_read_r+0x1e>
 800a1d8:	682b      	ldr	r3, [r5, #0]
 800a1da:	b103      	cbz	r3, 800a1de <_read_r+0x1e>
 800a1dc:	6023      	str	r3, [r4, #0]
 800a1de:	bd38      	pop	{r3, r4, r5, pc}
 800a1e0:	20001820 	.word	0x20001820

0800a1e4 <_write_r>:
 800a1e4:	b538      	push	{r3, r4, r5, lr}
 800a1e6:	4d07      	ldr	r5, [pc, #28]	@ (800a204 <_write_r+0x20>)
 800a1e8:	4604      	mov	r4, r0
 800a1ea:	4608      	mov	r0, r1
 800a1ec:	4611      	mov	r1, r2
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	602a      	str	r2, [r5, #0]
 800a1f2:	461a      	mov	r2, r3
 800a1f4:	f7f7 fc91 	bl	8001b1a <_write>
 800a1f8:	1c43      	adds	r3, r0, #1
 800a1fa:	d102      	bne.n	800a202 <_write_r+0x1e>
 800a1fc:	682b      	ldr	r3, [r5, #0]
 800a1fe:	b103      	cbz	r3, 800a202 <_write_r+0x1e>
 800a200:	6023      	str	r3, [r4, #0]
 800a202:	bd38      	pop	{r3, r4, r5, pc}
 800a204:	20001820 	.word	0x20001820

0800a208 <__errno>:
 800a208:	4b01      	ldr	r3, [pc, #4]	@ (800a210 <__errno+0x8>)
 800a20a:	6818      	ldr	r0, [r3, #0]
 800a20c:	4770      	bx	lr
 800a20e:	bf00      	nop
 800a210:	2000001c 	.word	0x2000001c

0800a214 <__libc_init_array>:
 800a214:	b570      	push	{r4, r5, r6, lr}
 800a216:	4d0d      	ldr	r5, [pc, #52]	@ (800a24c <__libc_init_array+0x38>)
 800a218:	4c0d      	ldr	r4, [pc, #52]	@ (800a250 <__libc_init_array+0x3c>)
 800a21a:	1b64      	subs	r4, r4, r5
 800a21c:	10a4      	asrs	r4, r4, #2
 800a21e:	2600      	movs	r6, #0
 800a220:	42a6      	cmp	r6, r4
 800a222:	d109      	bne.n	800a238 <__libc_init_array+0x24>
 800a224:	4d0b      	ldr	r5, [pc, #44]	@ (800a254 <__libc_init_array+0x40>)
 800a226:	4c0c      	ldr	r4, [pc, #48]	@ (800a258 <__libc_init_array+0x44>)
 800a228:	f000 feda 	bl	800afe0 <_init>
 800a22c:	1b64      	subs	r4, r4, r5
 800a22e:	10a4      	asrs	r4, r4, #2
 800a230:	2600      	movs	r6, #0
 800a232:	42a6      	cmp	r6, r4
 800a234:	d105      	bne.n	800a242 <__libc_init_array+0x2e>
 800a236:	bd70      	pop	{r4, r5, r6, pc}
 800a238:	f855 3b04 	ldr.w	r3, [r5], #4
 800a23c:	4798      	blx	r3
 800a23e:	3601      	adds	r6, #1
 800a240:	e7ee      	b.n	800a220 <__libc_init_array+0xc>
 800a242:	f855 3b04 	ldr.w	r3, [r5], #4
 800a246:	4798      	blx	r3
 800a248:	3601      	adds	r6, #1
 800a24a:	e7f2      	b.n	800a232 <__libc_init_array+0x1e>
 800a24c:	0800b67c 	.word	0x0800b67c
 800a250:	0800b67c 	.word	0x0800b67c
 800a254:	0800b67c 	.word	0x0800b67c
 800a258:	0800b680 	.word	0x0800b680

0800a25c <__retarget_lock_init_recursive>:
 800a25c:	4770      	bx	lr

0800a25e <__retarget_lock_acquire_recursive>:
 800a25e:	4770      	bx	lr

0800a260 <__retarget_lock_release_recursive>:
 800a260:	4770      	bx	lr

0800a262 <memcpy>:
 800a262:	440a      	add	r2, r1
 800a264:	4291      	cmp	r1, r2
 800a266:	f100 33ff 	add.w	r3, r0, #4294967295
 800a26a:	d100      	bne.n	800a26e <memcpy+0xc>
 800a26c:	4770      	bx	lr
 800a26e:	b510      	push	{r4, lr}
 800a270:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a274:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a278:	4291      	cmp	r1, r2
 800a27a:	d1f9      	bne.n	800a270 <memcpy+0xe>
 800a27c:	bd10      	pop	{r4, pc}
	...

0800a280 <_free_r>:
 800a280:	b538      	push	{r3, r4, r5, lr}
 800a282:	4605      	mov	r5, r0
 800a284:	2900      	cmp	r1, #0
 800a286:	d041      	beq.n	800a30c <_free_r+0x8c>
 800a288:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a28c:	1f0c      	subs	r4, r1, #4
 800a28e:	2b00      	cmp	r3, #0
 800a290:	bfb8      	it	lt
 800a292:	18e4      	addlt	r4, r4, r3
 800a294:	f000 f8e0 	bl	800a458 <__malloc_lock>
 800a298:	4a1d      	ldr	r2, [pc, #116]	@ (800a310 <_free_r+0x90>)
 800a29a:	6813      	ldr	r3, [r2, #0]
 800a29c:	b933      	cbnz	r3, 800a2ac <_free_r+0x2c>
 800a29e:	6063      	str	r3, [r4, #4]
 800a2a0:	6014      	str	r4, [r2, #0]
 800a2a2:	4628      	mov	r0, r5
 800a2a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a2a8:	f000 b8dc 	b.w	800a464 <__malloc_unlock>
 800a2ac:	42a3      	cmp	r3, r4
 800a2ae:	d908      	bls.n	800a2c2 <_free_r+0x42>
 800a2b0:	6820      	ldr	r0, [r4, #0]
 800a2b2:	1821      	adds	r1, r4, r0
 800a2b4:	428b      	cmp	r3, r1
 800a2b6:	bf01      	itttt	eq
 800a2b8:	6819      	ldreq	r1, [r3, #0]
 800a2ba:	685b      	ldreq	r3, [r3, #4]
 800a2bc:	1809      	addeq	r1, r1, r0
 800a2be:	6021      	streq	r1, [r4, #0]
 800a2c0:	e7ed      	b.n	800a29e <_free_r+0x1e>
 800a2c2:	461a      	mov	r2, r3
 800a2c4:	685b      	ldr	r3, [r3, #4]
 800a2c6:	b10b      	cbz	r3, 800a2cc <_free_r+0x4c>
 800a2c8:	42a3      	cmp	r3, r4
 800a2ca:	d9fa      	bls.n	800a2c2 <_free_r+0x42>
 800a2cc:	6811      	ldr	r1, [r2, #0]
 800a2ce:	1850      	adds	r0, r2, r1
 800a2d0:	42a0      	cmp	r0, r4
 800a2d2:	d10b      	bne.n	800a2ec <_free_r+0x6c>
 800a2d4:	6820      	ldr	r0, [r4, #0]
 800a2d6:	4401      	add	r1, r0
 800a2d8:	1850      	adds	r0, r2, r1
 800a2da:	4283      	cmp	r3, r0
 800a2dc:	6011      	str	r1, [r2, #0]
 800a2de:	d1e0      	bne.n	800a2a2 <_free_r+0x22>
 800a2e0:	6818      	ldr	r0, [r3, #0]
 800a2e2:	685b      	ldr	r3, [r3, #4]
 800a2e4:	6053      	str	r3, [r2, #4]
 800a2e6:	4408      	add	r0, r1
 800a2e8:	6010      	str	r0, [r2, #0]
 800a2ea:	e7da      	b.n	800a2a2 <_free_r+0x22>
 800a2ec:	d902      	bls.n	800a2f4 <_free_r+0x74>
 800a2ee:	230c      	movs	r3, #12
 800a2f0:	602b      	str	r3, [r5, #0]
 800a2f2:	e7d6      	b.n	800a2a2 <_free_r+0x22>
 800a2f4:	6820      	ldr	r0, [r4, #0]
 800a2f6:	1821      	adds	r1, r4, r0
 800a2f8:	428b      	cmp	r3, r1
 800a2fa:	bf04      	itt	eq
 800a2fc:	6819      	ldreq	r1, [r3, #0]
 800a2fe:	685b      	ldreq	r3, [r3, #4]
 800a300:	6063      	str	r3, [r4, #4]
 800a302:	bf04      	itt	eq
 800a304:	1809      	addeq	r1, r1, r0
 800a306:	6021      	streq	r1, [r4, #0]
 800a308:	6054      	str	r4, [r2, #4]
 800a30a:	e7ca      	b.n	800a2a2 <_free_r+0x22>
 800a30c:	bd38      	pop	{r3, r4, r5, pc}
 800a30e:	bf00      	nop
 800a310:	2000182c 	.word	0x2000182c

0800a314 <sbrk_aligned>:
 800a314:	b570      	push	{r4, r5, r6, lr}
 800a316:	4e0f      	ldr	r6, [pc, #60]	@ (800a354 <sbrk_aligned+0x40>)
 800a318:	460c      	mov	r4, r1
 800a31a:	6831      	ldr	r1, [r6, #0]
 800a31c:	4605      	mov	r5, r0
 800a31e:	b911      	cbnz	r1, 800a326 <sbrk_aligned+0x12>
 800a320:	f000 fe18 	bl	800af54 <_sbrk_r>
 800a324:	6030      	str	r0, [r6, #0]
 800a326:	4621      	mov	r1, r4
 800a328:	4628      	mov	r0, r5
 800a32a:	f000 fe13 	bl	800af54 <_sbrk_r>
 800a32e:	1c43      	adds	r3, r0, #1
 800a330:	d103      	bne.n	800a33a <sbrk_aligned+0x26>
 800a332:	f04f 34ff 	mov.w	r4, #4294967295
 800a336:	4620      	mov	r0, r4
 800a338:	bd70      	pop	{r4, r5, r6, pc}
 800a33a:	1cc4      	adds	r4, r0, #3
 800a33c:	f024 0403 	bic.w	r4, r4, #3
 800a340:	42a0      	cmp	r0, r4
 800a342:	d0f8      	beq.n	800a336 <sbrk_aligned+0x22>
 800a344:	1a21      	subs	r1, r4, r0
 800a346:	4628      	mov	r0, r5
 800a348:	f000 fe04 	bl	800af54 <_sbrk_r>
 800a34c:	3001      	adds	r0, #1
 800a34e:	d1f2      	bne.n	800a336 <sbrk_aligned+0x22>
 800a350:	e7ef      	b.n	800a332 <sbrk_aligned+0x1e>
 800a352:	bf00      	nop
 800a354:	20001828 	.word	0x20001828

0800a358 <_malloc_r>:
 800a358:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a35c:	1ccd      	adds	r5, r1, #3
 800a35e:	f025 0503 	bic.w	r5, r5, #3
 800a362:	3508      	adds	r5, #8
 800a364:	2d0c      	cmp	r5, #12
 800a366:	bf38      	it	cc
 800a368:	250c      	movcc	r5, #12
 800a36a:	2d00      	cmp	r5, #0
 800a36c:	4606      	mov	r6, r0
 800a36e:	db01      	blt.n	800a374 <_malloc_r+0x1c>
 800a370:	42a9      	cmp	r1, r5
 800a372:	d904      	bls.n	800a37e <_malloc_r+0x26>
 800a374:	230c      	movs	r3, #12
 800a376:	6033      	str	r3, [r6, #0]
 800a378:	2000      	movs	r0, #0
 800a37a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a37e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a454 <_malloc_r+0xfc>
 800a382:	f000 f869 	bl	800a458 <__malloc_lock>
 800a386:	f8d8 3000 	ldr.w	r3, [r8]
 800a38a:	461c      	mov	r4, r3
 800a38c:	bb44      	cbnz	r4, 800a3e0 <_malloc_r+0x88>
 800a38e:	4629      	mov	r1, r5
 800a390:	4630      	mov	r0, r6
 800a392:	f7ff ffbf 	bl	800a314 <sbrk_aligned>
 800a396:	1c43      	adds	r3, r0, #1
 800a398:	4604      	mov	r4, r0
 800a39a:	d158      	bne.n	800a44e <_malloc_r+0xf6>
 800a39c:	f8d8 4000 	ldr.w	r4, [r8]
 800a3a0:	4627      	mov	r7, r4
 800a3a2:	2f00      	cmp	r7, #0
 800a3a4:	d143      	bne.n	800a42e <_malloc_r+0xd6>
 800a3a6:	2c00      	cmp	r4, #0
 800a3a8:	d04b      	beq.n	800a442 <_malloc_r+0xea>
 800a3aa:	6823      	ldr	r3, [r4, #0]
 800a3ac:	4639      	mov	r1, r7
 800a3ae:	4630      	mov	r0, r6
 800a3b0:	eb04 0903 	add.w	r9, r4, r3
 800a3b4:	f000 fdce 	bl	800af54 <_sbrk_r>
 800a3b8:	4581      	cmp	r9, r0
 800a3ba:	d142      	bne.n	800a442 <_malloc_r+0xea>
 800a3bc:	6821      	ldr	r1, [r4, #0]
 800a3be:	1a6d      	subs	r5, r5, r1
 800a3c0:	4629      	mov	r1, r5
 800a3c2:	4630      	mov	r0, r6
 800a3c4:	f7ff ffa6 	bl	800a314 <sbrk_aligned>
 800a3c8:	3001      	adds	r0, #1
 800a3ca:	d03a      	beq.n	800a442 <_malloc_r+0xea>
 800a3cc:	6823      	ldr	r3, [r4, #0]
 800a3ce:	442b      	add	r3, r5
 800a3d0:	6023      	str	r3, [r4, #0]
 800a3d2:	f8d8 3000 	ldr.w	r3, [r8]
 800a3d6:	685a      	ldr	r2, [r3, #4]
 800a3d8:	bb62      	cbnz	r2, 800a434 <_malloc_r+0xdc>
 800a3da:	f8c8 7000 	str.w	r7, [r8]
 800a3de:	e00f      	b.n	800a400 <_malloc_r+0xa8>
 800a3e0:	6822      	ldr	r2, [r4, #0]
 800a3e2:	1b52      	subs	r2, r2, r5
 800a3e4:	d420      	bmi.n	800a428 <_malloc_r+0xd0>
 800a3e6:	2a0b      	cmp	r2, #11
 800a3e8:	d917      	bls.n	800a41a <_malloc_r+0xc2>
 800a3ea:	1961      	adds	r1, r4, r5
 800a3ec:	42a3      	cmp	r3, r4
 800a3ee:	6025      	str	r5, [r4, #0]
 800a3f0:	bf18      	it	ne
 800a3f2:	6059      	strne	r1, [r3, #4]
 800a3f4:	6863      	ldr	r3, [r4, #4]
 800a3f6:	bf08      	it	eq
 800a3f8:	f8c8 1000 	streq.w	r1, [r8]
 800a3fc:	5162      	str	r2, [r4, r5]
 800a3fe:	604b      	str	r3, [r1, #4]
 800a400:	4630      	mov	r0, r6
 800a402:	f000 f82f 	bl	800a464 <__malloc_unlock>
 800a406:	f104 000b 	add.w	r0, r4, #11
 800a40a:	1d23      	adds	r3, r4, #4
 800a40c:	f020 0007 	bic.w	r0, r0, #7
 800a410:	1ac2      	subs	r2, r0, r3
 800a412:	bf1c      	itt	ne
 800a414:	1a1b      	subne	r3, r3, r0
 800a416:	50a3      	strne	r3, [r4, r2]
 800a418:	e7af      	b.n	800a37a <_malloc_r+0x22>
 800a41a:	6862      	ldr	r2, [r4, #4]
 800a41c:	42a3      	cmp	r3, r4
 800a41e:	bf0c      	ite	eq
 800a420:	f8c8 2000 	streq.w	r2, [r8]
 800a424:	605a      	strne	r2, [r3, #4]
 800a426:	e7eb      	b.n	800a400 <_malloc_r+0xa8>
 800a428:	4623      	mov	r3, r4
 800a42a:	6864      	ldr	r4, [r4, #4]
 800a42c:	e7ae      	b.n	800a38c <_malloc_r+0x34>
 800a42e:	463c      	mov	r4, r7
 800a430:	687f      	ldr	r7, [r7, #4]
 800a432:	e7b6      	b.n	800a3a2 <_malloc_r+0x4a>
 800a434:	461a      	mov	r2, r3
 800a436:	685b      	ldr	r3, [r3, #4]
 800a438:	42a3      	cmp	r3, r4
 800a43a:	d1fb      	bne.n	800a434 <_malloc_r+0xdc>
 800a43c:	2300      	movs	r3, #0
 800a43e:	6053      	str	r3, [r2, #4]
 800a440:	e7de      	b.n	800a400 <_malloc_r+0xa8>
 800a442:	230c      	movs	r3, #12
 800a444:	6033      	str	r3, [r6, #0]
 800a446:	4630      	mov	r0, r6
 800a448:	f000 f80c 	bl	800a464 <__malloc_unlock>
 800a44c:	e794      	b.n	800a378 <_malloc_r+0x20>
 800a44e:	6005      	str	r5, [r0, #0]
 800a450:	e7d6      	b.n	800a400 <_malloc_r+0xa8>
 800a452:	bf00      	nop
 800a454:	2000182c 	.word	0x2000182c

0800a458 <__malloc_lock>:
 800a458:	4801      	ldr	r0, [pc, #4]	@ (800a460 <__malloc_lock+0x8>)
 800a45a:	f7ff bf00 	b.w	800a25e <__retarget_lock_acquire_recursive>
 800a45e:	bf00      	nop
 800a460:	20001824 	.word	0x20001824

0800a464 <__malloc_unlock>:
 800a464:	4801      	ldr	r0, [pc, #4]	@ (800a46c <__malloc_unlock+0x8>)
 800a466:	f7ff befb 	b.w	800a260 <__retarget_lock_release_recursive>
 800a46a:	bf00      	nop
 800a46c:	20001824 	.word	0x20001824

0800a470 <__ssputs_r>:
 800a470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a474:	688e      	ldr	r6, [r1, #8]
 800a476:	461f      	mov	r7, r3
 800a478:	42be      	cmp	r6, r7
 800a47a:	680b      	ldr	r3, [r1, #0]
 800a47c:	4682      	mov	sl, r0
 800a47e:	460c      	mov	r4, r1
 800a480:	4690      	mov	r8, r2
 800a482:	d82d      	bhi.n	800a4e0 <__ssputs_r+0x70>
 800a484:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a488:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a48c:	d026      	beq.n	800a4dc <__ssputs_r+0x6c>
 800a48e:	6965      	ldr	r5, [r4, #20]
 800a490:	6909      	ldr	r1, [r1, #16]
 800a492:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a496:	eba3 0901 	sub.w	r9, r3, r1
 800a49a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a49e:	1c7b      	adds	r3, r7, #1
 800a4a0:	444b      	add	r3, r9
 800a4a2:	106d      	asrs	r5, r5, #1
 800a4a4:	429d      	cmp	r5, r3
 800a4a6:	bf38      	it	cc
 800a4a8:	461d      	movcc	r5, r3
 800a4aa:	0553      	lsls	r3, r2, #21
 800a4ac:	d527      	bpl.n	800a4fe <__ssputs_r+0x8e>
 800a4ae:	4629      	mov	r1, r5
 800a4b0:	f7ff ff52 	bl	800a358 <_malloc_r>
 800a4b4:	4606      	mov	r6, r0
 800a4b6:	b360      	cbz	r0, 800a512 <__ssputs_r+0xa2>
 800a4b8:	6921      	ldr	r1, [r4, #16]
 800a4ba:	464a      	mov	r2, r9
 800a4bc:	f7ff fed1 	bl	800a262 <memcpy>
 800a4c0:	89a3      	ldrh	r3, [r4, #12]
 800a4c2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a4c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a4ca:	81a3      	strh	r3, [r4, #12]
 800a4cc:	6126      	str	r6, [r4, #16]
 800a4ce:	6165      	str	r5, [r4, #20]
 800a4d0:	444e      	add	r6, r9
 800a4d2:	eba5 0509 	sub.w	r5, r5, r9
 800a4d6:	6026      	str	r6, [r4, #0]
 800a4d8:	60a5      	str	r5, [r4, #8]
 800a4da:	463e      	mov	r6, r7
 800a4dc:	42be      	cmp	r6, r7
 800a4de:	d900      	bls.n	800a4e2 <__ssputs_r+0x72>
 800a4e0:	463e      	mov	r6, r7
 800a4e2:	6820      	ldr	r0, [r4, #0]
 800a4e4:	4632      	mov	r2, r6
 800a4e6:	4641      	mov	r1, r8
 800a4e8:	f000 fcf8 	bl	800aedc <memmove>
 800a4ec:	68a3      	ldr	r3, [r4, #8]
 800a4ee:	1b9b      	subs	r3, r3, r6
 800a4f0:	60a3      	str	r3, [r4, #8]
 800a4f2:	6823      	ldr	r3, [r4, #0]
 800a4f4:	4433      	add	r3, r6
 800a4f6:	6023      	str	r3, [r4, #0]
 800a4f8:	2000      	movs	r0, #0
 800a4fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4fe:	462a      	mov	r2, r5
 800a500:	f000 fd38 	bl	800af74 <_realloc_r>
 800a504:	4606      	mov	r6, r0
 800a506:	2800      	cmp	r0, #0
 800a508:	d1e0      	bne.n	800a4cc <__ssputs_r+0x5c>
 800a50a:	6921      	ldr	r1, [r4, #16]
 800a50c:	4650      	mov	r0, sl
 800a50e:	f7ff feb7 	bl	800a280 <_free_r>
 800a512:	230c      	movs	r3, #12
 800a514:	f8ca 3000 	str.w	r3, [sl]
 800a518:	89a3      	ldrh	r3, [r4, #12]
 800a51a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a51e:	81a3      	strh	r3, [r4, #12]
 800a520:	f04f 30ff 	mov.w	r0, #4294967295
 800a524:	e7e9      	b.n	800a4fa <__ssputs_r+0x8a>
	...

0800a528 <_svfiprintf_r>:
 800a528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a52c:	4698      	mov	r8, r3
 800a52e:	898b      	ldrh	r3, [r1, #12]
 800a530:	061b      	lsls	r3, r3, #24
 800a532:	b09d      	sub	sp, #116	@ 0x74
 800a534:	4607      	mov	r7, r0
 800a536:	460d      	mov	r5, r1
 800a538:	4614      	mov	r4, r2
 800a53a:	d510      	bpl.n	800a55e <_svfiprintf_r+0x36>
 800a53c:	690b      	ldr	r3, [r1, #16]
 800a53e:	b973      	cbnz	r3, 800a55e <_svfiprintf_r+0x36>
 800a540:	2140      	movs	r1, #64	@ 0x40
 800a542:	f7ff ff09 	bl	800a358 <_malloc_r>
 800a546:	6028      	str	r0, [r5, #0]
 800a548:	6128      	str	r0, [r5, #16]
 800a54a:	b930      	cbnz	r0, 800a55a <_svfiprintf_r+0x32>
 800a54c:	230c      	movs	r3, #12
 800a54e:	603b      	str	r3, [r7, #0]
 800a550:	f04f 30ff 	mov.w	r0, #4294967295
 800a554:	b01d      	add	sp, #116	@ 0x74
 800a556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a55a:	2340      	movs	r3, #64	@ 0x40
 800a55c:	616b      	str	r3, [r5, #20]
 800a55e:	2300      	movs	r3, #0
 800a560:	9309      	str	r3, [sp, #36]	@ 0x24
 800a562:	2320      	movs	r3, #32
 800a564:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a568:	f8cd 800c 	str.w	r8, [sp, #12]
 800a56c:	2330      	movs	r3, #48	@ 0x30
 800a56e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a70c <_svfiprintf_r+0x1e4>
 800a572:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a576:	f04f 0901 	mov.w	r9, #1
 800a57a:	4623      	mov	r3, r4
 800a57c:	469a      	mov	sl, r3
 800a57e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a582:	b10a      	cbz	r2, 800a588 <_svfiprintf_r+0x60>
 800a584:	2a25      	cmp	r2, #37	@ 0x25
 800a586:	d1f9      	bne.n	800a57c <_svfiprintf_r+0x54>
 800a588:	ebba 0b04 	subs.w	fp, sl, r4
 800a58c:	d00b      	beq.n	800a5a6 <_svfiprintf_r+0x7e>
 800a58e:	465b      	mov	r3, fp
 800a590:	4622      	mov	r2, r4
 800a592:	4629      	mov	r1, r5
 800a594:	4638      	mov	r0, r7
 800a596:	f7ff ff6b 	bl	800a470 <__ssputs_r>
 800a59a:	3001      	adds	r0, #1
 800a59c:	f000 80a7 	beq.w	800a6ee <_svfiprintf_r+0x1c6>
 800a5a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a5a2:	445a      	add	r2, fp
 800a5a4:	9209      	str	r2, [sp, #36]	@ 0x24
 800a5a6:	f89a 3000 	ldrb.w	r3, [sl]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	f000 809f 	beq.w	800a6ee <_svfiprintf_r+0x1c6>
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	f04f 32ff 	mov.w	r2, #4294967295
 800a5b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a5ba:	f10a 0a01 	add.w	sl, sl, #1
 800a5be:	9304      	str	r3, [sp, #16]
 800a5c0:	9307      	str	r3, [sp, #28]
 800a5c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a5c6:	931a      	str	r3, [sp, #104]	@ 0x68
 800a5c8:	4654      	mov	r4, sl
 800a5ca:	2205      	movs	r2, #5
 800a5cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5d0:	484e      	ldr	r0, [pc, #312]	@ (800a70c <_svfiprintf_r+0x1e4>)
 800a5d2:	f7f5 fe05 	bl	80001e0 <memchr>
 800a5d6:	9a04      	ldr	r2, [sp, #16]
 800a5d8:	b9d8      	cbnz	r0, 800a612 <_svfiprintf_r+0xea>
 800a5da:	06d0      	lsls	r0, r2, #27
 800a5dc:	bf44      	itt	mi
 800a5de:	2320      	movmi	r3, #32
 800a5e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a5e4:	0711      	lsls	r1, r2, #28
 800a5e6:	bf44      	itt	mi
 800a5e8:	232b      	movmi	r3, #43	@ 0x2b
 800a5ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a5ee:	f89a 3000 	ldrb.w	r3, [sl]
 800a5f2:	2b2a      	cmp	r3, #42	@ 0x2a
 800a5f4:	d015      	beq.n	800a622 <_svfiprintf_r+0xfa>
 800a5f6:	9a07      	ldr	r2, [sp, #28]
 800a5f8:	4654      	mov	r4, sl
 800a5fa:	2000      	movs	r0, #0
 800a5fc:	f04f 0c0a 	mov.w	ip, #10
 800a600:	4621      	mov	r1, r4
 800a602:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a606:	3b30      	subs	r3, #48	@ 0x30
 800a608:	2b09      	cmp	r3, #9
 800a60a:	d94b      	bls.n	800a6a4 <_svfiprintf_r+0x17c>
 800a60c:	b1b0      	cbz	r0, 800a63c <_svfiprintf_r+0x114>
 800a60e:	9207      	str	r2, [sp, #28]
 800a610:	e014      	b.n	800a63c <_svfiprintf_r+0x114>
 800a612:	eba0 0308 	sub.w	r3, r0, r8
 800a616:	fa09 f303 	lsl.w	r3, r9, r3
 800a61a:	4313      	orrs	r3, r2
 800a61c:	9304      	str	r3, [sp, #16]
 800a61e:	46a2      	mov	sl, r4
 800a620:	e7d2      	b.n	800a5c8 <_svfiprintf_r+0xa0>
 800a622:	9b03      	ldr	r3, [sp, #12]
 800a624:	1d19      	adds	r1, r3, #4
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	9103      	str	r1, [sp, #12]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	bfbb      	ittet	lt
 800a62e:	425b      	neglt	r3, r3
 800a630:	f042 0202 	orrlt.w	r2, r2, #2
 800a634:	9307      	strge	r3, [sp, #28]
 800a636:	9307      	strlt	r3, [sp, #28]
 800a638:	bfb8      	it	lt
 800a63a:	9204      	strlt	r2, [sp, #16]
 800a63c:	7823      	ldrb	r3, [r4, #0]
 800a63e:	2b2e      	cmp	r3, #46	@ 0x2e
 800a640:	d10a      	bne.n	800a658 <_svfiprintf_r+0x130>
 800a642:	7863      	ldrb	r3, [r4, #1]
 800a644:	2b2a      	cmp	r3, #42	@ 0x2a
 800a646:	d132      	bne.n	800a6ae <_svfiprintf_r+0x186>
 800a648:	9b03      	ldr	r3, [sp, #12]
 800a64a:	1d1a      	adds	r2, r3, #4
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	9203      	str	r2, [sp, #12]
 800a650:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a654:	3402      	adds	r4, #2
 800a656:	9305      	str	r3, [sp, #20]
 800a658:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a71c <_svfiprintf_r+0x1f4>
 800a65c:	7821      	ldrb	r1, [r4, #0]
 800a65e:	2203      	movs	r2, #3
 800a660:	4650      	mov	r0, sl
 800a662:	f7f5 fdbd 	bl	80001e0 <memchr>
 800a666:	b138      	cbz	r0, 800a678 <_svfiprintf_r+0x150>
 800a668:	9b04      	ldr	r3, [sp, #16]
 800a66a:	eba0 000a 	sub.w	r0, r0, sl
 800a66e:	2240      	movs	r2, #64	@ 0x40
 800a670:	4082      	lsls	r2, r0
 800a672:	4313      	orrs	r3, r2
 800a674:	3401      	adds	r4, #1
 800a676:	9304      	str	r3, [sp, #16]
 800a678:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a67c:	4824      	ldr	r0, [pc, #144]	@ (800a710 <_svfiprintf_r+0x1e8>)
 800a67e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a682:	2206      	movs	r2, #6
 800a684:	f7f5 fdac 	bl	80001e0 <memchr>
 800a688:	2800      	cmp	r0, #0
 800a68a:	d036      	beq.n	800a6fa <_svfiprintf_r+0x1d2>
 800a68c:	4b21      	ldr	r3, [pc, #132]	@ (800a714 <_svfiprintf_r+0x1ec>)
 800a68e:	bb1b      	cbnz	r3, 800a6d8 <_svfiprintf_r+0x1b0>
 800a690:	9b03      	ldr	r3, [sp, #12]
 800a692:	3307      	adds	r3, #7
 800a694:	f023 0307 	bic.w	r3, r3, #7
 800a698:	3308      	adds	r3, #8
 800a69a:	9303      	str	r3, [sp, #12]
 800a69c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a69e:	4433      	add	r3, r6
 800a6a0:	9309      	str	r3, [sp, #36]	@ 0x24
 800a6a2:	e76a      	b.n	800a57a <_svfiprintf_r+0x52>
 800a6a4:	fb0c 3202 	mla	r2, ip, r2, r3
 800a6a8:	460c      	mov	r4, r1
 800a6aa:	2001      	movs	r0, #1
 800a6ac:	e7a8      	b.n	800a600 <_svfiprintf_r+0xd8>
 800a6ae:	2300      	movs	r3, #0
 800a6b0:	3401      	adds	r4, #1
 800a6b2:	9305      	str	r3, [sp, #20]
 800a6b4:	4619      	mov	r1, r3
 800a6b6:	f04f 0c0a 	mov.w	ip, #10
 800a6ba:	4620      	mov	r0, r4
 800a6bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a6c0:	3a30      	subs	r2, #48	@ 0x30
 800a6c2:	2a09      	cmp	r2, #9
 800a6c4:	d903      	bls.n	800a6ce <_svfiprintf_r+0x1a6>
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d0c6      	beq.n	800a658 <_svfiprintf_r+0x130>
 800a6ca:	9105      	str	r1, [sp, #20]
 800a6cc:	e7c4      	b.n	800a658 <_svfiprintf_r+0x130>
 800a6ce:	fb0c 2101 	mla	r1, ip, r1, r2
 800a6d2:	4604      	mov	r4, r0
 800a6d4:	2301      	movs	r3, #1
 800a6d6:	e7f0      	b.n	800a6ba <_svfiprintf_r+0x192>
 800a6d8:	ab03      	add	r3, sp, #12
 800a6da:	9300      	str	r3, [sp, #0]
 800a6dc:	462a      	mov	r2, r5
 800a6de:	4b0e      	ldr	r3, [pc, #56]	@ (800a718 <_svfiprintf_r+0x1f0>)
 800a6e0:	a904      	add	r1, sp, #16
 800a6e2:	4638      	mov	r0, r7
 800a6e4:	f3af 8000 	nop.w
 800a6e8:	1c42      	adds	r2, r0, #1
 800a6ea:	4606      	mov	r6, r0
 800a6ec:	d1d6      	bne.n	800a69c <_svfiprintf_r+0x174>
 800a6ee:	89ab      	ldrh	r3, [r5, #12]
 800a6f0:	065b      	lsls	r3, r3, #25
 800a6f2:	f53f af2d 	bmi.w	800a550 <_svfiprintf_r+0x28>
 800a6f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a6f8:	e72c      	b.n	800a554 <_svfiprintf_r+0x2c>
 800a6fa:	ab03      	add	r3, sp, #12
 800a6fc:	9300      	str	r3, [sp, #0]
 800a6fe:	462a      	mov	r2, r5
 800a700:	4b05      	ldr	r3, [pc, #20]	@ (800a718 <_svfiprintf_r+0x1f0>)
 800a702:	a904      	add	r1, sp, #16
 800a704:	4638      	mov	r0, r7
 800a706:	f000 f9bb 	bl	800aa80 <_printf_i>
 800a70a:	e7ed      	b.n	800a6e8 <_svfiprintf_r+0x1c0>
 800a70c:	0800b641 	.word	0x0800b641
 800a710:	0800b64b 	.word	0x0800b64b
 800a714:	00000000 	.word	0x00000000
 800a718:	0800a471 	.word	0x0800a471
 800a71c:	0800b647 	.word	0x0800b647

0800a720 <__sfputc_r>:
 800a720:	6893      	ldr	r3, [r2, #8]
 800a722:	3b01      	subs	r3, #1
 800a724:	2b00      	cmp	r3, #0
 800a726:	b410      	push	{r4}
 800a728:	6093      	str	r3, [r2, #8]
 800a72a:	da08      	bge.n	800a73e <__sfputc_r+0x1e>
 800a72c:	6994      	ldr	r4, [r2, #24]
 800a72e:	42a3      	cmp	r3, r4
 800a730:	db01      	blt.n	800a736 <__sfputc_r+0x16>
 800a732:	290a      	cmp	r1, #10
 800a734:	d103      	bne.n	800a73e <__sfputc_r+0x1e>
 800a736:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a73a:	f7ff bc2c 	b.w	8009f96 <__swbuf_r>
 800a73e:	6813      	ldr	r3, [r2, #0]
 800a740:	1c58      	adds	r0, r3, #1
 800a742:	6010      	str	r0, [r2, #0]
 800a744:	7019      	strb	r1, [r3, #0]
 800a746:	4608      	mov	r0, r1
 800a748:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a74c:	4770      	bx	lr

0800a74e <__sfputs_r>:
 800a74e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a750:	4606      	mov	r6, r0
 800a752:	460f      	mov	r7, r1
 800a754:	4614      	mov	r4, r2
 800a756:	18d5      	adds	r5, r2, r3
 800a758:	42ac      	cmp	r4, r5
 800a75a:	d101      	bne.n	800a760 <__sfputs_r+0x12>
 800a75c:	2000      	movs	r0, #0
 800a75e:	e007      	b.n	800a770 <__sfputs_r+0x22>
 800a760:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a764:	463a      	mov	r2, r7
 800a766:	4630      	mov	r0, r6
 800a768:	f7ff ffda 	bl	800a720 <__sfputc_r>
 800a76c:	1c43      	adds	r3, r0, #1
 800a76e:	d1f3      	bne.n	800a758 <__sfputs_r+0xa>
 800a770:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a774 <_vfiprintf_r>:
 800a774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a778:	460d      	mov	r5, r1
 800a77a:	b09d      	sub	sp, #116	@ 0x74
 800a77c:	4614      	mov	r4, r2
 800a77e:	4698      	mov	r8, r3
 800a780:	4606      	mov	r6, r0
 800a782:	b118      	cbz	r0, 800a78c <_vfiprintf_r+0x18>
 800a784:	6a03      	ldr	r3, [r0, #32]
 800a786:	b90b      	cbnz	r3, 800a78c <_vfiprintf_r+0x18>
 800a788:	f7ff fae8 	bl	8009d5c <__sinit>
 800a78c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a78e:	07d9      	lsls	r1, r3, #31
 800a790:	d405      	bmi.n	800a79e <_vfiprintf_r+0x2a>
 800a792:	89ab      	ldrh	r3, [r5, #12]
 800a794:	059a      	lsls	r2, r3, #22
 800a796:	d402      	bmi.n	800a79e <_vfiprintf_r+0x2a>
 800a798:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a79a:	f7ff fd60 	bl	800a25e <__retarget_lock_acquire_recursive>
 800a79e:	89ab      	ldrh	r3, [r5, #12]
 800a7a0:	071b      	lsls	r3, r3, #28
 800a7a2:	d501      	bpl.n	800a7a8 <_vfiprintf_r+0x34>
 800a7a4:	692b      	ldr	r3, [r5, #16]
 800a7a6:	b99b      	cbnz	r3, 800a7d0 <_vfiprintf_r+0x5c>
 800a7a8:	4629      	mov	r1, r5
 800a7aa:	4630      	mov	r0, r6
 800a7ac:	f7ff fc32 	bl	800a014 <__swsetup_r>
 800a7b0:	b170      	cbz	r0, 800a7d0 <_vfiprintf_r+0x5c>
 800a7b2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a7b4:	07dc      	lsls	r4, r3, #31
 800a7b6:	d504      	bpl.n	800a7c2 <_vfiprintf_r+0x4e>
 800a7b8:	f04f 30ff 	mov.w	r0, #4294967295
 800a7bc:	b01d      	add	sp, #116	@ 0x74
 800a7be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7c2:	89ab      	ldrh	r3, [r5, #12]
 800a7c4:	0598      	lsls	r0, r3, #22
 800a7c6:	d4f7      	bmi.n	800a7b8 <_vfiprintf_r+0x44>
 800a7c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a7ca:	f7ff fd49 	bl	800a260 <__retarget_lock_release_recursive>
 800a7ce:	e7f3      	b.n	800a7b8 <_vfiprintf_r+0x44>
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800a7d4:	2320      	movs	r3, #32
 800a7d6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a7da:	f8cd 800c 	str.w	r8, [sp, #12]
 800a7de:	2330      	movs	r3, #48	@ 0x30
 800a7e0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a990 <_vfiprintf_r+0x21c>
 800a7e4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a7e8:	f04f 0901 	mov.w	r9, #1
 800a7ec:	4623      	mov	r3, r4
 800a7ee:	469a      	mov	sl, r3
 800a7f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a7f4:	b10a      	cbz	r2, 800a7fa <_vfiprintf_r+0x86>
 800a7f6:	2a25      	cmp	r2, #37	@ 0x25
 800a7f8:	d1f9      	bne.n	800a7ee <_vfiprintf_r+0x7a>
 800a7fa:	ebba 0b04 	subs.w	fp, sl, r4
 800a7fe:	d00b      	beq.n	800a818 <_vfiprintf_r+0xa4>
 800a800:	465b      	mov	r3, fp
 800a802:	4622      	mov	r2, r4
 800a804:	4629      	mov	r1, r5
 800a806:	4630      	mov	r0, r6
 800a808:	f7ff ffa1 	bl	800a74e <__sfputs_r>
 800a80c:	3001      	adds	r0, #1
 800a80e:	f000 80a7 	beq.w	800a960 <_vfiprintf_r+0x1ec>
 800a812:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a814:	445a      	add	r2, fp
 800a816:	9209      	str	r2, [sp, #36]	@ 0x24
 800a818:	f89a 3000 	ldrb.w	r3, [sl]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	f000 809f 	beq.w	800a960 <_vfiprintf_r+0x1ec>
 800a822:	2300      	movs	r3, #0
 800a824:	f04f 32ff 	mov.w	r2, #4294967295
 800a828:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a82c:	f10a 0a01 	add.w	sl, sl, #1
 800a830:	9304      	str	r3, [sp, #16]
 800a832:	9307      	str	r3, [sp, #28]
 800a834:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a838:	931a      	str	r3, [sp, #104]	@ 0x68
 800a83a:	4654      	mov	r4, sl
 800a83c:	2205      	movs	r2, #5
 800a83e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a842:	4853      	ldr	r0, [pc, #332]	@ (800a990 <_vfiprintf_r+0x21c>)
 800a844:	f7f5 fccc 	bl	80001e0 <memchr>
 800a848:	9a04      	ldr	r2, [sp, #16]
 800a84a:	b9d8      	cbnz	r0, 800a884 <_vfiprintf_r+0x110>
 800a84c:	06d1      	lsls	r1, r2, #27
 800a84e:	bf44      	itt	mi
 800a850:	2320      	movmi	r3, #32
 800a852:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a856:	0713      	lsls	r3, r2, #28
 800a858:	bf44      	itt	mi
 800a85a:	232b      	movmi	r3, #43	@ 0x2b
 800a85c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a860:	f89a 3000 	ldrb.w	r3, [sl]
 800a864:	2b2a      	cmp	r3, #42	@ 0x2a
 800a866:	d015      	beq.n	800a894 <_vfiprintf_r+0x120>
 800a868:	9a07      	ldr	r2, [sp, #28]
 800a86a:	4654      	mov	r4, sl
 800a86c:	2000      	movs	r0, #0
 800a86e:	f04f 0c0a 	mov.w	ip, #10
 800a872:	4621      	mov	r1, r4
 800a874:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a878:	3b30      	subs	r3, #48	@ 0x30
 800a87a:	2b09      	cmp	r3, #9
 800a87c:	d94b      	bls.n	800a916 <_vfiprintf_r+0x1a2>
 800a87e:	b1b0      	cbz	r0, 800a8ae <_vfiprintf_r+0x13a>
 800a880:	9207      	str	r2, [sp, #28]
 800a882:	e014      	b.n	800a8ae <_vfiprintf_r+0x13a>
 800a884:	eba0 0308 	sub.w	r3, r0, r8
 800a888:	fa09 f303 	lsl.w	r3, r9, r3
 800a88c:	4313      	orrs	r3, r2
 800a88e:	9304      	str	r3, [sp, #16]
 800a890:	46a2      	mov	sl, r4
 800a892:	e7d2      	b.n	800a83a <_vfiprintf_r+0xc6>
 800a894:	9b03      	ldr	r3, [sp, #12]
 800a896:	1d19      	adds	r1, r3, #4
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	9103      	str	r1, [sp, #12]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	bfbb      	ittet	lt
 800a8a0:	425b      	neglt	r3, r3
 800a8a2:	f042 0202 	orrlt.w	r2, r2, #2
 800a8a6:	9307      	strge	r3, [sp, #28]
 800a8a8:	9307      	strlt	r3, [sp, #28]
 800a8aa:	bfb8      	it	lt
 800a8ac:	9204      	strlt	r2, [sp, #16]
 800a8ae:	7823      	ldrb	r3, [r4, #0]
 800a8b0:	2b2e      	cmp	r3, #46	@ 0x2e
 800a8b2:	d10a      	bne.n	800a8ca <_vfiprintf_r+0x156>
 800a8b4:	7863      	ldrb	r3, [r4, #1]
 800a8b6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a8b8:	d132      	bne.n	800a920 <_vfiprintf_r+0x1ac>
 800a8ba:	9b03      	ldr	r3, [sp, #12]
 800a8bc:	1d1a      	adds	r2, r3, #4
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	9203      	str	r2, [sp, #12]
 800a8c2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a8c6:	3402      	adds	r4, #2
 800a8c8:	9305      	str	r3, [sp, #20]
 800a8ca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a9a0 <_vfiprintf_r+0x22c>
 800a8ce:	7821      	ldrb	r1, [r4, #0]
 800a8d0:	2203      	movs	r2, #3
 800a8d2:	4650      	mov	r0, sl
 800a8d4:	f7f5 fc84 	bl	80001e0 <memchr>
 800a8d8:	b138      	cbz	r0, 800a8ea <_vfiprintf_r+0x176>
 800a8da:	9b04      	ldr	r3, [sp, #16]
 800a8dc:	eba0 000a 	sub.w	r0, r0, sl
 800a8e0:	2240      	movs	r2, #64	@ 0x40
 800a8e2:	4082      	lsls	r2, r0
 800a8e4:	4313      	orrs	r3, r2
 800a8e6:	3401      	adds	r4, #1
 800a8e8:	9304      	str	r3, [sp, #16]
 800a8ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8ee:	4829      	ldr	r0, [pc, #164]	@ (800a994 <_vfiprintf_r+0x220>)
 800a8f0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a8f4:	2206      	movs	r2, #6
 800a8f6:	f7f5 fc73 	bl	80001e0 <memchr>
 800a8fa:	2800      	cmp	r0, #0
 800a8fc:	d03f      	beq.n	800a97e <_vfiprintf_r+0x20a>
 800a8fe:	4b26      	ldr	r3, [pc, #152]	@ (800a998 <_vfiprintf_r+0x224>)
 800a900:	bb1b      	cbnz	r3, 800a94a <_vfiprintf_r+0x1d6>
 800a902:	9b03      	ldr	r3, [sp, #12]
 800a904:	3307      	adds	r3, #7
 800a906:	f023 0307 	bic.w	r3, r3, #7
 800a90a:	3308      	adds	r3, #8
 800a90c:	9303      	str	r3, [sp, #12]
 800a90e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a910:	443b      	add	r3, r7
 800a912:	9309      	str	r3, [sp, #36]	@ 0x24
 800a914:	e76a      	b.n	800a7ec <_vfiprintf_r+0x78>
 800a916:	fb0c 3202 	mla	r2, ip, r2, r3
 800a91a:	460c      	mov	r4, r1
 800a91c:	2001      	movs	r0, #1
 800a91e:	e7a8      	b.n	800a872 <_vfiprintf_r+0xfe>
 800a920:	2300      	movs	r3, #0
 800a922:	3401      	adds	r4, #1
 800a924:	9305      	str	r3, [sp, #20]
 800a926:	4619      	mov	r1, r3
 800a928:	f04f 0c0a 	mov.w	ip, #10
 800a92c:	4620      	mov	r0, r4
 800a92e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a932:	3a30      	subs	r2, #48	@ 0x30
 800a934:	2a09      	cmp	r2, #9
 800a936:	d903      	bls.n	800a940 <_vfiprintf_r+0x1cc>
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d0c6      	beq.n	800a8ca <_vfiprintf_r+0x156>
 800a93c:	9105      	str	r1, [sp, #20]
 800a93e:	e7c4      	b.n	800a8ca <_vfiprintf_r+0x156>
 800a940:	fb0c 2101 	mla	r1, ip, r1, r2
 800a944:	4604      	mov	r4, r0
 800a946:	2301      	movs	r3, #1
 800a948:	e7f0      	b.n	800a92c <_vfiprintf_r+0x1b8>
 800a94a:	ab03      	add	r3, sp, #12
 800a94c:	9300      	str	r3, [sp, #0]
 800a94e:	462a      	mov	r2, r5
 800a950:	4b12      	ldr	r3, [pc, #72]	@ (800a99c <_vfiprintf_r+0x228>)
 800a952:	a904      	add	r1, sp, #16
 800a954:	4630      	mov	r0, r6
 800a956:	f3af 8000 	nop.w
 800a95a:	4607      	mov	r7, r0
 800a95c:	1c78      	adds	r0, r7, #1
 800a95e:	d1d6      	bne.n	800a90e <_vfiprintf_r+0x19a>
 800a960:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a962:	07d9      	lsls	r1, r3, #31
 800a964:	d405      	bmi.n	800a972 <_vfiprintf_r+0x1fe>
 800a966:	89ab      	ldrh	r3, [r5, #12]
 800a968:	059a      	lsls	r2, r3, #22
 800a96a:	d402      	bmi.n	800a972 <_vfiprintf_r+0x1fe>
 800a96c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a96e:	f7ff fc77 	bl	800a260 <__retarget_lock_release_recursive>
 800a972:	89ab      	ldrh	r3, [r5, #12]
 800a974:	065b      	lsls	r3, r3, #25
 800a976:	f53f af1f 	bmi.w	800a7b8 <_vfiprintf_r+0x44>
 800a97a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a97c:	e71e      	b.n	800a7bc <_vfiprintf_r+0x48>
 800a97e:	ab03      	add	r3, sp, #12
 800a980:	9300      	str	r3, [sp, #0]
 800a982:	462a      	mov	r2, r5
 800a984:	4b05      	ldr	r3, [pc, #20]	@ (800a99c <_vfiprintf_r+0x228>)
 800a986:	a904      	add	r1, sp, #16
 800a988:	4630      	mov	r0, r6
 800a98a:	f000 f879 	bl	800aa80 <_printf_i>
 800a98e:	e7e4      	b.n	800a95a <_vfiprintf_r+0x1e6>
 800a990:	0800b641 	.word	0x0800b641
 800a994:	0800b64b 	.word	0x0800b64b
 800a998:	00000000 	.word	0x00000000
 800a99c:	0800a74f 	.word	0x0800a74f
 800a9a0:	0800b647 	.word	0x0800b647

0800a9a4 <_printf_common>:
 800a9a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a9a8:	4616      	mov	r6, r2
 800a9aa:	4698      	mov	r8, r3
 800a9ac:	688a      	ldr	r2, [r1, #8]
 800a9ae:	690b      	ldr	r3, [r1, #16]
 800a9b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a9b4:	4293      	cmp	r3, r2
 800a9b6:	bfb8      	it	lt
 800a9b8:	4613      	movlt	r3, r2
 800a9ba:	6033      	str	r3, [r6, #0]
 800a9bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a9c0:	4607      	mov	r7, r0
 800a9c2:	460c      	mov	r4, r1
 800a9c4:	b10a      	cbz	r2, 800a9ca <_printf_common+0x26>
 800a9c6:	3301      	adds	r3, #1
 800a9c8:	6033      	str	r3, [r6, #0]
 800a9ca:	6823      	ldr	r3, [r4, #0]
 800a9cc:	0699      	lsls	r1, r3, #26
 800a9ce:	bf42      	ittt	mi
 800a9d0:	6833      	ldrmi	r3, [r6, #0]
 800a9d2:	3302      	addmi	r3, #2
 800a9d4:	6033      	strmi	r3, [r6, #0]
 800a9d6:	6825      	ldr	r5, [r4, #0]
 800a9d8:	f015 0506 	ands.w	r5, r5, #6
 800a9dc:	d106      	bne.n	800a9ec <_printf_common+0x48>
 800a9de:	f104 0a19 	add.w	sl, r4, #25
 800a9e2:	68e3      	ldr	r3, [r4, #12]
 800a9e4:	6832      	ldr	r2, [r6, #0]
 800a9e6:	1a9b      	subs	r3, r3, r2
 800a9e8:	42ab      	cmp	r3, r5
 800a9ea:	dc26      	bgt.n	800aa3a <_printf_common+0x96>
 800a9ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a9f0:	6822      	ldr	r2, [r4, #0]
 800a9f2:	3b00      	subs	r3, #0
 800a9f4:	bf18      	it	ne
 800a9f6:	2301      	movne	r3, #1
 800a9f8:	0692      	lsls	r2, r2, #26
 800a9fa:	d42b      	bmi.n	800aa54 <_printf_common+0xb0>
 800a9fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800aa00:	4641      	mov	r1, r8
 800aa02:	4638      	mov	r0, r7
 800aa04:	47c8      	blx	r9
 800aa06:	3001      	adds	r0, #1
 800aa08:	d01e      	beq.n	800aa48 <_printf_common+0xa4>
 800aa0a:	6823      	ldr	r3, [r4, #0]
 800aa0c:	6922      	ldr	r2, [r4, #16]
 800aa0e:	f003 0306 	and.w	r3, r3, #6
 800aa12:	2b04      	cmp	r3, #4
 800aa14:	bf02      	ittt	eq
 800aa16:	68e5      	ldreq	r5, [r4, #12]
 800aa18:	6833      	ldreq	r3, [r6, #0]
 800aa1a:	1aed      	subeq	r5, r5, r3
 800aa1c:	68a3      	ldr	r3, [r4, #8]
 800aa1e:	bf0c      	ite	eq
 800aa20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aa24:	2500      	movne	r5, #0
 800aa26:	4293      	cmp	r3, r2
 800aa28:	bfc4      	itt	gt
 800aa2a:	1a9b      	subgt	r3, r3, r2
 800aa2c:	18ed      	addgt	r5, r5, r3
 800aa2e:	2600      	movs	r6, #0
 800aa30:	341a      	adds	r4, #26
 800aa32:	42b5      	cmp	r5, r6
 800aa34:	d11a      	bne.n	800aa6c <_printf_common+0xc8>
 800aa36:	2000      	movs	r0, #0
 800aa38:	e008      	b.n	800aa4c <_printf_common+0xa8>
 800aa3a:	2301      	movs	r3, #1
 800aa3c:	4652      	mov	r2, sl
 800aa3e:	4641      	mov	r1, r8
 800aa40:	4638      	mov	r0, r7
 800aa42:	47c8      	blx	r9
 800aa44:	3001      	adds	r0, #1
 800aa46:	d103      	bne.n	800aa50 <_printf_common+0xac>
 800aa48:	f04f 30ff 	mov.w	r0, #4294967295
 800aa4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa50:	3501      	adds	r5, #1
 800aa52:	e7c6      	b.n	800a9e2 <_printf_common+0x3e>
 800aa54:	18e1      	adds	r1, r4, r3
 800aa56:	1c5a      	adds	r2, r3, #1
 800aa58:	2030      	movs	r0, #48	@ 0x30
 800aa5a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800aa5e:	4422      	add	r2, r4
 800aa60:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800aa64:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800aa68:	3302      	adds	r3, #2
 800aa6a:	e7c7      	b.n	800a9fc <_printf_common+0x58>
 800aa6c:	2301      	movs	r3, #1
 800aa6e:	4622      	mov	r2, r4
 800aa70:	4641      	mov	r1, r8
 800aa72:	4638      	mov	r0, r7
 800aa74:	47c8      	blx	r9
 800aa76:	3001      	adds	r0, #1
 800aa78:	d0e6      	beq.n	800aa48 <_printf_common+0xa4>
 800aa7a:	3601      	adds	r6, #1
 800aa7c:	e7d9      	b.n	800aa32 <_printf_common+0x8e>
	...

0800aa80 <_printf_i>:
 800aa80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aa84:	7e0f      	ldrb	r7, [r1, #24]
 800aa86:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800aa88:	2f78      	cmp	r7, #120	@ 0x78
 800aa8a:	4691      	mov	r9, r2
 800aa8c:	4680      	mov	r8, r0
 800aa8e:	460c      	mov	r4, r1
 800aa90:	469a      	mov	sl, r3
 800aa92:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800aa96:	d807      	bhi.n	800aaa8 <_printf_i+0x28>
 800aa98:	2f62      	cmp	r7, #98	@ 0x62
 800aa9a:	d80a      	bhi.n	800aab2 <_printf_i+0x32>
 800aa9c:	2f00      	cmp	r7, #0
 800aa9e:	f000 80d2 	beq.w	800ac46 <_printf_i+0x1c6>
 800aaa2:	2f58      	cmp	r7, #88	@ 0x58
 800aaa4:	f000 80b9 	beq.w	800ac1a <_printf_i+0x19a>
 800aaa8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aaac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800aab0:	e03a      	b.n	800ab28 <_printf_i+0xa8>
 800aab2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800aab6:	2b15      	cmp	r3, #21
 800aab8:	d8f6      	bhi.n	800aaa8 <_printf_i+0x28>
 800aaba:	a101      	add	r1, pc, #4	@ (adr r1, 800aac0 <_printf_i+0x40>)
 800aabc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800aac0:	0800ab19 	.word	0x0800ab19
 800aac4:	0800ab2d 	.word	0x0800ab2d
 800aac8:	0800aaa9 	.word	0x0800aaa9
 800aacc:	0800aaa9 	.word	0x0800aaa9
 800aad0:	0800aaa9 	.word	0x0800aaa9
 800aad4:	0800aaa9 	.word	0x0800aaa9
 800aad8:	0800ab2d 	.word	0x0800ab2d
 800aadc:	0800aaa9 	.word	0x0800aaa9
 800aae0:	0800aaa9 	.word	0x0800aaa9
 800aae4:	0800aaa9 	.word	0x0800aaa9
 800aae8:	0800aaa9 	.word	0x0800aaa9
 800aaec:	0800ac2d 	.word	0x0800ac2d
 800aaf0:	0800ab57 	.word	0x0800ab57
 800aaf4:	0800abe7 	.word	0x0800abe7
 800aaf8:	0800aaa9 	.word	0x0800aaa9
 800aafc:	0800aaa9 	.word	0x0800aaa9
 800ab00:	0800ac4f 	.word	0x0800ac4f
 800ab04:	0800aaa9 	.word	0x0800aaa9
 800ab08:	0800ab57 	.word	0x0800ab57
 800ab0c:	0800aaa9 	.word	0x0800aaa9
 800ab10:	0800aaa9 	.word	0x0800aaa9
 800ab14:	0800abef 	.word	0x0800abef
 800ab18:	6833      	ldr	r3, [r6, #0]
 800ab1a:	1d1a      	adds	r2, r3, #4
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	6032      	str	r2, [r6, #0]
 800ab20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ab24:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ab28:	2301      	movs	r3, #1
 800ab2a:	e09d      	b.n	800ac68 <_printf_i+0x1e8>
 800ab2c:	6833      	ldr	r3, [r6, #0]
 800ab2e:	6820      	ldr	r0, [r4, #0]
 800ab30:	1d19      	adds	r1, r3, #4
 800ab32:	6031      	str	r1, [r6, #0]
 800ab34:	0606      	lsls	r6, r0, #24
 800ab36:	d501      	bpl.n	800ab3c <_printf_i+0xbc>
 800ab38:	681d      	ldr	r5, [r3, #0]
 800ab3a:	e003      	b.n	800ab44 <_printf_i+0xc4>
 800ab3c:	0645      	lsls	r5, r0, #25
 800ab3e:	d5fb      	bpl.n	800ab38 <_printf_i+0xb8>
 800ab40:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ab44:	2d00      	cmp	r5, #0
 800ab46:	da03      	bge.n	800ab50 <_printf_i+0xd0>
 800ab48:	232d      	movs	r3, #45	@ 0x2d
 800ab4a:	426d      	negs	r5, r5
 800ab4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab50:	4859      	ldr	r0, [pc, #356]	@ (800acb8 <_printf_i+0x238>)
 800ab52:	230a      	movs	r3, #10
 800ab54:	e011      	b.n	800ab7a <_printf_i+0xfa>
 800ab56:	6821      	ldr	r1, [r4, #0]
 800ab58:	6833      	ldr	r3, [r6, #0]
 800ab5a:	0608      	lsls	r0, r1, #24
 800ab5c:	f853 5b04 	ldr.w	r5, [r3], #4
 800ab60:	d402      	bmi.n	800ab68 <_printf_i+0xe8>
 800ab62:	0649      	lsls	r1, r1, #25
 800ab64:	bf48      	it	mi
 800ab66:	b2ad      	uxthmi	r5, r5
 800ab68:	2f6f      	cmp	r7, #111	@ 0x6f
 800ab6a:	4853      	ldr	r0, [pc, #332]	@ (800acb8 <_printf_i+0x238>)
 800ab6c:	6033      	str	r3, [r6, #0]
 800ab6e:	bf14      	ite	ne
 800ab70:	230a      	movne	r3, #10
 800ab72:	2308      	moveq	r3, #8
 800ab74:	2100      	movs	r1, #0
 800ab76:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ab7a:	6866      	ldr	r6, [r4, #4]
 800ab7c:	60a6      	str	r6, [r4, #8]
 800ab7e:	2e00      	cmp	r6, #0
 800ab80:	bfa2      	ittt	ge
 800ab82:	6821      	ldrge	r1, [r4, #0]
 800ab84:	f021 0104 	bicge.w	r1, r1, #4
 800ab88:	6021      	strge	r1, [r4, #0]
 800ab8a:	b90d      	cbnz	r5, 800ab90 <_printf_i+0x110>
 800ab8c:	2e00      	cmp	r6, #0
 800ab8e:	d04b      	beq.n	800ac28 <_printf_i+0x1a8>
 800ab90:	4616      	mov	r6, r2
 800ab92:	fbb5 f1f3 	udiv	r1, r5, r3
 800ab96:	fb03 5711 	mls	r7, r3, r1, r5
 800ab9a:	5dc7      	ldrb	r7, [r0, r7]
 800ab9c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aba0:	462f      	mov	r7, r5
 800aba2:	42bb      	cmp	r3, r7
 800aba4:	460d      	mov	r5, r1
 800aba6:	d9f4      	bls.n	800ab92 <_printf_i+0x112>
 800aba8:	2b08      	cmp	r3, #8
 800abaa:	d10b      	bne.n	800abc4 <_printf_i+0x144>
 800abac:	6823      	ldr	r3, [r4, #0]
 800abae:	07df      	lsls	r7, r3, #31
 800abb0:	d508      	bpl.n	800abc4 <_printf_i+0x144>
 800abb2:	6923      	ldr	r3, [r4, #16]
 800abb4:	6861      	ldr	r1, [r4, #4]
 800abb6:	4299      	cmp	r1, r3
 800abb8:	bfde      	ittt	le
 800abba:	2330      	movle	r3, #48	@ 0x30
 800abbc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800abc0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800abc4:	1b92      	subs	r2, r2, r6
 800abc6:	6122      	str	r2, [r4, #16]
 800abc8:	f8cd a000 	str.w	sl, [sp]
 800abcc:	464b      	mov	r3, r9
 800abce:	aa03      	add	r2, sp, #12
 800abd0:	4621      	mov	r1, r4
 800abd2:	4640      	mov	r0, r8
 800abd4:	f7ff fee6 	bl	800a9a4 <_printf_common>
 800abd8:	3001      	adds	r0, #1
 800abda:	d14a      	bne.n	800ac72 <_printf_i+0x1f2>
 800abdc:	f04f 30ff 	mov.w	r0, #4294967295
 800abe0:	b004      	add	sp, #16
 800abe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abe6:	6823      	ldr	r3, [r4, #0]
 800abe8:	f043 0320 	orr.w	r3, r3, #32
 800abec:	6023      	str	r3, [r4, #0]
 800abee:	4833      	ldr	r0, [pc, #204]	@ (800acbc <_printf_i+0x23c>)
 800abf0:	2778      	movs	r7, #120	@ 0x78
 800abf2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800abf6:	6823      	ldr	r3, [r4, #0]
 800abf8:	6831      	ldr	r1, [r6, #0]
 800abfa:	061f      	lsls	r7, r3, #24
 800abfc:	f851 5b04 	ldr.w	r5, [r1], #4
 800ac00:	d402      	bmi.n	800ac08 <_printf_i+0x188>
 800ac02:	065f      	lsls	r7, r3, #25
 800ac04:	bf48      	it	mi
 800ac06:	b2ad      	uxthmi	r5, r5
 800ac08:	6031      	str	r1, [r6, #0]
 800ac0a:	07d9      	lsls	r1, r3, #31
 800ac0c:	bf44      	itt	mi
 800ac0e:	f043 0320 	orrmi.w	r3, r3, #32
 800ac12:	6023      	strmi	r3, [r4, #0]
 800ac14:	b11d      	cbz	r5, 800ac1e <_printf_i+0x19e>
 800ac16:	2310      	movs	r3, #16
 800ac18:	e7ac      	b.n	800ab74 <_printf_i+0xf4>
 800ac1a:	4827      	ldr	r0, [pc, #156]	@ (800acb8 <_printf_i+0x238>)
 800ac1c:	e7e9      	b.n	800abf2 <_printf_i+0x172>
 800ac1e:	6823      	ldr	r3, [r4, #0]
 800ac20:	f023 0320 	bic.w	r3, r3, #32
 800ac24:	6023      	str	r3, [r4, #0]
 800ac26:	e7f6      	b.n	800ac16 <_printf_i+0x196>
 800ac28:	4616      	mov	r6, r2
 800ac2a:	e7bd      	b.n	800aba8 <_printf_i+0x128>
 800ac2c:	6833      	ldr	r3, [r6, #0]
 800ac2e:	6825      	ldr	r5, [r4, #0]
 800ac30:	6961      	ldr	r1, [r4, #20]
 800ac32:	1d18      	adds	r0, r3, #4
 800ac34:	6030      	str	r0, [r6, #0]
 800ac36:	062e      	lsls	r6, r5, #24
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	d501      	bpl.n	800ac40 <_printf_i+0x1c0>
 800ac3c:	6019      	str	r1, [r3, #0]
 800ac3e:	e002      	b.n	800ac46 <_printf_i+0x1c6>
 800ac40:	0668      	lsls	r0, r5, #25
 800ac42:	d5fb      	bpl.n	800ac3c <_printf_i+0x1bc>
 800ac44:	8019      	strh	r1, [r3, #0]
 800ac46:	2300      	movs	r3, #0
 800ac48:	6123      	str	r3, [r4, #16]
 800ac4a:	4616      	mov	r6, r2
 800ac4c:	e7bc      	b.n	800abc8 <_printf_i+0x148>
 800ac4e:	6833      	ldr	r3, [r6, #0]
 800ac50:	1d1a      	adds	r2, r3, #4
 800ac52:	6032      	str	r2, [r6, #0]
 800ac54:	681e      	ldr	r6, [r3, #0]
 800ac56:	6862      	ldr	r2, [r4, #4]
 800ac58:	2100      	movs	r1, #0
 800ac5a:	4630      	mov	r0, r6
 800ac5c:	f7f5 fac0 	bl	80001e0 <memchr>
 800ac60:	b108      	cbz	r0, 800ac66 <_printf_i+0x1e6>
 800ac62:	1b80      	subs	r0, r0, r6
 800ac64:	6060      	str	r0, [r4, #4]
 800ac66:	6863      	ldr	r3, [r4, #4]
 800ac68:	6123      	str	r3, [r4, #16]
 800ac6a:	2300      	movs	r3, #0
 800ac6c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ac70:	e7aa      	b.n	800abc8 <_printf_i+0x148>
 800ac72:	6923      	ldr	r3, [r4, #16]
 800ac74:	4632      	mov	r2, r6
 800ac76:	4649      	mov	r1, r9
 800ac78:	4640      	mov	r0, r8
 800ac7a:	47d0      	blx	sl
 800ac7c:	3001      	adds	r0, #1
 800ac7e:	d0ad      	beq.n	800abdc <_printf_i+0x15c>
 800ac80:	6823      	ldr	r3, [r4, #0]
 800ac82:	079b      	lsls	r3, r3, #30
 800ac84:	d413      	bmi.n	800acae <_printf_i+0x22e>
 800ac86:	68e0      	ldr	r0, [r4, #12]
 800ac88:	9b03      	ldr	r3, [sp, #12]
 800ac8a:	4298      	cmp	r0, r3
 800ac8c:	bfb8      	it	lt
 800ac8e:	4618      	movlt	r0, r3
 800ac90:	e7a6      	b.n	800abe0 <_printf_i+0x160>
 800ac92:	2301      	movs	r3, #1
 800ac94:	4632      	mov	r2, r6
 800ac96:	4649      	mov	r1, r9
 800ac98:	4640      	mov	r0, r8
 800ac9a:	47d0      	blx	sl
 800ac9c:	3001      	adds	r0, #1
 800ac9e:	d09d      	beq.n	800abdc <_printf_i+0x15c>
 800aca0:	3501      	adds	r5, #1
 800aca2:	68e3      	ldr	r3, [r4, #12]
 800aca4:	9903      	ldr	r1, [sp, #12]
 800aca6:	1a5b      	subs	r3, r3, r1
 800aca8:	42ab      	cmp	r3, r5
 800acaa:	dcf2      	bgt.n	800ac92 <_printf_i+0x212>
 800acac:	e7eb      	b.n	800ac86 <_printf_i+0x206>
 800acae:	2500      	movs	r5, #0
 800acb0:	f104 0619 	add.w	r6, r4, #25
 800acb4:	e7f5      	b.n	800aca2 <_printf_i+0x222>
 800acb6:	bf00      	nop
 800acb8:	0800b652 	.word	0x0800b652
 800acbc:	0800b663 	.word	0x0800b663

0800acc0 <__sflush_r>:
 800acc0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800acc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acc8:	0716      	lsls	r6, r2, #28
 800acca:	4605      	mov	r5, r0
 800accc:	460c      	mov	r4, r1
 800acce:	d454      	bmi.n	800ad7a <__sflush_r+0xba>
 800acd0:	684b      	ldr	r3, [r1, #4]
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	dc02      	bgt.n	800acdc <__sflush_r+0x1c>
 800acd6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800acd8:	2b00      	cmp	r3, #0
 800acda:	dd48      	ble.n	800ad6e <__sflush_r+0xae>
 800acdc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800acde:	2e00      	cmp	r6, #0
 800ace0:	d045      	beq.n	800ad6e <__sflush_r+0xae>
 800ace2:	2300      	movs	r3, #0
 800ace4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ace8:	682f      	ldr	r7, [r5, #0]
 800acea:	6a21      	ldr	r1, [r4, #32]
 800acec:	602b      	str	r3, [r5, #0]
 800acee:	d030      	beq.n	800ad52 <__sflush_r+0x92>
 800acf0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800acf2:	89a3      	ldrh	r3, [r4, #12]
 800acf4:	0759      	lsls	r1, r3, #29
 800acf6:	d505      	bpl.n	800ad04 <__sflush_r+0x44>
 800acf8:	6863      	ldr	r3, [r4, #4]
 800acfa:	1ad2      	subs	r2, r2, r3
 800acfc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800acfe:	b10b      	cbz	r3, 800ad04 <__sflush_r+0x44>
 800ad00:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ad02:	1ad2      	subs	r2, r2, r3
 800ad04:	2300      	movs	r3, #0
 800ad06:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ad08:	6a21      	ldr	r1, [r4, #32]
 800ad0a:	4628      	mov	r0, r5
 800ad0c:	47b0      	blx	r6
 800ad0e:	1c43      	adds	r3, r0, #1
 800ad10:	89a3      	ldrh	r3, [r4, #12]
 800ad12:	d106      	bne.n	800ad22 <__sflush_r+0x62>
 800ad14:	6829      	ldr	r1, [r5, #0]
 800ad16:	291d      	cmp	r1, #29
 800ad18:	d82b      	bhi.n	800ad72 <__sflush_r+0xb2>
 800ad1a:	4a2a      	ldr	r2, [pc, #168]	@ (800adc4 <__sflush_r+0x104>)
 800ad1c:	410a      	asrs	r2, r1
 800ad1e:	07d6      	lsls	r6, r2, #31
 800ad20:	d427      	bmi.n	800ad72 <__sflush_r+0xb2>
 800ad22:	2200      	movs	r2, #0
 800ad24:	6062      	str	r2, [r4, #4]
 800ad26:	04d9      	lsls	r1, r3, #19
 800ad28:	6922      	ldr	r2, [r4, #16]
 800ad2a:	6022      	str	r2, [r4, #0]
 800ad2c:	d504      	bpl.n	800ad38 <__sflush_r+0x78>
 800ad2e:	1c42      	adds	r2, r0, #1
 800ad30:	d101      	bne.n	800ad36 <__sflush_r+0x76>
 800ad32:	682b      	ldr	r3, [r5, #0]
 800ad34:	b903      	cbnz	r3, 800ad38 <__sflush_r+0x78>
 800ad36:	6560      	str	r0, [r4, #84]	@ 0x54
 800ad38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ad3a:	602f      	str	r7, [r5, #0]
 800ad3c:	b1b9      	cbz	r1, 800ad6e <__sflush_r+0xae>
 800ad3e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ad42:	4299      	cmp	r1, r3
 800ad44:	d002      	beq.n	800ad4c <__sflush_r+0x8c>
 800ad46:	4628      	mov	r0, r5
 800ad48:	f7ff fa9a 	bl	800a280 <_free_r>
 800ad4c:	2300      	movs	r3, #0
 800ad4e:	6363      	str	r3, [r4, #52]	@ 0x34
 800ad50:	e00d      	b.n	800ad6e <__sflush_r+0xae>
 800ad52:	2301      	movs	r3, #1
 800ad54:	4628      	mov	r0, r5
 800ad56:	47b0      	blx	r6
 800ad58:	4602      	mov	r2, r0
 800ad5a:	1c50      	adds	r0, r2, #1
 800ad5c:	d1c9      	bne.n	800acf2 <__sflush_r+0x32>
 800ad5e:	682b      	ldr	r3, [r5, #0]
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d0c6      	beq.n	800acf2 <__sflush_r+0x32>
 800ad64:	2b1d      	cmp	r3, #29
 800ad66:	d001      	beq.n	800ad6c <__sflush_r+0xac>
 800ad68:	2b16      	cmp	r3, #22
 800ad6a:	d11e      	bne.n	800adaa <__sflush_r+0xea>
 800ad6c:	602f      	str	r7, [r5, #0]
 800ad6e:	2000      	movs	r0, #0
 800ad70:	e022      	b.n	800adb8 <__sflush_r+0xf8>
 800ad72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad76:	b21b      	sxth	r3, r3
 800ad78:	e01b      	b.n	800adb2 <__sflush_r+0xf2>
 800ad7a:	690f      	ldr	r7, [r1, #16]
 800ad7c:	2f00      	cmp	r7, #0
 800ad7e:	d0f6      	beq.n	800ad6e <__sflush_r+0xae>
 800ad80:	0793      	lsls	r3, r2, #30
 800ad82:	680e      	ldr	r6, [r1, #0]
 800ad84:	bf08      	it	eq
 800ad86:	694b      	ldreq	r3, [r1, #20]
 800ad88:	600f      	str	r7, [r1, #0]
 800ad8a:	bf18      	it	ne
 800ad8c:	2300      	movne	r3, #0
 800ad8e:	eba6 0807 	sub.w	r8, r6, r7
 800ad92:	608b      	str	r3, [r1, #8]
 800ad94:	f1b8 0f00 	cmp.w	r8, #0
 800ad98:	dde9      	ble.n	800ad6e <__sflush_r+0xae>
 800ad9a:	6a21      	ldr	r1, [r4, #32]
 800ad9c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ad9e:	4643      	mov	r3, r8
 800ada0:	463a      	mov	r2, r7
 800ada2:	4628      	mov	r0, r5
 800ada4:	47b0      	blx	r6
 800ada6:	2800      	cmp	r0, #0
 800ada8:	dc08      	bgt.n	800adbc <__sflush_r+0xfc>
 800adaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800adae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800adb2:	81a3      	strh	r3, [r4, #12]
 800adb4:	f04f 30ff 	mov.w	r0, #4294967295
 800adb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800adbc:	4407      	add	r7, r0
 800adbe:	eba8 0800 	sub.w	r8, r8, r0
 800adc2:	e7e7      	b.n	800ad94 <__sflush_r+0xd4>
 800adc4:	dfbffffe 	.word	0xdfbffffe

0800adc8 <_fflush_r>:
 800adc8:	b538      	push	{r3, r4, r5, lr}
 800adca:	690b      	ldr	r3, [r1, #16]
 800adcc:	4605      	mov	r5, r0
 800adce:	460c      	mov	r4, r1
 800add0:	b913      	cbnz	r3, 800add8 <_fflush_r+0x10>
 800add2:	2500      	movs	r5, #0
 800add4:	4628      	mov	r0, r5
 800add6:	bd38      	pop	{r3, r4, r5, pc}
 800add8:	b118      	cbz	r0, 800ade2 <_fflush_r+0x1a>
 800adda:	6a03      	ldr	r3, [r0, #32]
 800addc:	b90b      	cbnz	r3, 800ade2 <_fflush_r+0x1a>
 800adde:	f7fe ffbd 	bl	8009d5c <__sinit>
 800ade2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d0f3      	beq.n	800add2 <_fflush_r+0xa>
 800adea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800adec:	07d0      	lsls	r0, r2, #31
 800adee:	d404      	bmi.n	800adfa <_fflush_r+0x32>
 800adf0:	0599      	lsls	r1, r3, #22
 800adf2:	d402      	bmi.n	800adfa <_fflush_r+0x32>
 800adf4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800adf6:	f7ff fa32 	bl	800a25e <__retarget_lock_acquire_recursive>
 800adfa:	4628      	mov	r0, r5
 800adfc:	4621      	mov	r1, r4
 800adfe:	f7ff ff5f 	bl	800acc0 <__sflush_r>
 800ae02:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ae04:	07da      	lsls	r2, r3, #31
 800ae06:	4605      	mov	r5, r0
 800ae08:	d4e4      	bmi.n	800add4 <_fflush_r+0xc>
 800ae0a:	89a3      	ldrh	r3, [r4, #12]
 800ae0c:	059b      	lsls	r3, r3, #22
 800ae0e:	d4e1      	bmi.n	800add4 <_fflush_r+0xc>
 800ae10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ae12:	f7ff fa25 	bl	800a260 <__retarget_lock_release_recursive>
 800ae16:	e7dd      	b.n	800add4 <_fflush_r+0xc>

0800ae18 <__swhatbuf_r>:
 800ae18:	b570      	push	{r4, r5, r6, lr}
 800ae1a:	460c      	mov	r4, r1
 800ae1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae20:	2900      	cmp	r1, #0
 800ae22:	b096      	sub	sp, #88	@ 0x58
 800ae24:	4615      	mov	r5, r2
 800ae26:	461e      	mov	r6, r3
 800ae28:	da0d      	bge.n	800ae46 <__swhatbuf_r+0x2e>
 800ae2a:	89a3      	ldrh	r3, [r4, #12]
 800ae2c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ae30:	f04f 0100 	mov.w	r1, #0
 800ae34:	bf14      	ite	ne
 800ae36:	2340      	movne	r3, #64	@ 0x40
 800ae38:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ae3c:	2000      	movs	r0, #0
 800ae3e:	6031      	str	r1, [r6, #0]
 800ae40:	602b      	str	r3, [r5, #0]
 800ae42:	b016      	add	sp, #88	@ 0x58
 800ae44:	bd70      	pop	{r4, r5, r6, pc}
 800ae46:	466a      	mov	r2, sp
 800ae48:	f000 f862 	bl	800af10 <_fstat_r>
 800ae4c:	2800      	cmp	r0, #0
 800ae4e:	dbec      	blt.n	800ae2a <__swhatbuf_r+0x12>
 800ae50:	9901      	ldr	r1, [sp, #4]
 800ae52:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ae56:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ae5a:	4259      	negs	r1, r3
 800ae5c:	4159      	adcs	r1, r3
 800ae5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ae62:	e7eb      	b.n	800ae3c <__swhatbuf_r+0x24>

0800ae64 <__smakebuf_r>:
 800ae64:	898b      	ldrh	r3, [r1, #12]
 800ae66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ae68:	079d      	lsls	r5, r3, #30
 800ae6a:	4606      	mov	r6, r0
 800ae6c:	460c      	mov	r4, r1
 800ae6e:	d507      	bpl.n	800ae80 <__smakebuf_r+0x1c>
 800ae70:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ae74:	6023      	str	r3, [r4, #0]
 800ae76:	6123      	str	r3, [r4, #16]
 800ae78:	2301      	movs	r3, #1
 800ae7a:	6163      	str	r3, [r4, #20]
 800ae7c:	b003      	add	sp, #12
 800ae7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae80:	ab01      	add	r3, sp, #4
 800ae82:	466a      	mov	r2, sp
 800ae84:	f7ff ffc8 	bl	800ae18 <__swhatbuf_r>
 800ae88:	9f00      	ldr	r7, [sp, #0]
 800ae8a:	4605      	mov	r5, r0
 800ae8c:	4639      	mov	r1, r7
 800ae8e:	4630      	mov	r0, r6
 800ae90:	f7ff fa62 	bl	800a358 <_malloc_r>
 800ae94:	b948      	cbnz	r0, 800aeaa <__smakebuf_r+0x46>
 800ae96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae9a:	059a      	lsls	r2, r3, #22
 800ae9c:	d4ee      	bmi.n	800ae7c <__smakebuf_r+0x18>
 800ae9e:	f023 0303 	bic.w	r3, r3, #3
 800aea2:	f043 0302 	orr.w	r3, r3, #2
 800aea6:	81a3      	strh	r3, [r4, #12]
 800aea8:	e7e2      	b.n	800ae70 <__smakebuf_r+0xc>
 800aeaa:	89a3      	ldrh	r3, [r4, #12]
 800aeac:	6020      	str	r0, [r4, #0]
 800aeae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aeb2:	81a3      	strh	r3, [r4, #12]
 800aeb4:	9b01      	ldr	r3, [sp, #4]
 800aeb6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800aeba:	b15b      	cbz	r3, 800aed4 <__smakebuf_r+0x70>
 800aebc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aec0:	4630      	mov	r0, r6
 800aec2:	f000 f837 	bl	800af34 <_isatty_r>
 800aec6:	b128      	cbz	r0, 800aed4 <__smakebuf_r+0x70>
 800aec8:	89a3      	ldrh	r3, [r4, #12]
 800aeca:	f023 0303 	bic.w	r3, r3, #3
 800aece:	f043 0301 	orr.w	r3, r3, #1
 800aed2:	81a3      	strh	r3, [r4, #12]
 800aed4:	89a3      	ldrh	r3, [r4, #12]
 800aed6:	431d      	orrs	r5, r3
 800aed8:	81a5      	strh	r5, [r4, #12]
 800aeda:	e7cf      	b.n	800ae7c <__smakebuf_r+0x18>

0800aedc <memmove>:
 800aedc:	4288      	cmp	r0, r1
 800aede:	b510      	push	{r4, lr}
 800aee0:	eb01 0402 	add.w	r4, r1, r2
 800aee4:	d902      	bls.n	800aeec <memmove+0x10>
 800aee6:	4284      	cmp	r4, r0
 800aee8:	4623      	mov	r3, r4
 800aeea:	d807      	bhi.n	800aefc <memmove+0x20>
 800aeec:	1e43      	subs	r3, r0, #1
 800aeee:	42a1      	cmp	r1, r4
 800aef0:	d008      	beq.n	800af04 <memmove+0x28>
 800aef2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aef6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aefa:	e7f8      	b.n	800aeee <memmove+0x12>
 800aefc:	4402      	add	r2, r0
 800aefe:	4601      	mov	r1, r0
 800af00:	428a      	cmp	r2, r1
 800af02:	d100      	bne.n	800af06 <memmove+0x2a>
 800af04:	bd10      	pop	{r4, pc}
 800af06:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800af0a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800af0e:	e7f7      	b.n	800af00 <memmove+0x24>

0800af10 <_fstat_r>:
 800af10:	b538      	push	{r3, r4, r5, lr}
 800af12:	4d07      	ldr	r5, [pc, #28]	@ (800af30 <_fstat_r+0x20>)
 800af14:	2300      	movs	r3, #0
 800af16:	4604      	mov	r4, r0
 800af18:	4608      	mov	r0, r1
 800af1a:	4611      	mov	r1, r2
 800af1c:	602b      	str	r3, [r5, #0]
 800af1e:	f7f6 fe24 	bl	8001b6a <_fstat>
 800af22:	1c43      	adds	r3, r0, #1
 800af24:	d102      	bne.n	800af2c <_fstat_r+0x1c>
 800af26:	682b      	ldr	r3, [r5, #0]
 800af28:	b103      	cbz	r3, 800af2c <_fstat_r+0x1c>
 800af2a:	6023      	str	r3, [r4, #0]
 800af2c:	bd38      	pop	{r3, r4, r5, pc}
 800af2e:	bf00      	nop
 800af30:	20001820 	.word	0x20001820

0800af34 <_isatty_r>:
 800af34:	b538      	push	{r3, r4, r5, lr}
 800af36:	4d06      	ldr	r5, [pc, #24]	@ (800af50 <_isatty_r+0x1c>)
 800af38:	2300      	movs	r3, #0
 800af3a:	4604      	mov	r4, r0
 800af3c:	4608      	mov	r0, r1
 800af3e:	602b      	str	r3, [r5, #0]
 800af40:	f7f6 fe23 	bl	8001b8a <_isatty>
 800af44:	1c43      	adds	r3, r0, #1
 800af46:	d102      	bne.n	800af4e <_isatty_r+0x1a>
 800af48:	682b      	ldr	r3, [r5, #0]
 800af4a:	b103      	cbz	r3, 800af4e <_isatty_r+0x1a>
 800af4c:	6023      	str	r3, [r4, #0]
 800af4e:	bd38      	pop	{r3, r4, r5, pc}
 800af50:	20001820 	.word	0x20001820

0800af54 <_sbrk_r>:
 800af54:	b538      	push	{r3, r4, r5, lr}
 800af56:	4d06      	ldr	r5, [pc, #24]	@ (800af70 <_sbrk_r+0x1c>)
 800af58:	2300      	movs	r3, #0
 800af5a:	4604      	mov	r4, r0
 800af5c:	4608      	mov	r0, r1
 800af5e:	602b      	str	r3, [r5, #0]
 800af60:	f7f6 fe2c 	bl	8001bbc <_sbrk>
 800af64:	1c43      	adds	r3, r0, #1
 800af66:	d102      	bne.n	800af6e <_sbrk_r+0x1a>
 800af68:	682b      	ldr	r3, [r5, #0]
 800af6a:	b103      	cbz	r3, 800af6e <_sbrk_r+0x1a>
 800af6c:	6023      	str	r3, [r4, #0]
 800af6e:	bd38      	pop	{r3, r4, r5, pc}
 800af70:	20001820 	.word	0x20001820

0800af74 <_realloc_r>:
 800af74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af78:	4680      	mov	r8, r0
 800af7a:	4615      	mov	r5, r2
 800af7c:	460c      	mov	r4, r1
 800af7e:	b921      	cbnz	r1, 800af8a <_realloc_r+0x16>
 800af80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af84:	4611      	mov	r1, r2
 800af86:	f7ff b9e7 	b.w	800a358 <_malloc_r>
 800af8a:	b92a      	cbnz	r2, 800af98 <_realloc_r+0x24>
 800af8c:	f7ff f978 	bl	800a280 <_free_r>
 800af90:	2400      	movs	r4, #0
 800af92:	4620      	mov	r0, r4
 800af94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af98:	f000 f81a 	bl	800afd0 <_malloc_usable_size_r>
 800af9c:	4285      	cmp	r5, r0
 800af9e:	4606      	mov	r6, r0
 800afa0:	d802      	bhi.n	800afa8 <_realloc_r+0x34>
 800afa2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800afa6:	d8f4      	bhi.n	800af92 <_realloc_r+0x1e>
 800afa8:	4629      	mov	r1, r5
 800afaa:	4640      	mov	r0, r8
 800afac:	f7ff f9d4 	bl	800a358 <_malloc_r>
 800afb0:	4607      	mov	r7, r0
 800afb2:	2800      	cmp	r0, #0
 800afb4:	d0ec      	beq.n	800af90 <_realloc_r+0x1c>
 800afb6:	42b5      	cmp	r5, r6
 800afb8:	462a      	mov	r2, r5
 800afba:	4621      	mov	r1, r4
 800afbc:	bf28      	it	cs
 800afbe:	4632      	movcs	r2, r6
 800afc0:	f7ff f94f 	bl	800a262 <memcpy>
 800afc4:	4621      	mov	r1, r4
 800afc6:	4640      	mov	r0, r8
 800afc8:	f7ff f95a 	bl	800a280 <_free_r>
 800afcc:	463c      	mov	r4, r7
 800afce:	e7e0      	b.n	800af92 <_realloc_r+0x1e>

0800afd0 <_malloc_usable_size_r>:
 800afd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800afd4:	1f18      	subs	r0, r3, #4
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	bfbc      	itt	lt
 800afda:	580b      	ldrlt	r3, [r1, r0]
 800afdc:	18c0      	addlt	r0, r0, r3
 800afde:	4770      	bx	lr

0800afe0 <_init>:
 800afe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afe2:	bf00      	nop
 800afe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800afe6:	bc08      	pop	{r3}
 800afe8:	469e      	mov	lr, r3
 800afea:	4770      	bx	lr

0800afec <_fini>:
 800afec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afee:	bf00      	nop
 800aff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aff2:	bc08      	pop	{r3}
 800aff4:	469e      	mov	lr, r3
 800aff6:	4770      	bx	lr
