Analysis & Synthesis report for Project
Sat Dec 02 21:42:54 2023
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Logic Cells Representing Combinational Loops
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Port Connectivity Checks: "lab3VHDL:inst14|fourBitComparator:b2v_inst9|oneBitComparator:comp3"
 13. Port Connectivity Checks: "lab3VHDL:inst14|fourBitComparator:b2v_inst9"
 14. Port Connectivity Checks: "lab3VHDL:inst14|fourBitBCDDecoder:b2v_inst8|fiveBitAdderSub:sub"
 15. Port Connectivity Checks: "lab3VHDL:inst14|FSM_Controller:b2v_inst3|enARdFF_2:d0"
 16. Port Connectivity Checks: "lab3VHDL:inst14|FSM_Controller:b2v_inst3|enARdFF_2:d1"
 17. Port Connectivity Checks: "lab3VHDL:inst14|debouncer_2:b2v_inst23|enARdFF_2:second"
 18. Port Connectivity Checks: "lab3VHDL:inst14|debouncer_2:b2v_inst23|enARdFF_2:first"
 19. Port Connectivity Checks: "lab3VHDL:inst14|timer:b2v_inst|enARdFF_2:bit0"
 20. Port Connectivity Checks: "lab3VHDL:inst14|timer:b2v_inst|enARdFF_2:bit1"
 21. Port Connectivity Checks: "lab3VHDL:inst14|timer:b2v_inst|enARdFF_2:bit2"
 22. Port Connectivity Checks: "lab3VHDL:inst14|timer:b2v_inst|enARdFF_2:bit3"
 23. Port Connectivity Checks: "lab3VHDL:inst14|timer:b2v_inst"
 24. Port Connectivity Checks: "eightBitRegisterSingle:inst7|enARdFF_2:bi"
 25. Port Connectivity Checks: "eightBitRegisterSingle:inst7|enARdFF_2:bh"
 26. Port Connectivity Checks: "eightBitRegisterSingle:inst7|enARdFF_2:bg"
 27. Port Connectivity Checks: "eightBitRegisterSingle:inst7|enARdFF_2:bf"
 28. Port Connectivity Checks: "eightBitRegisterSingle:inst7|enARdFF_2:be"
 29. Port Connectivity Checks: "eightBitRegisterSingle:inst7|enARdFF_2:bd"
 30. Port Connectivity Checks: "eightBitRegisterSingle:inst7|enARdFF_2:bc"
 31. Port Connectivity Checks: "eightBitRegisterSingle:inst7|enARdFF_2:bb"
 32. Port Connectivity Checks: "receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff7"
 33. Port Connectivity Checks: "receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff6"
 34. Port Connectivity Checks: "receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff5"
 35. Port Connectivity Checks: "receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff4"
 36. Port Connectivity Checks: "receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff3"
 37. Port Connectivity Checks: "receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff2"
 38. Port Connectivity Checks: "receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff1"
 39. Port Connectivity Checks: "receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff0"
 40. Port Connectivity Checks: "receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:FFF"
 41. Port Connectivity Checks: "receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:EFF"
 42. Port Connectivity Checks: "receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:DFF"
 43. Port Connectivity Checks: "receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:CFF"
 44. Port Connectivity Checks: "receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:BFF"
 45. Port Connectivity Checks: "receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:AFF"
 46. Port Connectivity Checks: "receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:startFF"
 47. Port Connectivity Checks: "receiver:inst3|four_bit_register_reset_increment:b2v_d"
 48. Port Connectivity Checks: "receiver:inst3|three_bit_register_reset_increment:b2v_c"
 49. Port Connectivity Checks: "receiver:inst3|three_bit_register_reset_increment:b2v_b|enARdFF_2:dff2"
 50. Port Connectivity Checks: "receiver:inst3|three_bit_register_reset_increment:b2v_b|enARdFF_2:dff1"
 51. Port Connectivity Checks: "receiver:inst3|three_bit_register_reset_increment:b2v_b|enARdFF_2:dff0"
 52. Port Connectivity Checks: "receiver:inst3|three_bit_register_reset_increment:b2v_b"
 53. Port Connectivity Checks: "UART_FSM:inst5|mux_8bit_8to1:muxCounter"
 54. Port Connectivity Checks: "UART_FSM:inst5|counter:counter1|enARdFF_2:bit0"
 55. Port Connectivity Checks: "UART_FSM:inst5|counter:counter1|enARdFF_2:bit1"
 56. Port Connectivity Checks: "UART_FSM:inst5|counter:counter1|enARdFF_2:bit2"
 57. Port Connectivity Checks: "UART_FSM:inst5|counter:counter1|enARdFF_2:bit3"
 58. Port Connectivity Checks: "UART_FSM:inst5|mux_32to8:muxSideD"
 59. Port Connectivity Checks: "UART_FSM:inst5|mux_32to8:muxMainD"
 60. Port Connectivity Checks: "UART_FSM:inst5|enARdFF_2:s0dff"
 61. Port Connectivity Checks: "UART_FSM:inst5|enARdFF_2:s1dff"
 62. Port Connectivity Checks: "UART_FSM:inst5|enARdFF_2:s2dff"
 63. Port Connectivity Checks: "Tx:inst|eightBitRegister:inst4|enARdFF_2:bi"
 64. Port Connectivity Checks: "Tx:inst|eightBitRegister:inst4|enARdFF_2:bh"
 65. Port Connectivity Checks: "Tx:inst|eightBitRegister:inst4|enARdFF_2:bg"
 66. Port Connectivity Checks: "Tx:inst|eightBitRegister:inst4|enARdFF_2:bf"
 67. Port Connectivity Checks: "Tx:inst|eightBitRegister:inst4|enARdFF_2:be"
 68. Port Connectivity Checks: "Tx:inst|eightBitRegister:inst4|enARdFF_2:bd"
 69. Port Connectivity Checks: "Tx:inst|eightBitRegister:inst4|enARdFF_2:bc"
 70. Port Connectivity Checks: "Tx:inst|eightBitRegister:inst4|enARdFF_2:bb"
 71. Port Connectivity Checks: "Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff7"
 72. Port Connectivity Checks: "Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff6"
 73. Port Connectivity Checks: "Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff5"
 74. Port Connectivity Checks: "Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff4"
 75. Port Connectivity Checks: "Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff3"
 76. Port Connectivity Checks: "Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff2"
 77. Port Connectivity Checks: "Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff1"
 78. Port Connectivity Checks: "Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff0"
 79. Port Connectivity Checks: "Tx:inst|four_bit_register_reset_increment:inst1|enARdFF_2:dff3"
 80. Port Connectivity Checks: "Tx:inst|four_bit_register_reset_increment:inst1|enARdFF_2:dff2"
 81. Port Connectivity Checks: "Tx:inst|four_bit_register_reset_increment:inst1|enARdFF_2:dff1"
 82. Port Connectivity Checks: "Tx:inst|four_bit_register_reset_increment:inst1|enARdFF_2:dff0"
 83. Port Connectivity Checks: "Tx:inst|Tx_controller:inst|enARdFF_2:dff1"
 84. Port Connectivity Checks: "Tx:inst|Tx_controller:inst|enARdFF_2:dff0"
 85. Elapsed Time Per Partition
 86. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 02 21:42:54 2023           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Project                                         ;
; Top-level Entity Name              ; projectDraft                                    ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 200                                             ;
;     Total combinational functions  ; 182                                             ;
;     Dedicated logic registers      ; 122                                             ;
; Total registers                    ; 122                                             ;
; Total pins                         ; 78                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; projectDraft       ; Project            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                  ;
+-----------------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                                           ; Library ;
+-----------------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; clk_div_rami.vhd                        ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/clk_div_rami.vhd                        ;         ;
; receiver.vhd                            ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/receiver.vhd                            ;         ;
; eightBitRightShiftRegister.vhd          ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/eightBitRightShiftRegister.vhd          ;         ;
; three_bit_register_reset_increment.vhdl ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/three_bit_register_reset_increment.vhdl ;         ;
; three_bit_counter_logic.vhdl            ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/three_bit_counter_logic.vhdl            ;         ;
; Receiver_FSM_controller.vhdl            ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/Receiver_FSM_controller.vhdl            ;         ;
; mux_4to1.vhd                            ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux_4to1.vhd                            ;         ;
; lab3VHDL.vhd                            ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/lab3VHDL.vhd                            ;         ;
; timer.vhd                               ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/timer.vhd                               ;         ;
; oneBitComparator.vhd                    ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/oneBitComparator.vhd                    ;         ;
; oneBitAdder.vhd                         ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/oneBitAdder.vhd                         ;         ;
; mux2x1_4.vhd                            ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux2x1_4.vhd                            ;         ;
; FSM_Controller.vhd                      ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/FSM_Controller.vhd                      ;         ;
; fourBitComparator.vhd                   ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/fourBitComparator.vhd                   ;         ;
; four_bit_register_reset_increment.vhd   ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/four_bit_register_reset_increment.vhd   ;         ;
; fiveBitAdderSub.vhd                     ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/fiveBitAdderSub.vhd                     ;         ;
; fiveBitAdder.vhd                        ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/fiveBitAdder.vhd                        ;         ;
; enARdFF_2.vhd                           ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/enARdFF_2.vhd                           ;         ;
; dec_7seg.vhd                            ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/dec_7seg.vhd                            ;         ;
; debouncer_2.vhd                         ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/debouncer_2.vhd                         ;         ;
; counter.vhd                             ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/counter.vhd                             ;         ;
; endFF_2.vhd                             ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/endFF_2.vhd                             ;         ;
; Tx_controller.vhd                       ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/Tx_controller.vhd                       ;         ;
; fourBitBCDDecoder.vhd                   ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/fourBitBCDDecoder.vhd                   ;         ;
; 8bit_RIGHT_shift_register.vhdl          ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/8bit_RIGHT_shift_register.vhdl          ;         ;
; 8bit_register_load.vhdl                 ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/8bit_register_load.vhdl                 ;         ;
; 4bit_counter_logic.vhdl                 ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/4bit_counter_logic.vhdl                 ;         ;
; two_to_one_mux.vhd                      ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/two_to_one_mux.vhd                      ;         ;
; UART_FSM.vhd                            ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/UART_FSM.vhd                            ;         ;
; projectDraft.bdf                        ; yes             ; User Block Diagram/Schematic File        ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/projectDraft.bdf                        ;         ;
; mux_32to8.vhd                           ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux_32to8.vhd                           ;         ;
; mux_8bit_8to1.vhd                       ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux_8bit_8to1.vhd                       ;         ;
; mux2x1_8.vhd                            ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/mux2x1_8.vhd                            ;         ;
; eightBitRegisterSingle.vhd              ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/eightBitRegisterSingle.vhd              ;         ;
; BusHandlerUART.vhd                      ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/BusHandlerUART.vhd                      ;         ;
; baud_gen.vhd                            ; yes             ; User VHDL File                           ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/baud_gen.vhd                            ;         ;
; tx.bdf                                  ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/fredd/Downloads/Project - Copy/Project - Copy/project/tx.bdf                                  ;         ;
+-----------------------------------------+-----------------+------------------------------------------+--------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 200                 ;
;                                             ;                     ;
; Total combinational functions               ; 182                 ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 69                  ;
;     -- 3 input functions                    ; 65                  ;
;     -- <=2 input functions                  ; 48                  ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 168                 ;
;     -- arithmetic mode                      ; 14                  ;
;                                             ;                     ;
; Total registers                             ; 122                 ;
;     -- Dedicated logic registers            ; 122                 ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 78                  ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
; Maximum fan-out node                        ; baud_gen:inst6|Mux0 ;
; Maximum fan-out                             ; 37                  ;
; Total fan-out                               ; 1021                ;
; Average fan-out                             ; 2.22                ;
+---------------------------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                           ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                             ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+
; |projectDraft                                    ; 182 (0)           ; 122 (0)      ; 0           ; 0            ; 0       ; 0         ; 78   ; 0            ; |projectDraft                                                                                                   ; work         ;
;    |BusHandlerUART:inst8|                        ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|BusHandlerUART:inst8                                                                              ; work         ;
;       |mux_8bit_8to1:MUX|                        ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX                                                            ; work         ;
;          |mux2x1_8:mux3|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX|mux2x1_8:mux3                                              ; work         ;
;          |mux_32to8:mux0|                        ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX|mux_32to8:mux0                                             ; work         ;
;             |mux_4to1:\gen:4:uut|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX|mux_32to8:mux0|mux_4to1:\gen:4:uut                         ; work         ;
;             |mux_4to1:\gen:7:uut|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|BusHandlerUART:inst8|mux_8bit_8to1:MUX|mux_32to8:mux0|mux_4to1:\gen:7:uut                         ; work         ;
;    |Tx:inst|                                     ; 19 (1)            ; 23 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst                                                                                           ; work         ;
;       |Tx_controller:inst|                       ; 3 (2)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|Tx_controller:inst                                                                        ; work         ;
;          |enARdFF_2:dff0|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|Tx_controller:inst|enARdFF_2:dff0                                                         ; work         ;
;          |enARdFF_2:dff1|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|Tx_controller:inst|enARdFF_2:dff1                                                         ; work         ;
;       |eightBitRegister:inst4|                   ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eightBitRegister:inst4                                                                    ; work         ;
;          |enARdFF_2:bb|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eightBitRegister:inst4|enARdFF_2:bb                                                       ; work         ;
;          |enARdFF_2:bc|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eightBitRegister:inst4|enARdFF_2:bc                                                       ; work         ;
;          |enARdFF_2:bd|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eightBitRegister:inst4|enARdFF_2:bd                                                       ; work         ;
;          |enARdFF_2:be|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eightBitRegister:inst4|enARdFF_2:be                                                       ; work         ;
;          |enARdFF_2:bf|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eightBitRegister:inst4|enARdFF_2:bf                                                       ; work         ;
;          |enARdFF_2:bg|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eightBitRegister:inst4|enARdFF_2:bg                                                       ; work         ;
;          |enARdFF_2:bh|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eightBitRegister:inst4|enARdFF_2:bh                                                       ; work         ;
;          |enARdFF_2:bi|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eightBitRegister:inst4|enARdFF_2:bi                                                       ; work         ;
;       |eight_bit_right_shift_register:inst5|     ; 9 (1)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eight_bit_right_shift_register:inst5                                                      ; work         ;
;          |enARdFF_2:dff0|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff0                                       ; work         ;
;          |enARdFF_2:dff1|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff1                                       ; work         ;
;          |enARdFF_2:dff2|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff2                                       ; work         ;
;          |enARdFF_2:dff3|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff3                                       ; work         ;
;          |enARdFF_2:dff4|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff4                                       ; work         ;
;          |enARdFF_2:dff5|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff5                                       ; work         ;
;          |enARdFF_2:dff6|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff6                                       ; work         ;
;          |enARdFF_2:dff7|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff7                                       ; work         ;
;          |two_to_one_mux:mux0|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|two_to_one_mux:mux0                                  ; work         ;
;          |two_to_one_mux:mux1|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|two_to_one_mux:mux1                                  ; work         ;
;          |two_to_one_mux:mux2|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|two_to_one_mux:mux2                                  ; work         ;
;          |two_to_one_mux:mux3|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|two_to_one_mux:mux3                                  ; work         ;
;          |two_to_one_mux:mux4|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|two_to_one_mux:mux4                                  ; work         ;
;          |two_to_one_mux:mux5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|two_to_one_mux:mux5                                  ; work         ;
;          |two_to_one_mux:mux6|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|two_to_one_mux:mux6                                  ; work         ;
;          |two_to_one_mux:mux7|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|eight_bit_right_shift_register:inst5|two_to_one_mux:mux7                                  ; work         ;
;       |endFF_2:inst13|                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|endFF_2:inst13                                                                            ; work         ;
;       |four_bit_register_reset_increment:inst1|  ; 5 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|four_bit_register_reset_increment:inst1                                                   ; work         ;
;          |enARdFF_2:dff0|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|four_bit_register_reset_increment:inst1|enARdFF_2:dff0                                    ; work         ;
;          |enARdFF_2:dff1|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|four_bit_register_reset_increment:inst1|enARdFF_2:dff1                                    ; work         ;
;          |enARdFF_2:dff2|                        ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|four_bit_register_reset_increment:inst1|enARdFF_2:dff2                                    ; work         ;
;          |enARdFF_2:dff3|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|Tx:inst|four_bit_register_reset_increment:inst1|enARdFF_2:dff3                                    ; work         ;
;    |UART_FSM:inst5|                              ; 42 (7)            ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|UART_FSM:inst5                                                                                    ; work         ;
;       |counter:counter1|                         ; 5 (1)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|UART_FSM:inst5|counter:counter1                                                                   ; work         ;
;          |enARdFF_2:bit0|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|UART_FSM:inst5|counter:counter1|enARdFF_2:bit0                                                    ; work         ;
;          |enARdFF_2:bit1|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|UART_FSM:inst5|counter:counter1|enARdFF_2:bit1                                                    ; work         ;
;          |enARdFF_2:bit2|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|UART_FSM:inst5|counter:counter1|enARdFF_2:bit2                                                    ; work         ;
;          |enARdFF_2:bit3|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|UART_FSM:inst5|counter:counter1|enARdFF_2:bit3                                                    ; work         ;
;       |enARdFF_2:s0dff|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|UART_FSM:inst5|enARdFF_2:s0dff                                                                    ; work         ;
;       |enARdFF_2:s1dff|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|UART_FSM:inst5|enARdFF_2:s1dff                                                                    ; work         ;
;       |enARdFF_2:s2dff|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|UART_FSM:inst5|enARdFF_2:s2dff                                                                    ; work         ;
;       |mux2x1_8:mux2x1_8_1|                      ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|UART_FSM:inst5|mux2x1_8:mux2x1_8_1                                                                ; work         ;
;       |mux_32to8:muxMainD|                       ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|UART_FSM:inst5|mux_32to8:muxMainD                                                                 ; work         ;
;          |mux_4to1:\gen:1:uut|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|UART_FSM:inst5|mux_32to8:muxMainD|mux_4to1:\gen:1:uut                                             ; work         ;
;          |mux_4to1:\gen:2:uut|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|UART_FSM:inst5|mux_32to8:muxMainD|mux_4to1:\gen:2:uut                                             ; work         ;
;       |mux_8bit_8to1:muxCounter|                 ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter                                                           ; work         ;
;          |mux_32to8:mux0|                        ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux_32to8:mux0                                            ; work         ;
;             |mux_4to1:\gen:3:uut|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux_32to8:mux0|mux_4to1:\gen:3:uut                        ; work         ;
;          |mux_32to8:mux1|                        ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux_32to8:mux1                                            ; work         ;
;             |mux_4to1:\gen:2:uut|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux_32to8:mux1|mux_4to1:\gen:2:uut                        ; work         ;
;             |mux_4to1:\gen:3:uut|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux_32to8:mux1|mux_4to1:\gen:3:uut                        ; work         ;
;    |baud_gen:inst6|                              ; 29 (29)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|baud_gen:inst6                                                                                    ; work         ;
;    |clk_div_rami:inst1|                          ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|clk_div_rami:inst1                                                                                ; work         ;
;    |lab3VHDL:inst14|                             ; 33 (4)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14                                                                                   ; work         ;
;       |FSM_Controller:b2v_inst3|                 ; 5 (5)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14|FSM_Controller:b2v_inst3                                                          ; work         ;
;          |enARdFF_2:d0|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14|FSM_Controller:b2v_inst3|enARdFF_2:d0                                             ; work         ;
;          |enARdFF_2:d1|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14|FSM_Controller:b2v_inst3|enARdFF_2:d1                                             ; work         ;
;       |counter:b2v_inst4|                        ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14|counter:b2v_inst4                                                                 ; work         ;
;          |enARdFF_2:bit0|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14|counter:b2v_inst4|enARdFF_2:bit0                                                  ; work         ;
;          |enARdFF_2:bit1|                        ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14|counter:b2v_inst4|enARdFF_2:bit1                                                  ; work         ;
;          |enARdFF_2:bit2|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14|counter:b2v_inst4|enARdFF_2:bit2                                                  ; work         ;
;          |enARdFF_2:bit3|                        ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14|counter:b2v_inst4|enARdFF_2:bit3                                                  ; work         ;
;       |debouncer_2:b2v_inst23|                   ; 2 (2)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14|debouncer_2:b2v_inst23                                                            ; work         ;
;          |enARdFF_2:first|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14|debouncer_2:b2v_inst23|enARdFF_2:first                                            ; work         ;
;          |enARdFF_2:second|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14|debouncer_2:b2v_inst23|enARdFF_2:second                                           ; work         ;
;       |dec_7seg:b2v_inst19|                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14|dec_7seg:b2v_inst19                                                               ; work         ;
;       |fourBitBCDDecoder:b2v_inst8|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14|fourBitBCDDecoder:b2v_inst8                                                       ; work         ;
;          |fiveBitAdderSub:sub|                   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14|fourBitBCDDecoder:b2v_inst8|fiveBitAdderSub:sub                                   ; work         ;
;             |fiveBitAdder:add|                   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14|fourBitBCDDecoder:b2v_inst8|fiveBitAdderSub:sub|fiveBitAdder:add                  ; work         ;
;                |oneBitAdder:add3|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14|fourBitBCDDecoder:b2v_inst8|fiveBitAdderSub:sub|fiveBitAdder:add|oneBitAdder:add3 ; work         ;
;       |fourBitComparator:b2v_inst9|              ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14|fourBitComparator:b2v_inst9                                                       ; work         ;
;          |oneBitComparator:comp1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14|fourBitComparator:b2v_inst9|oneBitComparator:comp1                                ; work         ;
;          |oneBitComparator:comp2|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14|fourBitComparator:b2v_inst9|oneBitComparator:comp2                                ; work         ;
;       |mux2x1_4:b2v_inst7|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14|mux2x1_4:b2v_inst7                                                                ; work         ;
;       |timer:b2v_inst|                           ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14|timer:b2v_inst                                                                    ; work         ;
;          |enARdFF_2:bit0|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14|timer:b2v_inst|enARdFF_2:bit0                                                     ; work         ;
;          |enARdFF_2:bit1|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14|timer:b2v_inst|enARdFF_2:bit1                                                     ; work         ;
;          |enARdFF_2:bit2|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|lab3VHDL:inst14|timer:b2v_inst|enARdFF_2:bit2                                                     ; work         ;
;    |receiver:inst3|                              ; 24 (0)            ; 33 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3                                                                                    ; work         ;
;       |Receiver_FSM_controller:b2v_inst4|        ; 13 (13)           ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|Receiver_FSM_controller:b2v_inst4                                                  ; work         ;
;          |enARdFF_2:AFF|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:AFF                                    ; work         ;
;          |enARdFF_2:BFF|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:BFF                                    ; work         ;
;          |enARdFF_2:CFF|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:CFF                                    ; work         ;
;          |enARdFF_2:DFF|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:DFF                                    ; work         ;
;          |enARdFF_2:EFF|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:EFF                                    ; work         ;
;          |enARdFF_2:FFF|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:FFF                                    ; work         ;
;          |enARdFF_2:startFF|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:startFF                                ; work         ;
;       |eightBitRegister:b2v_RDR|                 ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|eightBitRegister:b2v_RDR                                                           ; work         ;
;          |enARdFF_2:bb|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|eightBitRegister:b2v_RDR|enARdFF_2:bb                                              ; work         ;
;          |enARdFF_2:bc|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|eightBitRegister:b2v_RDR|enARdFF_2:bc                                              ; work         ;
;          |enARdFF_2:bd|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|eightBitRegister:b2v_RDR|enARdFF_2:bd                                              ; work         ;
;          |enARdFF_2:be|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|eightBitRegister:b2v_RDR|enARdFF_2:be                                              ; work         ;
;          |enARdFF_2:bf|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|eightBitRegister:b2v_RDR|enARdFF_2:bf                                              ; work         ;
;          |enARdFF_2:bg|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|eightBitRegister:b2v_RDR|enARdFF_2:bg                                              ; work         ;
;          |enARdFF_2:bh|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|eightBitRegister:b2v_RDR|enARdFF_2:bh                                              ; work         ;
;          |enARdFF_2:bi|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|eightBitRegister:b2v_RDR|enARdFF_2:bi                                              ; work         ;
;       |eightBitRightShiftRegister:b2v_RSR|       ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|eightBitRightShiftRegister:b2v_RSR                                                 ; work         ;
;          |enARdFF_2:dff0|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff0                                  ; work         ;
;          |enARdFF_2:dff1|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff1                                  ; work         ;
;          |enARdFF_2:dff2|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff2                                  ; work         ;
;          |enARdFF_2:dff3|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff3                                  ; work         ;
;          |enARdFF_2:dff4|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff4                                  ; work         ;
;          |enARdFF_2:dff5|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff5                                  ; work         ;
;          |enARdFF_2:dff6|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff6                                  ; work         ;
;          |enARdFF_2:dff7|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff7                                  ; work         ;
;       |four_bit_register_reset_increment:b2v_d|  ; 5 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|four_bit_register_reset_increment:b2v_d                                            ; work         ;
;          |enARdFF_2:dff0|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|four_bit_register_reset_increment:b2v_d|enARdFF_2:dff0                             ; work         ;
;          |enARdFF_2:dff1|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|four_bit_register_reset_increment:b2v_d|enARdFF_2:dff1                             ; work         ;
;          |enARdFF_2:dff2|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|four_bit_register_reset_increment:b2v_d|enARdFF_2:dff2                             ; work         ;
;          |enARdFF_2:dff3|                        ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|four_bit_register_reset_increment:b2v_d|enARdFF_2:dff3                             ; work         ;
;       |three_bit_register_reset_increment:b2v_b| ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|three_bit_register_reset_increment:b2v_b                                           ; work         ;
;          |enARdFF_2:dff0|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|three_bit_register_reset_increment:b2v_b|enARdFF_2:dff0                            ; work         ;
;          |enARdFF_2:dff1|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|three_bit_register_reset_increment:b2v_b|enARdFF_2:dff1                            ; work         ;
;          |enARdFF_2:dff2|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|three_bit_register_reset_increment:b2v_b|enARdFF_2:dff2                            ; work         ;
;       |three_bit_register_reset_increment:b2v_c| ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|three_bit_register_reset_increment:b2v_c                                           ; work         ;
;          |enARdFF_2:dff0|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|three_bit_register_reset_increment:b2v_c|enARdFF_2:dff0                            ; work         ;
;          |enARdFF_2:dff1|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|three_bit_register_reset_increment:b2v_c|enARdFF_2:dff1                            ; work         ;
;          |enARdFF_2:dff2|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projectDraft|receiver:inst3|three_bit_register_reset_increment:b2v_c|enARdFF_2:dff2                            ; work         ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; UART_FSM:inst5|mux2x1_8:mux2x1_8_1|F~0                 ;   ;
; UART_FSM:inst5|mux2x1_8:mux2x1_8_1|F[6]~1              ;   ;
; UART_FSM:inst5|mux2x1_8:mux2x1_8_1|F[5]~2              ;   ;
; UART_FSM:inst5|mux2x1_8:mux2x1_8_1|F[4]~3              ;   ;
; UART_FSM:inst5|mux2x1_8:mux2x1_8_1|F[3]~4              ;   ;
; UART_FSM:inst5|mux2x1_8:mux2x1_8_1|F[2]~5              ;   ;
; UART_FSM:inst5|mux2x1_8:mux2x1_8_1|F[1]~6              ;   ;
; UART_FSM:inst5|mux2x1_8:mux2x1_8_1|F[0]~7              ;   ;
; Number of logic cells representing combinational loops ; 8 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                          ;
+--------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                          ; Reason for Removal                                                 ;
+--------------------------------------------------------+--------------------------------------------------------------------+
; eightBitRegisterSingle:inst7|enARdFF_2:bi|int_q        ; Stuck at GND due to stuck port clock                               ;
; eightBitRegisterSingle:inst7|enARdFF_2:bh|int_q        ; Stuck at GND due to stuck port clock                               ;
; eightBitRegisterSingle:inst7|enARdFF_2:bg|int_q        ; Stuck at GND due to stuck port clock                               ;
; eightBitRegisterSingle:inst7|enARdFF_2:bf|int_q        ; Stuck at GND due to stuck port clock                               ;
; eightBitRegisterSingle:inst7|enARdFF_2:be|int_q        ; Stuck at GND due to stuck port clock                               ;
; eightBitRegisterSingle:inst7|enARdFF_2:bd|int_q        ; Stuck at GND due to stuck port clock                               ;
; eightBitRegisterSingle:inst7|enARdFF_2:bc|int_q        ; Stuck at GND due to stuck port clock                               ;
; eightBitRegisterSingle:inst7|enARdFF_2:bb|int_q        ; Stuck at GND due to stuck port clock                               ;
; lab3VHDL:inst14|counter:b2v_inst5|enARdFF_2:bit0|int_q ; Merged with lab3VHDL:inst14|counter:b2v_inst4|enARdFF_2:bit0|int_q ;
; lab3VHDL:inst14|counter:b2v_inst5|enARdFF_2:bit1|int_q ; Merged with lab3VHDL:inst14|counter:b2v_inst4|enARdFF_2:bit1|int_q ;
; lab3VHDL:inst14|counter:b2v_inst5|enARdFF_2:bit2|int_q ; Merged with lab3VHDL:inst14|counter:b2v_inst4|enARdFF_2:bit2|int_q ;
; lab3VHDL:inst14|counter:b2v_inst5|enARdFF_2:bit3|int_q ; Merged with lab3VHDL:inst14|counter:b2v_inst4|enARdFF_2:bit3|int_q ;
; Total Number of Removed Registers = 12                 ;                                                                    ;
+--------------------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 122   ;
; Number of registers using Synchronous Clear  ; 5     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 45    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 33    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |projectDraft|UART_FSM:inst5|mux2x1_8:mux2x1_8_1|F[0] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |projectDraft|UART_FSM:inst5|mux2x1_8:mux2x1_8_1|F[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3VHDL:inst14|fourBitComparator:b2v_inst9|oneBitComparator:comp3" ;
+--------------+-------+----------+--------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                      ;
+--------------+-------+----------+--------------------------------------------------------------+
; i_gtprevious ; Input ; Info     ; Stuck at GND                                                 ;
; i_ltprevious ; Input ; Info     ; Stuck at GND                                                 ;
+--------------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3VHDL:inst14|fourBitComparator:b2v_inst9"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o_lt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3VHDL:inst14|fourBitBCDDecoder:b2v_inst8|fiveBitAdderSub:sub"                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_x[4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_y[4] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_y[3] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_y[2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_y[1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_y[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; op     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_v    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_z    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3VHDL:inst14|FSM_Controller:b2v_inst3|enARdFF_2:d0"                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3VHDL:inst14|FSM_Controller:b2v_inst3|enARdFF_2:d1"                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3VHDL:inst14|debouncer_2:b2v_inst23|enARdFF_2:second" ;
+------------+-------+----------+-----------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                             ;
+------------+-------+----------+-----------------------------------------------------+
; i_resetbar ; Input ; Info     ; Stuck at VCC                                        ;
; i_enable   ; Input ; Info     ; Stuck at VCC                                        ;
+------------+-------+----------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3VHDL:inst14|debouncer_2:b2v_inst23|enARdFF_2:first"                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_resetbar ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_enable   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_q        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3VHDL:inst14|timer:b2v_inst|enARdFF_2:bit0"                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3VHDL:inst14|timer:b2v_inst|enARdFF_2:bit1"                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3VHDL:inst14|timer:b2v_inst|enARdFF_2:bit2"                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3VHDL:inst14|timer:b2v_inst|enARdFF_2:bit3"                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3VHDL:inst14|timer:b2v_inst"                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; o_value ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eightBitRegisterSingle:inst7|enARdFF_2:bi"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eightBitRegisterSingle:inst7|enARdFF_2:bh"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eightBitRegisterSingle:inst7|enARdFF_2:bg"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eightBitRegisterSingle:inst7|enARdFF_2:bf"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eightBitRegisterSingle:inst7|enARdFF_2:be"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eightBitRegisterSingle:inst7|enARdFF_2:bd"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eightBitRegisterSingle:inst7|enARdFF_2:bc"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eightBitRegisterSingle:inst7|enARdFF_2:bb"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff7"                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_resetbar ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff6"                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_resetbar ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff5"                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_resetbar ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff4"                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_resetbar ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff3"                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_resetbar ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff2"                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_resetbar ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff1"                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_resetbar ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:inst3|eightBitRightShiftRegister:b2v_RSR|enARdFF_2:dff0"                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_resetbar ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:FFF"                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:EFF"                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:DFF"                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:CFF"                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:BFF"                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:AFF"                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:inst3|Receiver_FSM_controller:b2v_inst4|enARdFF_2:startFF"                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_d      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:inst3|four_bit_register_reset_increment:b2v_d"                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:inst3|three_bit_register_reset_increment:b2v_c"                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; equals7  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; equals6  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:inst3|three_bit_register_reset_increment:b2v_b|enARdFF_2:dff2"                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:inst3|three_bit_register_reset_increment:b2v_b|enARdFF_2:dff1"                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:inst3|three_bit_register_reset_increment:b2v_b|enARdFF_2:dff0"                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:inst3|three_bit_register_reset_increment:b2v_b"                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; equals3  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; equals7  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "UART_FSM:inst5|mux_8bit_8to1:muxCounter" ;
+-----------+-------+----------+--------------------------------------+
; Port      ; Type  ; Severity ; Details                              ;
+-----------+-------+----------+--------------------------------------+
; in0[3..2] ; Input ; Info     ; Stuck at VCC                         ;
; in0[5..4] ; Input ; Info     ; Stuck at GND                         ;
; in0[7]    ; Input ; Info     ; Stuck at GND                         ;
; in0[6]    ; Input ; Info     ; Stuck at VCC                         ;
; in0[1]    ; Input ; Info     ; Stuck at GND                         ;
; in0[0]    ; Input ; Info     ; Stuck at VCC                         ;
; in2[4..0] ; Input ; Info     ; Stuck at VCC                         ;
; in2[7]    ; Input ; Info     ; Stuck at GND                         ;
; in2[6]    ; Input ; Info     ; Stuck at VCC                         ;
; in2[5]    ; Input ; Info     ; Stuck at GND                         ;
; in3[1..0] ; Input ; Info     ; Stuck at VCC                         ;
; in3[3..2] ; Input ; Info     ; Stuck at GND                         ;
; in3[7]    ; Input ; Info     ; Stuck at GND                         ;
; in3[6]    ; Input ; Info     ; Stuck at VCC                         ;
; in3[5]    ; Input ; Info     ; Stuck at GND                         ;
; in3[4]    ; Input ; Info     ; Stuck at VCC                         ;
; in5[4..3] ; Input ; Info     ; Stuck at VCC                         ;
; in5[2..0] ; Input ; Info     ; Stuck at GND                         ;
; in5[7]    ; Input ; Info     ; Stuck at GND                         ;
; in5[6]    ; Input ; Info     ; Stuck at VCC                         ;
; in5[5]    ; Input ; Info     ; Stuck at GND                         ;
; in6[4..3] ; Input ; Info     ; Stuck at VCC                         ;
; in6[2..0] ; Input ; Info     ; Stuck at GND                         ;
; in6[7]    ; Input ; Info     ; Stuck at GND                         ;
; in6[6]    ; Input ; Info     ; Stuck at VCC                         ;
; in6[5]    ; Input ; Info     ; Stuck at GND                         ;
; in7[4..3] ; Input ; Info     ; Stuck at VCC                         ;
; in7[2..0] ; Input ; Info     ; Stuck at GND                         ;
; in7[7]    ; Input ; Info     ; Stuck at GND                         ;
; in7[6]    ; Input ; Info     ; Stuck at VCC                         ;
; in7[5]    ; Input ; Info     ; Stuck at GND                         ;
+-----------+-------+----------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_FSM:inst5|counter:counter1|enARdFF_2:bit0"                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_FSM:inst5|counter:counter1|enARdFF_2:bit1"                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_FSM:inst5|counter:counter1|enARdFF_2:bit2"                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_FSM:inst5|counter:counter1|enARdFF_2:bit3"                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "UART_FSM:inst5|mux_32to8:muxSideD" ;
+-----------+-------+----------+--------------------------------+
; Port      ; Type  ; Severity ; Details                        ;
+-----------+-------+----------+--------------------------------+
; in3[6..4] ; Input ; Info     ; Stuck at VCC                   ;
; in3[3..2] ; Input ; Info     ; Stuck at GND                   ;
; in3[7]    ; Input ; Info     ; Stuck at GND                   ;
; in3[1]    ; Input ; Info     ; Stuck at VCC                   ;
; in3[0]    ; Input ; Info     ; Stuck at GND                   ;
; in2[6..4] ; Input ; Info     ; Stuck at VCC                   ;
; in2[3..2] ; Input ; Info     ; Stuck at GND                   ;
; in2[7]    ; Input ; Info     ; Stuck at GND                   ;
; in2[1]    ; Input ; Info     ; Stuck at VCC                   ;
; in2[0]    ; Input ; Info     ; Stuck at GND                   ;
; in1[6..3] ; Input ; Info     ; Stuck at VCC                   ;
; in1[2..1] ; Input ; Info     ; Stuck at GND                   ;
; in1[7]    ; Input ; Info     ; Stuck at GND                   ;
; in1[0]    ; Input ; Info     ; Stuck at VCC                   ;
; in0[6..5] ; Input ; Info     ; Stuck at VCC                   ;
; in0[2..0] ; Input ; Info     ; Stuck at VCC                   ;
; in0[4..3] ; Input ; Info     ; Stuck at GND                   ;
; in0[7]    ; Input ; Info     ; Stuck at GND                   ;
+-----------+-------+----------+--------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "UART_FSM:inst5|mux_32to8:muxMainD" ;
+-----------+-------+----------+--------------------------------+
; Port      ; Type  ; Severity ; Details                        ;
+-----------+-------+----------+--------------------------------+
; in3[6..4] ; Input ; Info     ; Stuck at VCC                   ;
; in3[3..2] ; Input ; Info     ; Stuck at GND                   ;
; in3[7]    ; Input ; Info     ; Stuck at GND                   ;
; in3[1]    ; Input ; Info     ; Stuck at VCC                   ;
; in3[0]    ; Input ; Info     ; Stuck at GND                   ;
; in2[6..4] ; Input ; Info     ; Stuck at VCC                   ;
; in2[3..2] ; Input ; Info     ; Stuck at GND                   ;
; in2[7]    ; Input ; Info     ; Stuck at GND                   ;
; in2[1]    ; Input ; Info     ; Stuck at VCC                   ;
; in2[0]    ; Input ; Info     ; Stuck at GND                   ;
; in1[6..3] ; Input ; Info     ; Stuck at VCC                   ;
; in1[2..1] ; Input ; Info     ; Stuck at GND                   ;
; in1[7]    ; Input ; Info     ; Stuck at GND                   ;
; in1[0]    ; Input ; Info     ; Stuck at VCC                   ;
; in0[6..5] ; Input ; Info     ; Stuck at VCC                   ;
; in0[2..0] ; Input ; Info     ; Stuck at VCC                   ;
; in0[4..3] ; Input ; Info     ; Stuck at GND                   ;
; in0[7]    ; Input ; Info     ; Stuck at GND                   ;
+-----------+-------+----------+--------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "UART_FSM:inst5|enARdFF_2:s0dff" ;
+----------+-------+----------+------------------------------+
; Port     ; Type  ; Severity ; Details                      ;
+----------+-------+----------+------------------------------+
; i_enable ; Input ; Info     ; Stuck at VCC                 ;
+----------+-------+----------+------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "UART_FSM:inst5|enARdFF_2:s1dff" ;
+----------+-------+----------+------------------------------+
; Port     ; Type  ; Severity ; Details                      ;
+----------+-------+----------+------------------------------+
; i_enable ; Input ; Info     ; Stuck at VCC                 ;
+----------+-------+----------+------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "UART_FSM:inst5|enARdFF_2:s2dff" ;
+----------+-------+----------+------------------------------+
; Port     ; Type  ; Severity ; Details                      ;
+----------+-------+----------+------------------------------+
; i_enable ; Input ; Info     ; Stuck at VCC                 ;
+----------+-------+----------+------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx:inst|eightBitRegister:inst4|enARdFF_2:bi"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx:inst|eightBitRegister:inst4|enARdFF_2:bh"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx:inst|eightBitRegister:inst4|enARdFF_2:bg"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx:inst|eightBitRegister:inst4|enARdFF_2:bf"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx:inst|eightBitRegister:inst4|enARdFF_2:be"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx:inst|eightBitRegister:inst4|enARdFF_2:bd"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx:inst|eightBitRegister:inst4|enARdFF_2:bc"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx:inst|eightBitRegister:inst4|enARdFF_2:bb"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_qbar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff7"                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_resetbar ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff6"                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_resetbar ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff5"                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_resetbar ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff4"                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_resetbar ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff3"                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_resetbar ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff2"                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_resetbar ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff1"                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_resetbar ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx:inst|eight_bit_right_shift_register:inst5|enARdFF_2:dff0"                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_resetbar ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx:inst|four_bit_register_reset_increment:inst1|enARdFF_2:dff3"                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx:inst|four_bit_register_reset_increment:inst1|enARdFF_2:dff2"                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx:inst|four_bit_register_reset_increment:inst1|enARdFF_2:dff1"                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx:inst|four_bit_register_reset_increment:inst1|enARdFF_2:dff0"                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx:inst|Tx_controller:inst|enARdFF_2:dff1"                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx:inst|Tx_controller:inst|enARdFF_2:dff0"                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_enable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_qbar   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 02 21:42:44 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file clk_div_rami.vhd
    Info (12022): Found design unit 1: clk_div_rami-a
    Info (12023): Found entity 1: clk_div_rami
Info (12021): Found 2 design units, including 1 entities, in source file receiver.vhd
    Info (12022): Found design unit 1: receiver-bdf_type
    Info (12023): Found entity 1: receiver
Info (12021): Found 2 design units, including 1 entities, in source file eightbitrightshiftregister.vhd
    Info (12022): Found design unit 1: eightBitRightShiftRegister-Structural
    Info (12023): Found entity 1: eightBitRightShiftRegister
Info (12021): Found 2 design units, including 1 entities, in source file three_bit_register_reset_increment.vhdl
    Info (12022): Found design unit 1: three_bit_register_reset_increment-Structural
    Info (12023): Found entity 1: three_bit_register_reset_increment
Info (12021): Found 2 design units, including 1 entities, in source file three_bit_counter_logic.vhdl
    Info (12022): Found design unit 1: three_bit_counter_logic-Structural
    Info (12023): Found entity 1: three_bit_counter_logic
Info (12021): Found 2 design units, including 1 entities, in source file receiver_fsm_controller.vhdl
    Info (12022): Found design unit 1: Receiver_FSM_controller-Structual
    Info (12023): Found entity 1: Receiver_FSM_controller
Info (12021): Found 2 design units, including 1 entities, in source file mux_4to1.vhd
    Info (12022): Found design unit 1: mux_4to1-arch
    Info (12023): Found entity 1: mux_4to1
Info (12021): Found 2 design units, including 1 entities, in source file lab3vhdl.vhd
    Info (12022): Found design unit 1: lab3VHDL-structural
    Info (12023): Found entity 1: lab3VHDL
Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd
    Info (12022): Found design unit 1: timer-rtl
    Info (12023): Found entity 1: timer
Info (12021): Found 0 design units, including 0 entities, in source file project.vhd
Info (12021): Found 2 design units, including 1 entities, in source file onebitcomparator.vhd
    Info (12022): Found design unit 1: oneBitComparator-rtl
    Info (12023): Found entity 1: oneBitComparator
Info (12021): Found 2 design units, including 1 entities, in source file onebitadder.vhd
    Info (12022): Found design unit 1: oneBitAdder-rtl
    Info (12023): Found entity 1: oneBitAdder
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1_4.vhd
    Info (12022): Found design unit 1: mux2x1_4-rtl
    Info (12023): Found entity 1: mux2x1_4
Info (12021): Found 2 design units, including 1 entities, in source file fsm_controller.vhd
    Info (12022): Found design unit 1: FSM_Controller-rtl
    Info (12023): Found entity 1: FSM_Controller
Info (12021): Found 2 design units, including 1 entities, in source file fourbitcomparator.vhd
    Info (12022): Found design unit 1: fourBitComparator-rtl
    Info (12023): Found entity 1: fourBitComparator
Info (12021): Found 2 design units, including 1 entities, in source file four_bit_register_reset_increment.vhd
    Info (12022): Found design unit 1: four_bit_register_reset_increment-Structural
    Info (12023): Found entity 1: four_bit_register_reset_increment
Info (12021): Found 2 design units, including 1 entities, in source file fivebitaddersub.vhd
    Info (12022): Found design unit 1: fiveBitAdderSub-rtl
    Info (12023): Found entity 1: fiveBitAdderSub
Info (12021): Found 2 design units, including 1 entities, in source file fivebitadder.vhd
    Info (12022): Found design unit 1: fiveBitAdder-rtl
    Info (12023): Found entity 1: fiveBitAdder
Info (12021): Found 2 design units, including 1 entities, in source file enardff_2.vhd
    Info (12022): Found design unit 1: enARdFF_2-rtl
    Info (12023): Found entity 1: enARdFF_2
Info (12021): Found 2 design units, including 1 entities, in source file dec_7seg.vhd
    Info (12022): Found design unit 1: dec_7seg-rtl
    Info (12023): Found entity 1: dec_7seg
Info (12021): Found 2 design units, including 1 entities, in source file debouncer_2.vhd
    Info (12022): Found design unit 1: debouncer_2-rtl
    Info (12023): Found entity 1: debouncer_2
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: counter-structural
    Info (12023): Found entity 1: counter
Info (12021): Found 1 design units, including 1 entities, in source file lab3.bdf
    Info (12023): Found entity 1: lab3
Info (12021): Found 1 design units, including 1 entities, in source file tasinda.bdf
    Info (12023): Found entity 1: Tasinda
Info (12021): Found 2 design units, including 1 entities, in source file endff_2.vhd
    Info (12022): Found design unit 1: endFF_2-rtl
    Info (12023): Found entity 1: endFF_2
Info (12021): Found 2 design units, including 1 entities, in source file tx_controller.vhd
    Info (12022): Found design unit 1: Tx_controller-Structural
    Info (12023): Found entity 1: Tx_controller
Info (12021): Found 2 design units, including 1 entities, in source file fourbitbcddecoder.vhd
    Info (12022): Found design unit 1: fourBitBCDDecoder-structural
    Info (12023): Found entity 1: fourBitBCDDecoder
Info (12021): Found 2 design units, including 1 entities, in source file 8bit_right_shift_register.vhdl
    Info (12022): Found design unit 1: eight_bit_right_shift_register-Structural
    Info (12023): Found entity 1: eight_bit_right_shift_register
Info (12021): Found 2 design units, including 1 entities, in source file 8bit_register_load.vhdl
    Info (12022): Found design unit 1: eightBitRegister-rtl
    Info (12023): Found entity 1: eightBitRegister
Info (12021): Found 2 design units, including 1 entities, in source file 4bit_counter_logic.vhdl
    Info (12022): Found design unit 1: four_bit_counter_logic-Structural
    Info (12023): Found entity 1: four_bit_counter_logic
Info (12021): Found 1 design units, including 1 entities, in source file testing.bdf
    Info (12023): Found entity 1: testing
Info (12021): Found 2 design units, including 1 entities, in source file two_to_one_mux.vhd
    Info (12022): Found design unit 1: two_to_one_mux-Structural
    Info (12023): Found entity 1: two_to_one_mux
Info (12021): Found 1 design units, including 1 entities, in source file testing_counter.bdf
    Info (12023): Found entity 1: testing_counter
Info (12021): Found 1 design units, including 1 entities, in source file testing_bus.bdf
    Info (12023): Found entity 1: testing_bus
Info (12021): Found 1 design units, including 1 entities, in source file txdesign.bdf
    Info (12023): Found entity 1: TxDesign
Info (12021): Found 2 design units, including 1 entities, in source file uart_fsm.vhd
    Info (12022): Found design unit 1: UART_FSM-structural
    Info (12023): Found entity 1: UART_FSM
Info (12021): Found 1 design units, including 1 entities, in source file projectdraft.bdf
    Info (12023): Found entity 1: projectDraft
Info (12021): Found 2 design units, including 1 entities, in source file mux_32to8.vhd
    Info (12022): Found design unit 1: mux_32to8-Structural
    Info (12023): Found entity 1: mux_32to8
Info (12021): Found 2 design units, including 1 entities, in source file mux_8bit_8to1.vhd
    Info (12022): Found design unit 1: mux_8bit_8to1-Structural
    Info (12023): Found entity 1: mux_8bit_8to1
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1_8.vhd
    Info (12022): Found design unit 1: mux2x1_8-rtl
    Info (12023): Found entity 1: mux2x1_8
Info (12021): Found 2 design units, including 1 entities, in source file eightbitregistersingle.vhd
    Info (12022): Found design unit 1: eightBitRegisterSingle-rtl
    Info (12023): Found entity 1: eightBitRegisterSingle
Info (12021): Found 2 design units, including 1 entities, in source file bushandleruart.vhd
    Info (12022): Found design unit 1: BusHandlerUART-Structural
    Info (12023): Found entity 1: BusHandlerUART
Info (12021): Found 2 design units, including 1 entities, in source file clk_divider.vhd
    Info (12022): Found design unit 1: clk_divider-baudgen
    Info (12023): Found entity 1: clk_divider
Info (12021): Found 1 design units, including 1 entities, in source file baud_test.bdf
    Info (12023): Found entity 1: baud_test
Info (12021): Found 1 design units, including 1 entities, in source file testing_clk.bdf
    Info (12023): Found entity 1: testing_clk
Info (12021): Found 2 design units, including 1 entities, in source file baud_gen.vhd
    Info (12022): Found design unit 1: baud_gen-baudgen
    Info (12023): Found entity 1: baud_gen
Info (12021): Found 2 design units, including 1 entities, in source file output_files/trigger_maker.vhd
    Info (12022): Found design unit 1: trigger_maker-behavioral
    Info (12023): Found entity 1: trigger_maker
Info (12021): Found 2 design units, including 1 entities, in source file output_files/signalgenerator.vhd
    Info (12022): Found design unit 1: SignalGenerator-Behavioral
    Info (12023): Found entity 1: SignalGenerator
Info (12127): Elaborating entity "projectDraft" for the top level hierarchy
Warning (275043): Pin "startTX" is missing source
Warning (12125): Using design file tx.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Tx
Info (12128): Elaborating entity "Tx" for hierarchy "Tx:inst"
Info (12128): Elaborating entity "endFF_2" for hierarchy "Tx:inst|endFF_2:inst13"
Info (12128): Elaborating entity "Tx_controller" for hierarchy "Tx:inst|Tx_controller:inst"
Info (12128): Elaborating entity "enARdFF_2" for hierarchy "Tx:inst|Tx_controller:inst|enARdFF_2:dff0"
Info (12128): Elaborating entity "four_bit_register_reset_increment" for hierarchy "Tx:inst|four_bit_register_reset_increment:inst1"
Info (12128): Elaborating entity "two_to_one_mux" for hierarchy "Tx:inst|four_bit_register_reset_increment:inst1|two_to_one_mux:mux0"
Info (12128): Elaborating entity "four_bit_counter_logic" for hierarchy "Tx:inst|four_bit_register_reset_increment:inst1|four_bit_counter_logic:logic"
Info (12128): Elaborating entity "eight_bit_right_shift_register" for hierarchy "Tx:inst|eight_bit_right_shift_register:inst5"
Info (12128): Elaborating entity "eightBitRegister" for hierarchy "Tx:inst|eightBitRegister:inst4"
Warning (10036): Verilog HDL or VHDL warning at 8bit_register_load.vhdl(15): object "int_notValue" assigned a value but never read
Info (12128): Elaborating entity "UART_FSM" for hierarchy "UART_FSM:inst5"
Warning (10036): Verilog HDL or VHDL warning at UART_FSM.vhd(28): object "char6" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "AddressBus[0]" at UART_FSM.vhd(14)
Warning (10873): Using initial value X (don't care) for net "SelTxRx[0]" at UART_FSM.vhd(14)
Info (12128): Elaborating entity "mux_32to8" for hierarchy "UART_FSM:inst5|mux_32to8:muxMainD"
Info (12128): Elaborating entity "mux_4to1" for hierarchy "UART_FSM:inst5|mux_32to8:muxMainD|mux_4to1:\gen:0:uut"
Info (12128): Elaborating entity "counter" for hierarchy "UART_FSM:inst5|counter:counter1"
Warning (10036): Verilog HDL or VHDL warning at counter.vhd(14): object "int_notA" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at counter.vhd(14): object "int_notB" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at counter.vhd(14): object "int_notC" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at counter.vhd(14): object "int_notD" assigned a value but never read
Info (12128): Elaborating entity "mux_8bit_8to1" for hierarchy "UART_FSM:inst5|mux_8bit_8to1:muxCounter"
Info (12128): Elaborating entity "mux2x1_8" for hierarchy "UART_FSM:inst5|mux_8bit_8to1:muxCounter|mux2x1_8:mux3"
Info (12128): Elaborating entity "baud_gen" for hierarchy "baud_gen:inst6"
Info (12128): Elaborating entity "BusHandlerUART" for hierarchy "BusHandlerUART:inst8"
Info (12128): Elaborating entity "receiver" for hierarchy "receiver:inst3"
Info (12128): Elaborating entity "three_bit_register_reset_increment" for hierarchy "receiver:inst3|three_bit_register_reset_increment:b2v_b"
Info (12128): Elaborating entity "three_bit_counter_logic" for hierarchy "receiver:inst3|three_bit_register_reset_increment:b2v_b|three_bit_counter_logic:logic"
Info (12128): Elaborating entity "Receiver_FSM_controller" for hierarchy "receiver:inst3|Receiver_FSM_controller:b2v_inst4"
Warning (10036): Verilog HDL or VHDL warning at Receiver_FSM_controller.vhdl(31): object "anystate" assigned a value but never read
Info (12128): Elaborating entity "eightBitRightShiftRegister" for hierarchy "receiver:inst3|eightBitRightShiftRegister:b2v_RSR"
Info (12128): Elaborating entity "eightBitRegisterSingle" for hierarchy "eightBitRegisterSingle:inst7"
Warning (10036): Verilog HDL or VHDL warning at eightBitRegisterSingle.vhd(15): object "int_notValue0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at eightBitRegisterSingle.vhd(15): object "int_notValue1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at eightBitRegisterSingle.vhd(15): object "int_notValue2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at eightBitRegisterSingle.vhd(15): object "int_notValue3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at eightBitRegisterSingle.vhd(15): object "int_notValue4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at eightBitRegisterSingle.vhd(15): object "int_notValue5" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at eightBitRegisterSingle.vhd(15): object "int_notValue6" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at eightBitRegisterSingle.vhd(15): object "int_notValue7" assigned a value but never read
Info (12128): Elaborating entity "lab3VHDL" for hierarchy "lab3VHDL:inst14"
Info (12128): Elaborating entity "timer" for hierarchy "lab3VHDL:inst14|timer:b2v_inst"
Warning (10036): Verilog HDL or VHDL warning at timer.vhd(15): object "int_notA" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at timer.vhd(15): object "int_notB" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at timer.vhd(15): object "int_notC" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at timer.vhd(15): object "int_notD" assigned a value but never read
Info (12128): Elaborating entity "dec_7seg" for hierarchy "lab3VHDL:inst14|dec_7seg:b2v_inst19"
Info (12128): Elaborating entity "debouncer_2" for hierarchy "lab3VHDL:inst14|debouncer_2:b2v_inst23"
Warning (10036): Verilog HDL or VHDL warning at debouncer_2.vhd(37): object "int_q1Output" assigned a value but never read
Info (12128): Elaborating entity "FSM_Controller" for hierarchy "lab3VHDL:inst14|FSM_Controller:b2v_inst3"
Warning (10036): Verilog HDL or VHDL warning at FSM_Controller.vhd(13): object "notq1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at FSM_Controller.vhd(13): object "notq0" assigned a value but never read
Info (12128): Elaborating entity "mux2x1_4" for hierarchy "lab3VHDL:inst14|mux2x1_4:b2v_inst6"
Info (12128): Elaborating entity "fourBitBCDDecoder" for hierarchy "lab3VHDL:inst14|fourBitBCDDecoder:b2v_inst8"
Info (12128): Elaborating entity "fiveBitAdderSub" for hierarchy "lab3VHDL:inst14|fourBitBCDDecoder:b2v_inst8|fiveBitAdderSub:sub"
Info (12128): Elaborating entity "fiveBitAdder" for hierarchy "lab3VHDL:inst14|fourBitBCDDecoder:b2v_inst8|fiveBitAdderSub:sub|fiveBitAdder:add"
Info (12128): Elaborating entity "oneBitAdder" for hierarchy "lab3VHDL:inst14|fourBitBCDDecoder:b2v_inst8|fiveBitAdderSub:sub|fiveBitAdder:add|oneBitAdder:add4"
Info (12128): Elaborating entity "fourBitComparator" for hierarchy "lab3VHDL:inst14|fourBitComparator:b2v_inst9"
Info (12128): Elaborating entity "oneBitComparator" for hierarchy "lab3VHDL:inst14|fourBitComparator:b2v_inst9|oneBitComparator:comp3"
Info (12128): Elaborating entity "clk_div_rami" for hierarchy "clk_div_rami:inst1"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer baud_gen:inst6|Mux0
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "startTX" is stuck at GND
    Warning (13410): Pin "SEVSEG2[6]" is stuck at VCC
    Warning (13410): Pin "SEVSEG2[2]" is stuck at GND
    Warning (13410): Pin "SEVSEG2[1]" is stuck at GND
    Warning (13410): Pin "U_AddressBus[0]" is stuck at GND
    Warning (13410): Pin "U_SetTxRx[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 287 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 63 output pins
    Info (21061): Implemented 209 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 397 megabytes
    Info: Processing ended: Sat Dec 02 21:42:54 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:03


