lw $t5, 1($zero)
lw $t4, 1($zero)
multu $t5, $t4
mfhi $v0
jr $zero

comment: different registers
