// Generated by CIRCT firtool-1.135.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module RasStack(
  input         clock,
  input         reset,
  input         io_spec_fire,
  input         io_spec_pushValid,
  input         io_spec_popValid,
  input  [48:0] io_spec_pushAddr_addr,
  output [48:0] io_spec_popAddr_addr,
  input         io_commit_valid,
  input         io_commit_pushValid,
  input         io_commit_popValid,
  input         io_commit_metaTosw_flag,
  input  [4:0]  io_commit_metaTosw_value,
  input  [3:0]  io_commit_metaSsp,
  input         io_redirect_valid,
  input         io_redirect_isCall,
  input  [48:0] io_redirect_callAddr_addr,
  input         io_redirect_isRet,
  input  [3:0]  io_redirect_meta_ssp,
  input  [2:0]  io_redirect_meta_sctr,
  input         io_redirect_meta_tosw_flag,
  input  [4:0]  io_redirect_meta_tosw_value,
  input         io_redirect_meta_tosr_flag,
  input  [4:0]  io_redirect_meta_tosr_value,
  input         io_redirect_meta_nos_flag,
  input  [4:0]  io_redirect_meta_nos_value,
  output [3:0]  io_meta_ssp,
  output [2:0]  io_meta_sctr,
  output        io_meta_tosw_flag,
  output [4:0]  io_meta_tosw_value,
  output        io_meta_tosr_flag,
  output [4:0]  io_meta_tosr_value,
  output        io_meta_nos_flag,
  output [4:0]  io_meta_nos_value,
  output        io_specNearOverflow
);

  reg  [48:0]       commitStack_0_retAddr_addr;
  reg  [2:0]        commitStack_0_ctr;
  reg  [48:0]       commitStack_1_retAddr_addr;
  reg  [2:0]        commitStack_1_ctr;
  reg  [48:0]       commitStack_2_retAddr_addr;
  reg  [2:0]        commitStack_2_ctr;
  reg  [48:0]       commitStack_3_retAddr_addr;
  reg  [2:0]        commitStack_3_ctr;
  reg  [48:0]       commitStack_4_retAddr_addr;
  reg  [2:0]        commitStack_4_ctr;
  reg  [48:0]       commitStack_5_retAddr_addr;
  reg  [2:0]        commitStack_5_ctr;
  reg  [48:0]       commitStack_6_retAddr_addr;
  reg  [2:0]        commitStack_6_ctr;
  reg  [48:0]       commitStack_7_retAddr_addr;
  reg  [2:0]        commitStack_7_ctr;
  reg  [48:0]       commitStack_8_retAddr_addr;
  reg  [2:0]        commitStack_8_ctr;
  reg  [48:0]       commitStack_9_retAddr_addr;
  reg  [2:0]        commitStack_9_ctr;
  reg  [48:0]       commitStack_10_retAddr_addr;
  reg  [2:0]        commitStack_10_ctr;
  reg  [48:0]       commitStack_11_retAddr_addr;
  reg  [2:0]        commitStack_11_ctr;
  reg  [48:0]       commitStack_12_retAddr_addr;
  reg  [2:0]        commitStack_12_ctr;
  reg  [48:0]       commitStack_13_retAddr_addr;
  reg  [2:0]        commitStack_13_ctr;
  reg  [48:0]       commitStack_14_retAddr_addr;
  reg  [2:0]        commitStack_14_ctr;
  reg  [48:0]       commitStack_15_retAddr_addr;
  reg  [2:0]        commitStack_15_ctr;
  reg  [48:0]       specQueue_0_retAddr_addr;
  reg  [2:0]        specQueue_0_ctr;
  reg  [48:0]       specQueue_1_retAddr_addr;
  reg  [2:0]        specQueue_1_ctr;
  reg  [48:0]       specQueue_2_retAddr_addr;
  reg  [2:0]        specQueue_2_ctr;
  reg  [48:0]       specQueue_3_retAddr_addr;
  reg  [2:0]        specQueue_3_ctr;
  reg  [48:0]       specQueue_4_retAddr_addr;
  reg  [2:0]        specQueue_4_ctr;
  reg  [48:0]       specQueue_5_retAddr_addr;
  reg  [2:0]        specQueue_5_ctr;
  reg  [48:0]       specQueue_6_retAddr_addr;
  reg  [2:0]        specQueue_6_ctr;
  reg  [48:0]       specQueue_7_retAddr_addr;
  reg  [2:0]        specQueue_7_ctr;
  reg  [48:0]       specQueue_8_retAddr_addr;
  reg  [2:0]        specQueue_8_ctr;
  reg  [48:0]       specQueue_9_retAddr_addr;
  reg  [2:0]        specQueue_9_ctr;
  reg  [48:0]       specQueue_10_retAddr_addr;
  reg  [2:0]        specQueue_10_ctr;
  reg  [48:0]       specQueue_11_retAddr_addr;
  reg  [2:0]        specQueue_11_ctr;
  reg  [48:0]       specQueue_12_retAddr_addr;
  reg  [2:0]        specQueue_12_ctr;
  reg  [48:0]       specQueue_13_retAddr_addr;
  reg  [2:0]        specQueue_13_ctr;
  reg  [48:0]       specQueue_14_retAddr_addr;
  reg  [2:0]        specQueue_14_ctr;
  reg  [48:0]       specQueue_15_retAddr_addr;
  reg  [2:0]        specQueue_15_ctr;
  reg  [48:0]       specQueue_16_retAddr_addr;
  reg  [2:0]        specQueue_16_ctr;
  reg  [48:0]       specQueue_17_retAddr_addr;
  reg  [2:0]        specQueue_17_ctr;
  reg  [48:0]       specQueue_18_retAddr_addr;
  reg  [2:0]        specQueue_18_ctr;
  reg  [48:0]       specQueue_19_retAddr_addr;
  reg  [2:0]        specQueue_19_ctr;
  reg  [48:0]       specQueue_20_retAddr_addr;
  reg  [2:0]        specQueue_20_ctr;
  reg  [48:0]       specQueue_21_retAddr_addr;
  reg  [2:0]        specQueue_21_ctr;
  reg  [48:0]       specQueue_22_retAddr_addr;
  reg  [2:0]        specQueue_22_ctr;
  reg  [48:0]       specQueue_23_retAddr_addr;
  reg  [2:0]        specQueue_23_ctr;
  reg  [48:0]       specQueue_24_retAddr_addr;
  reg  [2:0]        specQueue_24_ctr;
  reg  [48:0]       specQueue_25_retAddr_addr;
  reg  [2:0]        specQueue_25_ctr;
  reg  [48:0]       specQueue_26_retAddr_addr;
  reg  [2:0]        specQueue_26_ctr;
  reg  [48:0]       specQueue_27_retAddr_addr;
  reg  [2:0]        specQueue_27_ctr;
  reg  [48:0]       specQueue_28_retAddr_addr;
  reg  [2:0]        specQueue_28_ctr;
  reg  [48:0]       specQueue_29_retAddr_addr;
  reg  [2:0]        specQueue_29_ctr;
  reg  [48:0]       specQueue_30_retAddr_addr;
  reg  [2:0]        specQueue_30_ctr;
  reg  [48:0]       specQueue_31_retAddr_addr;
  reg  [2:0]        specQueue_31_ctr;
  reg               specNos_0_flag;
  reg  [4:0]        specNos_0_value;
  reg               specNos_1_flag;
  reg  [4:0]        specNos_1_value;
  reg               specNos_2_flag;
  reg  [4:0]        specNos_2_value;
  reg               specNos_3_flag;
  reg  [4:0]        specNos_3_value;
  reg               specNos_4_flag;
  reg  [4:0]        specNos_4_value;
  reg               specNos_5_flag;
  reg  [4:0]        specNos_5_value;
  reg               specNos_6_flag;
  reg  [4:0]        specNos_6_value;
  reg               specNos_7_flag;
  reg  [4:0]        specNos_7_value;
  reg               specNos_8_flag;
  reg  [4:0]        specNos_8_value;
  reg               specNos_9_flag;
  reg  [4:0]        specNos_9_value;
  reg               specNos_10_flag;
  reg  [4:0]        specNos_10_value;
  reg               specNos_11_flag;
  reg  [4:0]        specNos_11_value;
  reg               specNos_12_flag;
  reg  [4:0]        specNos_12_value;
  reg               specNos_13_flag;
  reg  [4:0]        specNos_13_value;
  reg               specNos_14_flag;
  reg  [4:0]        specNos_14_value;
  reg               specNos_15_flag;
  reg  [4:0]        specNos_15_value;
  reg               specNos_16_flag;
  reg  [4:0]        specNos_16_value;
  reg               specNos_17_flag;
  reg  [4:0]        specNos_17_value;
  reg               specNos_18_flag;
  reg  [4:0]        specNos_18_value;
  reg               specNos_19_flag;
  reg  [4:0]        specNos_19_value;
  reg               specNos_20_flag;
  reg  [4:0]        specNos_20_value;
  reg               specNos_21_flag;
  reg  [4:0]        specNos_21_value;
  reg               specNos_22_flag;
  reg  [4:0]        specNos_22_value;
  reg               specNos_23_flag;
  reg  [4:0]        specNos_23_value;
  reg               specNos_24_flag;
  reg  [4:0]        specNos_24_value;
  reg               specNos_25_flag;
  reg  [4:0]        specNos_25_value;
  reg               specNos_26_flag;
  reg  [4:0]        specNos_26_value;
  reg               specNos_27_flag;
  reg  [4:0]        specNos_27_value;
  reg               specNos_28_flag;
  reg  [4:0]        specNos_28_value;
  reg               specNos_29_flag;
  reg  [4:0]        specNos_29_value;
  reg               specNos_30_flag;
  reg  [4:0]        specNos_30_value;
  reg               specNos_31_flag;
  reg  [4:0]        specNos_31_value;
  reg  [3:0]        nsp;
  reg  [3:0]        ssp;
  reg  [2:0]        sctr;
  reg               tosr_flag;
  reg  [4:0]        tosr_value;
  reg               tosw_flag;
  reg  [4:0]        tosw_value;
  reg               bos_flag;
  reg  [4:0]        bos_value;
  reg               specNearOverflowed;
  wire              specNearOverflowed_probe = specNearOverflowed;
  reg  [48:0]       writeBypassEntry_retAddr_addr;
  reg  [2:0]        writeBypassEntry_ctr;
  reg               writeBypassNos_flag;
  reg  [4:0]        writeBypassNos_value;
  reg               writeBypassValid;
  wire              _realPush_T = io_redirect_valid & io_redirect_isCall;
  wire              _GEN = tosr_value >= bos_value;
  wire              topEntry_inflightValid =
    (tosr_flag ^ bos_flag ^ _GEN) & (tosr_flag ^ tosw_flag ^ tosr_value < tosw_value);
  wire [31:0][48:0] _GEN_0 =
    {{specQueue_31_retAddr_addr},
     {specQueue_30_retAddr_addr},
     {specQueue_29_retAddr_addr},
     {specQueue_28_retAddr_addr},
     {specQueue_27_retAddr_addr},
     {specQueue_26_retAddr_addr},
     {specQueue_25_retAddr_addr},
     {specQueue_24_retAddr_addr},
     {specQueue_23_retAddr_addr},
     {specQueue_22_retAddr_addr},
     {specQueue_21_retAddr_addr},
     {specQueue_20_retAddr_addr},
     {specQueue_19_retAddr_addr},
     {specQueue_18_retAddr_addr},
     {specQueue_17_retAddr_addr},
     {specQueue_16_retAddr_addr},
     {specQueue_15_retAddr_addr},
     {specQueue_14_retAddr_addr},
     {specQueue_13_retAddr_addr},
     {specQueue_12_retAddr_addr},
     {specQueue_11_retAddr_addr},
     {specQueue_10_retAddr_addr},
     {specQueue_9_retAddr_addr},
     {specQueue_8_retAddr_addr},
     {specQueue_7_retAddr_addr},
     {specQueue_6_retAddr_addr},
     {specQueue_5_retAddr_addr},
     {specQueue_4_retAddr_addr},
     {specQueue_3_retAddr_addr},
     {specQueue_2_retAddr_addr},
     {specQueue_1_retAddr_addr},
     {specQueue_0_retAddr_addr}};
  wire [48:0]       _GEN_1 = _GEN_0[tosr_value];
  wire [31:0][2:0]  _GEN_2 =
    {{specQueue_31_ctr},
     {specQueue_30_ctr},
     {specQueue_29_ctr},
     {specQueue_28_ctr},
     {specQueue_27_ctr},
     {specQueue_26_ctr},
     {specQueue_25_ctr},
     {specQueue_24_ctr},
     {specQueue_23_ctr},
     {specQueue_22_ctr},
     {specQueue_21_ctr},
     {specQueue_20_ctr},
     {specQueue_19_ctr},
     {specQueue_18_ctr},
     {specQueue_17_ctr},
     {specQueue_16_ctr},
     {specQueue_15_ctr},
     {specQueue_14_ctr},
     {specQueue_13_ctr},
     {specQueue_12_ctr},
     {specQueue_11_ctr},
     {specQueue_10_ctr},
     {specQueue_9_ctr},
     {specQueue_8_ctr},
     {specQueue_7_ctr},
     {specQueue_6_ctr},
     {specQueue_5_ctr},
     {specQueue_4_ctr},
     {specQueue_3_ctr},
     {specQueue_2_ctr},
     {specQueue_1_ctr},
     {specQueue_0_ctr}};
  wire [15:0][48:0] _GEN_3 =
    {{commitStack_15_retAddr_addr},
     {commitStack_14_retAddr_addr},
     {commitStack_13_retAddr_addr},
     {commitStack_12_retAddr_addr},
     {commitStack_11_retAddr_addr},
     {commitStack_10_retAddr_addr},
     {commitStack_9_retAddr_addr},
     {commitStack_8_retAddr_addr},
     {commitStack_7_retAddr_addr},
     {commitStack_6_retAddr_addr},
     {commitStack_5_retAddr_addr},
     {commitStack_4_retAddr_addr},
     {commitStack_3_retAddr_addr},
     {commitStack_2_retAddr_addr},
     {commitStack_1_retAddr_addr},
     {commitStack_0_retAddr_addr}};
  wire [48:0]       _GEN_4 = _GEN_3[ssp];
  wire [15:0][2:0]  _GEN_5 =
    {{commitStack_15_ctr},
     {commitStack_14_ctr},
     {commitStack_13_ctr},
     {commitStack_12_ctr},
     {commitStack_11_ctr},
     {commitStack_10_ctr},
     {commitStack_9_ctr},
     {commitStack_8_ctr},
     {commitStack_7_ctr},
     {commitStack_6_ctr},
     {commitStack_5_ctr},
     {commitStack_4_ctr},
     {commitStack_3_ctr},
     {commitStack_2_ctr},
     {commitStack_1_ctr},
     {commitStack_0_ctr}};
  wire [48:0]       _GEN_6 = topEntry_inflightValid ? _GEN_1 : _GEN_4;
  wire [31:0]       _GEN_7 =
    {{specNos_31_flag},
     {specNos_30_flag},
     {specNos_29_flag},
     {specNos_28_flag},
     {specNos_27_flag},
     {specNos_26_flag},
     {specNos_25_flag},
     {specNos_24_flag},
     {specNos_23_flag},
     {specNos_22_flag},
     {specNos_21_flag},
     {specNos_20_flag},
     {specNos_19_flag},
     {specNos_18_flag},
     {specNos_17_flag},
     {specNos_16_flag},
     {specNos_15_flag},
     {specNos_14_flag},
     {specNos_13_flag},
     {specNos_12_flag},
     {specNos_11_flag},
     {specNos_10_flag},
     {specNos_9_flag},
     {specNos_8_flag},
     {specNos_7_flag},
     {specNos_6_flag},
     {specNos_5_flag},
     {specNos_4_flag},
     {specNos_3_flag},
     {specNos_2_flag},
     {specNos_1_flag},
     {specNos_0_flag}};
  wire [31:0][4:0]  _GEN_8 =
    {{specNos_31_value},
     {specNos_30_value},
     {specNos_29_value},
     {specNos_28_value},
     {specNos_27_value},
     {specNos_26_value},
     {specNos_25_value},
     {specNos_24_value},
     {specNos_23_value},
     {specNos_22_value},
     {specNos_21_value},
     {specNos_20_value},
     {specNos_19_value},
     {specNos_18_value},
     {specNos_17_value},
     {specNos_16_value},
     {specNos_15_value},
     {specNos_14_value},
     {specNos_13_value},
     {specNos_12_value},
     {specNos_11_value},
     {specNos_10_value},
     {specNos_9_value},
     {specNos_8_value},
     {specNos_7_value},
     {specNos_6_value},
     {specNos_5_value},
     {specNos_4_value},
     {specNos_3_value},
     {specNos_2_value},
     {specNos_1_value},
     {specNos_0_value}};
  wire [4:0]        _GEN_9 = _GEN_8[tosr_value];
  wire              topNos_flag =
    writeBypassValid ? writeBypassNos_flag : _GEN_7[tosr_value];
  wire [4:0]        topNos_value = writeBypassValid ? writeBypassNos_value : _GEN_9;
  wire              differentFlag_8 = io_redirect_meta_tosr_flag ^ bos_flag;
  wire              compare_8 = io_redirect_meta_tosr_value < bos_value;
  wire              differentFlag_9 =
    io_redirect_meta_tosr_flag ^ io_redirect_meta_tosw_flag;
  wire              compare_9 = io_redirect_meta_tosr_value < io_redirect_meta_tosw_value;
  wire              redirectTopEntry_inflightValid =
    (differentFlag_8 ^ ~compare_8) & (differentFlag_9 ^ compare_9);
  wire [48:0]       writeEntry_retAddr_addr =
    _realPush_T ? io_redirect_callAddr_addr : io_spec_pushAddr_addr;
  wire              _writeEntry_ctr_T_1 =
    (redirectTopEntry_inflightValid
       ? _GEN_0[io_redirect_meta_tosr_value]
       : _GEN_3[io_redirect_meta_ssp]) == io_redirect_callAddr_addr;
  wire [2:0]        _sctr_T_6 = 3'(io_redirect_meta_sctr + 3'h1);
  wire              _writeEntry_ctr_T_7 =
    (writeBypassValid ? writeBypassEntry_retAddr_addr : _GEN_6) == io_spec_pushAddr_addr;
  wire [2:0]        _sctr_T = 3'(sctr + 3'h1);
  wire              _GEN_10 = io_spec_pushValid | _realPush_T;
  reg  [48:0]       timingTop_retAddr_addr;
  wire              _GEN_11 =
    (writeBypassValid ? writeBypassEntry_retAddr_addr : _GEN_6) != timingTop_retAddr_addr;
  reg  [48:0]       realWriteEntry_r_retAddr_addr;
  reg  [2:0]        realWriteEntry_r_ctr;
  reg  [4:0]        realWriteAddr_value;
  reg               realNos_flag;
  reg  [4:0]        realNos_value;
  reg               realPush_REG;
  reg               realPush_REG_1;
  wire              realPush = realPush_REG | realPush_REG_1;
  wire [5:0]        _bos_flipped_new_ptr_new_ptr_T_1 =
    6'({io_commit_metaTosw_flag, io_commit_metaTosw_value} + 6'h1F);
  wire [5:0]        _tosw_new_ptr_T_7 =
    6'({io_redirect_meta_tosw_flag, io_redirect_meta_tosw_value} + 6'h1);
  wire              _GEN_12 = _writeEntry_ctr_T_1 & io_redirect_meta_sctr != 3'h7;
  wire              _GEN_13 =
    io_redirect_isRet & (differentFlag_8 ^ ~compare_8) & (differentFlag_9 ^ compare_9);
  wire [3:0]        _sctr_T_10 = 4'(io_redirect_meta_ssp - 4'h1);
  wire [5:0]        _tosw_new_ptr_T_1 = 6'({tosw_flag, tosw_value} + 6'h1);
  wire              _GEN_14 = _writeEntry_ctr_T_7 & sctr != 3'h7;
  wire [3:0]        _sctr_T_4 = 4'(ssp - 4'h1);
  wire              _GEN_15 = io_redirect_meta_nos_value >= bos_value;
  wire              _GEN_16 = io_redirect_meta_nos_flag ^ bos_flag ^ _GEN_15;
  wire              _GEN_17 = topNos_value >= bos_value;
  wire              _GEN_18 = topNos_flag ^ bos_flag ^ _GEN_17;
  wire [2:0]        _GEN_19 = _GEN_5[nsp];
  wire [2:0]        _commitStack_ctr_T = 3'(_GEN_19 - 3'h1);
  wire              _GEN_20 = io_commit_metaSsp == 4'h0;
  wire              _GEN_21 = io_commit_popValid & (|_GEN_19) & _GEN_20;
  wire              _GEN_22 = io_commit_metaSsp == 4'h1;
  wire              _GEN_23 = io_commit_popValid & (|_GEN_19) & _GEN_22;
  wire              _GEN_24 = io_commit_metaSsp == 4'h2;
  wire              _GEN_25 = io_commit_popValid & (|_GEN_19) & _GEN_24;
  wire              _GEN_26 = io_commit_metaSsp == 4'h3;
  wire              _GEN_27 = io_commit_popValid & (|_GEN_19) & _GEN_26;
  wire              _GEN_28 = io_commit_metaSsp == 4'h4;
  wire              _GEN_29 = io_commit_popValid & (|_GEN_19) & _GEN_28;
  wire              _GEN_30 = io_commit_metaSsp == 4'h5;
  wire              _GEN_31 = io_commit_popValid & (|_GEN_19) & _GEN_30;
  wire              _GEN_32 = io_commit_metaSsp == 4'h6;
  wire              _GEN_33 = io_commit_popValid & (|_GEN_19) & _GEN_32;
  wire              _GEN_34 = io_commit_metaSsp == 4'h7;
  wire              _GEN_35 = io_commit_popValid & (|_GEN_19) & _GEN_34;
  wire              _GEN_36 = io_commit_metaSsp == 4'h8;
  wire              _GEN_37 = io_commit_popValid & (|_GEN_19) & _GEN_36;
  wire              _GEN_38 = io_commit_metaSsp == 4'h9;
  wire              _GEN_39 = io_commit_popValid & (|_GEN_19) & _GEN_38;
  wire              _GEN_40 = io_commit_metaSsp == 4'hA;
  wire              _GEN_41 = io_commit_popValid & (|_GEN_19) & _GEN_40;
  wire              _GEN_42 = io_commit_metaSsp == 4'hB;
  wire              _GEN_43 = io_commit_popValid & (|_GEN_19) & _GEN_42;
  wire              _GEN_44 = io_commit_metaSsp == 4'hC;
  wire              _GEN_45 = io_commit_popValid & (|_GEN_19) & _GEN_44;
  wire              _GEN_46 = io_commit_metaSsp == 4'hD;
  wire              _GEN_47 = io_commit_popValid & (|_GEN_19) & _GEN_46;
  wire              _GEN_48 = io_commit_metaSsp == 4'hE;
  wire              _GEN_49 = io_commit_popValid & (|_GEN_19) & _GEN_48;
  wire              _GEN_50 = io_commit_popValid & (|_GEN_19) & (&io_commit_metaSsp);
  wire              _GEN_51 =
    _GEN_19 != 3'h7 & _GEN_3[nsp] == _GEN_0[io_commit_metaTosw_value];
  wire [3:0]        _nsp_T_2 = 4'(io_commit_metaSsp + 4'h1);
  wire              _GEN_52 = _nsp_T_2 == 4'h0;
  wire              _GEN_53 = _nsp_T_2 == 4'h1;
  wire              _GEN_54 = _nsp_T_2 == 4'h2;
  wire              _GEN_55 = _nsp_T_2 == 4'h3;
  wire              _GEN_56 = _nsp_T_2 == 4'h4;
  wire              _GEN_57 = _nsp_T_2 == 4'h5;
  wire              _GEN_58 = _nsp_T_2 == 4'h6;
  wire              _GEN_59 = _nsp_T_2 == 4'h7;
  wire              _GEN_60 = _nsp_T_2 == 4'h8;
  wire              _GEN_61 = _nsp_T_2 == 4'h9;
  wire              _GEN_62 = _nsp_T_2 == 4'hA;
  wire              _GEN_63 = _nsp_T_2 == 4'hB;
  wire              _GEN_64 = _nsp_T_2 == 4'hC;
  wire              _GEN_65 = _nsp_T_2 == 4'hD;
  wire              _GEN_66 = _nsp_T_2 == 4'hE;
  wire [5:0]        _GEN_67 = {1'h0, bos_value};
  wire [2:0]        _commitStack_ctr_T_2 = 3'(_GEN_19 + 3'h1);
  wire              inflightValid_5 =
    _GEN_16
    & (io_redirect_meta_nos_flag ^ io_redirect_meta_tosw_flag
       ^ io_redirect_meta_nos_value < io_redirect_meta_tosw_value);
  wire              inflightValid_3 =
    _GEN_18 & (topNos_flag ^ tosw_flag ^ topNos_value < tosw_value);
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      commitStack_0_retAddr_addr <= 49'h0;
      commitStack_0_ctr <= 3'h0;
      commitStack_1_retAddr_addr <= 49'h0;
      commitStack_1_ctr <= 3'h0;
      commitStack_2_retAddr_addr <= 49'h0;
      commitStack_2_ctr <= 3'h0;
      commitStack_3_retAddr_addr <= 49'h0;
      commitStack_3_ctr <= 3'h0;
      commitStack_4_retAddr_addr <= 49'h0;
      commitStack_4_ctr <= 3'h0;
      commitStack_5_retAddr_addr <= 49'h0;
      commitStack_5_ctr <= 3'h0;
      commitStack_6_retAddr_addr <= 49'h0;
      commitStack_6_ctr <= 3'h0;
      commitStack_7_retAddr_addr <= 49'h0;
      commitStack_7_ctr <= 3'h0;
      commitStack_8_retAddr_addr <= 49'h0;
      commitStack_8_ctr <= 3'h0;
      commitStack_9_retAddr_addr <= 49'h0;
      commitStack_9_ctr <= 3'h0;
      commitStack_10_retAddr_addr <= 49'h0;
      commitStack_10_ctr <= 3'h0;
      commitStack_11_retAddr_addr <= 49'h0;
      commitStack_11_ctr <= 3'h0;
      commitStack_12_retAddr_addr <= 49'h0;
      commitStack_12_ctr <= 3'h0;
      commitStack_13_retAddr_addr <= 49'h0;
      commitStack_13_ctr <= 3'h0;
      commitStack_14_retAddr_addr <= 49'h0;
      commitStack_14_ctr <= 3'h0;
      commitStack_15_retAddr_addr <= 49'h0;
      commitStack_15_ctr <= 3'h0;
      specQueue_0_retAddr_addr <= 49'h0;
      specQueue_0_ctr <= 3'h0;
      specQueue_1_retAddr_addr <= 49'h0;
      specQueue_1_ctr <= 3'h0;
      specQueue_2_retAddr_addr <= 49'h0;
      specQueue_2_ctr <= 3'h0;
      specQueue_3_retAddr_addr <= 49'h0;
      specQueue_3_ctr <= 3'h0;
      specQueue_4_retAddr_addr <= 49'h0;
      specQueue_4_ctr <= 3'h0;
      specQueue_5_retAddr_addr <= 49'h0;
      specQueue_5_ctr <= 3'h0;
      specQueue_6_retAddr_addr <= 49'h0;
      specQueue_6_ctr <= 3'h0;
      specQueue_7_retAddr_addr <= 49'h0;
      specQueue_7_ctr <= 3'h0;
      specQueue_8_retAddr_addr <= 49'h0;
      specQueue_8_ctr <= 3'h0;
      specQueue_9_retAddr_addr <= 49'h0;
      specQueue_9_ctr <= 3'h0;
      specQueue_10_retAddr_addr <= 49'h0;
      specQueue_10_ctr <= 3'h0;
      specQueue_11_retAddr_addr <= 49'h0;
      specQueue_11_ctr <= 3'h0;
      specQueue_12_retAddr_addr <= 49'h0;
      specQueue_12_ctr <= 3'h0;
      specQueue_13_retAddr_addr <= 49'h0;
      specQueue_13_ctr <= 3'h0;
      specQueue_14_retAddr_addr <= 49'h0;
      specQueue_14_ctr <= 3'h0;
      specQueue_15_retAddr_addr <= 49'h0;
      specQueue_15_ctr <= 3'h0;
      specQueue_16_retAddr_addr <= 49'h0;
      specQueue_16_ctr <= 3'h0;
      specQueue_17_retAddr_addr <= 49'h0;
      specQueue_17_ctr <= 3'h0;
      specQueue_18_retAddr_addr <= 49'h0;
      specQueue_18_ctr <= 3'h0;
      specQueue_19_retAddr_addr <= 49'h0;
      specQueue_19_ctr <= 3'h0;
      specQueue_20_retAddr_addr <= 49'h0;
      specQueue_20_ctr <= 3'h0;
      specQueue_21_retAddr_addr <= 49'h0;
      specQueue_21_ctr <= 3'h0;
      specQueue_22_retAddr_addr <= 49'h0;
      specQueue_22_ctr <= 3'h0;
      specQueue_23_retAddr_addr <= 49'h0;
      specQueue_23_ctr <= 3'h0;
      specQueue_24_retAddr_addr <= 49'h0;
      specQueue_24_ctr <= 3'h0;
      specQueue_25_retAddr_addr <= 49'h0;
      specQueue_25_ctr <= 3'h0;
      specQueue_26_retAddr_addr <= 49'h0;
      specQueue_26_ctr <= 3'h0;
      specQueue_27_retAddr_addr <= 49'h0;
      specQueue_27_ctr <= 3'h0;
      specQueue_28_retAddr_addr <= 49'h0;
      specQueue_28_ctr <= 3'h0;
      specQueue_29_retAddr_addr <= 49'h0;
      specQueue_29_ctr <= 3'h0;
      specQueue_30_retAddr_addr <= 49'h0;
      specQueue_30_ctr <= 3'h0;
      specQueue_31_retAddr_addr <= 49'h0;
      specQueue_31_ctr <= 3'h0;
      specNos_0_flag <= 1'h0;
      specNos_0_value <= 5'h0;
      specNos_1_flag <= 1'h0;
      specNos_1_value <= 5'h0;
      specNos_2_flag <= 1'h0;
      specNos_2_value <= 5'h0;
      specNos_3_flag <= 1'h0;
      specNos_3_value <= 5'h0;
      specNos_4_flag <= 1'h0;
      specNos_4_value <= 5'h0;
      specNos_5_flag <= 1'h0;
      specNos_5_value <= 5'h0;
      specNos_6_flag <= 1'h0;
      specNos_6_value <= 5'h0;
      specNos_7_flag <= 1'h0;
      specNos_7_value <= 5'h0;
      specNos_8_flag <= 1'h0;
      specNos_8_value <= 5'h0;
      specNos_9_flag <= 1'h0;
      specNos_9_value <= 5'h0;
      specNos_10_flag <= 1'h0;
      specNos_10_value <= 5'h0;
      specNos_11_flag <= 1'h0;
      specNos_11_value <= 5'h0;
      specNos_12_flag <= 1'h0;
      specNos_12_value <= 5'h0;
      specNos_13_flag <= 1'h0;
      specNos_13_value <= 5'h0;
      specNos_14_flag <= 1'h0;
      specNos_14_value <= 5'h0;
      specNos_15_flag <= 1'h0;
      specNos_15_value <= 5'h0;
      specNos_16_flag <= 1'h0;
      specNos_16_value <= 5'h0;
      specNos_17_flag <= 1'h0;
      specNos_17_value <= 5'h0;
      specNos_18_flag <= 1'h0;
      specNos_18_value <= 5'h0;
      specNos_19_flag <= 1'h0;
      specNos_19_value <= 5'h0;
      specNos_20_flag <= 1'h0;
      specNos_20_value <= 5'h0;
      specNos_21_flag <= 1'h0;
      specNos_21_value <= 5'h0;
      specNos_22_flag <= 1'h0;
      specNos_22_value <= 5'h0;
      specNos_23_flag <= 1'h0;
      specNos_23_value <= 5'h0;
      specNos_24_flag <= 1'h0;
      specNos_24_value <= 5'h0;
      specNos_25_flag <= 1'h0;
      specNos_25_value <= 5'h0;
      specNos_26_flag <= 1'h0;
      specNos_26_value <= 5'h0;
      specNos_27_flag <= 1'h0;
      specNos_27_value <= 5'h0;
      specNos_28_flag <= 1'h0;
      specNos_28_value <= 5'h0;
      specNos_29_flag <= 1'h0;
      specNos_29_value <= 5'h0;
      specNos_30_flag <= 1'h0;
      specNos_30_value <= 5'h0;
      specNos_31_flag <= 1'h0;
      specNos_31_value <= 5'h0;
      nsp <= 4'h0;
      ssp <= 4'h0;
      sctr <= 3'h0;
      tosr_flag <= 1'h1;
      tosr_value <= 5'h1F;
      tosw_flag <= 1'h0;
      tosw_value <= 5'h0;
      bos_flag <= 1'h0;
      bos_value <= 5'h0;
      specNearOverflowed <= 1'h0;
      writeBypassValid <= 1'h0;
      timingTop_retAddr_addr <= 49'h0;
      realPush_REG <= 1'h0;
      realPush_REG_1 <= 1'h0;
    end
    else begin
      if (~io_commit_pushValid | _GEN_51 | ~_GEN_52) begin
      end
      else
        commitStack_0_retAddr_addr <= _GEN_0[io_commit_metaTosw_value];
      if (io_commit_pushValid) begin
        if (_GEN_51) begin
          if (_GEN_20)
            commitStack_0_ctr <= _commitStack_ctr_T_2;
          else if (_GEN_21)
            commitStack_0_ctr <= _commitStack_ctr_T;
          if (_GEN_22)
            commitStack_1_ctr <= _commitStack_ctr_T_2;
          else if (_GEN_23)
            commitStack_1_ctr <= _commitStack_ctr_T;
          if (_GEN_24)
            commitStack_2_ctr <= _commitStack_ctr_T_2;
          else if (_GEN_25)
            commitStack_2_ctr <= _commitStack_ctr_T;
          if (_GEN_26)
            commitStack_3_ctr <= _commitStack_ctr_T_2;
          else if (_GEN_27)
            commitStack_3_ctr <= _commitStack_ctr_T;
          if (_GEN_28)
            commitStack_4_ctr <= _commitStack_ctr_T_2;
          else if (_GEN_29)
            commitStack_4_ctr <= _commitStack_ctr_T;
          if (_GEN_30)
            commitStack_5_ctr <= _commitStack_ctr_T_2;
          else if (_GEN_31)
            commitStack_5_ctr <= _commitStack_ctr_T;
          if (_GEN_32)
            commitStack_6_ctr <= _commitStack_ctr_T_2;
          else if (_GEN_33)
            commitStack_6_ctr <= _commitStack_ctr_T;
          if (_GEN_34)
            commitStack_7_ctr <= _commitStack_ctr_T_2;
          else if (_GEN_35)
            commitStack_7_ctr <= _commitStack_ctr_T;
          if (_GEN_36)
            commitStack_8_ctr <= _commitStack_ctr_T_2;
          else if (_GEN_37)
            commitStack_8_ctr <= _commitStack_ctr_T;
          if (_GEN_38)
            commitStack_9_ctr <= _commitStack_ctr_T_2;
          else if (_GEN_39)
            commitStack_9_ctr <= _commitStack_ctr_T;
          if (_GEN_40)
            commitStack_10_ctr <= _commitStack_ctr_T_2;
          else if (_GEN_41)
            commitStack_10_ctr <= _commitStack_ctr_T;
          if (_GEN_42)
            commitStack_11_ctr <= _commitStack_ctr_T_2;
          else if (_GEN_43)
            commitStack_11_ctr <= _commitStack_ctr_T;
          if (_GEN_44)
            commitStack_12_ctr <= _commitStack_ctr_T_2;
          else if (_GEN_45)
            commitStack_12_ctr <= _commitStack_ctr_T;
          if (_GEN_46)
            commitStack_13_ctr <= _commitStack_ctr_T_2;
          else if (_GEN_47)
            commitStack_13_ctr <= _commitStack_ctr_T;
          if (_GEN_48)
            commitStack_14_ctr <= _commitStack_ctr_T_2;
          else if (_GEN_49)
            commitStack_14_ctr <= _commitStack_ctr_T;
          if (&io_commit_metaSsp)
            commitStack_15_ctr <= _commitStack_ctr_T_2;
          else if (_GEN_50)
            commitStack_15_ctr <= _commitStack_ctr_T;
        end
        else begin
          if (_GEN_52)
            commitStack_0_ctr <= 3'h0;
          else if (_GEN_21)
            commitStack_0_ctr <= _commitStack_ctr_T;
          if (_GEN_53)
            commitStack_1_ctr <= 3'h0;
          else if (_GEN_23)
            commitStack_1_ctr <= _commitStack_ctr_T;
          if (_GEN_54)
            commitStack_2_ctr <= 3'h0;
          else if (_GEN_25)
            commitStack_2_ctr <= _commitStack_ctr_T;
          if (_GEN_55)
            commitStack_3_ctr <= 3'h0;
          else if (_GEN_27)
            commitStack_3_ctr <= _commitStack_ctr_T;
          if (_GEN_56)
            commitStack_4_ctr <= 3'h0;
          else if (_GEN_29)
            commitStack_4_ctr <= _commitStack_ctr_T;
          if (_GEN_57)
            commitStack_5_ctr <= 3'h0;
          else if (_GEN_31)
            commitStack_5_ctr <= _commitStack_ctr_T;
          if (_GEN_58)
            commitStack_6_ctr <= 3'h0;
          else if (_GEN_33)
            commitStack_6_ctr <= _commitStack_ctr_T;
          if (_GEN_59)
            commitStack_7_ctr <= 3'h0;
          else if (_GEN_35)
            commitStack_7_ctr <= _commitStack_ctr_T;
          if (_GEN_60)
            commitStack_8_ctr <= 3'h0;
          else if (_GEN_37)
            commitStack_8_ctr <= _commitStack_ctr_T;
          if (_GEN_61)
            commitStack_9_ctr <= 3'h0;
          else if (_GEN_39)
            commitStack_9_ctr <= _commitStack_ctr_T;
          if (_GEN_62)
            commitStack_10_ctr <= 3'h0;
          else if (_GEN_41)
            commitStack_10_ctr <= _commitStack_ctr_T;
          if (_GEN_63)
            commitStack_11_ctr <= 3'h0;
          else if (_GEN_43)
            commitStack_11_ctr <= _commitStack_ctr_T;
          if (_GEN_64)
            commitStack_12_ctr <= 3'h0;
          else if (_GEN_45)
            commitStack_12_ctr <= _commitStack_ctr_T;
          if (_GEN_65)
            commitStack_13_ctr <= 3'h0;
          else if (_GEN_47)
            commitStack_13_ctr <= _commitStack_ctr_T;
          if (_GEN_66)
            commitStack_14_ctr <= 3'h0;
          else if (_GEN_49)
            commitStack_14_ctr <= _commitStack_ctr_T;
          if (&_nsp_T_2)
            commitStack_15_ctr <= 3'h0;
          else if (_GEN_50)
            commitStack_15_ctr <= _commitStack_ctr_T;
        end
        nsp <= _GEN_51 ? io_commit_metaSsp : _nsp_T_2;
        bos_flag <= io_commit_metaTosw_flag;
        bos_value <= io_commit_metaTosw_value;
      end
      else begin
        if (_GEN_21)
          commitStack_0_ctr <= _commitStack_ctr_T;
        if (_GEN_23)
          commitStack_1_ctr <= _commitStack_ctr_T;
        if (_GEN_25)
          commitStack_2_ctr <= _commitStack_ctr_T;
        if (_GEN_27)
          commitStack_3_ctr <= _commitStack_ctr_T;
        if (_GEN_29)
          commitStack_4_ctr <= _commitStack_ctr_T;
        if (_GEN_31)
          commitStack_5_ctr <= _commitStack_ctr_T;
        if (_GEN_33)
          commitStack_6_ctr <= _commitStack_ctr_T;
        if (_GEN_35)
          commitStack_7_ctr <= _commitStack_ctr_T;
        if (_GEN_37)
          commitStack_8_ctr <= _commitStack_ctr_T;
        if (_GEN_39)
          commitStack_9_ctr <= _commitStack_ctr_T;
        if (_GEN_41)
          commitStack_10_ctr <= _commitStack_ctr_T;
        if (_GEN_43)
          commitStack_11_ctr <= _commitStack_ctr_T;
        if (_GEN_45)
          commitStack_12_ctr <= _commitStack_ctr_T;
        if (_GEN_47)
          commitStack_13_ctr <= _commitStack_ctr_T;
        if (_GEN_49)
          commitStack_14_ctr <= _commitStack_ctr_T;
        if (_GEN_50)
          commitStack_15_ctr <= _commitStack_ctr_T;
        if (io_commit_popValid)
          nsp <= (|_GEN_19) ? io_commit_metaSsp : 4'(io_commit_metaSsp - 4'h1);
        if (io_commit_valid
            & (io_commit_metaTosw_flag == bos_flag
                 ? {1'h0, 5'(io_commit_metaTosw_value - bos_value)}
                 : 6'(6'({1'h0, io_commit_metaTosw_value} - 6'h20)
                      - _GEN_67)) > 6'h2) begin
          bos_flag <= ~(_bos_flipped_new_ptr_new_ptr_T_1[5]);
          bos_value <= _bos_flipped_new_ptr_new_ptr_T_1[4:0];
        end
      end
      if (~io_commit_pushValid | _GEN_51 | ~_GEN_53) begin
      end
      else
        commitStack_1_retAddr_addr <= _GEN_0[io_commit_metaTosw_value];
      if (~io_commit_pushValid | _GEN_51 | ~_GEN_54) begin
      end
      else
        commitStack_2_retAddr_addr <= _GEN_0[io_commit_metaTosw_value];
      if (~io_commit_pushValid | _GEN_51 | ~_GEN_55) begin
      end
      else
        commitStack_3_retAddr_addr <= _GEN_0[io_commit_metaTosw_value];
      if (~io_commit_pushValid | _GEN_51 | ~_GEN_56) begin
      end
      else
        commitStack_4_retAddr_addr <= _GEN_0[io_commit_metaTosw_value];
      if (~io_commit_pushValid | _GEN_51 | ~_GEN_57) begin
      end
      else
        commitStack_5_retAddr_addr <= _GEN_0[io_commit_metaTosw_value];
      if (~io_commit_pushValid | _GEN_51 | ~_GEN_58) begin
      end
      else
        commitStack_6_retAddr_addr <= _GEN_0[io_commit_metaTosw_value];
      if (~io_commit_pushValid | _GEN_51 | ~_GEN_59) begin
      end
      else
        commitStack_7_retAddr_addr <= _GEN_0[io_commit_metaTosw_value];
      if (~io_commit_pushValid | _GEN_51 | ~_GEN_60) begin
      end
      else
        commitStack_8_retAddr_addr <= _GEN_0[io_commit_metaTosw_value];
      if (~io_commit_pushValid | _GEN_51 | ~_GEN_61) begin
      end
      else
        commitStack_9_retAddr_addr <= _GEN_0[io_commit_metaTosw_value];
      if (~io_commit_pushValid | _GEN_51 | ~_GEN_62) begin
      end
      else
        commitStack_10_retAddr_addr <= _GEN_0[io_commit_metaTosw_value];
      if (~io_commit_pushValid | _GEN_51 | ~_GEN_63) begin
      end
      else
        commitStack_11_retAddr_addr <= _GEN_0[io_commit_metaTosw_value];
      if (~io_commit_pushValid | _GEN_51 | ~_GEN_64) begin
      end
      else
        commitStack_12_retAddr_addr <= _GEN_0[io_commit_metaTosw_value];
      if (~io_commit_pushValid | _GEN_51 | ~_GEN_65) begin
      end
      else
        commitStack_13_retAddr_addr <= _GEN_0[io_commit_metaTosw_value];
      if (~io_commit_pushValid | _GEN_51 | ~_GEN_66) begin
      end
      else
        commitStack_14_retAddr_addr <= _GEN_0[io_commit_metaTosw_value];
      if (~io_commit_pushValid | _GEN_51 | ~(&_nsp_T_2)) begin
      end
      else
        commitStack_15_retAddr_addr <= _GEN_0[io_commit_metaTosw_value];
      if (realPush & realWriteAddr_value == 5'h0) begin
        specQueue_0_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_0_ctr <= realWriteEntry_r_ctr;
        specNos_0_flag <= realNos_flag;
        specNos_0_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'h1) begin
        specQueue_1_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_1_ctr <= realWriteEntry_r_ctr;
        specNos_1_flag <= realNos_flag;
        specNos_1_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'h2) begin
        specQueue_2_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_2_ctr <= realWriteEntry_r_ctr;
        specNos_2_flag <= realNos_flag;
        specNos_2_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'h3) begin
        specQueue_3_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_3_ctr <= realWriteEntry_r_ctr;
        specNos_3_flag <= realNos_flag;
        specNos_3_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'h4) begin
        specQueue_4_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_4_ctr <= realWriteEntry_r_ctr;
        specNos_4_flag <= realNos_flag;
        specNos_4_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'h5) begin
        specQueue_5_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_5_ctr <= realWriteEntry_r_ctr;
        specNos_5_flag <= realNos_flag;
        specNos_5_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'h6) begin
        specQueue_6_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_6_ctr <= realWriteEntry_r_ctr;
        specNos_6_flag <= realNos_flag;
        specNos_6_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'h7) begin
        specQueue_7_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_7_ctr <= realWriteEntry_r_ctr;
        specNos_7_flag <= realNos_flag;
        specNos_7_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'h8) begin
        specQueue_8_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_8_ctr <= realWriteEntry_r_ctr;
        specNos_8_flag <= realNos_flag;
        specNos_8_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'h9) begin
        specQueue_9_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_9_ctr <= realWriteEntry_r_ctr;
        specNos_9_flag <= realNos_flag;
        specNos_9_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'hA) begin
        specQueue_10_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_10_ctr <= realWriteEntry_r_ctr;
        specNos_10_flag <= realNos_flag;
        specNos_10_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'hB) begin
        specQueue_11_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_11_ctr <= realWriteEntry_r_ctr;
        specNos_11_flag <= realNos_flag;
        specNos_11_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'hC) begin
        specQueue_12_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_12_ctr <= realWriteEntry_r_ctr;
        specNos_12_flag <= realNos_flag;
        specNos_12_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'hD) begin
        specQueue_13_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_13_ctr <= realWriteEntry_r_ctr;
        specNos_13_flag <= realNos_flag;
        specNos_13_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'hE) begin
        specQueue_14_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_14_ctr <= realWriteEntry_r_ctr;
        specNos_14_flag <= realNos_flag;
        specNos_14_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'hF) begin
        specQueue_15_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_15_ctr <= realWriteEntry_r_ctr;
        specNos_15_flag <= realNos_flag;
        specNos_15_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'h10) begin
        specQueue_16_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_16_ctr <= realWriteEntry_r_ctr;
        specNos_16_flag <= realNos_flag;
        specNos_16_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'h11) begin
        specQueue_17_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_17_ctr <= realWriteEntry_r_ctr;
        specNos_17_flag <= realNos_flag;
        specNos_17_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'h12) begin
        specQueue_18_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_18_ctr <= realWriteEntry_r_ctr;
        specNos_18_flag <= realNos_flag;
        specNos_18_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'h13) begin
        specQueue_19_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_19_ctr <= realWriteEntry_r_ctr;
        specNos_19_flag <= realNos_flag;
        specNos_19_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'h14) begin
        specQueue_20_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_20_ctr <= realWriteEntry_r_ctr;
        specNos_20_flag <= realNos_flag;
        specNos_20_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'h15) begin
        specQueue_21_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_21_ctr <= realWriteEntry_r_ctr;
        specNos_21_flag <= realNos_flag;
        specNos_21_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'h16) begin
        specQueue_22_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_22_ctr <= realWriteEntry_r_ctr;
        specNos_22_flag <= realNos_flag;
        specNos_22_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'h17) begin
        specQueue_23_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_23_ctr <= realWriteEntry_r_ctr;
        specNos_23_flag <= realNos_flag;
        specNos_23_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'h18) begin
        specQueue_24_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_24_ctr <= realWriteEntry_r_ctr;
        specNos_24_flag <= realNos_flag;
        specNos_24_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'h19) begin
        specQueue_25_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_25_ctr <= realWriteEntry_r_ctr;
        specNos_25_flag <= realNos_flag;
        specNos_25_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'h1A) begin
        specQueue_26_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_26_ctr <= realWriteEntry_r_ctr;
        specNos_26_flag <= realNos_flag;
        specNos_26_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'h1B) begin
        specQueue_27_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_27_ctr <= realWriteEntry_r_ctr;
        specNos_27_flag <= realNos_flag;
        specNos_27_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'h1C) begin
        specQueue_28_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_28_ctr <= realWriteEntry_r_ctr;
        specNos_28_flag <= realNos_flag;
        specNos_28_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'h1D) begin
        specQueue_29_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_29_ctr <= realWriteEntry_r_ctr;
        specNos_29_flag <= realNos_flag;
        specNos_29_value <= realNos_value;
      end
      if (realPush & realWriteAddr_value == 5'h1E) begin
        specQueue_30_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_30_ctr <= realWriteEntry_r_ctr;
        specNos_30_flag <= realNos_flag;
        specNos_30_value <= realNos_value;
      end
      if (realPush & (&realWriteAddr_value)) begin
        specQueue_31_retAddr_addr <= realWriteEntry_r_retAddr_addr;
        specQueue_31_ctr <= realWriteEntry_r_ctr;
        specNos_31_flag <= realNos_flag;
        specNos_31_value <= realNos_value;
      end
      if (io_redirect_valid) begin
        ssp <=
          ~io_redirect_isRet | (|io_redirect_meta_sctr)
            ? (~io_redirect_isCall | _GEN_12
                 ? io_redirect_meta_ssp
                 : 4'(io_redirect_meta_ssp + 4'h1))
            : inflightValid_5 ? 4'(io_redirect_meta_ssp - 4'h1) : _sctr_T_10;
        sctr <=
          io_redirect_isRet
            ? ((|io_redirect_meta_sctr)
                 ? 3'(io_redirect_meta_sctr - 3'h1)
                 : inflightValid_5
                     ? _GEN_2[io_redirect_meta_nos_value]
                     : _GEN_5[_sctr_T_10])
            : io_redirect_isCall ? (_GEN_12 ? _sctr_T_6 : 3'h0) : io_redirect_meta_sctr;
        tosr_flag <=
          _GEN_13
            ? io_redirect_meta_nos_flag
            : io_redirect_isCall
                ? io_redirect_meta_tosw_flag
                : io_redirect_meta_tosr_flag;
        tosr_value <=
          _GEN_13
            ? io_redirect_meta_nos_value
            : io_redirect_isCall
                ? io_redirect_meta_tosw_value
                : io_redirect_meta_tosr_value;
        tosw_flag <=
          io_redirect_isCall ? _tosw_new_ptr_T_7[5] : io_redirect_meta_tosw_flag;
        tosw_value <=
          io_redirect_isCall ? _tosw_new_ptr_T_7[4:0] : io_redirect_meta_tosw_value;
      end
      else begin
        if (~io_spec_popValid | (|sctr)) begin
          if (~io_spec_pushValid | _GEN_14) begin
          end
          else
            ssp <= 4'(ssp + 4'h1);
        end
        else
          ssp <= inflightValid_3 ? 4'(ssp - 4'h1) : _sctr_T_4;
        if (io_spec_popValid)
          sctr <=
            (|sctr)
              ? 3'(sctr - 3'h1)
              : inflightValid_3 ? _GEN_2[topNos_value] : _GEN_5[_sctr_T_4];
        else if (io_spec_pushValid)
          sctr <= _GEN_14 ? _sctr_T : 3'h0;
        if (io_spec_popValid & (tosr_flag ^ bos_flag ^ _GEN)
            & (tosr_flag ^ tosw_flag ^ tosr_value < tosw_value)) begin
          tosr_flag <= topNos_flag;
          if (writeBypassValid)
            tosr_value <= writeBypassNos_value;
          else
            tosr_value <= _GEN_9;
        end
        else if (io_spec_pushValid) begin
          tosr_flag <= tosw_flag;
          tosr_value <= tosw_value;
        end
        if (io_spec_pushValid) begin
          tosw_flag <= _tosw_new_ptr_T_1[5];
          tosw_value <= _tosw_new_ptr_T_1[4:0];
        end
      end
      specNearOverflowed <=
        (tosw_flag == bos_flag
           ? {1'h0, 5'(tosw_value - bos_value)}
           : 6'(6'({1'h0, tosw_value} - 6'h20) - _GEN_67)) > 6'h1E;
      writeBypassValid <=
        _realPush_T | ~io_redirect_valid & io_spec_fire & io_spec_pushValid;
      timingTop_retAddr_addr <=
        _realPush_T | ~io_redirect_valid
        & (io_spec_fire ? io_spec_pushValid : writeBypassValid)
          ? (_GEN_10 ? writeEntry_retAddr_addr : writeBypassEntry_retAddr_addr)
          : io_redirect_valid & io_redirect_isRet
              ? ((io_redirect_meta_nos_flag ^ bos_flag ^ _GEN_15)
                 & (io_redirect_meta_nos_flag ^ io_redirect_meta_tosw_flag
                    ^ io_redirect_meta_nos_value < io_redirect_meta_tosw_value)
                   ? _GEN_0[io_redirect_meta_nos_value]
                   : _GEN_3[(|io_redirect_meta_sctr)
                              ? io_redirect_meta_ssp
                              : _GEN_16
                                & (io_redirect_meta_nos_flag ^ tosw_flag
                                   ^ io_redirect_meta_nos_value < tosw_value)
                                  ? 4'(io_redirect_meta_ssp - 4'h1)
                                  : 4'(io_redirect_meta_ssp - 4'h1)])
              : io_redirect_valid
                  ? ((differentFlag_8 ^ ~compare_8) & (differentFlag_9 ^ compare_9)
                       ? _GEN_0[io_redirect_meta_tosr_value]
                       : _GEN_3[io_redirect_meta_ssp])
                  : io_spec_popValid
                      ? ((topNos_flag ^ bos_flag ^ _GEN_17)
                         & (topNos_flag ^ tosw_flag ^ topNos_value < tosw_value)
                           ? _GEN_0[topNos_value]
                           : _GEN_3[(|sctr)
                                      ? ssp
                                      : _GEN_18
                                        & (topNos_flag ^ tosw_flag
                                           ^ topNos_value < tosw_value)
                                          ? 4'(ssp - 4'h1)
                                          : 4'(ssp - 4'h1)])
                      : realPush
                          ? realWriteEntry_r_retAddr_addr
                          : (tosr_flag ^ bos_flag ^ _GEN)
                            & (tosr_flag ^ tosw_flag ^ tosr_value < tosw_value)
                              ? _GEN_1
                              : _GEN_4;
      realPush_REG <= io_spec_pushValid;
      realPush_REG_1 <= _realPush_T;
    end
  end // always @(posedge, posedge)
  wire [2:0]        writeEntry_ctr =
    _realPush_T
      ? (_writeEntry_ctr_T_1
         & (redirectTopEntry_inflightValid
              ? _GEN_2[io_redirect_meta_tosr_value]
              : _GEN_5[io_redirect_meta_ssp]) != 3'h7
           ? _sctr_T_6
           : 3'h0)
      : _writeEntry_ctr_T_7
        & (writeBypassValid
             ? writeBypassEntry_ctr
             : topEntry_inflightValid ? _GEN_2[tosr_value] : _GEN_5[ssp]) != 3'h7
          ? _sctr_T
          : 3'h0;
  always @(posedge clock) begin
    if (_GEN_10) begin
      writeBypassEntry_retAddr_addr <= writeEntry_retAddr_addr;
      writeBypassEntry_ctr <= writeEntry_ctr;
      writeBypassNos_flag <= _realPush_T ? io_redirect_meta_tosr_flag : tosr_flag;
      writeBypassNos_value <= _realPush_T ? io_redirect_meta_tosr_value : tosr_value;
    end
    if (io_spec_fire | io_redirect_isCall) begin
      realWriteEntry_r_retAddr_addr <= writeEntry_retAddr_addr;
      realWriteEntry_r_ctr <= writeEntry_ctr;
    end
    if (io_spec_fire | _realPush_T)
      realWriteAddr_value <= _realPush_T ? io_redirect_meta_tosw_value : tosw_value;
    if (io_spec_fire | _realPush_T) begin
      realNos_flag <= _realPush_T ? io_redirect_meta_tosr_flag : tosr_flag;
      realNos_value <= _realPush_T ? io_redirect_meta_tosr_value : tosr_value;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:90];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [6:0] i = 7'h0; i < 7'h5B; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        commitStack_0_retAddr_addr = {_RANDOM[7'h0], _RANDOM[7'h1][16:0]};
        commitStack_0_ctr = _RANDOM[7'h1][19:17];
        commitStack_1_retAddr_addr =
          {_RANDOM[7'h1][31:20], _RANDOM[7'h2], _RANDOM[7'h3][4:0]};
        commitStack_1_ctr = _RANDOM[7'h3][7:5];
        commitStack_2_retAddr_addr = {_RANDOM[7'h3][31:8], _RANDOM[7'h4][24:0]};
        commitStack_2_ctr = _RANDOM[7'h4][27:25];
        commitStack_3_retAddr_addr =
          {_RANDOM[7'h4][31:28], _RANDOM[7'h5], _RANDOM[7'h6][12:0]};
        commitStack_3_ctr = _RANDOM[7'h6][15:13];
        commitStack_4_retAddr_addr =
          {_RANDOM[7'h6][31:16], _RANDOM[7'h7], _RANDOM[7'h8][0]};
        commitStack_4_ctr = _RANDOM[7'h8][3:1];
        commitStack_5_retAddr_addr = {_RANDOM[7'h8][31:4], _RANDOM[7'h9][20:0]};
        commitStack_5_ctr = _RANDOM[7'h9][23:21];
        commitStack_6_retAddr_addr =
          {_RANDOM[7'h9][31:24], _RANDOM[7'hA], _RANDOM[7'hB][8:0]};
        commitStack_6_ctr = _RANDOM[7'hB][11:9];
        commitStack_7_retAddr_addr = {_RANDOM[7'hB][31:12], _RANDOM[7'hC][28:0]};
        commitStack_7_ctr = _RANDOM[7'hC][31:29];
        commitStack_8_retAddr_addr = {_RANDOM[7'hD], _RANDOM[7'hE][16:0]};
        commitStack_8_ctr = _RANDOM[7'hE][19:17];
        commitStack_9_retAddr_addr =
          {_RANDOM[7'hE][31:20], _RANDOM[7'hF], _RANDOM[7'h10][4:0]};
        commitStack_9_ctr = _RANDOM[7'h10][7:5];
        commitStack_10_retAddr_addr = {_RANDOM[7'h10][31:8], _RANDOM[7'h11][24:0]};
        commitStack_10_ctr = _RANDOM[7'h11][27:25];
        commitStack_11_retAddr_addr =
          {_RANDOM[7'h11][31:28], _RANDOM[7'h12], _RANDOM[7'h13][12:0]};
        commitStack_11_ctr = _RANDOM[7'h13][15:13];
        commitStack_12_retAddr_addr =
          {_RANDOM[7'h13][31:16], _RANDOM[7'h14], _RANDOM[7'h15][0]};
        commitStack_12_ctr = _RANDOM[7'h15][3:1];
        commitStack_13_retAddr_addr = {_RANDOM[7'h15][31:4], _RANDOM[7'h16][20:0]};
        commitStack_13_ctr = _RANDOM[7'h16][23:21];
        commitStack_14_retAddr_addr =
          {_RANDOM[7'h16][31:24], _RANDOM[7'h17], _RANDOM[7'h18][8:0]};
        commitStack_14_ctr = _RANDOM[7'h18][11:9];
        commitStack_15_retAddr_addr = {_RANDOM[7'h18][31:12], _RANDOM[7'h19][28:0]};
        commitStack_15_ctr = _RANDOM[7'h19][31:29];
        specQueue_0_retAddr_addr = {_RANDOM[7'h1A], _RANDOM[7'h1B][16:0]};
        specQueue_0_ctr = _RANDOM[7'h1B][19:17];
        specQueue_1_retAddr_addr =
          {_RANDOM[7'h1B][31:20], _RANDOM[7'h1C], _RANDOM[7'h1D][4:0]};
        specQueue_1_ctr = _RANDOM[7'h1D][7:5];
        specQueue_2_retAddr_addr = {_RANDOM[7'h1D][31:8], _RANDOM[7'h1E][24:0]};
        specQueue_2_ctr = _RANDOM[7'h1E][27:25];
        specQueue_3_retAddr_addr =
          {_RANDOM[7'h1E][31:28], _RANDOM[7'h1F], _RANDOM[7'h20][12:0]};
        specQueue_3_ctr = _RANDOM[7'h20][15:13];
        specQueue_4_retAddr_addr =
          {_RANDOM[7'h20][31:16], _RANDOM[7'h21], _RANDOM[7'h22][0]};
        specQueue_4_ctr = _RANDOM[7'h22][3:1];
        specQueue_5_retAddr_addr = {_RANDOM[7'h22][31:4], _RANDOM[7'h23][20:0]};
        specQueue_5_ctr = _RANDOM[7'h23][23:21];
        specQueue_6_retAddr_addr =
          {_RANDOM[7'h23][31:24], _RANDOM[7'h24], _RANDOM[7'h25][8:0]};
        specQueue_6_ctr = _RANDOM[7'h25][11:9];
        specQueue_7_retAddr_addr = {_RANDOM[7'h25][31:12], _RANDOM[7'h26][28:0]};
        specQueue_7_ctr = _RANDOM[7'h26][31:29];
        specQueue_8_retAddr_addr = {_RANDOM[7'h27], _RANDOM[7'h28][16:0]};
        specQueue_8_ctr = _RANDOM[7'h28][19:17];
        specQueue_9_retAddr_addr =
          {_RANDOM[7'h28][31:20], _RANDOM[7'h29], _RANDOM[7'h2A][4:0]};
        specQueue_9_ctr = _RANDOM[7'h2A][7:5];
        specQueue_10_retAddr_addr = {_RANDOM[7'h2A][31:8], _RANDOM[7'h2B][24:0]};
        specQueue_10_ctr = _RANDOM[7'h2B][27:25];
        specQueue_11_retAddr_addr =
          {_RANDOM[7'h2B][31:28], _RANDOM[7'h2C], _RANDOM[7'h2D][12:0]};
        specQueue_11_ctr = _RANDOM[7'h2D][15:13];
        specQueue_12_retAddr_addr =
          {_RANDOM[7'h2D][31:16], _RANDOM[7'h2E], _RANDOM[7'h2F][0]};
        specQueue_12_ctr = _RANDOM[7'h2F][3:1];
        specQueue_13_retAddr_addr = {_RANDOM[7'h2F][31:4], _RANDOM[7'h30][20:0]};
        specQueue_13_ctr = _RANDOM[7'h30][23:21];
        specQueue_14_retAddr_addr =
          {_RANDOM[7'h30][31:24], _RANDOM[7'h31], _RANDOM[7'h32][8:0]};
        specQueue_14_ctr = _RANDOM[7'h32][11:9];
        specQueue_15_retAddr_addr = {_RANDOM[7'h32][31:12], _RANDOM[7'h33][28:0]};
        specQueue_15_ctr = _RANDOM[7'h33][31:29];
        specQueue_16_retAddr_addr = {_RANDOM[7'h34], _RANDOM[7'h35][16:0]};
        specQueue_16_ctr = _RANDOM[7'h35][19:17];
        specQueue_17_retAddr_addr =
          {_RANDOM[7'h35][31:20], _RANDOM[7'h36], _RANDOM[7'h37][4:0]};
        specQueue_17_ctr = _RANDOM[7'h37][7:5];
        specQueue_18_retAddr_addr = {_RANDOM[7'h37][31:8], _RANDOM[7'h38][24:0]};
        specQueue_18_ctr = _RANDOM[7'h38][27:25];
        specQueue_19_retAddr_addr =
          {_RANDOM[7'h38][31:28], _RANDOM[7'h39], _RANDOM[7'h3A][12:0]};
        specQueue_19_ctr = _RANDOM[7'h3A][15:13];
        specQueue_20_retAddr_addr =
          {_RANDOM[7'h3A][31:16], _RANDOM[7'h3B], _RANDOM[7'h3C][0]};
        specQueue_20_ctr = _RANDOM[7'h3C][3:1];
        specQueue_21_retAddr_addr = {_RANDOM[7'h3C][31:4], _RANDOM[7'h3D][20:0]};
        specQueue_21_ctr = _RANDOM[7'h3D][23:21];
        specQueue_22_retAddr_addr =
          {_RANDOM[7'h3D][31:24], _RANDOM[7'h3E], _RANDOM[7'h3F][8:0]};
        specQueue_22_ctr = _RANDOM[7'h3F][11:9];
        specQueue_23_retAddr_addr = {_RANDOM[7'h3F][31:12], _RANDOM[7'h40][28:0]};
        specQueue_23_ctr = _RANDOM[7'h40][31:29];
        specQueue_24_retAddr_addr = {_RANDOM[7'h41], _RANDOM[7'h42][16:0]};
        specQueue_24_ctr = _RANDOM[7'h42][19:17];
        specQueue_25_retAddr_addr =
          {_RANDOM[7'h42][31:20], _RANDOM[7'h43], _RANDOM[7'h44][4:0]};
        specQueue_25_ctr = _RANDOM[7'h44][7:5];
        specQueue_26_retAddr_addr = {_RANDOM[7'h44][31:8], _RANDOM[7'h45][24:0]};
        specQueue_26_ctr = _RANDOM[7'h45][27:25];
        specQueue_27_retAddr_addr =
          {_RANDOM[7'h45][31:28], _RANDOM[7'h46], _RANDOM[7'h47][12:0]};
        specQueue_27_ctr = _RANDOM[7'h47][15:13];
        specQueue_28_retAddr_addr =
          {_RANDOM[7'h47][31:16], _RANDOM[7'h48], _RANDOM[7'h49][0]};
        specQueue_28_ctr = _RANDOM[7'h49][3:1];
        specQueue_29_retAddr_addr = {_RANDOM[7'h49][31:4], _RANDOM[7'h4A][20:0]};
        specQueue_29_ctr = _RANDOM[7'h4A][23:21];
        specQueue_30_retAddr_addr =
          {_RANDOM[7'h4A][31:24], _RANDOM[7'h4B], _RANDOM[7'h4C][8:0]};
        specQueue_30_ctr = _RANDOM[7'h4C][11:9];
        specQueue_31_retAddr_addr = {_RANDOM[7'h4C][31:12], _RANDOM[7'h4D][28:0]};
        specQueue_31_ctr = _RANDOM[7'h4D][31:29];
        specNos_0_flag = _RANDOM[7'h4E][0];
        specNos_0_value = _RANDOM[7'h4E][5:1];
        specNos_1_flag = _RANDOM[7'h4E][6];
        specNos_1_value = _RANDOM[7'h4E][11:7];
        specNos_2_flag = _RANDOM[7'h4E][12];
        specNos_2_value = _RANDOM[7'h4E][17:13];
        specNos_3_flag = _RANDOM[7'h4E][18];
        specNos_3_value = _RANDOM[7'h4E][23:19];
        specNos_4_flag = _RANDOM[7'h4E][24];
        specNos_4_value = _RANDOM[7'h4E][29:25];
        specNos_5_flag = _RANDOM[7'h4E][30];
        specNos_5_value = {_RANDOM[7'h4E][31], _RANDOM[7'h4F][3:0]};
        specNos_6_flag = _RANDOM[7'h4F][4];
        specNos_6_value = _RANDOM[7'h4F][9:5];
        specNos_7_flag = _RANDOM[7'h4F][10];
        specNos_7_value = _RANDOM[7'h4F][15:11];
        specNos_8_flag = _RANDOM[7'h4F][16];
        specNos_8_value = _RANDOM[7'h4F][21:17];
        specNos_9_flag = _RANDOM[7'h4F][22];
        specNos_9_value = _RANDOM[7'h4F][27:23];
        specNos_10_flag = _RANDOM[7'h4F][28];
        specNos_10_value = {_RANDOM[7'h4F][31:29], _RANDOM[7'h50][1:0]};
        specNos_11_flag = _RANDOM[7'h50][2];
        specNos_11_value = _RANDOM[7'h50][7:3];
        specNos_12_flag = _RANDOM[7'h50][8];
        specNos_12_value = _RANDOM[7'h50][13:9];
        specNos_13_flag = _RANDOM[7'h50][14];
        specNos_13_value = _RANDOM[7'h50][19:15];
        specNos_14_flag = _RANDOM[7'h50][20];
        specNos_14_value = _RANDOM[7'h50][25:21];
        specNos_15_flag = _RANDOM[7'h50][26];
        specNos_15_value = _RANDOM[7'h50][31:27];
        specNos_16_flag = _RANDOM[7'h51][0];
        specNos_16_value = _RANDOM[7'h51][5:1];
        specNos_17_flag = _RANDOM[7'h51][6];
        specNos_17_value = _RANDOM[7'h51][11:7];
        specNos_18_flag = _RANDOM[7'h51][12];
        specNos_18_value = _RANDOM[7'h51][17:13];
        specNos_19_flag = _RANDOM[7'h51][18];
        specNos_19_value = _RANDOM[7'h51][23:19];
        specNos_20_flag = _RANDOM[7'h51][24];
        specNos_20_value = _RANDOM[7'h51][29:25];
        specNos_21_flag = _RANDOM[7'h51][30];
        specNos_21_value = {_RANDOM[7'h51][31], _RANDOM[7'h52][3:0]};
        specNos_22_flag = _RANDOM[7'h52][4];
        specNos_22_value = _RANDOM[7'h52][9:5];
        specNos_23_flag = _RANDOM[7'h52][10];
        specNos_23_value = _RANDOM[7'h52][15:11];
        specNos_24_flag = _RANDOM[7'h52][16];
        specNos_24_value = _RANDOM[7'h52][21:17];
        specNos_25_flag = _RANDOM[7'h52][22];
        specNos_25_value = _RANDOM[7'h52][27:23];
        specNos_26_flag = _RANDOM[7'h52][28];
        specNos_26_value = {_RANDOM[7'h52][31:29], _RANDOM[7'h53][1:0]};
        specNos_27_flag = _RANDOM[7'h53][2];
        specNos_27_value = _RANDOM[7'h53][7:3];
        specNos_28_flag = _RANDOM[7'h53][8];
        specNos_28_value = _RANDOM[7'h53][13:9];
        specNos_29_flag = _RANDOM[7'h53][14];
        specNos_29_value = _RANDOM[7'h53][19:15];
        specNos_30_flag = _RANDOM[7'h53][20];
        specNos_30_value = _RANDOM[7'h53][25:21];
        specNos_31_flag = _RANDOM[7'h53][26];
        specNos_31_value = _RANDOM[7'h53][31:27];
        nsp = _RANDOM[7'h54][3:0];
        ssp = _RANDOM[7'h54][7:4];
        sctr = _RANDOM[7'h54][10:8];
        tosr_flag = _RANDOM[7'h54][11];
        tosr_value = _RANDOM[7'h54][16:12];
        tosw_flag = _RANDOM[7'h54][17];
        tosw_value = _RANDOM[7'h54][22:18];
        bos_flag = _RANDOM[7'h54][23];
        bos_value = _RANDOM[7'h54][28:24];
        specNearOverflowed = _RANDOM[7'h54][29];
        writeBypassEntry_retAddr_addr =
          {_RANDOM[7'h54][31:30], _RANDOM[7'h55], _RANDOM[7'h56][14:0]};
        writeBypassEntry_ctr = _RANDOM[7'h56][17:15];
        writeBypassNos_flag = _RANDOM[7'h56][18];
        writeBypassNos_value = _RANDOM[7'h56][23:19];
        writeBypassValid = _RANDOM[7'h56][24];
        timingTop_retAddr_addr =
          {_RANDOM[7'h56][31:25], _RANDOM[7'h57], _RANDOM[7'h58][9:0]};
        realWriteEntry_r_retAddr_addr =
          {_RANDOM[7'h58][31:19], _RANDOM[7'h59], _RANDOM[7'h5A][3:0]};
        realWriteEntry_r_ctr = _RANDOM[7'h5A][6:4];
        realWriteAddr_value = _RANDOM[7'h5A][12:8];
        realNos_flag = _RANDOM[7'h5A][13];
        realNos_value = _RANDOM[7'h5A][18:14];
        realPush_REG = _RANDOM[7'h5A][19];
        realPush_REG_1 = _RANDOM[7'h5A][20];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        commitStack_0_retAddr_addr = 49'h0;
        commitStack_0_ctr = 3'h0;
        commitStack_1_retAddr_addr = 49'h0;
        commitStack_1_ctr = 3'h0;
        commitStack_2_retAddr_addr = 49'h0;
        commitStack_2_ctr = 3'h0;
        commitStack_3_retAddr_addr = 49'h0;
        commitStack_3_ctr = 3'h0;
        commitStack_4_retAddr_addr = 49'h0;
        commitStack_4_ctr = 3'h0;
        commitStack_5_retAddr_addr = 49'h0;
        commitStack_5_ctr = 3'h0;
        commitStack_6_retAddr_addr = 49'h0;
        commitStack_6_ctr = 3'h0;
        commitStack_7_retAddr_addr = 49'h0;
        commitStack_7_ctr = 3'h0;
        commitStack_8_retAddr_addr = 49'h0;
        commitStack_8_ctr = 3'h0;
        commitStack_9_retAddr_addr = 49'h0;
        commitStack_9_ctr = 3'h0;
        commitStack_10_retAddr_addr = 49'h0;
        commitStack_10_ctr = 3'h0;
        commitStack_11_retAddr_addr = 49'h0;
        commitStack_11_ctr = 3'h0;
        commitStack_12_retAddr_addr = 49'h0;
        commitStack_12_ctr = 3'h0;
        commitStack_13_retAddr_addr = 49'h0;
        commitStack_13_ctr = 3'h0;
        commitStack_14_retAddr_addr = 49'h0;
        commitStack_14_ctr = 3'h0;
        commitStack_15_retAddr_addr = 49'h0;
        commitStack_15_ctr = 3'h0;
        specQueue_0_retAddr_addr = 49'h0;
        specQueue_0_ctr = 3'h0;
        specQueue_1_retAddr_addr = 49'h0;
        specQueue_1_ctr = 3'h0;
        specQueue_2_retAddr_addr = 49'h0;
        specQueue_2_ctr = 3'h0;
        specQueue_3_retAddr_addr = 49'h0;
        specQueue_3_ctr = 3'h0;
        specQueue_4_retAddr_addr = 49'h0;
        specQueue_4_ctr = 3'h0;
        specQueue_5_retAddr_addr = 49'h0;
        specQueue_5_ctr = 3'h0;
        specQueue_6_retAddr_addr = 49'h0;
        specQueue_6_ctr = 3'h0;
        specQueue_7_retAddr_addr = 49'h0;
        specQueue_7_ctr = 3'h0;
        specQueue_8_retAddr_addr = 49'h0;
        specQueue_8_ctr = 3'h0;
        specQueue_9_retAddr_addr = 49'h0;
        specQueue_9_ctr = 3'h0;
        specQueue_10_retAddr_addr = 49'h0;
        specQueue_10_ctr = 3'h0;
        specQueue_11_retAddr_addr = 49'h0;
        specQueue_11_ctr = 3'h0;
        specQueue_12_retAddr_addr = 49'h0;
        specQueue_12_ctr = 3'h0;
        specQueue_13_retAddr_addr = 49'h0;
        specQueue_13_ctr = 3'h0;
        specQueue_14_retAddr_addr = 49'h0;
        specQueue_14_ctr = 3'h0;
        specQueue_15_retAddr_addr = 49'h0;
        specQueue_15_ctr = 3'h0;
        specQueue_16_retAddr_addr = 49'h0;
        specQueue_16_ctr = 3'h0;
        specQueue_17_retAddr_addr = 49'h0;
        specQueue_17_ctr = 3'h0;
        specQueue_18_retAddr_addr = 49'h0;
        specQueue_18_ctr = 3'h0;
        specQueue_19_retAddr_addr = 49'h0;
        specQueue_19_ctr = 3'h0;
        specQueue_20_retAddr_addr = 49'h0;
        specQueue_20_ctr = 3'h0;
        specQueue_21_retAddr_addr = 49'h0;
        specQueue_21_ctr = 3'h0;
        specQueue_22_retAddr_addr = 49'h0;
        specQueue_22_ctr = 3'h0;
        specQueue_23_retAddr_addr = 49'h0;
        specQueue_23_ctr = 3'h0;
        specQueue_24_retAddr_addr = 49'h0;
        specQueue_24_ctr = 3'h0;
        specQueue_25_retAddr_addr = 49'h0;
        specQueue_25_ctr = 3'h0;
        specQueue_26_retAddr_addr = 49'h0;
        specQueue_26_ctr = 3'h0;
        specQueue_27_retAddr_addr = 49'h0;
        specQueue_27_ctr = 3'h0;
        specQueue_28_retAddr_addr = 49'h0;
        specQueue_28_ctr = 3'h0;
        specQueue_29_retAddr_addr = 49'h0;
        specQueue_29_ctr = 3'h0;
        specQueue_30_retAddr_addr = 49'h0;
        specQueue_30_ctr = 3'h0;
        specQueue_31_retAddr_addr = 49'h0;
        specQueue_31_ctr = 3'h0;
        specNos_0_flag = 1'h0;
        specNos_0_value = 5'h0;
        specNos_1_flag = 1'h0;
        specNos_1_value = 5'h0;
        specNos_2_flag = 1'h0;
        specNos_2_value = 5'h0;
        specNos_3_flag = 1'h0;
        specNos_3_value = 5'h0;
        specNos_4_flag = 1'h0;
        specNos_4_value = 5'h0;
        specNos_5_flag = 1'h0;
        specNos_5_value = 5'h0;
        specNos_6_flag = 1'h0;
        specNos_6_value = 5'h0;
        specNos_7_flag = 1'h0;
        specNos_7_value = 5'h0;
        specNos_8_flag = 1'h0;
        specNos_8_value = 5'h0;
        specNos_9_flag = 1'h0;
        specNos_9_value = 5'h0;
        specNos_10_flag = 1'h0;
        specNos_10_value = 5'h0;
        specNos_11_flag = 1'h0;
        specNos_11_value = 5'h0;
        specNos_12_flag = 1'h0;
        specNos_12_value = 5'h0;
        specNos_13_flag = 1'h0;
        specNos_13_value = 5'h0;
        specNos_14_flag = 1'h0;
        specNos_14_value = 5'h0;
        specNos_15_flag = 1'h0;
        specNos_15_value = 5'h0;
        specNos_16_flag = 1'h0;
        specNos_16_value = 5'h0;
        specNos_17_flag = 1'h0;
        specNos_17_value = 5'h0;
        specNos_18_flag = 1'h0;
        specNos_18_value = 5'h0;
        specNos_19_flag = 1'h0;
        specNos_19_value = 5'h0;
        specNos_20_flag = 1'h0;
        specNos_20_value = 5'h0;
        specNos_21_flag = 1'h0;
        specNos_21_value = 5'h0;
        specNos_22_flag = 1'h0;
        specNos_22_value = 5'h0;
        specNos_23_flag = 1'h0;
        specNos_23_value = 5'h0;
        specNos_24_flag = 1'h0;
        specNos_24_value = 5'h0;
        specNos_25_flag = 1'h0;
        specNos_25_value = 5'h0;
        specNos_26_flag = 1'h0;
        specNos_26_value = 5'h0;
        specNos_27_flag = 1'h0;
        specNos_27_value = 5'h0;
        specNos_28_flag = 1'h0;
        specNos_28_value = 5'h0;
        specNos_29_flag = 1'h0;
        specNos_29_value = 5'h0;
        specNos_30_flag = 1'h0;
        specNos_30_value = 5'h0;
        specNos_31_flag = 1'h0;
        specNos_31_value = 5'h0;
        nsp = 4'h0;
        ssp = 4'h0;
        sctr = 3'h0;
        tosr_flag = 1'h1;
        tosr_value = 5'h1F;
        tosw_flag = 1'h0;
        tosw_value = 5'h0;
        bos_flag = 1'h0;
        bos_value = 5'h0;
        specNearOverflowed = 1'h0;
        writeBypassValid = 1'h0;
        timingTop_retAddr_addr = 49'h0;
        realPush_REG = 1'h0;
        realPush_REG_1 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_spec_popAddr_addr = timingTop_retAddr_addr;
  assign io_meta_ssp = ssp;
  assign io_meta_sctr = sctr;
  assign io_meta_tosw_flag = tosw_flag;
  assign io_meta_tosw_value = tosw_value;
  assign io_meta_tosr_flag = tosr_flag;
  assign io_meta_tosr_value = tosr_value;
  assign io_meta_nos_flag = topNos_flag;
  assign io_meta_nos_value = topNos_value;
  assign io_specNearOverflow = specNearOverflowed;
endmodule

