Classic Timing Analyzer report for program_counter
Thu Nov 09 10:15:59 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                            ;
+------------------------------+-------+---------------+-------------+-----------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From      ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.123 ns    ; PC_in[11] ; PC_reg[11] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.244 ns   ; PC_reg[7] ; PC_out[7]  ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.121 ns    ; PC_in[1]  ; PC_reg[1]  ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;           ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------+------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+-----------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To         ; To Clock ;
+-------+--------------+------------+-----------+------------+----------+
; N/A   ; None         ; 3.123 ns   ; PC_in[11] ; PC_reg[11] ; clk      ;
; N/A   ; None         ; 3.099 ns   ; PC_in[7]  ; PC_reg[7]  ; clk      ;
; N/A   ; None         ; 3.076 ns   ; PC_in[3]  ; PC_reg[3]  ; clk      ;
; N/A   ; None         ; 3.072 ns   ; PC_in[26] ; PC_reg[26] ; clk      ;
; N/A   ; None         ; 3.054 ns   ; PC_in[28] ; PC_reg[28] ; clk      ;
; N/A   ; None         ; 3.026 ns   ; PC_in[24] ; PC_reg[24] ; clk      ;
; N/A   ; None         ; 3.025 ns   ; PC_in[10] ; PC_reg[10] ; clk      ;
; N/A   ; None         ; 2.986 ns   ; PC_in[30] ; PC_reg[30] ; clk      ;
; N/A   ; None         ; 2.961 ns   ; PC_in[14] ; PC_reg[14] ; clk      ;
; N/A   ; None         ; 2.960 ns   ; PC_in[16] ; PC_reg[16] ; clk      ;
; N/A   ; None         ; 2.957 ns   ; PC_in[15] ; PC_reg[15] ; clk      ;
; N/A   ; None         ; 2.951 ns   ; PC_in[21] ; PC_reg[21] ; clk      ;
; N/A   ; None         ; 2.944 ns   ; PC_in[25] ; PC_reg[25] ; clk      ;
; N/A   ; None         ; 2.944 ns   ; PC_in[13] ; PC_reg[13] ; clk      ;
; N/A   ; None         ; 2.942 ns   ; PC_in[22] ; PC_reg[22] ; clk      ;
; N/A   ; None         ; 2.941 ns   ; PC_in[4]  ; PC_reg[4]  ; clk      ;
; N/A   ; None         ; 2.938 ns   ; PC_in[17] ; PC_reg[17] ; clk      ;
; N/A   ; None         ; 2.928 ns   ; PC_in[31] ; PC_reg[31] ; clk      ;
; N/A   ; None         ; 2.922 ns   ; PC_in[18] ; PC_reg[18] ; clk      ;
; N/A   ; None         ; 2.917 ns   ; PC_in[6]  ; PC_reg[6]  ; clk      ;
; N/A   ; None         ; 2.901 ns   ; PC_in[5]  ; PC_reg[5]  ; clk      ;
; N/A   ; None         ; 2.844 ns   ; PC_in[27] ; PC_reg[27] ; clk      ;
; N/A   ; None         ; 2.790 ns   ; PC_in[23] ; PC_reg[23] ; clk      ;
; N/A   ; None         ; 2.719 ns   ; PC_in[19] ; PC_reg[19] ; clk      ;
; N/A   ; None         ; 2.718 ns   ; PC_in[8]  ; PC_reg[8]  ; clk      ;
; N/A   ; None         ; 2.643 ns   ; PC_in[9]  ; PC_reg[9]  ; clk      ;
; N/A   ; None         ; 2.608 ns   ; PC_in[12] ; PC_reg[12] ; clk      ;
; N/A   ; None         ; 2.579 ns   ; PC_in[20] ; PC_reg[20] ; clk      ;
; N/A   ; None         ; 2.572 ns   ; PC_in[2]  ; PC_reg[2]  ; clk      ;
; N/A   ; None         ; 2.568 ns   ; PC_in[29] ; PC_reg[29] ; clk      ;
; N/A   ; None         ; -0.531 ns  ; PC_in[0]  ; PC_reg[0]  ; clk      ;
; N/A   ; None         ; -0.891 ns  ; PC_in[1]  ; PC_reg[1]  ; clk      ;
+-------+--------------+------------+-----------+------------+----------+


+--------------------------------------------------------------------------+
; tco                                                                      ;
+-------+--------------+------------+------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To         ; From Clock ;
+-------+--------------+------------+------------+------------+------------+
; N/A   ; None         ; 10.244 ns  ; PC_reg[7]  ; PC_out[7]  ; clk        ;
; N/A   ; None         ; 8.796 ns   ; PC_reg[0]  ; PC_out[0]  ; clk        ;
; N/A   ; None         ; 6.799 ns   ; PC_reg[15] ; PC_out[15] ; clk        ;
; N/A   ; None         ; 6.640 ns   ; PC_reg[24] ; PC_out[24] ; clk        ;
; N/A   ; None         ; 6.615 ns   ; PC_reg[23] ; PC_out[23] ; clk        ;
; N/A   ; None         ; 6.598 ns   ; PC_reg[27] ; PC_out[27] ; clk        ;
; N/A   ; None         ; 6.596 ns   ; PC_reg[2]  ; PC_out[2]  ; clk        ;
; N/A   ; None         ; 6.576 ns   ; PC_reg[10] ; PC_out[10] ; clk        ;
; N/A   ; None         ; 6.570 ns   ; PC_reg[3]  ; PC_out[3]  ; clk        ;
; N/A   ; None         ; 6.561 ns   ; PC_reg[1]  ; PC_out[1]  ; clk        ;
; N/A   ; None         ; 6.558 ns   ; PC_reg[13] ; PC_out[13] ; clk        ;
; N/A   ; None         ; 6.548 ns   ; PC_reg[26] ; PC_out[26] ; clk        ;
; N/A   ; None         ; 6.545 ns   ; PC_reg[6]  ; PC_out[6]  ; clk        ;
; N/A   ; None         ; 6.543 ns   ; PC_reg[28] ; PC_out[28] ; clk        ;
; N/A   ; None         ; 6.541 ns   ; PC_reg[31] ; PC_out[31] ; clk        ;
; N/A   ; None         ; 6.532 ns   ; PC_reg[25] ; PC_out[25] ; clk        ;
; N/A   ; None         ; 6.526 ns   ; PC_reg[18] ; PC_out[18] ; clk        ;
; N/A   ; None         ; 6.524 ns   ; PC_reg[17] ; PC_out[17] ; clk        ;
; N/A   ; None         ; 6.519 ns   ; PC_reg[4]  ; PC_out[4]  ; clk        ;
; N/A   ; None         ; 6.501 ns   ; PC_reg[14] ; PC_out[14] ; clk        ;
; N/A   ; None         ; 6.465 ns   ; PC_reg[21] ; PC_out[21] ; clk        ;
; N/A   ; None         ; 6.448 ns   ; PC_reg[30] ; PC_out[30] ; clk        ;
; N/A   ; None         ; 6.439 ns   ; PC_reg[5]  ; PC_out[5]  ; clk        ;
; N/A   ; None         ; 6.425 ns   ; PC_reg[22] ; PC_out[22] ; clk        ;
; N/A   ; None         ; 6.423 ns   ; PC_reg[11] ; PC_out[11] ; clk        ;
; N/A   ; None         ; 6.304 ns   ; PC_reg[20] ; PC_out[20] ; clk        ;
; N/A   ; None         ; 6.295 ns   ; PC_reg[12] ; PC_out[12] ; clk        ;
; N/A   ; None         ; 6.282 ns   ; PC_reg[9]  ; PC_out[9]  ; clk        ;
; N/A   ; None         ; 6.254 ns   ; PC_reg[16] ; PC_out[16] ; clk        ;
; N/A   ; None         ; 6.246 ns   ; PC_reg[19] ; PC_out[19] ; clk        ;
; N/A   ; None         ; 6.237 ns   ; PC_reg[29] ; PC_out[29] ; clk        ;
; N/A   ; None         ; 6.204 ns   ; PC_reg[8]  ; PC_out[8]  ; clk        ;
+-------+--------------+------------+------------+------------+------------+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+-----------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To         ; To Clock ;
+---------------+-------------+-----------+-----------+------------+----------+
; N/A           ; None        ; 1.121 ns  ; PC_in[1]  ; PC_reg[1]  ; clk      ;
; N/A           ; None        ; 0.761 ns  ; PC_in[0]  ; PC_reg[0]  ; clk      ;
; N/A           ; None        ; -2.338 ns ; PC_in[29] ; PC_reg[29] ; clk      ;
; N/A           ; None        ; -2.342 ns ; PC_in[2]  ; PC_reg[2]  ; clk      ;
; N/A           ; None        ; -2.349 ns ; PC_in[20] ; PC_reg[20] ; clk      ;
; N/A           ; None        ; -2.378 ns ; PC_in[12] ; PC_reg[12] ; clk      ;
; N/A           ; None        ; -2.413 ns ; PC_in[9]  ; PC_reg[9]  ; clk      ;
; N/A           ; None        ; -2.488 ns ; PC_in[8]  ; PC_reg[8]  ; clk      ;
; N/A           ; None        ; -2.489 ns ; PC_in[19] ; PC_reg[19] ; clk      ;
; N/A           ; None        ; -2.560 ns ; PC_in[23] ; PC_reg[23] ; clk      ;
; N/A           ; None        ; -2.614 ns ; PC_in[27] ; PC_reg[27] ; clk      ;
; N/A           ; None        ; -2.671 ns ; PC_in[5]  ; PC_reg[5]  ; clk      ;
; N/A           ; None        ; -2.687 ns ; PC_in[6]  ; PC_reg[6]  ; clk      ;
; N/A           ; None        ; -2.692 ns ; PC_in[18] ; PC_reg[18] ; clk      ;
; N/A           ; None        ; -2.698 ns ; PC_in[31] ; PC_reg[31] ; clk      ;
; N/A           ; None        ; -2.708 ns ; PC_in[17] ; PC_reg[17] ; clk      ;
; N/A           ; None        ; -2.711 ns ; PC_in[4]  ; PC_reg[4]  ; clk      ;
; N/A           ; None        ; -2.712 ns ; PC_in[22] ; PC_reg[22] ; clk      ;
; N/A           ; None        ; -2.714 ns ; PC_in[25] ; PC_reg[25] ; clk      ;
; N/A           ; None        ; -2.714 ns ; PC_in[13] ; PC_reg[13] ; clk      ;
; N/A           ; None        ; -2.721 ns ; PC_in[21] ; PC_reg[21] ; clk      ;
; N/A           ; None        ; -2.727 ns ; PC_in[15] ; PC_reg[15] ; clk      ;
; N/A           ; None        ; -2.730 ns ; PC_in[16] ; PC_reg[16] ; clk      ;
; N/A           ; None        ; -2.731 ns ; PC_in[14] ; PC_reg[14] ; clk      ;
; N/A           ; None        ; -2.756 ns ; PC_in[30] ; PC_reg[30] ; clk      ;
; N/A           ; None        ; -2.795 ns ; PC_in[10] ; PC_reg[10] ; clk      ;
; N/A           ; None        ; -2.796 ns ; PC_in[24] ; PC_reg[24] ; clk      ;
; N/A           ; None        ; -2.824 ns ; PC_in[28] ; PC_reg[28] ; clk      ;
; N/A           ; None        ; -2.842 ns ; PC_in[26] ; PC_reg[26] ; clk      ;
; N/A           ; None        ; -2.846 ns ; PC_in[3]  ; PC_reg[3]  ; clk      ;
; N/A           ; None        ; -2.869 ns ; PC_in[7]  ; PC_reg[7]  ; clk      ;
; N/A           ; None        ; -2.893 ns ; PC_in[11] ; PC_reg[11] ; clk      ;
+---------------+-------------+-----------+-----------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Nov 09 10:15:59 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off program_counter -c program_counter --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "PC_reg[11]" (data pin = "PC_in[11]", clock pin = "clk") is 3.123 ns
    Info: + Longest pin to register delay is 6.036 ns
        Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AG4; Fanout = 1; PIN Node = 'PC_in[11]'
        Info: 2: + IC(4.810 ns) + CELL(0.366 ns) = 6.036 ns; Loc. = LCFF_X1_Y2_N1; Fanout = 1; REG Node = 'PC_reg[11]'
        Info: Total cell delay = 1.226 ns ( 20.31 % )
        Info: Total interconnect delay = 4.810 ns ( 79.69 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.877 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.237 ns) + CELL(0.537 ns) = 2.877 ns; Loc. = LCFF_X1_Y2_N1; Fanout = 1; REG Node = 'PC_reg[11]'
        Info: Total cell delay = 1.526 ns ( 53.04 % )
        Info: Total interconnect delay = 1.351 ns ( 46.96 % )
Info: tco from clock "clk" to destination pin "PC_out[7]" through register "PC_reg[7]" is 10.244 ns
    Info: + Longest clock path from clock "clk" to source register is 2.882 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.242 ns) + CELL(0.537 ns) = 2.882 ns; Loc. = LCFF_X29_Y1_N1; Fanout = 1; REG Node = 'PC_reg[7]'
        Info: Total cell delay = 1.526 ns ( 52.95 % )
        Info: Total interconnect delay = 1.356 ns ( 47.05 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.112 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y1_N1; Fanout = 1; REG Node = 'PC_reg[7]'
        Info: 2: + IC(4.304 ns) + CELL(2.808 ns) = 7.112 ns; Loc. = PIN_A11; Fanout = 0; PIN Node = 'PC_out[7]'
        Info: Total cell delay = 2.808 ns ( 39.48 % )
        Info: Total interconnect delay = 4.304 ns ( 60.52 % )
Info: th for register "PC_reg[1]" (data pin = "PC_in[1]", clock pin = "clk") is 1.121 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.907 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.267 ns) + CELL(0.537 ns) = 2.907 ns; Loc. = LCFF_X45_Y50_N1; Fanout = 1; REG Node = 'PC_reg[1]'
        Info: Total cell delay = 1.526 ns ( 52.49 % )
        Info: Total interconnect delay = 1.381 ns ( 47.51 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.052 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 1; PIN Node = 'PC_in[1]'
        Info: 2: + IC(0.860 ns) + CELL(0.149 ns) = 1.968 ns; Loc. = LCCOMB_X45_Y50_N0; Fanout = 1; COMB Node = 'PC_reg[1]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.052 ns; Loc. = LCFF_X45_Y50_N1; Fanout = 1; REG Node = 'PC_reg[1]'
        Info: Total cell delay = 1.192 ns ( 58.09 % )
        Info: Total interconnect delay = 0.860 ns ( 41.91 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 177 megabytes
    Info: Processing ended: Thu Nov 09 10:15:59 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


