
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 0 min 51 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 0 min 51 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9264779 heartbeat IPC: 1.89804 cumulative IPC: 1.89804 (Simulation time: 0 hr 2 min 10 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14311255 heartbeat IPC: 1.98158 cumulative IPC: 1.93891 (Simulation time: 0 hr 3 min 23 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 19083884 heartbeat IPC: 2.09528 cumulative IPC: 1.98838 (Simulation time: 0 hr 4 min 36 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 24270587 heartbeat IPC: 1.92801 cumulative IPC: 1.97293 (Simulation time: 0 hr 5 min 52 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28890545 heartbeat IPC: 2.16452 cumulative IPC: 2.00849 (Simulation time: 0 hr 7 min 4 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33566371 heartbeat IPC: 2.13866 cumulative IPC: 2.02907 (Simulation time: 0 hr 8 min 20 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 37904016 heartbeat IPC: 2.3054 cumulative IPC: 2.06442 (Simulation time: 0 hr 9 min 30 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42265499 heartbeat IPC: 2.2928 cumulative IPC: 2.09045 (Simulation time: 0 hr 10 min 40 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46601163 heartbeat IPC: 2.30645 cumulative IPC: 2.11243 (Simulation time: 0 hr 11 min 51 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 50948682 heartbeat IPC: 2.30016 cumulative IPC: 2.12981 (Simulation time: 0 hr 12 min 58 sec) 
Finished CPU 0 instructions: 100000001 cycles: 46952493 cumulative IPC: 2.12981 (Simulation time: 0 hr 12 min 58 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.12981 instructions: 100000001 cycles: 46952493
cpu0_DTLB TOTAL     ACCESS:   40462973  HIT:   40455023  MISS:       7950
cpu0_DTLB LOAD      ACCESS:   32300046  HIT:   32297177  MISS:       2869
cpu0_DTLB RFO       ACCESS:    8162927  HIT:    8157846  MISS:       5081
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 25.0341 cycles
cpu0_ITLB TOTAL     ACCESS:     797233  HIT:     797126  MISS:        107
cpu0_ITLB LOAD      ACCESS:     797233  HIT:     797126  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 81.7757 cycles
cpu0_L1I TOTAL     ACCESS:      64728  HIT:      64392  MISS:        336
cpu0_L1I LOAD      ACCESS:      64728  HIT:      64392  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 316.372 cycles
cpu0_STLB TOTAL     ACCESS:       8057  HIT:       7277  MISS:        780
cpu0_STLB LOAD      ACCESS:       2976  HIT:       2809  MISS:        167
cpu0_STLB RFO       ACCESS:       5081  HIT:       4468  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 173.315 cycles
cpu0_L1D TOTAL     ACCESS:   32761761  HIT:   32296019  MISS:     465742
cpu0_L1D LOAD      ACCESS:   28660605  HIT:   28504031  MISS:     156574
cpu0_L1D RFO       ACCESS:    4100385  HIT:    3791400  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        771  HIT:        588  MISS:        183
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 326.049 cycles
cpu0_L2C TOTAL     ACCESS:     772923  HIT:     485729  MISS:     287194
cpu0_L2C LOAD      ACCESS:     156910  HIT:     142223  MISS:      14687
cpu0_L2C RFO       ACCESS:     308985  HIT:      36532  MISS:     272453
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306845  HIT:     306808  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        183  HIT:        166  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 511.258 cycles
LLC TOTAL     ACCESS:     558078  HIT:     348442  MISS:     209636
LLC LOAD      ACCESS:      14687  HIT:      11201  MISS:       3486
LLC RFO       ACCESS:     272308  HIT:     141381  MISS:     130927
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     271066  HIT:     195850  MISS:      75216
LLC TRANSLATION ACCESS:         17  HIT:         10  MISS:          7
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 671.65 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1636  ROW_BUFFER_MISS:     132782
 DBUS AVG_CONGESTED_CYCLE:    3.99412
 WQ ROW_BUFFER_HIT:       7110  ROW_BUFFER_MISS:     122873  FULL:      10025


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 249.882
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

