;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-20
	SLT @62, 19
	SLT #120, 121
	JMP -7, @-20
	JMP @72, #200
	SUB #72, @200
	MOV -1, <-20
	CMP 12, @10
	DAT #12, <10
	SLT @-0, <-12
	ADD #2, @121
	SUB 12, @10
	DJN @2, @421
	SUB #72, @200
	ADD #2, @121
	SLT @-0, <-12
	SUB 12, @10
	DJN @2, @421
	ADD 12, @10
	SLT #0, -0
	SUB -7, <-20
	SUB -7, <-20
	SLT @-12, 12
	SPL -0, 900
	SUB #0, -2
	CMP 200, 210
	CMP 12, @10
	CMP @127, 106
	ADD #2, @121
	JMP -7, @-20
	CMP @12, <810
	JMP 300, 91
	SLT @-12, 12
	MOV -7, <-20
	CMP #72, @200
	SLT @-12, 12
	SUB 300, 91
	SLT @-12, 12
	ADD 300, 90
	CMP -7, <-420
	SPL 0, <-22
	ADD 270, 1
	ADD #2, @121
	MOV -7, <-20
	SLT #120, 121
	SLT #2, @121
	ADD 300, 90
