{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 25 20:42:17 2015 " "Info: Processing started: Wed Mar 25 20:42:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DDS_top -c DDS_top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DDS_top -c DDS_top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 21 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "TLC5615:TLC5615_1\|SCLK_REG " "Info: Detected ripple clock \"TLC5615:TLC5615_1\|SCLK_REG\" as buffer" {  } { { "TLC615.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/TLC615.vhd" 41 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TLC5615:TLC5615_1\|SCLK_REG" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:key_2\|key_out " "Info: Detected ripple clock \"key:key_2\|key_out\" as buffer" {  } { { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 23 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:key_2\|key_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:key_4\|key_out " "Info: Detected ripple clock \"key:key_4\|key_out\" as buffer" {  } { { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 23 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:key_4\|key_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:key_1\|key_out " "Info: Detected ripple clock \"key:key_1\|key_out\" as buffer" {  } { { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 23 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:key_1\|key_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "key:key_3\|key_out " "Info: Detected ripple clock \"key:key_3\|key_out\" as buffer" {  } { { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 23 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:key_3\|key_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register key_coding:key_coding_1\|a_control_temp\[3\] register TLC5615:TLC5615_1\|DIN_REG\[0\] 10.22 MHz 97.848 ns Internal " "Info: Clock \"clk\" has Internal fmax of 10.22 MHz between source register \"key_coding:key_coding_1\|a_control_temp\[3\]\" and destination register \"TLC5615:TLC5615_1\|DIN_REG\[0\]\" (period= 97.848 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "44.716 ns + Longest register register " "Info: + Longest register to register delay is 44.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_coding:key_coding_1\|a_control_temp\[3\] 1 REG LCFF_X19_Y8_N9 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y8_N9; Fanout = 15; REG Node = 'key_coding:key_coding_1\|a_control_temp\[3\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_coding:key_coding_1|a_control_temp[3] } "NODE_NAME" } } { "key_coding.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key_coding.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.624 ns) 1.063 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|le4a\[11\] 2 COMB LCCOMB_X19_Y8_N20 12 " "Info: 2: + IC(0.439 ns) + CELL(0.624 ns) = 1.063 ns; Loc. = LCCOMB_X19_Y8_N20; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|le4a\[11\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { key_coding:key_coding_1|a_control_temp[3] DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[11] } "NODE_NAME" } } { "db/mult_gt01.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/mult_gt01.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.927 ns) + CELL(0.651 ns) 3.641 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|le4a\[7\] 3 COMB LCCOMB_X21_Y8_N28 2 " "Info: 3: + IC(1.927 ns) + CELL(0.651 ns) = 3.641 ns; Loc. = LCCOMB_X21_Y8_N28; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|le4a\[7\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[11] DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[7] } "NODE_NAME" } } { "db/mult_gt01.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/mult_gt01.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.706 ns) 5.359 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~15 4 COMB LCCOMB_X18_Y8_N14 2 " "Info: 4: + IC(1.012 ns) + CELL(0.706 ns) = 5.359 ns; Loc. = LCCOMB_X18_Y8_N14; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~15'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[7] DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.865 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~16 5 COMB LCCOMB_X18_Y8_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 5.865 ns; Loc. = LCCOMB_X18_Y8_N16; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~16'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~15 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.621 ns) 7.187 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~21 6 COMB LCCOMB_X17_Y8_N24 2 " "Info: 6: + IC(0.701 ns) + CELL(0.621 ns) = 7.187 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~21'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~16 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.273 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~23 7 COMB LCCOMB_X17_Y8_N26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 7.273 ns; Loc. = LCCOMB_X17_Y8_N26; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~23'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~21 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 7.779 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~24 8 COMB LCCOMB_X17_Y8_N28 4 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 7.779 ns; Loc. = LCCOMB_X17_Y8_N28; Fanout = 4; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~24'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~23 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.596 ns) 9.464 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_3_result_int\[2\]~3 9 COMB LCCOMB_X17_Y9_N12 2 " "Info: 9: + IC(1.089 ns) + CELL(0.596 ns) = 9.464 ns; Loc. = LCCOMB_X17_Y9_N12; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~24 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 9.654 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_3_result_int\[3\]~5 10 COMB LCCOMB_X17_Y9_N14 1 " "Info: 10: + IC(0.000 ns) + CELL(0.190 ns) = 9.654 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.160 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_3_result_int\[4\]~6 11 COMB LCCOMB_X17_Y9_N16 10 " "Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 10.160 ns; Loc. = LCCOMB_X17_Y9_N16; Fanout = 10; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.366 ns) 11.221 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[18\]~101 12 COMB LCCOMB_X17_Y8_N0 1 " "Info: 12: + IC(0.695 ns) + CELL(0.366 ns) = 11.221 ns; Loc. = LCCOMB_X17_Y8_N0; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[18\]~101'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[4]~6 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[18]~101 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.596 ns) 12.482 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_4_result_int\[4\]~7 13 COMB LCCOMB_X17_Y9_N26 1 " "Info: 13: + IC(0.665 ns) + CELL(0.596 ns) = 12.482 ns; Loc. = LCCOMB_X17_Y9_N26; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[18]~101 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.988 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_4_result_int\[5\]~8 14 COMB LCCOMB_X17_Y9_N28 12 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 12.988 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.370 ns) 14.447 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[23\]~244 15 COMB LCCOMB_X18_Y7_N4 1 " "Info: 15: + IC(1.089 ns) + CELL(0.370 ns) = 14.447 ns; Loc. = LCCOMB_X18_Y7_N4; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[23\]~244'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[23]~244 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.621 ns) 15.759 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_5_result_int\[4\]~7 16 COMB LCCOMB_X17_Y7_N22 1 " "Info: 16: + IC(0.691 ns) + CELL(0.621 ns) = 15.759 ns; Loc. = LCCOMB_X17_Y7_N22; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[23]~244 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 16.265 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_5_result_int\[5\]~8 17 COMB LCCOMB_X17_Y7_N24 12 " "Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 16.265 ns; Loc. = LCCOMB_X17_Y7_N24; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.366 ns) 17.038 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[25\]~84 18 COMB LCCOMB_X17_Y7_N28 2 " "Info: 18: + IC(0.407 ns) + CELL(0.366 ns) = 17.038 ns; Loc. = LCCOMB_X17_Y7_N28; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[25\]~84'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[25]~84 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.621 ns) 18.689 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[1\]~1 19 COMB LCCOMB_X19_Y7_N20 2 " "Info: 19: + IC(1.030 ns) + CELL(0.621 ns) = 18.689 ns; Loc. = LCCOMB_X19_Y7_N20; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[1\]~1'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[25]~84 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.775 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[2\]~3 20 COMB LCCOMB_X19_Y7_N22 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 18.775 ns; Loc. = LCCOMB_X19_Y7_N22; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[1]~1 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.861 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[3\]~5 21 COMB LCCOMB_X19_Y7_N24 1 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 18.861 ns; Loc. = LCCOMB_X19_Y7_N24; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.947 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[4\]~7 22 COMB LCCOMB_X19_Y7_N26 1 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 18.947 ns; Loc. = LCCOMB_X19_Y7_N26; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 19.453 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[5\]~8 23 COMB LCCOMB_X19_Y7_N28 12 " "Info: 23: + IC(0.000 ns) + CELL(0.506 ns) = 19.453 ns; Loc. = LCCOMB_X19_Y7_N28; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.206 ns) 20.383 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[32\]~247 24 COMB LCCOMB_X18_Y7_N10 3 " "Info: 24: + IC(0.724 ns) + CELL(0.206 ns) = 20.383 ns; Loc. = LCCOMB_X18_Y7_N10; Fanout = 3; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[32\]~247'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[32]~247 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.735 ns) 21.820 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[3\]~5 25 COMB LCCOMB_X19_Y7_N14 1 " "Info: 25: + IC(0.702 ns) + CELL(0.735 ns) = 21.820 ns; Loc. = LCCOMB_X19_Y7_N14; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[32]~247 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 21.906 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[4\]~7 26 COMB LCCOMB_X19_Y7_N16 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 21.906 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 22.412 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[5\]~8 27 COMB LCCOMB_X19_Y7_N18 12 " "Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 22.412 ns; Loc. = LCCOMB_X19_Y7_N18; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.206 ns) 23.359 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[36\]~63 28 COMB LCCOMB_X18_Y7_N2 2 " "Info: 28: + IC(0.741 ns) + CELL(0.206 ns) = 23.359 ns; Loc. = LCCOMB_X18_Y7_N2; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[36\]~63'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[36]~63 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.596 ns) 24.983 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[2\]~3 29 COMB LCCOMB_X15_Y7_N22 2 " "Info: 29: + IC(1.028 ns) + CELL(0.596 ns) = 24.983 ns; Loc. = LCCOMB_X15_Y7_N22; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[2\]~3'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[36]~63 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.069 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[3\]~5 30 COMB LCCOMB_X15_Y7_N24 1 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 25.069 ns; Loc. = LCCOMB_X15_Y7_N24; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 25.155 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[4\]~7 31 COMB LCCOMB_X15_Y7_N26 1 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 25.155 ns; Loc. = LCCOMB_X15_Y7_N26; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 25.661 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[5\]~8 32 COMB LCCOMB_X15_Y7_N28 12 " "Info: 32: + IC(0.000 ns) + CELL(0.506 ns) = 25.661 ns; Loc. = LCCOMB_X15_Y7_N28; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.206 ns) 26.917 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[42\]~249 33 COMB LCCOMB_X18_Y7_N6 3 " "Info: 33: + IC(1.050 ns) + CELL(0.206 ns) = 26.917 ns; Loc. = LCCOMB_X18_Y7_N6; Fanout = 3; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[42\]~249'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[42]~249 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.596 ns) 28.551 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[3\]~5 34 COMB LCCOMB_X14_Y7_N8 1 " "Info: 34: + IC(1.038 ns) + CELL(0.596 ns) = 28.551 ns; Loc. = LCCOMB_X14_Y7_N8; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[42]~249 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 28.637 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[4\]~7 35 COMB LCCOMB_X14_Y7_N10 1 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 28.637 ns; Loc. = LCCOMB_X14_Y7_N10; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 29.143 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[5\]~8 36 COMB LCCOMB_X14_Y7_N12 12 " "Info: 36: + IC(0.000 ns) + CELL(0.506 ns) = 29.143 ns; Loc. = LCCOMB_X14_Y7_N12; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.206 ns) 30.372 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[48\]~240 37 COMB LCCOMB_X18_Y7_N26 1 " "Info: 37: + IC(1.023 ns) + CELL(0.206 ns) = 30.372 ns; Loc. = LCCOMB_X18_Y7_N26; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[48\]~240'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[48]~240 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.621 ns) 32.034 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[4\]~7 38 COMB LCCOMB_X14_Y7_N26 1 " "Info: 38: + IC(1.041 ns) + CELL(0.621 ns) = 32.034 ns; Loc. = LCCOMB_X14_Y7_N26; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[48]~240 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 32.540 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[5\]~8 39 COMB LCCOMB_X14_Y7_N28 12 " "Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 32.540 ns; Loc. = LCCOMB_X14_Y7_N28; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.206 ns) 33.521 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[51\]~33 40 COMB LCCOMB_X13_Y7_N8 2 " "Info: 40: + IC(0.775 ns) + CELL(0.206 ns) = 33.521 ns; Loc. = LCCOMB_X13_Y7_N8; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[51\]~33'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[51]~33 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.621 ns) 35.281 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[2\]~3 41 COMB LCCOMB_X13_Y6_N20 2 " "Info: 41: + IC(1.139 ns) + CELL(0.621 ns) = 35.281 ns; Loc. = LCCOMB_X13_Y6_N20; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[2\]~3'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[51]~33 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.367 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[3\]~5 42 COMB LCCOMB_X13_Y6_N22 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 35.367 ns; Loc. = LCCOMB_X13_Y6_N22; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 35.453 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[4\]~7 43 COMB LCCOMB_X13_Y6_N24 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 35.453 ns; Loc. = LCCOMB_X13_Y6_N24; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 35.959 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[5\]~8 44 COMB LCCOMB_X13_Y6_N26 12 " "Info: 44: + IC(0.000 ns) + CELL(0.506 ns) = 35.959 ns; Loc. = LCCOMB_X13_Y6_N26; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.206 ns) 37.338 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[57\]~252 45 COMB LCCOMB_X13_Y7_N20 3 " "Info: 45: + IC(1.173 ns) + CELL(0.206 ns) = 37.338 ns; Loc. = LCCOMB_X13_Y7_N20; Fanout = 3; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[57\]~252'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[57]~252 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.596 ns) 39.250 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[3\]~5 46 COMB LCCOMB_X14_Y6_N24 1 " "Info: 46: + IC(1.316 ns) + CELL(0.596 ns) = 39.250 ns; Loc. = LCCOMB_X14_Y6_N24; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[57]~252 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 39.336 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[4\]~7 47 COMB LCCOMB_X14_Y6_N26 1 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 39.336 ns; Loc. = LCCOMB_X14_Y6_N26; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 39.842 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[5\]~8 48 COMB LCCOMB_X14_Y6_N28 10 " "Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 39.842 ns; Loc. = LCCOMB_X14_Y6_N28; Fanout = 10; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.370 ns) 41.551 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[62\]~253 49 COMB LCCOMB_X13_Y7_N6 1 " "Info: 49: + IC(1.339 ns) + CELL(0.370 ns) = 41.551 ns; Loc. = LCCOMB_X13_Y7_N6; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[62\]~253'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[62]~253 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.596 ns) 43.446 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[3\]~5 50 COMB LCCOMB_X14_Y6_N6 1 " "Info: 50: + IC(1.299 ns) + CELL(0.596 ns) = 43.446 ns; Loc. = LCCOMB_X14_Y6_N6; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[62]~253 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 43.532 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[4\]~7 51 COMB LCCOMB_X14_Y6_N8 1 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 43.532 ns; Loc. = LCCOMB_X14_Y6_N8; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 44.038 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[5\]~8 52 COMB LCCOMB_X14_Y6_N10 2 " "Info: 52: + IC(0.000 ns) + CELL(0.506 ns) = 44.038 ns; Loc. = LCCOMB_X14_Y6_N10; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.202 ns) 44.608 ns TLC5615:TLC5615_1\|DIN_REG\[0\]~4 53 COMB LCCOMB_X14_Y6_N30 1 " "Info: 53: + IC(0.368 ns) + CELL(0.202 ns) = 44.608 ns; Loc. = LCCOMB_X14_Y6_N30; Fanout = 1; COMB Node = 'TLC5615:TLC5615_1\|DIN_REG\[0\]~4'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[5]~8 TLC5615:TLC5615_1|DIN_REG[0]~4 } "NODE_NAME" } } { "TLC615.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/TLC615.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 44.716 ns TLC5615:TLC5615_1\|DIN_REG\[0\] 54 REG LCFF_X14_Y6_N31 1 " "Info: 54: + IC(0.000 ns) + CELL(0.108 ns) = 44.716 ns; Loc. = LCFF_X14_Y6_N31; Fanout = 1; REG Node = 'TLC5615:TLC5615_1\|DIN_REG\[0\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { TLC5615:TLC5615_1|DIN_REG[0]~4 TLC5615:TLC5615_1|DIN_REG[0] } "NODE_NAME" } } { "TLC615.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/TLC615.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.215 ns ( 45.21 % ) " "Info: Total cell delay = 20.215 ns ( 45.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "24.501 ns ( 54.79 % ) " "Info: Total interconnect delay = 24.501 ns ( 54.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "44.716 ns" { key_coding:key_coding_1|a_control_temp[3] DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[11] DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[7] DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~15 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~16 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~21 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~23 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~24 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[4]~6 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[18]~101 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[23]~244 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[25]~84 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[1]~1 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[32]~247 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[36]~63 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[42]~249 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[48]~240 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[51]~33 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[57]~252 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[62]~253 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[5]~8 TLC5615:TLC5615_1|DIN_REG[0]~4 TLC5615:TLC5615_1|DIN_REG[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "44.716 ns" { key_coding:key_coding_1|a_control_temp[3] {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[11] {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[7] {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~15 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~16 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~21 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~23 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~24 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[2]~3 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[4]~6 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[18]~101 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[23]~244 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[25]~84 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[1]~1 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[2]~3 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[32]~247 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[36]~63 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[2]~3 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[42]~249 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[48]~240 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[51]~33 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[2]~3 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[57]~252 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[62]~253 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[5]~8 {} TLC5615:TLC5615_1|DIN_REG[0]~4 {} TLC5615:TLC5615_1|DIN_REG[0] {} } { 0.000ns 0.439ns 1.927ns 1.012ns 0.000ns 0.701ns 0.000ns 0.000ns 1.089ns 0.000ns 0.000ns 0.695ns 0.665ns 0.000ns 1.089ns 0.691ns 0.000ns 0.407ns 1.030ns 0.000ns 0.000ns 0.000ns 0.000ns 0.724ns 0.702ns 0.000ns 0.000ns 0.741ns 1.028ns 0.000ns 0.000ns 0.000ns 1.050ns 1.038ns 0.000ns 0.000ns 1.023ns 1.041ns 0.000ns 0.775ns 1.139ns 0.000ns 0.000ns 0.000ns 1.173ns 1.316ns 0.000ns 0.000ns 1.339ns 1.299ns 0.000ns 0.000ns 0.368ns 0.000ns } { 0.000ns 0.624ns 0.651ns 0.706ns 0.506ns 0.621ns 0.086ns 0.506ns 0.596ns 0.190ns 0.506ns 0.366ns 0.596ns 0.506ns 0.370ns 0.621ns 0.506ns 0.366ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.735ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.506ns 0.206ns 0.621ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.506ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.944 ns - Smallest " "Info: - Smallest clock skew is -3.944 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.718 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 152 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 152; COMB Node = 'clk~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.666 ns) 2.718 ns TLC5615:TLC5615_1\|DIN_REG\[0\] 3 REG LCFF_X14_Y6_N31 1 " "Info: 3: + IC(0.809 ns) + CELL(0.666 ns) = 2.718 ns; Loc. = LCFF_X14_Y6_N31; Fanout = 1; REG Node = 'TLC5615:TLC5615_1\|DIN_REG\[0\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { clk~clkctrl TLC5615:TLC5615_1|DIN_REG[0] } "NODE_NAME" } } { "TLC615.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/TLC615.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.97 % ) " "Info: Total cell delay = 1.766 ns ( 64.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.952 ns ( 35.03 % ) " "Info: Total interconnect delay = 0.952 ns ( 35.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { clk clk~clkctrl TLC5615:TLC5615_1|DIN_REG[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.718 ns" { clk {} clk~combout {} clk~clkctrl {} TLC5615:TLC5615_1|DIN_REG[0] {} } { 0.000ns 0.000ns 0.143ns 0.809ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.662 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.970 ns) 2.952 ns key:key_3\|key_out 2 REG LCFF_X3_Y6_N21 3 " "Info: 2: + IC(0.882 ns) + CELL(0.970 ns) = 2.952 ns; Loc. = LCFF_X3_Y6_N21; Fanout = 3; REG Node = 'key:key_3\|key_out'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { clk key:key_3|key_out } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 5.160 ns key:key_3\|key_out~clkctrl 3 COMB CLKCTRL_G1 4 " "Info: 3: + IC(2.208 ns) + CELL(0.000 ns) = 5.160 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'key:key_3\|key_out~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { key:key_3|key_out key:key_3|key_out~clkctrl } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 6.662 ns key_coding:key_coding_1\|a_control_temp\[3\] 4 REG LCFF_X19_Y8_N9 15 " "Info: 4: + IC(0.836 ns) + CELL(0.666 ns) = 6.662 ns; Loc. = LCFF_X19_Y8_N9; Fanout = 15; REG Node = 'key_coding:key_coding_1\|a_control_temp\[3\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { key:key_3|key_out~clkctrl key_coding:key_coding_1|a_control_temp[3] } "NODE_NAME" } } { "key_coding.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key_coding.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 41.07 % ) " "Info: Total cell delay = 2.736 ns ( 41.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.926 ns ( 58.93 % ) " "Info: Total interconnect delay = 3.926 ns ( 58.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.662 ns" { clk key:key_3|key_out key:key_3|key_out~clkctrl key_coding:key_coding_1|a_control_temp[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.662 ns" { clk {} clk~combout {} key:key_3|key_out {} key:key_3|key_out~clkctrl {} key_coding:key_coding_1|a_control_temp[3] {} } { 0.000ns 0.000ns 0.882ns 2.208ns 0.836ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { clk clk~clkctrl TLC5615:TLC5615_1|DIN_REG[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.718 ns" { clk {} clk~combout {} clk~clkctrl {} TLC5615:TLC5615_1|DIN_REG[0] {} } { 0.000ns 0.000ns 0.143ns 0.809ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.662 ns" { clk key:key_3|key_out key:key_3|key_out~clkctrl key_coding:key_coding_1|a_control_temp[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.662 ns" { clk {} clk~combout {} key:key_3|key_out {} key:key_3|key_out~clkctrl {} key_coding:key_coding_1|a_control_temp[3] {} } { 0.000ns 0.000ns 0.882ns 2.208ns 0.836ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "key_coding.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key_coding.vhd" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "TLC615.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/TLC615.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "key_coding.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key_coding.vhd" 82 -1 0 } } { "TLC615.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/TLC615.vhd" 32 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "44.716 ns" { key_coding:key_coding_1|a_control_temp[3] DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[11] DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[7] DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~15 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~16 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~21 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~23 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~24 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[4]~6 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[18]~101 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[23]~244 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[25]~84 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[1]~1 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[32]~247 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[36]~63 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[42]~249 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[48]~240 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[51]~33 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[57]~252 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[62]~253 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[5]~8 TLC5615:TLC5615_1|DIN_REG[0]~4 TLC5615:TLC5615_1|DIN_REG[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "44.716 ns" { key_coding:key_coding_1|a_control_temp[3] {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[11] {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[7] {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~15 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~16 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~21 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~23 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~24 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[2]~3 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[4]~6 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[18]~101 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[23]~244 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[25]~84 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[1]~1 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[2]~3 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[32]~247 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[36]~63 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[2]~3 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[42]~249 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[48]~240 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[51]~33 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[2]~3 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[57]~252 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[62]~253 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[5]~8 {} TLC5615:TLC5615_1|DIN_REG[0]~4 {} TLC5615:TLC5615_1|DIN_REG[0] {} } { 0.000ns 0.439ns 1.927ns 1.012ns 0.000ns 0.701ns 0.000ns 0.000ns 1.089ns 0.000ns 0.000ns 0.695ns 0.665ns 0.000ns 1.089ns 0.691ns 0.000ns 0.407ns 1.030ns 0.000ns 0.000ns 0.000ns 0.000ns 0.724ns 0.702ns 0.000ns 0.000ns 0.741ns 1.028ns 0.000ns 0.000ns 0.000ns 1.050ns 1.038ns 0.000ns 0.000ns 1.023ns 1.041ns 0.000ns 0.775ns 1.139ns 0.000ns 0.000ns 0.000ns 1.173ns 1.316ns 0.000ns 0.000ns 1.339ns 1.299ns 0.000ns 0.000ns 0.368ns 0.000ns } { 0.000ns 0.624ns 0.651ns 0.706ns 0.506ns 0.621ns 0.086ns 0.506ns 0.596ns 0.190ns 0.506ns 0.366ns 0.596ns 0.506ns 0.370ns 0.621ns 0.506ns 0.366ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.735ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.506ns 0.206ns 0.621ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.506ns 0.202ns 0.108ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { clk clk~clkctrl TLC5615:TLC5615_1|DIN_REG[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.718 ns" { clk {} clk~combout {} clk~clkctrl {} TLC5615:TLC5615_1|DIN_REG[0] {} } { 0.000ns 0.000ns 0.143ns 0.809ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.662 ns" { clk key:key_3|key_out key:key_3|key_out~clkctrl key_coding:key_coding_1|a_control_temp[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.662 ns" { clk {} clk~combout {} key:key_3|key_out {} key:key_3|key_out~clkctrl {} key_coding:key_coding_1|a_control_temp[3] {} } { 0.000ns 0.000ns 0.882ns 2.208ns 0.836ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 23 " "Warning: Circuit may not operate. Detected 23 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "key:key_2\|key_out key_coding:key_coding_1\|f_control_temp\[20\] clk 828 ps " "Info: Found hold time violation between source  pin or register \"key:key_2\|key_out\" and destination pin or register \"key_coding:key_coding_1\|f_control_temp\[20\]\" for clock \"clk\" (Hold time is 828 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.142 ns + Largest " "Info: + Largest clock skew is 4.142 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.789 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.970 ns) 2.951 ns key:key_2\|key_out 2 REG LCFF_X2_Y6_N17 3 " "Info: 2: + IC(0.881 ns) + CELL(0.970 ns) = 2.951 ns; Loc. = LCFF_X2_Y6_N17; Fanout = 3; REG Node = 'key:key_2\|key_out'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { clk key:key_2|key_out } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.361 ns) + CELL(0.000 ns) 5.312 ns key:key_2\|key_out~clkctrl 3 COMB CLKCTRL_G0 21 " "Info: 3: + IC(2.361 ns) + CELL(0.000 ns) = 5.312 ns; Loc. = CLKCTRL_G0; Fanout = 21; COMB Node = 'key:key_2\|key_out~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { key:key_2|key_out key:key_2|key_out~clkctrl } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.666 ns) 6.789 ns key_coding:key_coding_1\|f_control_temp\[20\] 4 REG LCFF_X10_Y7_N21 4 " "Info: 4: + IC(0.811 ns) + CELL(0.666 ns) = 6.789 ns; Loc. = LCFF_X10_Y7_N21; Fanout = 4; REG Node = 'key_coding:key_coding_1\|f_control_temp\[20\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { key:key_2|key_out~clkctrl key_coding:key_coding_1|f_control_temp[20] } "NODE_NAME" } } { "key_coding.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key_coding.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 40.30 % ) " "Info: Total cell delay = 2.736 ns ( 40.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.053 ns ( 59.70 % ) " "Info: Total interconnect delay = 4.053 ns ( 59.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.789 ns" { clk key:key_2|key_out key:key_2|key_out~clkctrl key_coding:key_coding_1|f_control_temp[20] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.789 ns" { clk {} clk~combout {} key:key_2|key_out {} key:key_2|key_out~clkctrl {} key_coding:key_coding_1|f_control_temp[20] {} } { 0.000ns 0.000ns 0.881ns 2.361ns 0.811ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.647 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.666 ns) 2.647 ns key:key_2\|key_out 2 REG LCFF_X2_Y6_N17 3 " "Info: 2: + IC(0.881 ns) + CELL(0.666 ns) = 2.647 ns; Loc. = LCFF_X2_Y6_N17; Fanout = 3; REG Node = 'key:key_2\|key_out'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { clk key:key_2|key_out } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 66.72 % ) " "Info: Total cell delay = 1.766 ns ( 66.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.881 ns ( 33.28 % ) " "Info: Total interconnect delay = 0.881 ns ( 33.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { clk key:key_2|key_out } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { clk {} clk~combout {} key:key_2|key_out {} } { 0.000ns 0.000ns 0.881ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.789 ns" { clk key:key_2|key_out key:key_2|key_out~clkctrl key_coding:key_coding_1|f_control_temp[20] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.789 ns" { clk {} clk~combout {} key:key_2|key_out {} key:key_2|key_out~clkctrl {} key_coding:key_coding_1|f_control_temp[20] {} } { 0.000ns 0.000ns 0.881ns 2.361ns 0.811ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { clk key:key_2|key_out } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { clk {} clk~combout {} key:key_2|key_out {} } { 0.000ns 0.000ns 0.881ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.316 ns - Shortest register register " "Info: - Shortest register to register delay is 3.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key:key_2\|key_out 1 REG LCFF_X2_Y6_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y6_N17; Fanout = 3; REG Node = 'key:key_2\|key_out'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:key_2|key_out } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.767 ns) + CELL(0.370 ns) 2.137 ns key_coding:key_coding_1\|f_control_temp\[2\]~127 2 COMB LCCOMB_X10_Y7_N26 21 " "Info: 2: + IC(1.767 ns) + CELL(0.370 ns) = 2.137 ns; Loc. = LCCOMB_X10_Y7_N26; Fanout = 21; COMB Node = 'key_coding:key_coding_1\|f_control_temp\[2\]~127'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.137 ns" { key:key_2|key_out key_coding:key_coding_1|f_control_temp[2]~127 } "NODE_NAME" } } { "key_coding.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key_coding.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.855 ns) 3.316 ns key_coding:key_coding_1\|f_control_temp\[20\] 3 REG LCFF_X10_Y7_N21 4 " "Info: 3: + IC(0.324 ns) + CELL(0.855 ns) = 3.316 ns; Loc. = LCFF_X10_Y7_N21; Fanout = 4; REG Node = 'key_coding:key_coding_1\|f_control_temp\[20\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.179 ns" { key_coding:key_coding_1|f_control_temp[2]~127 key_coding:key_coding_1|f_control_temp[20] } "NODE_NAME" } } { "key_coding.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key_coding.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.225 ns ( 36.94 % ) " "Info: Total cell delay = 1.225 ns ( 36.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.091 ns ( 63.06 % ) " "Info: Total interconnect delay = 2.091 ns ( 63.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.316 ns" { key:key_2|key_out key_coding:key_coding_1|f_control_temp[2]~127 key_coding:key_coding_1|f_control_temp[20] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.316 ns" { key:key_2|key_out {} key_coding:key_coding_1|f_control_temp[2]~127 {} key_coding:key_coding_1|f_control_temp[20] {} } { 0.000ns 1.767ns 0.324ns } { 0.000ns 0.370ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "key_coding.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key_coding.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 23 -1 0 } } { "key_coding.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key_coding.vhd" 65 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.789 ns" { clk key:key_2|key_out key:key_2|key_out~clkctrl key_coding:key_coding_1|f_control_temp[20] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.789 ns" { clk {} clk~combout {} key:key_2|key_out {} key:key_2|key_out~clkctrl {} key_coding:key_coding_1|f_control_temp[20] {} } { 0.000ns 0.000ns 0.881ns 2.361ns 0.811ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { clk key:key_2|key_out } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { clk {} clk~combout {} key:key_2|key_out {} } { 0.000ns 0.000ns 0.881ns } { 0.000ns 1.100ns 0.666ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.316 ns" { key:key_2|key_out key_coding:key_coding_1|f_control_temp[2]~127 key_coding:key_coding_1|f_control_temp[20] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.316 ns" { key:key_2|key_out {} key_coding:key_coding_1|f_control_temp[2]~127 {} key_coding:key_coding_1|f_control_temp[20] {} } { 0.000ns 1.767ns 0.324ns } { 0.000ns 0.370ns 0.855ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key_coding:key_coding_1\|a_control_temp\[2\] reset clk 6.109 ns register " "Info: tsu for register \"key_coding:key_coding_1\|a_control_temp\[2\]\" (data pin = \"reset\", clock pin = \"clk\") is 6.109 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.811 ns + Longest pin register " "Info: + Longest pin to register delay is 12.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns reset 1 PIN PIN_74 18 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 18; PIN Node = 'reset'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.803 ns) + CELL(0.651 ns) 8.419 ns key_coding:key_coding_1\|a_control_temp\[3\]~14 2 COMB LCCOMB_X10_Y7_N22 2 " "Info: 2: + IC(6.803 ns) + CELL(0.651 ns) = 8.419 ns; Loc. = LCCOMB_X10_Y7_N22; Fanout = 2; COMB Node = 'key_coding:key_coding_1\|a_control_temp\[3\]~14'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.454 ns" { reset key_coding:key_coding_1|a_control_temp[3]~14 } "NODE_NAME" } } { "key_coding.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key_coding.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.481 ns) + CELL(0.206 ns) 10.106 ns key_coding:key_coding_1\|a_control_temp~19 3 COMB LCCOMB_X14_Y8_N20 1 " "Info: 3: + IC(1.481 ns) + CELL(0.206 ns) = 10.106 ns; Loc. = LCCOMB_X14_Y8_N20; Fanout = 1; COMB Node = 'key_coding:key_coding_1\|a_control_temp~19'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { key_coding:key_coding_1|a_control_temp[3]~14 key_coding:key_coding_1|a_control_temp~19 } "NODE_NAME" } } { "key_coding.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key_coding.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.245 ns) + CELL(0.460 ns) 12.811 ns key_coding:key_coding_1\|a_control_temp\[2\] 4 REG LCFF_X19_Y8_N3 17 " "Info: 4: + IC(2.245 ns) + CELL(0.460 ns) = 12.811 ns; Loc. = LCFF_X19_Y8_N3; Fanout = 17; REG Node = 'key_coding:key_coding_1\|a_control_temp\[2\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { key_coding:key_coding_1|a_control_temp~19 key_coding:key_coding_1|a_control_temp[2] } "NODE_NAME" } } { "key_coding.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key_coding.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.282 ns ( 17.81 % ) " "Info: Total cell delay = 2.282 ns ( 17.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.529 ns ( 82.19 % ) " "Info: Total interconnect delay = 10.529 ns ( 82.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.811 ns" { reset key_coding:key_coding_1|a_control_temp[3]~14 key_coding:key_coding_1|a_control_temp~19 key_coding:key_coding_1|a_control_temp[2] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.811 ns" { reset {} reset~combout {} key_coding:key_coding_1|a_control_temp[3]~14 {} key_coding:key_coding_1|a_control_temp~19 {} key_coding:key_coding_1|a_control_temp[2] {} } { 0.000ns 0.000ns 6.803ns 1.481ns 2.245ns } { 0.000ns 0.965ns 0.651ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "key_coding.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key_coding.vhd" 82 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.662 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.970 ns) 2.952 ns key:key_3\|key_out 2 REG LCFF_X3_Y6_N21 3 " "Info: 2: + IC(0.882 ns) + CELL(0.970 ns) = 2.952 ns; Loc. = LCFF_X3_Y6_N21; Fanout = 3; REG Node = 'key:key_3\|key_out'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { clk key:key_3|key_out } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 5.160 ns key:key_3\|key_out~clkctrl 3 COMB CLKCTRL_G1 4 " "Info: 3: + IC(2.208 ns) + CELL(0.000 ns) = 5.160 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'key:key_3\|key_out~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { key:key_3|key_out key:key_3|key_out~clkctrl } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 6.662 ns key_coding:key_coding_1\|a_control_temp\[2\] 4 REG LCFF_X19_Y8_N3 17 " "Info: 4: + IC(0.836 ns) + CELL(0.666 ns) = 6.662 ns; Loc. = LCFF_X19_Y8_N3; Fanout = 17; REG Node = 'key_coding:key_coding_1\|a_control_temp\[2\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { key:key_3|key_out~clkctrl key_coding:key_coding_1|a_control_temp[2] } "NODE_NAME" } } { "key_coding.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key_coding.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 41.07 % ) " "Info: Total cell delay = 2.736 ns ( 41.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.926 ns ( 58.93 % ) " "Info: Total interconnect delay = 3.926 ns ( 58.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.662 ns" { clk key:key_3|key_out key:key_3|key_out~clkctrl key_coding:key_coding_1|a_control_temp[2] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.662 ns" { clk {} clk~combout {} key:key_3|key_out {} key:key_3|key_out~clkctrl {} key_coding:key_coding_1|a_control_temp[2] {} } { 0.000ns 0.000ns 0.882ns 2.208ns 0.836ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.811 ns" { reset key_coding:key_coding_1|a_control_temp[3]~14 key_coding:key_coding_1|a_control_temp~19 key_coding:key_coding_1|a_control_temp[2] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.811 ns" { reset {} reset~combout {} key_coding:key_coding_1|a_control_temp[3]~14 {} key_coding:key_coding_1|a_control_temp~19 {} key_coding:key_coding_1|a_control_temp[2] {} } { 0.000ns 0.000ns 6.803ns 1.481ns 2.245ns } { 0.000ns 0.965ns 0.651ns 0.206ns 0.460ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.662 ns" { clk key:key_3|key_out key:key_3|key_out~clkctrl key_coding:key_coding_1|a_control_temp[2] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.662 ns" { clk {} clk~combout {} key:key_3|key_out {} key:key_3|key_out~clkctrl {} key_coding:key_coding_1|a_control_temp[2] {} } { 0.000ns 0.000ns 0.882ns 2.208ns 0.836ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk sin_data\[0\] DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a3~porta_address_reg0 56.618 ns memory " "Info: tco from clock \"clk\" to destination pin \"sin_data\[0\]\" through memory \"DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a3~porta_address_reg0\" is 56.618 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.822 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 152 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 152; COMB Node = 'clk~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.835 ns) 2.822 ns DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a3~porta_address_reg0 3 MEM M4K_X11_Y7 4 " "Info: 3: + IC(0.744 ns) + CELL(0.835 ns) = 2.822 ns; Loc. = M4K_X11_Y7; Fanout = 4; MEM Node = 'DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a3~porta_address_reg0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { clk~clkctrl DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_hk71.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/altsyncram_hk71.tdf" 94 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 68.57 % ) " "Info: Total cell delay = 1.935 ns ( 68.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.887 ns ( 31.43 % ) " "Info: Total interconnect delay = 0.887 ns ( 31.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { clk clk~clkctrl DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { clk {} clk~combout {} clk~clkctrl {} DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.744ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_hk71.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/altsyncram_hk71.tdf" 94 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "53.536 ns + Longest memory pin " "Info: + Longest memory to pin delay is 53.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a3~porta_address_reg0 1 MEM M4K_X11_Y7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y7; Fanout = 4; MEM Node = 'DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\|ram_block1a3~porta_address_reg0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_hk71.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/altsyncram_hk71.tdf" 94 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|q_a\[3\] 2 MEM M4K_X11_Y7 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y7; Fanout = 1; MEM Node = 'DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\|q_a\[3\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg0 DDS:DDS_1|tri_rom:u6|altsyncram:altsyncram_component|altsyncram_3281:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_3281.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/altsyncram_3281.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.224 ns) + CELL(0.624 ns) 6.609 ns DDS:DDS_1\|Mux6~0 3 COMB LCCOMB_X19_Y8_N10 1 " "Info: 3: + IC(2.224 ns) + CELL(0.624 ns) = 6.609 ns; Loc. = LCCOMB_X19_Y8_N10; Fanout = 1; COMB Node = 'DDS:DDS_1\|Mux6~0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { DDS:DDS_1|tri_rom:u6|altsyncram:altsyncram_component|altsyncram_3281:auto_generated|q_a[3] DDS:DDS_1|Mux6~0 } "NODE_NAME" } } { "DDS.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS.vhd" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 7.197 ns DDS:DDS_1\|Mux6~1 4 COMB LCCOMB_X19_Y8_N28 5 " "Info: 4: + IC(0.382 ns) + CELL(0.206 ns) = 7.197 ns; Loc. = LCCOMB_X19_Y8_N28; Fanout = 5; COMB Node = 'DDS:DDS_1\|Mux6~1'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { DDS:DDS_1|Mux6~0 DDS:DDS_1|Mux6~1 } "NODE_NAME" } } { "DDS.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS.vhd" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.623 ns) 8.511 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|le4a\[3\] 5 COMB LCCOMB_X18_Y8_N26 2 " "Info: 5: + IC(0.691 ns) + CELL(0.623 ns) = 8.511 ns; Loc. = LCCOMB_X18_Y8_N26; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|le4a\[3\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { DDS:DDS_1|Mux6~1 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[3] } "NODE_NAME" } } { "db/mult_gt01.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/mult_gt01.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.621 ns) 9.831 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~7 6 COMB LCCOMB_X18_Y8_N6 2 " "Info: 6: + IC(0.699 ns) + CELL(0.621 ns) = 9.831 ns; Loc. = LCCOMB_X18_Y8_N6; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[3] DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.917 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~9 7 COMB LCCOMB_X18_Y8_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 9.917 ns; Loc. = LCCOMB_X18_Y8_N8; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~9'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~7 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.003 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~11 8 COMB LCCOMB_X18_Y8_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 10.003 ns; Loc. = LCCOMB_X18_Y8_N10; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~11'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~9 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.089 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~13 9 COMB LCCOMB_X18_Y8_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 10.089 ns; Loc. = LCCOMB_X18_Y8_N12; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~13'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~11 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 10.279 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~15 10 COMB LCCOMB_X18_Y8_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.190 ns) = 10.279 ns; Loc. = LCCOMB_X18_Y8_N14; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~15'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~13 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.785 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~16 11 COMB LCCOMB_X18_Y8_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 10.785 ns; Loc. = LCCOMB_X18_Y8_N16; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_1~16'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~15 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.621 ns) 12.107 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~21 12 COMB LCCOMB_X17_Y8_N24 2 " "Info: 12: + IC(0.701 ns) + CELL(0.621 ns) = 12.107 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~21'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~16 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.193 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~23 13 COMB LCCOMB_X17_Y8_N26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 12.193 ns; Loc. = LCCOMB_X17_Y8_N26; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~23'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~21 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.699 ns DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~24 14 COMB LCCOMB_X17_Y8_N28 4 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 12.699 ns; Loc. = LCCOMB_X17_Y8_N28; Fanout = 4; COMB Node = 'DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|op_3~24'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~23 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.596 ns) 14.384 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_3_result_int\[2\]~3 15 COMB LCCOMB_X17_Y9_N12 2 " "Info: 15: + IC(1.089 ns) + CELL(0.596 ns) = 14.384 ns; Loc. = LCCOMB_X17_Y9_N12; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~24 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 14.574 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_3_result_int\[3\]~5 16 COMB LCCOMB_X17_Y9_N14 1 " "Info: 16: + IC(0.000 ns) + CELL(0.190 ns) = 14.574 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 15.080 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_3_result_int\[4\]~6 17 COMB LCCOMB_X17_Y9_N16 10 " "Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 15.080 ns; Loc. = LCCOMB_X17_Y9_N16; Fanout = 10; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.366 ns) 16.141 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[18\]~101 18 COMB LCCOMB_X17_Y8_N0 1 " "Info: 18: + IC(0.695 ns) + CELL(0.366 ns) = 16.141 ns; Loc. = LCCOMB_X17_Y8_N0; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[18\]~101'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[4]~6 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[18]~101 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.596 ns) 17.402 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_4_result_int\[4\]~7 19 COMB LCCOMB_X17_Y9_N26 1 " "Info: 19: + IC(0.665 ns) + CELL(0.596 ns) = 17.402 ns; Loc. = LCCOMB_X17_Y9_N26; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[18]~101 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 17.908 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_4_result_int\[5\]~8 20 COMB LCCOMB_X17_Y9_N28 12 " "Info: 20: + IC(0.000 ns) + CELL(0.506 ns) = 17.908 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.370 ns) 19.367 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[23\]~244 21 COMB LCCOMB_X18_Y7_N4 1 " "Info: 21: + IC(1.089 ns) + CELL(0.370 ns) = 19.367 ns; Loc. = LCCOMB_X18_Y7_N4; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[23\]~244'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[23]~244 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.621 ns) 20.679 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_5_result_int\[4\]~7 22 COMB LCCOMB_X17_Y7_N22 1 " "Info: 22: + IC(0.691 ns) + CELL(0.621 ns) = 20.679 ns; Loc. = LCCOMB_X17_Y7_N22; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[23]~244 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 21.185 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_5_result_int\[5\]~8 23 COMB LCCOMB_X17_Y7_N24 12 " "Info: 23: + IC(0.000 ns) + CELL(0.506 ns) = 21.185 ns; Loc. = LCCOMB_X17_Y7_N24; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.366 ns) 21.958 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[25\]~84 24 COMB LCCOMB_X17_Y7_N28 2 " "Info: 24: + IC(0.407 ns) + CELL(0.366 ns) = 21.958 ns; Loc. = LCCOMB_X17_Y7_N28; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[25\]~84'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[25]~84 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.621 ns) 23.609 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[1\]~1 25 COMB LCCOMB_X19_Y7_N20 2 " "Info: 25: + IC(1.030 ns) + CELL(0.621 ns) = 23.609 ns; Loc. = LCCOMB_X19_Y7_N20; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[1\]~1'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[25]~84 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.695 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[2\]~3 26 COMB LCCOMB_X19_Y7_N22 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 23.695 ns; Loc. = LCCOMB_X19_Y7_N22; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[2\]~3'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[1]~1 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.781 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[3\]~5 27 COMB LCCOMB_X19_Y7_N24 1 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 23.781 ns; Loc. = LCCOMB_X19_Y7_N24; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 23.867 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[4\]~7 28 COMB LCCOMB_X19_Y7_N26 1 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 23.867 ns; Loc. = LCCOMB_X19_Y7_N26; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 24.373 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[5\]~8 29 COMB LCCOMB_X19_Y7_N28 12 " "Info: 29: + IC(0.000 ns) + CELL(0.506 ns) = 24.373 ns; Loc. = LCCOMB_X19_Y7_N28; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.206 ns) 25.303 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[32\]~247 30 COMB LCCOMB_X18_Y7_N10 3 " "Info: 30: + IC(0.724 ns) + CELL(0.206 ns) = 25.303 ns; Loc. = LCCOMB_X18_Y7_N10; Fanout = 3; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[32\]~247'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[32]~247 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.735 ns) 26.740 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[3\]~5 31 COMB LCCOMB_X19_Y7_N14 1 " "Info: 31: + IC(0.702 ns) + CELL(0.735 ns) = 26.740 ns; Loc. = LCCOMB_X19_Y7_N14; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[32]~247 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 26.826 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[4\]~7 32 COMB LCCOMB_X19_Y7_N16 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 26.826 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 27.332 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[5\]~8 33 COMB LCCOMB_X19_Y7_N18 12 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 27.332 ns; Loc. = LCCOMB_X19_Y7_N18; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.206 ns) 28.279 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[36\]~63 34 COMB LCCOMB_X18_Y7_N2 2 " "Info: 34: + IC(0.741 ns) + CELL(0.206 ns) = 28.279 ns; Loc. = LCCOMB_X18_Y7_N2; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[36\]~63'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[36]~63 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.596 ns) 29.903 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[2\]~3 35 COMB LCCOMB_X15_Y7_N22 2 " "Info: 35: + IC(1.028 ns) + CELL(0.596 ns) = 29.903 ns; Loc. = LCCOMB_X15_Y7_N22; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[2\]~3'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[36]~63 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 29.989 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[3\]~5 36 COMB LCCOMB_X15_Y7_N24 1 " "Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 29.989 ns; Loc. = LCCOMB_X15_Y7_N24; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 30.075 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[4\]~7 37 COMB LCCOMB_X15_Y7_N26 1 " "Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 30.075 ns; Loc. = LCCOMB_X15_Y7_N26; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 30.581 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[5\]~8 38 COMB LCCOMB_X15_Y7_N28 12 " "Info: 38: + IC(0.000 ns) + CELL(0.506 ns) = 30.581 ns; Loc. = LCCOMB_X15_Y7_N28; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 86 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.206 ns) 31.837 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[42\]~249 39 COMB LCCOMB_X18_Y7_N6 3 " "Info: 39: + IC(1.050 ns) + CELL(0.206 ns) = 31.837 ns; Loc. = LCCOMB_X18_Y7_N6; Fanout = 3; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[42\]~249'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[42]~249 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.596 ns) 33.471 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[3\]~5 40 COMB LCCOMB_X14_Y7_N8 1 " "Info: 40: + IC(1.038 ns) + CELL(0.596 ns) = 33.471 ns; Loc. = LCCOMB_X14_Y7_N8; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[42]~249 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 33.557 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[4\]~7 41 COMB LCCOMB_X14_Y7_N10 1 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 33.557 ns; Loc. = LCCOMB_X14_Y7_N10; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 34.063 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[5\]~8 42 COMB LCCOMB_X14_Y7_N12 12 " "Info: 42: + IC(0.000 ns) + CELL(0.506 ns) = 34.063 ns; Loc. = LCCOMB_X14_Y7_N12; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.206 ns) 35.292 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[48\]~240 43 COMB LCCOMB_X18_Y7_N26 1 " "Info: 43: + IC(1.023 ns) + CELL(0.206 ns) = 35.292 ns; Loc. = LCCOMB_X18_Y7_N26; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[48\]~240'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[48]~240 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.621 ns) 36.954 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[4\]~7 44 COMB LCCOMB_X14_Y7_N26 1 " "Info: 44: + IC(1.041 ns) + CELL(0.621 ns) = 36.954 ns; Loc. = LCCOMB_X14_Y7_N26; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[48]~240 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 37.460 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[5\]~8 45 COMB LCCOMB_X14_Y7_N28 12 " "Info: 45: + IC(0.000 ns) + CELL(0.506 ns) = 37.460 ns; Loc. = LCCOMB_X14_Y7_N28; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.206 ns) 38.441 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[51\]~33 46 COMB LCCOMB_X13_Y7_N8 2 " "Info: 46: + IC(0.775 ns) + CELL(0.206 ns) = 38.441 ns; Loc. = LCCOMB_X13_Y7_N8; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[51\]~33'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[51]~33 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.621 ns) 40.201 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[2\]~3 47 COMB LCCOMB_X13_Y6_N20 2 " "Info: 47: + IC(1.139 ns) + CELL(0.621 ns) = 40.201 ns; Loc. = LCCOMB_X13_Y6_N20; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[2\]~3'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[51]~33 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.287 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[3\]~5 48 COMB LCCOMB_X13_Y6_N22 1 " "Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 40.287 ns; Loc. = LCCOMB_X13_Y6_N22; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.373 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[4\]~7 49 COMB LCCOMB_X13_Y6_N24 1 " "Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 40.373 ns; Loc. = LCCOMB_X13_Y6_N24; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 40.879 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[5\]~8 50 COMB LCCOMB_X13_Y6_N26 12 " "Info: 50: + IC(0.000 ns) + CELL(0.506 ns) = 40.879 ns; Loc. = LCCOMB_X13_Y6_N26; Fanout = 12; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_11_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.206 ns) 42.258 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[57\]~252 51 COMB LCCOMB_X13_Y7_N20 3 " "Info: 51: + IC(1.173 ns) + CELL(0.206 ns) = 42.258 ns; Loc. = LCCOMB_X13_Y7_N20; Fanout = 3; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[57\]~252'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[57]~252 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.596 ns) 44.170 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[3\]~5 52 COMB LCCOMB_X14_Y6_N24 1 " "Info: 52: + IC(1.316 ns) + CELL(0.596 ns) = 44.170 ns; Loc. = LCCOMB_X14_Y6_N24; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[57]~252 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 44.256 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[4\]~7 53 COMB LCCOMB_X14_Y6_N26 1 " "Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 44.256 ns; Loc. = LCCOMB_X14_Y6_N26; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 44.762 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[5\]~8 54 COMB LCCOMB_X14_Y6_N28 10 " "Info: 54: + IC(0.000 ns) + CELL(0.506 ns) = 44.762 ns; Loc. = LCCOMB_X14_Y6_N28; Fanout = 10; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_12_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 46 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.370 ns) 46.471 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[62\]~253 55 COMB LCCOMB_X13_Y7_N6 1 " "Info: 55: + IC(1.339 ns) + CELL(0.370 ns) = 46.471 ns; Loc. = LCCOMB_X13_Y7_N6; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[62\]~253'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[62]~253 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 108 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.596 ns) 48.366 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[3\]~5 56 COMB LCCOMB_X14_Y6_N6 1 " "Info: 56: + IC(1.299 ns) + CELL(0.596 ns) = 48.366 ns; Loc. = LCCOMB_X14_Y6_N6; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[3\]~5'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[62]~253 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 48.452 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[4\]~7 57 COMB LCCOMB_X14_Y6_N8 1 " "Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 48.452 ns; Loc. = LCCOMB_X14_Y6_N8; Fanout = 1; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[4\]~7'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 48.958 ns DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[5\]~8 58 COMB LCCOMB_X14_Y6_N10 2 " "Info: 58: + IC(0.000 ns) + CELL(0.506 ns) = 48.958 ns; Loc. = LCCOMB_X14_Y6_N10; Fanout = 2; COMB Node = 'DDS:DDS_1\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_13_result_int\[5\]~8'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 51 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(3.236 ns) 53.536 ns sin_data\[0\] 59 PIN PIN_60 0 " "Info: 59: + IC(1.342 ns) + CELL(3.236 ns) = 53.536 ns; Loc. = PIN_60; Fanout = 0; PIN Node = 'sin_data\[0\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.578 ns" { DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[5]~8 sin_data[0] } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "27.443 ns ( 51.26 % ) " "Info: Total cell delay = 27.443 ns ( 51.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "26.093 ns ( 48.74 % ) " "Info: Total interconnect delay = 26.093 ns ( 48.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "53.536 ns" { DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg0 DDS:DDS_1|tri_rom:u6|altsyncram:altsyncram_component|altsyncram_3281:auto_generated|q_a[3] DDS:DDS_1|Mux6~0 DDS:DDS_1|Mux6~1 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[3] DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~7 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~9 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~11 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~13 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~15 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~16 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~21 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~23 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~24 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[4]~6 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[18]~101 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[23]~244 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[25]~84 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[1]~1 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[32]~247 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[36]~63 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[42]~249 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[48]~240 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[51]~33 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[57]~252 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[62]~253 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[5]~8 sin_data[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "53.536 ns" { DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg0 {} DDS:DDS_1|tri_rom:u6|altsyncram:altsyncram_component|altsyncram_3281:auto_generated|q_a[3] {} DDS:DDS_1|Mux6~0 {} DDS:DDS_1|Mux6~1 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[3] {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~7 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~9 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~11 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~13 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~15 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~16 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~21 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~23 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~24 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[2]~3 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[4]~6 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[18]~101 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[23]~244 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[25]~84 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[1]~1 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[2]~3 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[32]~247 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[36]~63 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[2]~3 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[42]~249 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[48]~240 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[51]~33 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[2]~3 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[57]~252 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[62]~253 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[5]~8 {} sin_data[0] {} } { 0.000ns 0.000ns 2.224ns 0.382ns 0.691ns 0.699ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.701ns 0.000ns 0.000ns 1.089ns 0.000ns 0.000ns 0.695ns 0.665ns 0.000ns 1.089ns 0.691ns 0.000ns 0.407ns 1.030ns 0.000ns 0.000ns 0.000ns 0.000ns 0.724ns 0.702ns 0.000ns 0.000ns 0.741ns 1.028ns 0.000ns 0.000ns 0.000ns 1.050ns 1.038ns 0.000ns 0.000ns 1.023ns 1.041ns 0.000ns 0.775ns 1.139ns 0.000ns 0.000ns 0.000ns 1.173ns 1.316ns 0.000ns 0.000ns 1.339ns 1.299ns 0.000ns 0.000ns 1.342ns } { 0.000ns 3.761ns 0.624ns 0.206ns 0.623ns 0.621ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.621ns 0.086ns 0.506ns 0.596ns 0.190ns 0.506ns 0.366ns 0.596ns 0.506ns 0.370ns 0.621ns 0.506ns 0.366ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.735ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.506ns 0.206ns 0.621ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.506ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { clk clk~clkctrl DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { clk {} clk~combout {} clk~clkctrl {} DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.744ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "53.536 ns" { DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg0 DDS:DDS_1|tri_rom:u6|altsyncram:altsyncram_component|altsyncram_3281:auto_generated|q_a[3] DDS:DDS_1|Mux6~0 DDS:DDS_1|Mux6~1 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[3] DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~7 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~9 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~11 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~13 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~15 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~16 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~21 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~23 DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~24 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[4]~6 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[18]~101 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[23]~244 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[25]~84 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[1]~1 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[32]~247 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[36]~63 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[42]~249 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[48]~240 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[51]~33 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[2]~3 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[57]~252 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[5]~8 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[62]~253 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[3]~5 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[4]~7 DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[5]~8 sin_data[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "53.536 ns" { DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg0 {} DDS:DDS_1|tri_rom:u6|altsyncram:altsyncram_component|altsyncram_3281:auto_generated|q_a[3] {} DDS:DDS_1|Mux6~0 {} DDS:DDS_1|Mux6~1 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[3] {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~7 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~9 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~11 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~13 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~15 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~16 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~21 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~23 {} DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~24 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[2]~3 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[4]~6 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[18]~101 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[23]~244 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[25]~84 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[1]~1 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[2]~3 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[32]~247 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[36]~63 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[2]~3 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[42]~249 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[48]~240 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[51]~33 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[2]~3 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[57]~252 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[5]~8 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[62]~253 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[3]~5 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[4]~7 {} DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[5]~8 {} sin_data[0] {} } { 0.000ns 0.000ns 2.224ns 0.382ns 0.691ns 0.699ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.701ns 0.000ns 0.000ns 1.089ns 0.000ns 0.000ns 0.695ns 0.665ns 0.000ns 1.089ns 0.691ns 0.000ns 0.407ns 1.030ns 0.000ns 0.000ns 0.000ns 0.000ns 0.724ns 0.702ns 0.000ns 0.000ns 0.741ns 1.028ns 0.000ns 0.000ns 0.000ns 1.050ns 1.038ns 0.000ns 0.000ns 1.023ns 1.041ns 0.000ns 0.775ns 1.139ns 0.000ns 0.000ns 0.000ns 1.173ns 1.316ns 0.000ns 0.000ns 1.339ns 1.299ns 0.000ns 0.000ns 1.342ns } { 0.000ns 3.761ns 0.624ns 0.206ns 0.623ns 0.621ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.621ns 0.086ns 0.506ns 0.596ns 0.190ns 0.506ns 0.366ns 0.596ns 0.506ns 0.370ns 0.621ns 0.506ns 0.366ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.735ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.506ns 0.206ns 0.621ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.506ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "key_coding:key_coding_1\|set_waveform_temp\[0\] reset clk -1.411 ns register " "Info: th for register \"key_coding:key_coding_1\|set_waveform_temp\[0\]\" (data pin = \"reset\", clock pin = \"clk\") is -1.411 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.596 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.596 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.928 ns) + CELL(0.970 ns) 3.998 ns key:key_1\|key_out 2 REG LCFF_X25_Y7_N27 4 " "Info: 2: + IC(1.928 ns) + CELL(0.970 ns) = 3.998 ns; Loc. = LCFF_X25_Y7_N27; Fanout = 4; REG Node = 'key:key_1\|key_out'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { clk key:key_1|key_out } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.000 ns) 5.086 ns key:key_1\|key_out~clkctrl 3 COMB CLKCTRL_G4 2 " "Info: 3: + IC(1.088 ns) + CELL(0.000 ns) = 5.086 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'key:key_1\|key_out~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { key:key_1|key_out key:key_1|key_out~clkctrl } "NODE_NAME" } } { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 6.596 ns key_coding:key_coding_1\|set_waveform_temp\[0\] 4 REG LCFF_X21_Y8_N1 22 " "Info: 4: + IC(0.844 ns) + CELL(0.666 ns) = 6.596 ns; Loc. = LCFF_X21_Y8_N1; Fanout = 22; REG Node = 'key_coding:key_coding_1\|set_waveform_temp\[0\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { key:key_1|key_out~clkctrl key_coding:key_coding_1|set_waveform_temp[0] } "NODE_NAME" } } { "key_coding.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key_coding.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 41.48 % ) " "Info: Total cell delay = 2.736 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.860 ns ( 58.52 % ) " "Info: Total interconnect delay = 3.860 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.596 ns" { clk key:key_1|key_out key:key_1|key_out~clkctrl key_coding:key_coding_1|set_waveform_temp[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.596 ns" { clk {} clk~combout {} key:key_1|key_out {} key:key_1|key_out~clkctrl {} key_coding:key_coding_1|set_waveform_temp[0] {} } { 0.000ns 0.000ns 1.928ns 1.088ns 0.844ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "key_coding.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key_coding.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.313 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns reset 1 PIN PIN_74 18 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 18; PIN Node = 'reset'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.688 ns) + CELL(0.660 ns) 8.313 ns key_coding:key_coding_1\|set_waveform_temp\[0\] 2 REG LCFF_X21_Y8_N1 22 " "Info: 2: + IC(6.688 ns) + CELL(0.660 ns) = 8.313 ns; Loc. = LCFF_X21_Y8_N1; Fanout = 22; REG Node = 'key_coding:key_coding_1\|set_waveform_temp\[0\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.348 ns" { reset key_coding:key_coding_1|set_waveform_temp[0] } "NODE_NAME" } } { "key_coding.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key_coding.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.625 ns ( 19.55 % ) " "Info: Total cell delay = 1.625 ns ( 19.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.688 ns ( 80.45 % ) " "Info: Total interconnect delay = 6.688 ns ( 80.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.313 ns" { reset key_coding:key_coding_1|set_waveform_temp[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.313 ns" { reset {} reset~combout {} key_coding:key_coding_1|set_waveform_temp[0] {} } { 0.000ns 0.000ns 6.688ns } { 0.000ns 0.965ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.596 ns" { clk key:key_1|key_out key:key_1|key_out~clkctrl key_coding:key_coding_1|set_waveform_temp[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.596 ns" { clk {} clk~combout {} key:key_1|key_out {} key:key_1|key_out~clkctrl {} key_coding:key_coding_1|set_waveform_temp[0] {} } { 0.000ns 0.000ns 1.928ns 1.088ns 0.844ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.313 ns" { reset key_coding:key_coding_1|set_waveform_temp[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.313 ns" { reset {} reset~combout {} key_coding:key_coding_1|set_waveform_temp[0] {} } { 0.000ns 0.000ns 6.688ns } { 0.000ns 0.965ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "139 " "Info: Peak virtual memory: 139 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 25 20:42:20 2015 " "Info: Processing ended: Wed Mar 25 20:42:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
