<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a200tfbg484-1" LaunchTime="1656187514">
  <File Type="ROUTE-PWR" Name="adc_stream_clk_power_routed.rpt"/>
  <File Type="PA-TCL" Name="adc_stream_clk.tcl"/>
  <File Type="BITSTR-MMI" Name="adc_stream_clk.mmi"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="adc_stream_clk_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="adc_stream_clk_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR-SUM" Name="adc_stream_clk_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="adc_stream_clk_reports.tcl"/>
  <File Type="OPT-TIMING" Name="adc_stream_clk_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="adc_stream_clk_opt.dcp"/>
  <File Type="OPT-DRC" Name="adc_stream_clk_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="adc_stream_clk.hwdef"/>
  <File Type="PWROPT-DCP" Name="adc_stream_clk_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="adc_stream_clk_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="adc_stream_clk_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="adc_stream_clk_placed.dcp"/>
  <File Type="PLACE-IO" Name="adc_stream_clk_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="adc_stream_clk_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="adc_stream_clk_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="adc_stream_clk_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="adc_stream_clk_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="adc_stream_clk_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="adc_stream_clk_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BIN" Name="adc_stream_clk.bin"/>
  <File Type="PLACE-TIMING" Name="adc_stream_clk_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="adc_stream_clk_postplace_pwropt.dcp"/>
  <File Type="BITSTR-MSK" Name="adc_stream_clk.msk"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="adc_stream_clk_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="adc_stream_clk_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="adc_stream_clk_drc_physopted.rpt"/>
  <File Type="BITSTR-RBT" Name="adc_stream_clk.rbt"/>
  <File Type="PHYSOPT-TIMING" Name="adc_stream_clk_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="adc_stream_clk_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="adc_stream_clk_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="adc_stream_clk_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="adc_stream_clk_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="adc_stream_clk_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="adc_stream_clk_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="adc_stream_clk_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="adc_stream_clk_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="adc_stream_clk_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="adc_stream_clk_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="adc_stream_clk_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="adc_stream_clk_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="adc_stream_clk_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="adc_stream_clk_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="adc_stream_clk_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="adc_stream_clk_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="adc_stream_clk_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="adc_stream_clk_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="adc_stream_clk_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="adc_stream_clk_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="adc_stream_clk_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="adc_stream_clk_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="adc_stream_clk_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="adc_stream_clk_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="adc_stream_clk_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="adc_stream_clk_bus_skew_postroute_physopted.rpt"/>
  <File Type="BG-BIT" Name="adc_stream_clk.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="adc_stream_clk_bus_skew_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="adc_stream_clk_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-NKY" Name="adc_stream_clk.nky"/>
  <File Type="BITSTR-BMM" Name="adc_stream_clk_bd.bmm"/>
  <File Type="PDI-FILE" Name="adc_stream_clk.pdi"/>
  <File Type="RCFI_FILE" Name="adc_stream_clk.rcfi"/>
  <File Type="CFI_FILE" Name="adc_stream_clk.cfi"/>
  <File Type="RNPI_FILE" Name="adc_stream_clk.rnpi"/>
  <File Type="NPI_FILE" Name="adc_stream_clk.npi"/>
  <File Type="RBD_FILE" Name="adc_stream_clk.rbd"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="adc_stream_clk.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="adc_stream_clk.sysdef"/>
  <File Type="BG-BGN" Name="adc_stream_clk.bgn"/>
  <File Type="BG-DRC" Name="adc_stream_clk.drc"/>
  <File Type="RDI-RDI" Name="adc_stream_clk.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/ddr3_FSM.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/new/ddr3_FSM.v"/>
        <Attr Name="ImportTime" Val="1652297971"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/freq_divider.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/new/freq_divider.v"/>
        <Attr Name="ImportTime" Val="1654800294"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/mig_7series_0/mig_a.prj">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/ip/mig_7series_0/mig_a.prj"/>
        <Attr Name="ImportTime" Val="1652111769"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="mig_7series_0"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/mig_7series_0/mig_b.prj">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/ip/mig_7series_0/mig_b.prj"/>
        <Attr Name="ImportTime" Val="1652148656"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="mig_7series_0"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/XEM7310-A200/okWireIn.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Program Files/Opal Kelly/FrontPanelUSB/FrontPanelHDL/XEM7310-A200/okWireIn.v"/>
        <Attr Name="ImportTime" Val="1525201188"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/XEM7310-A200/okWireOut.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Program Files/Opal Kelly/FrontPanelUSB/FrontPanelHDL/XEM7310-A200/okWireOut.v"/>
        <Attr Name="ImportTime" Val="1525201188"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/XEM7310-A200/okBTPipeOut.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Program Files/Opal Kelly/FrontPanelUSB/FrontPanelHDL/XEM7310-A200/okBTPipeOut.v"/>
        <Attr Name="ImportTime" Val="1525201188"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/XEM7310-A200/okLibrary.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Program Files/Opal Kelly/FrontPanelUSB/FrontPanelHDL/XEM7310-A200/okLibrary.v"/>
        <Attr Name="ImportTime" Val="1525201188"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/XEM7310-A200/okTriggerIn.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Program Files/Opal Kelly/FrontPanelUSB/FrontPanelHDL/XEM7310-A200/okTriggerIn.v"/>
        <Attr Name="ImportTime" Val="1525201188"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/XEM7310-A200/okTriggerOut.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Program Files/Opal Kelly/FrontPanelUSB/FrontPanelHDL/XEM7310-A200/okTriggerOut.v"/>
        <Attr Name="ImportTime" Val="1525201188"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/XEM7310-A200/okRegisterBridge.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Program Files/Opal Kelly/FrontPanelUSB/FrontPanelHDL/XEM7310-A200/okRegisterBridge.v"/>
        <Attr Name="ImportTime" Val="1525201188"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/XEM7310-A200/okPipeOut.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Program Files/Opal Kelly/FrontPanelUSB/FrontPanelHDL/XEM7310-A200/okPipeOut.v"/>
        <Attr Name="ImportTime" Val="1525201188"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/XEM7310-A200/okBTPipeIn.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Program Files/Opal Kelly/FrontPanelUSB/FrontPanelHDL/XEM7310-A200/okBTPipeIn.v"/>
        <Attr Name="ImportTime" Val="1525201188"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/XEM7310-A200/okCoreHarness.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Program Files/Opal Kelly/FrontPanelUSB/FrontPanelHDL/XEM7310-A200/okCoreHarness.v"/>
        <Attr Name="ImportTime" Val="1525201188"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/XEM7310-A200/okPipeIn.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Program Files/Opal Kelly/FrontPanelUSB/FrontPanelHDL/XEM7310-A200/okPipeIn.v"/>
        <Attr Name="ImportTime" Val="1525201188"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ADC_SPI_Control.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ADC_main.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/clk_gen_CCIA.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/clk_gen.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/clk_gen_TIA.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="adc_stream_clk"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/xem7310.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="mig_7series_0"/>
  <BlockFileSet Type="BlockSrcs" Name="fifo_w256_128_r256_128"/>
  <BlockFileSet Type="BlockSrcs" Name="fifo_w256_128_r32_1024"/>
  <BlockFileSet Type="BlockSrcs" Name="data_clk_gen"/>
</GenRun>
