;redcode
;assert 1
	SPL 0, #-202
	MOV -207, <-100
	SPL 0, #-202
	MOV -7, <-20
	JMN -64, #20
	SUB @-10, 9
	MOV -7, <-20
	MOV -7, <-20
	ADD @-146, 100
	SUB #64, @220
	JMN <127, 106
	JMN 0, 90
	JMN <127, 106
	SPL 0, 3
	MOV -7, <-20
	ADD #61, 723
	SPL 0, 3
	SUB -6, @-122
	MOV -7, <-20
	SUB @121, 193
	SUB @127, 106
	ADD <16, 520
	ADD 10, 20
	SUB @-10, 9
	SUB @127, 106
	SUB @0, @2
	SUB @-6, @72
	ADD 110, 9
	SUB @127, 106
	ADD <16, 520
	JMN <302, #72
	SUB @121, 106
	CMP -6, @-122
	SUB @127, <106
	SUB -6, @-122
	SUB @127, <106
	SUB -6, @-122
	SPL 0, #-202
	CMP @-146, 100
	ADD 110, 9
	SUB @-125, 186
	ADD 110, 9
	ADD 10, 20
	ADD 110, 9
	MOV -7, <-20
	SPL 0, #-202
	ADD 110, 9
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	JMN -64, #20
	SUB @-10, 9
