
minipnp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ec28  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000066c  0800ee08  0800ee08  0001ee08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f474  0800f474  00020204  2**0
                  CONTENTS
  4 .ARM          00000000  0800f474  0800f474  00020204  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800f474  0800f474  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f474  0800f474  0001f474  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f478  0800f478  0001f478  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  0800f47c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005a0  20000204  0800f680  00020204  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007a4  0800f680  000207a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002568b  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005910  00000000  00000000  000458bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d08  00000000  00000000  0004b1d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001ac0  00000000  00000000  0004ced8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ff42  00000000  00000000  0004e998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ea7d  00000000  00000000  0007e8da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00116acb  00000000  00000000  0009d357  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001b3e22  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000091c8  00000000  00000000  001b3e78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000204 	.word	0x20000204
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800edf0 	.word	0x0800edf0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000208 	.word	0x20000208
 800021c:	0800edf0 	.word	0x0800edf0

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff23 	bl	8000b2c <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc99 	bl	8000648 <__aeabi_dmul>
 8000d16:	f7ff ff6f 	bl	8000bf8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc1a 	bl	8000554 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc90 	bl	8000648 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff fad2 	bl	80002d8 <__aeabi_dsub>
 8000d34:	f7ff ff60 	bl	8000bf8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <ABP_Init>:

const uint8_t ABP_ADDR = 0x80; //7-bit unshifted I2C address of VCNL4040


void ABP_Init(ABP_presure *dev, I2C_TypeDef *i2cPort, float pMax, float pMin)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b085      	sub	sp, #20
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	60f8      	str	r0, [r7, #12]
 8000d4c:	60b9      	str	r1, [r7, #8]
 8000d4e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000d52:	edc7 0a00 	vstr	s1, [r7]
  dev->_i2cPort = i2cPort; //Grab which port the user wants us to use
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	68ba      	ldr	r2, [r7, #8]
 8000d5a:	601a      	str	r2, [r3, #0]
  dev->_presureMax = pMax;
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	687a      	ldr	r2, [r7, #4]
 8000d60:	605a      	str	r2, [r3, #4]
  dev->_presureMin = pMin;
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	683a      	ldr	r2, [r7, #0]
 8000d66:	609a      	str	r2, [r3, #8]
}
 8000d68:	bf00      	nop
 8000d6a:	3714      	adds	r7, #20
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr

08000d74 <ABP_readPresureNum>:

ABPError_e ABP_readPresureNum(ABP_presure *dev, uint16_t *data)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b084      	sub	sp, #16
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	6039      	str	r1, [r7, #0]
	uint8_t dataRead[2];
	ABPError_e err;
	err = (I2CSimpleRead(dev->_i2cPort ,ABP_ADDR, 2, dataRead))? ABP_ERROR_OK : ABP_ERROR_TIMEOUT;
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	6818      	ldr	r0, [r3, #0]
 8000d82:	2180      	movs	r1, #128	; 0x80
 8000d84:	f107 030c 	add.w	r3, r7, #12
 8000d88:	2202      	movs	r2, #2
 8000d8a:	f003 fbff 	bl	800458c <I2CSimpleRead>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	bf0c      	ite	eq
 8000d94:	2301      	moveq	r3, #1
 8000d96:	2300      	movne	r3, #0
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	73fb      	strb	r3, [r7, #15]
	*data = (((uint16_t)(dataRead[0] & 0x3F)) << 8) | dataRead[1];
 8000d9c:	7b3b      	ldrb	r3, [r7, #12]
 8000d9e:	021b      	lsls	r3, r3, #8
 8000da0:	b21b      	sxth	r3, r3
 8000da2:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 8000da6:	b21a      	sxth	r2, r3
 8000da8:	7b7b      	ldrb	r3, [r7, #13]
 8000daa:	b21b      	sxth	r3, r3
 8000dac:	4313      	orrs	r3, r2
 8000dae:	b21b      	sxth	r3, r3
 8000db0:	b29a      	uxth	r2, r3
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	801a      	strh	r2, [r3, #0]
	return err;
 8000db6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	3710      	adds	r7, #16
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}

08000dc0 <ABP_readPresureFloat>:

ABPError_e ABP_readPresureFloat(ABP_presure *dev, float *data)
{
 8000dc0:	b5b0      	push	{r4, r5, r7, lr}
 8000dc2:	b086      	sub	sp, #24
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
 8000dc8:	6039      	str	r1, [r7, #0]
	uint16_t readData;
	ABPError_e err;
	err = ABP_readPresureNum(dev, &readData);
 8000dca:	f107 030e 	add.w	r3, r7, #14
 8000dce:	4619      	mov	r1, r3
 8000dd0:	6878      	ldr	r0, [r7, #4]
 8000dd2:	f7ff ffcf 	bl	8000d74 <ABP_readPresureNum>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	75fb      	strb	r3, [r7, #23]
	float fData = (float)readData;
 8000dda:	89fb      	ldrh	r3, [r7, #14]
 8000ddc:	ee07 3a90 	vmov	s15, r3
 8000de0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000de4:	edc7 7a04 	vstr	s15, [r7, #16]
	*data = (((fData - 1638.0) * (dev->_presureMax - dev->_presureMin)) / (14745.0 - 1638.0)) + dev->_presureMin;
 8000de8:	6938      	ldr	r0, [r7, #16]
 8000dea:	f7ff fbd5 	bl	8000598 <__aeabi_f2d>
 8000dee:	a320      	add	r3, pc, #128	; (adr r3, 8000e70 <ABP_readPresureFloat+0xb0>)
 8000df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000df4:	f7ff fa70 	bl	80002d8 <__aeabi_dsub>
 8000df8:	4602      	mov	r2, r0
 8000dfa:	460b      	mov	r3, r1
 8000dfc:	4614      	mov	r4, r2
 8000dfe:	461d      	mov	r5, r3
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	ed93 7a01 	vldr	s14, [r3, #4]
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	edd3 7a02 	vldr	s15, [r3, #8]
 8000e0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e10:	ee17 0a90 	vmov	r0, s15
 8000e14:	f7ff fbc0 	bl	8000598 <__aeabi_f2d>
 8000e18:	4602      	mov	r2, r0
 8000e1a:	460b      	mov	r3, r1
 8000e1c:	4620      	mov	r0, r4
 8000e1e:	4629      	mov	r1, r5
 8000e20:	f7ff fc12 	bl	8000648 <__aeabi_dmul>
 8000e24:	4602      	mov	r2, r0
 8000e26:	460b      	mov	r3, r1
 8000e28:	4610      	mov	r0, r2
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	a312      	add	r3, pc, #72	; (adr r3, 8000e78 <ABP_readPresureFloat+0xb8>)
 8000e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e32:	f7ff fd33 	bl	800089c <__aeabi_ddiv>
 8000e36:	4602      	mov	r2, r0
 8000e38:	460b      	mov	r3, r1
 8000e3a:	4614      	mov	r4, r2
 8000e3c:	461d      	mov	r5, r3
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	689b      	ldr	r3, [r3, #8]
 8000e42:	4618      	mov	r0, r3
 8000e44:	f7ff fba8 	bl	8000598 <__aeabi_f2d>
 8000e48:	4602      	mov	r2, r0
 8000e4a:	460b      	mov	r3, r1
 8000e4c:	4620      	mov	r0, r4
 8000e4e:	4629      	mov	r1, r5
 8000e50:	f7ff fa44 	bl	80002dc <__adddf3>
 8000e54:	4602      	mov	r2, r0
 8000e56:	460b      	mov	r3, r1
 8000e58:	4610      	mov	r0, r2
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	f7ff feec 	bl	8000c38 <__aeabi_d2f>
 8000e60:	4602      	mov	r2, r0
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	601a      	str	r2, [r3, #0]
	return err;
 8000e66:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	3718      	adds	r7, #24
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bdb0      	pop	{r4, r5, r7, pc}
 8000e70:	00000000 	.word	0x00000000
 8000e74:	40999800 	.word	0x40999800
 8000e78:	00000000 	.word	0x00000000
 8000e7c:	40c99980 	.word	0x40c99980

08000e80 <axisIsEna>:

/*
 * Check if axis is enable in axisEenableRequest global var.
 */
unsigned int axisIsEna(drvChan axis)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	4603      	mov	r3, r0
 8000e88:	71fb      	strb	r3, [r7, #7]
	return (axisEenableRequest & (0x01 << axis));
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e92:	461a      	mov	r2, r3
 8000e94:	4b04      	ldr	r3, [pc, #16]	; (8000ea8 <axisIsEna+0x28>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4013      	ands	r3, r2
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	370c      	adds	r7, #12
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	20000620 	.word	0x20000620

08000eac <IHMctrlInit>:
	}
	amountscan= 18;
}*/

void IHMctrlInit(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
	rcInit(&rcPc, '\r');
 8000eb0:	210d      	movs	r1, #13
 8000eb2:	4821      	ldr	r0, [pc, #132]	; (8000f38 <IHMctrlInit+0x8c>)
 8000eb4:	f001 fe53 	bl	8002b5e <rcInit>
	tcInit(&tcPc, USART1, bufferTc, 250); //(volatile transmitterController *tc, USART_TypeDef *us, char *buffAdr, unsigned int siz)
 8000eb8:	23fa      	movs	r3, #250	; 0xfa
 8000eba:	4a20      	ldr	r2, [pc, #128]	; (8000f3c <IHMctrlInit+0x90>)
 8000ebc:	4920      	ldr	r1, [pc, #128]	; (8000f40 <IHMctrlInit+0x94>)
 8000ebe:	4821      	ldr	r0, [pc, #132]	; (8000f44 <IHMctrlInit+0x98>)
 8000ec0:	f001 fef0 	bl	8002ca4 <tcInit>
	tcDMAconfigure(&tcPc,DMA1, 0);
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	4920      	ldr	r1, [pc, #128]	; (8000f48 <IHMctrlInit+0x9c>)
 8000ec8:	481e      	ldr	r0, [pc, #120]	; (8000f44 <IHMctrlInit+0x98>)
 8000eca:	f001 ff02 	bl	8002cd2 <tcDMAconfigure>
	hcInit(&hc);
 8000ece:	481f      	ldr	r0, [pc, #124]	; (8000f4c <IHMctrlInit+0xa0>)
 8000ed0:	f002 fb28 	bl	8003524 <hcInit>
	VCNL3040_Init(&scanSensor, I2C2);
 8000ed4:	491e      	ldr	r1, [pc, #120]	; (8000f50 <IHMctrlInit+0xa4>)
 8000ed6:	481f      	ldr	r0, [pc, #124]	; (8000f54 <IHMctrlInit+0xa8>)
 8000ed8:	f001 fae8 	bl	80024ac <VCNL3040_Init>
	ABP_Init(&presureSensor, I2C2, 15.0, -15.0);
 8000edc:	eefa 0a0e 	vmov.f32	s1, #174	; 0xc1700000 -15.0
 8000ee0:	eeb2 0a0e 	vmov.f32	s0, #46	; 0x41700000  15.0
 8000ee4:	491a      	ldr	r1, [pc, #104]	; (8000f50 <IHMctrlInit+0xa4>)
 8000ee6:	481c      	ldr	r0, [pc, #112]	; (8000f58 <IHMctrlInit+0xac>)
 8000ee8:	f7ff ff2c 	bl	8000d44 <ABP_Init>

	appState = waiting;
 8000eec:	4b1b      	ldr	r3, [pc, #108]	; (8000f5c <IHMctrlInit+0xb0>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	701a      	strb	r2, [r3, #0]
	moveRequestArr[0] = 0.0f;
 8000ef2:	4b1b      	ldr	r3, [pc, #108]	; (8000f60 <IHMctrlInit+0xb4>)
 8000ef4:	f04f 0200 	mov.w	r2, #0
 8000ef8:	601a      	str	r2, [r3, #0]
	moveRequestArr[1] = 0.0f;
 8000efa:	4b19      	ldr	r3, [pc, #100]	; (8000f60 <IHMctrlInit+0xb4>)
 8000efc:	f04f 0200 	mov.w	r2, #0
 8000f00:	605a      	str	r2, [r3, #4]
	moveRequestArr[2] = 0.0f;
 8000f02:	4b17      	ldr	r3, [pc, #92]	; (8000f60 <IHMctrlInit+0xb4>)
 8000f04:	f04f 0200 	mov.w	r2, #0
 8000f08:	609a      	str	r2, [r3, #8]
	moveRequestArr[3] = 0.0f;
 8000f0a:	4b15      	ldr	r3, [pc, #84]	; (8000f60 <IHMctrlInit+0xb4>)
 8000f0c:	f04f 0200 	mov.w	r2, #0
 8000f10:	60da      	str	r2, [r3, #12]
	axisEenableRequest = 0;
 8000f12:	4b14      	ldr	r3, [pc, #80]	; (8000f64 <IHMctrlInit+0xb8>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	601a      	str	r2, [r3, #0]
	//stopRequest = 0;
	statusTime = userTick;
 8000f18:	4b13      	ldr	r3, [pc, #76]	; (8000f68 <IHMctrlInit+0xbc>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a13      	ldr	r2, [pc, #76]	; (8000f6c <IHMctrlInit+0xc0>)
 8000f1e:	6013      	str	r3, [r2, #0]
	watchDogTime = userTick;
 8000f20:	4b11      	ldr	r3, [pc, #68]	; (8000f68 <IHMctrlInit+0xbc>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a12      	ldr	r2, [pc, #72]	; (8000f70 <IHMctrlInit+0xc4>)
 8000f26:	6013      	str	r3, [r2, #0]
	watchdogMode = 0;
 8000f28:	4b12      	ldr	r3, [pc, #72]	; (8000f74 <IHMctrlInit+0xc8>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]
	pipe1StatusMode = 0;
 8000f2e:	4b12      	ldr	r3, [pc, #72]	; (8000f78 <IHMctrlInit+0xcc>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]

}
 8000f34:	bf00      	nop
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	20000510 	.word	0x20000510
 8000f3c:	200002f0 	.word	0x200002f0
 8000f40:	40013800 	.word	0x40013800
 8000f44:	200003ec 	.word	0x200003ec
 8000f48:	40020000 	.word	0x40020000
 8000f4c:	20000628 	.word	0x20000628
 8000f50:	40005800 	.word	0x40005800
 8000f54:	200002ec 	.word	0x200002ec
 8000f58:	200002c8 	.word	0x200002c8
 8000f5c:	20000624 	.word	0x20000624
 8000f60:	200002d8 	.word	0x200002d8
 8000f64:	20000620 	.word	0x20000620
 8000f68:	200002b8 	.word	0x200002b8
 8000f6c:	2000050c 	.word	0x2000050c
 8000f70:	200002e8 	.word	0x200002e8
 8000f74:	200002d4 	.word	0x200002d4
 8000f78:	20000508 	.word	0x20000508

08000f7c <getFloatAxisVal>:

/*
 * Get value of each axis and store it in val.
 */
unsigned int getFloatAxisVal(char *cmd, float *val)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	6039      	str	r1, [r7, #0]
	unsigned int axisEnable = 0; // set bit if axis is enable .
 8000f86:	2300      	movs	r3, #0
 8000f88:	60fb      	str	r3, [r7, #12]
	char *ptrFind = strpbrk(cmd,"X");
 8000f8a:	2158      	movs	r1, #88	; 0x58
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	f009 fdd1 	bl	800ab34 <strchr>
 8000f92:	60b8      	str	r0, [r7, #8]
	if(ptrFind)
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d00a      	beq.n	8000fb0 <getFloatAxisVal+0x34>
	{
		sscanf(ptrFind+1,"%f",&val[X]);
 8000f9a:	68bb      	ldr	r3, [r7, #8]
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	683a      	ldr	r2, [r7, #0]
 8000fa0:	4924      	ldr	r1, [pc, #144]	; (8001034 <getFloatAxisVal+0xb8>)
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f009 fd46 	bl	800aa34 <siscanf>
		axisEnable |= 0x01;
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	f043 0301 	orr.w	r3, r3, #1
 8000fae:	60fb      	str	r3, [r7, #12]
	}


	ptrFind = strpbrk(cmd,"Y");
 8000fb0:	2159      	movs	r1, #89	; 0x59
 8000fb2:	6878      	ldr	r0, [r7, #4]
 8000fb4:	f009 fdbe 	bl	800ab34 <strchr>
 8000fb8:	60b8      	str	r0, [r7, #8]
	if(ptrFind)
 8000fba:	68bb      	ldr	r3, [r7, #8]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d00b      	beq.n	8000fd8 <getFloatAxisVal+0x5c>
	{
		sscanf(ptrFind+1,"%f",&val[Y]);
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	1c58      	adds	r0, r3, #1
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	3304      	adds	r3, #4
 8000fc8:	461a      	mov	r2, r3
 8000fca:	491a      	ldr	r1, [pc, #104]	; (8001034 <getFloatAxisVal+0xb8>)
 8000fcc:	f009 fd32 	bl	800aa34 <siscanf>
		axisEnable |= 0x02;
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	f043 0302 	orr.w	r3, r3, #2
 8000fd6:	60fb      	str	r3, [r7, #12]
	}

	ptrFind = strpbrk(cmd,"Z");
 8000fd8:	215a      	movs	r1, #90	; 0x5a
 8000fda:	6878      	ldr	r0, [r7, #4]
 8000fdc:	f009 fdaa 	bl	800ab34 <strchr>
 8000fe0:	60b8      	str	r0, [r7, #8]
	if(ptrFind)
 8000fe2:	68bb      	ldr	r3, [r7, #8]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d00b      	beq.n	8001000 <getFloatAxisVal+0x84>
	{
		sscanf(ptrFind+1,"%f",&val[Z]);
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	1c58      	adds	r0, r3, #1
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	3308      	adds	r3, #8
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	4910      	ldr	r1, [pc, #64]	; (8001034 <getFloatAxisVal+0xb8>)
 8000ff4:	f009 fd1e 	bl	800aa34 <siscanf>
		axisEnable |= 0x04;
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	f043 0304 	orr.w	r3, r3, #4
 8000ffe:	60fb      	str	r3, [r7, #12]
	}

	ptrFind = strpbrk(cmd,"C");
 8001000:	2143      	movs	r1, #67	; 0x43
 8001002:	6878      	ldr	r0, [r7, #4]
 8001004:	f009 fd96 	bl	800ab34 <strchr>
 8001008:	60b8      	str	r0, [r7, #8]
	if(ptrFind)
 800100a:	68bb      	ldr	r3, [r7, #8]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d00b      	beq.n	8001028 <getFloatAxisVal+0xac>
	{
		sscanf(ptrFind+1,"%f",&val[T]);
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	1c58      	adds	r0, r3, #1
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	330c      	adds	r3, #12
 8001018:	461a      	mov	r2, r3
 800101a:	4906      	ldr	r1, [pc, #24]	; (8001034 <getFloatAxisVal+0xb8>)
 800101c:	f009 fd0a 	bl	800aa34 <siscanf>
		axisEnable |= 0x08;
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	f043 0308 	orr.w	r3, r3, #8
 8001026:	60fb      	str	r3, [r7, #12]
	}
	return axisEnable;
 8001028:	68fb      	ldr	r3, [r7, #12]
}
 800102a:	4618      	mov	r0, r3
 800102c:	3710      	adds	r7, #16
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	0800ee08 	.word	0x0800ee08

08001038 <sendPos>:

/*
 * Send position of hardware to PC.
 */
void sendPos(void)
{
 8001038:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800103c:	b0a4      	sub	sp, #144	; 0x90
 800103e:	af06      	add	r7, sp, #24
	float pos[4];
	char posStr[100];
	hcGetPos(&hc,pos);
 8001040:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001044:	4619      	mov	r1, r3
 8001046:	4818      	ldr	r0, [pc, #96]	; (80010a8 <sendPos+0x70>)
 8001048:	f002 fc6a 	bl	8003920 <hcGetPos>

	sprintf(posStr,"0X:%.4f Y:%.4f Z:%.4f C:%.4f\r",pos[X],pos[Y],pos[Z],pos[T]);
 800104c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800104e:	4618      	mov	r0, r3
 8001050:	f7ff faa2 	bl	8000598 <__aeabi_f2d>
 8001054:	4682      	mov	sl, r0
 8001056:	468b      	mov	fp, r1
 8001058:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff fa9c 	bl	8000598 <__aeabi_f2d>
 8001060:	4604      	mov	r4, r0
 8001062:	460d      	mov	r5, r1
 8001064:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff fa96 	bl	8000598 <__aeabi_f2d>
 800106c:	4680      	mov	r8, r0
 800106e:	4689      	mov	r9, r1
 8001070:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff fa90 	bl	8000598 <__aeabi_f2d>
 8001078:	4602      	mov	r2, r0
 800107a:	460b      	mov	r3, r1
 800107c:	1d38      	adds	r0, r7, #4
 800107e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001082:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001086:	e9cd 4500 	strd	r4, r5, [sp]
 800108a:	4652      	mov	r2, sl
 800108c:	465b      	mov	r3, fp
 800108e:	4907      	ldr	r1, [pc, #28]	; (80010ac <sendPos+0x74>)
 8001090:	f009 fcb0 	bl	800a9f4 <siprintf>
	tcDMASendStr(&tcPc,posStr);
 8001094:	1d3b      	adds	r3, r7, #4
 8001096:	4619      	mov	r1, r3
 8001098:	4805      	ldr	r0, [pc, #20]	; (80010b0 <sendPos+0x78>)
 800109a:	f001 fe71 	bl	8002d80 <tcDMASendStr>
}
 800109e:	bf00      	nop
 80010a0:	3778      	adds	r7, #120	; 0x78
 80010a2:	46bd      	mov	sp, r7
 80010a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80010a8:	20000628 	.word	0x20000628
 80010ac:	0800ee0c 	.word	0x0800ee0c
 80010b0:	200003ec 	.word	0x200003ec

080010b4 <setZHeasRefCommad>:


void setZHeasRefCommad(char *cmd)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b086      	sub	sp, #24
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
	float pos[4] = {0.0f, 0.0f, 0.0f, 0.0f};
 80010bc:	f107 0308 	add.w	r3, r7, #8
 80010c0:	2200      	movs	r2, #0
 80010c2:	601a      	str	r2, [r3, #0]
 80010c4:	605a      	str	r2, [r3, #4]
 80010c6:	609a      	str	r2, [r3, #8]
 80010c8:	60da      	str	r2, [r3, #12]
	getFloatAxisVal(cmd,pos);
 80010ca:	f107 0308 	add.w	r3, r7, #8
 80010ce:	4619      	mov	r1, r3
 80010d0:	6878      	ldr	r0, [r7, #4]
 80010d2:	f7ff ff53 	bl	8000f7c <getFloatAxisVal>
	hcSetZHeadOffset(&hc,pos[Z]);
 80010d6:	edd7 7a04 	vldr	s15, [r7, #16]
 80010da:	eeb0 0a67 	vmov.f32	s0, s15
 80010de:	4805      	ldr	r0, [pc, #20]	; (80010f4 <setZHeasRefCommad+0x40>)
 80010e0:	f002 fa5e 	bl	80035a0 <hcSetZHeadOffset>
	tcDMASendStr(&tcPc,"0OK\r");
 80010e4:	4904      	ldr	r1, [pc, #16]	; (80010f8 <setZHeasRefCommad+0x44>)
 80010e6:	4805      	ldr	r0, [pc, #20]	; (80010fc <setZHeasRefCommad+0x48>)
 80010e8:	f001 fe4a 	bl	8002d80 <tcDMASendStr>
}
 80010ec:	bf00      	nop
 80010ee:	3718      	adds	r7, #24
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	20000628 	.word	0x20000628
 80010f8:	0800ee2c 	.word	0x0800ee2c
 80010fc:	200003ec 	.word	0x200003ec

08001100 <setScanRefCommad>:

void setScanRefCommad(char *cmd)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b086      	sub	sp, #24
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
	float pos[4] = {0.0f, 0.0f, 0.0f, 0.0f};
 8001108:	f107 0308 	add.w	r3, r7, #8
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	605a      	str	r2, [r3, #4]
 8001112:	609a      	str	r2, [r3, #8]
 8001114:	60da      	str	r2, [r3, #12]
	getFloatAxisVal(cmd,pos);
 8001116:	f107 0308 	add.w	r3, r7, #8
 800111a:	4619      	mov	r1, r3
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f7ff ff2d 	bl	8000f7c <getFloatAxisVal>
	hcSetScanPos(&hc,pos);
 8001122:	f107 0308 	add.w	r3, r7, #8
 8001126:	4619      	mov	r1, r3
 8001128:	4805      	ldr	r0, [pc, #20]	; (8001140 <setScanRefCommad+0x40>)
 800112a:	f002 fb33 	bl	8003794 <hcSetScanPos>
	tcDMASendStr(&tcPc,"0OK\r");
 800112e:	4905      	ldr	r1, [pc, #20]	; (8001144 <setScanRefCommad+0x44>)
 8001130:	4805      	ldr	r0, [pc, #20]	; (8001148 <setScanRefCommad+0x48>)
 8001132:	f001 fe25 	bl	8002d80 <tcDMASendStr>
}
 8001136:	bf00      	nop
 8001138:	3718      	adds	r7, #24
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	20000628 	.word	0x20000628
 8001144:	0800ee2c 	.word	0x0800ee2c
 8001148:	200003ec 	.word	0x200003ec

0800114c <setBoardRefCommad>:

void setBoardRefCommad(char *cmd)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
	float pos[4] = {0.0f, 0.0f, 0.0f, 0.0f};
 8001154:	f107 0308 	add.w	r3, r7, #8
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	609a      	str	r2, [r3, #8]
 8001160:	60da      	str	r2, [r3, #12]
	getFloatAxisVal(cmd,pos);
 8001162:	f107 0308 	add.w	r3, r7, #8
 8001166:	4619      	mov	r1, r3
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	f7ff ff07 	bl	8000f7c <getFloatAxisVal>
	hcSetBoardPos(&hc,pos);
 800116e:	f107 0308 	add.w	r3, r7, #8
 8001172:	4619      	mov	r1, r3
 8001174:	4805      	ldr	r0, [pc, #20]	; (800118c <setBoardRefCommad+0x40>)
 8001176:	f002 facd 	bl	8003714 <hcSetBoardPos>
	tcDMASendStr(&tcPc,"0OK\r");
 800117a:	4905      	ldr	r1, [pc, #20]	; (8001190 <setBoardRefCommad+0x44>)
 800117c:	4805      	ldr	r0, [pc, #20]	; (8001194 <setBoardRefCommad+0x48>)
 800117e:	f001 fdff 	bl	8002d80 <tcDMASendStr>
}
 8001182:	bf00      	nop
 8001184:	3718      	adds	r7, #24
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	20000628 	.word	0x20000628
 8001190:	0800ee2c 	.word	0x0800ee2c
 8001194:	200003ec 	.word	0x200003ec

08001198 <setSpeedCommand>:

void setSpeedCommand(char *cmd)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b086      	sub	sp, #24
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
	float speed[4] = {0.0f, 0.0f, 0.0f, 0.0f};
 80011a0:	f107 0308 	add.w	r3, r7, #8
 80011a4:	2200      	movs	r2, #0
 80011a6:	601a      	str	r2, [r3, #0]
 80011a8:	605a      	str	r2, [r3, #4]
 80011aa:	609a      	str	r2, [r3, #8]
 80011ac:	60da      	str	r2, [r3, #12]
	getFloatAxisVal(cmd,speed);
 80011ae:	f107 0308 	add.w	r3, r7, #8
 80011b2:	4619      	mov	r1, r3
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f7ff fee1 	bl	8000f7c <getFloatAxisVal>
	hcSetSpeed(&hc, speed);
 80011ba:	f107 0308 	add.w	r3, r7, #8
 80011be:	4619      	mov	r1, r3
 80011c0:	4805      	ldr	r0, [pc, #20]	; (80011d8 <setSpeedCommand+0x40>)
 80011c2:	f002 fc69 	bl	8003a98 <hcSetSpeed>
	tcDMASendStr(&tcPc,"0OK\r");
 80011c6:	4905      	ldr	r1, [pc, #20]	; (80011dc <setSpeedCommand+0x44>)
 80011c8:	4805      	ldr	r0, [pc, #20]	; (80011e0 <setSpeedCommand+0x48>)
 80011ca:	f001 fdd9 	bl	8002d80 <tcDMASendStr>
}
 80011ce:	bf00      	nop
 80011d0:	3718      	adds	r7, #24
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	20000628 	.word	0x20000628
 80011dc:	0800ee2c 	.word	0x0800ee2c
 80011e0:	200003ec 	.word	0x200003ec

080011e4 <setAccelCommand>:

void setAccelCommand(char *cmd)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b086      	sub	sp, #24
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
	float accel[4] = {0.0f, 0.0f, 0.0f, 0.0f};
 80011ec:	f107 0308 	add.w	r3, r7, #8
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	605a      	str	r2, [r3, #4]
 80011f6:	609a      	str	r2, [r3, #8]
 80011f8:	60da      	str	r2, [r3, #12]
	getFloatAxisVal(cmd,accel);
 80011fa:	f107 0308 	add.w	r3, r7, #8
 80011fe:	4619      	mov	r1, r3
 8001200:	6878      	ldr	r0, [r7, #4]
 8001202:	f7ff febb 	bl	8000f7c <getFloatAxisVal>
	hcSetAccel(&hc, accel);
 8001206:	f107 0308 	add.w	r3, r7, #8
 800120a:	4619      	mov	r1, r3
 800120c:	4805      	ldr	r0, [pc, #20]	; (8001224 <setAccelCommand+0x40>)
 800120e:	f002 fbb7 	bl	8003980 <hcSetAccel>
	tcDMASendStr(&tcPc,"0OK\r");
 8001212:	4905      	ldr	r1, [pc, #20]	; (8001228 <setAccelCommand+0x44>)
 8001214:	4805      	ldr	r0, [pc, #20]	; (800122c <setAccelCommand+0x48>)
 8001216:	f001 fdb3 	bl	8002d80 <tcDMASendStr>
}
 800121a:	bf00      	nop
 800121c:	3718      	adds	r7, #24
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	20000628 	.word	0x20000628
 8001228:	0800ee2c 	.word	0x0800ee2c
 800122c:	200003ec 	.word	0x200003ec

08001230 <setStepConfCommand>:
void setStepConfCommand(char *cmd)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b086      	sub	sp, #24
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
	float stepC[4] = {0.0f, 0.0f, 0.0f, 0.0f};
 8001238:	f107 0308 	add.w	r3, r7, #8
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
 8001240:	605a      	str	r2, [r3, #4]
 8001242:	609a      	str	r2, [r3, #8]
 8001244:	60da      	str	r2, [r3, #12]
	getFloatAxisVal(cmd,stepC);
 8001246:	f107 0308 	add.w	r3, r7, #8
 800124a:	4619      	mov	r1, r3
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	f7ff fe95 	bl	8000f7c <getFloatAxisVal>
	hcSetStepmm(&hc, stepC);
 8001252:	f107 0308 	add.w	r3, r7, #8
 8001256:	4619      	mov	r1, r3
 8001258:	4805      	ldr	r0, [pc, #20]	; (8001270 <setStepConfCommand+0x40>)
 800125a:	f002 fca9 	bl	8003bb0 <hcSetStepmm>
	tcDMASendStr(&tcPc,"0OK\r");
 800125e:	4905      	ldr	r1, [pc, #20]	; (8001274 <setStepConfCommand+0x44>)
 8001260:	4805      	ldr	r0, [pc, #20]	; (8001278 <setStepConfCommand+0x48>)
 8001262:	f001 fd8d 	bl	8002d80 <tcDMASendStr>
}
 8001266:	bf00      	nop
 8001268:	3718      	adds	r7, #24
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	20000628 	.word	0x20000628
 8001274:	0800ee2c 	.word	0x0800ee2c
 8001278:	200003ec 	.word	0x200003ec

0800127c <homeCommand>:

void homeCommand(char *cmd)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
	axisEenableRequest = 0;
 8001284:	4b24      	ldr	r3, [pc, #144]	; (8001318 <homeCommand+0x9c>)
 8001286:	2200      	movs	r2, #0
 8001288:	601a      	str	r2, [r3, #0]
	if(cmd[0] == 0)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d103      	bne.n	800129a <homeCommand+0x1e>
	{
		axisEenableRequest = 0x0F;
 8001292:	4b21      	ldr	r3, [pc, #132]	; (8001318 <homeCommand+0x9c>)
 8001294:	220f      	movs	r2, #15
 8001296:	601a      	str	r2, [r3, #0]
 8001298:	e033      	b.n	8001302 <homeCommand+0x86>
	}
	else
	{
		if(strchr (cmd,'X'))
 800129a:	2158      	movs	r1, #88	; 0x58
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f009 fc49 	bl	800ab34 <strchr>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d005      	beq.n	80012b4 <homeCommand+0x38>
			axisEenableRequest |= 0x01;
 80012a8:	4b1b      	ldr	r3, [pc, #108]	; (8001318 <homeCommand+0x9c>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f043 0301 	orr.w	r3, r3, #1
 80012b0:	4a19      	ldr	r2, [pc, #100]	; (8001318 <homeCommand+0x9c>)
 80012b2:	6013      	str	r3, [r2, #0]
		if(strchr (cmd,'Y'))
 80012b4:	2159      	movs	r1, #89	; 0x59
 80012b6:	6878      	ldr	r0, [r7, #4]
 80012b8:	f009 fc3c 	bl	800ab34 <strchr>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d005      	beq.n	80012ce <homeCommand+0x52>
			axisEenableRequest |= 0x02;
 80012c2:	4b15      	ldr	r3, [pc, #84]	; (8001318 <homeCommand+0x9c>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f043 0302 	orr.w	r3, r3, #2
 80012ca:	4a13      	ldr	r2, [pc, #76]	; (8001318 <homeCommand+0x9c>)
 80012cc:	6013      	str	r3, [r2, #0]
		if(strchr (cmd,'Z'))
 80012ce:	215a      	movs	r1, #90	; 0x5a
 80012d0:	6878      	ldr	r0, [r7, #4]
 80012d2:	f009 fc2f 	bl	800ab34 <strchr>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d005      	beq.n	80012e8 <homeCommand+0x6c>
			axisEenableRequest |= 0x04;
 80012dc:	4b0e      	ldr	r3, [pc, #56]	; (8001318 <homeCommand+0x9c>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f043 0304 	orr.w	r3, r3, #4
 80012e4:	4a0c      	ldr	r2, [pc, #48]	; (8001318 <homeCommand+0x9c>)
 80012e6:	6013      	str	r3, [r2, #0]
		if(strchr (cmd,'C'))
 80012e8:	2143      	movs	r1, #67	; 0x43
 80012ea:	6878      	ldr	r0, [r7, #4]
 80012ec:	f009 fc22 	bl	800ab34 <strchr>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d005      	beq.n	8001302 <homeCommand+0x86>
			axisEenableRequest |= 0x08;
 80012f6:	4b08      	ldr	r3, [pc, #32]	; (8001318 <homeCommand+0x9c>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f043 0308 	orr.w	r3, r3, #8
 80012fe:	4a06      	ldr	r2, [pc, #24]	; (8001318 <homeCommand+0x9c>)
 8001300:	6013      	str	r3, [r2, #0]
	}
	appHomingState = home_start;
 8001302:	4b06      	ldr	r3, [pc, #24]	; (800131c <homeCommand+0xa0>)
 8001304:	2200      	movs	r2, #0
 8001306:	701a      	strb	r2, [r3, #0]
	appState = homing;
 8001308:	4b05      	ldr	r3, [pc, #20]	; (8001320 <homeCommand+0xa4>)
 800130a:	2203      	movs	r2, #3
 800130c:	701a      	strb	r2, [r3, #0]
	sendPos();
	driverDisable(X);
	driverDisable(Y);
	driverDisable(Z);
	driverDisable(T);*/
}
 800130e:	bf00      	nop
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	20000620 	.word	0x20000620
 800131c:	2000073c 	.word	0x2000073c
 8001320:	20000624 	.word	0x20000624

08001324 <moveCommand>:
/*
 * Manage movement and  speed if requested.
 * If C move is present only circular speed is changed.
 */
void moveCommand(char *cmd)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
	char *ptrFind = strpbrk(cmd,"F");
 800132c:	2146      	movs	r1, #70	; 0x46
 800132e:	6878      	ldr	r0, [r7, #4]
 8001330:	f009 fc00 	bl	800ab34 <strchr>
 8001334:	60f8      	str	r0, [r7, #12]
	if(ptrFind)
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d01d      	beq.n	8001378 <moveCommand+0x54>
	{
		float speed;
		//exctractParam(ptrFind,' ',strParam);
		sscanf(ptrFind+1,"%f",&speed);
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	3301      	adds	r3, #1
 8001340:	f107 0208 	add.w	r2, r7, #8
 8001344:	4913      	ldr	r1, [pc, #76]	; (8001394 <moveCommand+0x70>)
 8001346:	4618      	mov	r0, r3
 8001348:	f009 fb74 	bl	800aa34 <siscanf>
		if(strpbrk(cmd,"C"))
 800134c:	2143      	movs	r1, #67	; 0x43
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f009 fbf0 	bl	800ab34 <strchr>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d007      	beq.n	800136a <moveCommand+0x46>
			hcSetRotationSpeed(&hc, speed);
 800135a:	edd7 7a02 	vldr	s15, [r7, #8]
 800135e:	eeb0 0a67 	vmov.f32	s0, s15
 8001362:	480d      	ldr	r0, [pc, #52]	; (8001398 <moveCommand+0x74>)
 8001364:	f002 fa92 	bl	800388c <hcSetRotationSpeed>
 8001368:	e006      	b.n	8001378 <moveCommand+0x54>
		else
			hcSetLinearSpeed(&hc, speed);
 800136a:	edd7 7a02 	vldr	s15, [r7, #8]
 800136e:	eeb0 0a67 	vmov.f32	s0, s15
 8001372:	4809      	ldr	r0, [pc, #36]	; (8001398 <moveCommand+0x74>)
 8001374:	f002 fa4e 	bl	8003814 <hcSetLinearSpeed>
	}

	axisEenableRequest = getFloatAxisVal(cmd,moveRequestArr);
 8001378:	4908      	ldr	r1, [pc, #32]	; (800139c <moveCommand+0x78>)
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	f7ff fdfe 	bl	8000f7c <getFloatAxisVal>
 8001380:	4603      	mov	r3, r0
 8001382:	4a07      	ldr	r2, [pc, #28]	; (80013a0 <moveCommand+0x7c>)
 8001384:	6013      	str	r3, [r2, #0]
	appState = moveRequest;
 8001386:	4b07      	ldr	r3, [pc, #28]	; (80013a4 <moveCommand+0x80>)
 8001388:	2201      	movs	r2, #1
 800138a:	701a      	strb	r2, [r3, #0]
	sendPos();
	driverDisable(X);
	driverDisable(Y);
	driverDisable(Z);
	driverDisable(T);*/
}
 800138c:	bf00      	nop
 800138e:	3710      	adds	r7, #16
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	0800ee08 	.word	0x0800ee08
 8001398:	20000628 	.word	0x20000628
 800139c:	200002d8 	.word	0x200002d8
 80013a0:	20000620 	.word	0x20000620
 80013a4:	20000624 	.word	0x20000624

080013a8 <readAccel>:


void readAccel(void)
{
 80013a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013ac:	b0a4      	sub	sp, #144	; 0x90
 80013ae:	af06      	add	r7, sp, #24
	char strOut[100];
	float accel[4]= {0.0f, 0.0f, 0.0f, 0.0f};
 80013b0:	1d3b      	adds	r3, r7, #4
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	605a      	str	r2, [r3, #4]
 80013b8:	609a      	str	r2, [r3, #8]
 80013ba:	60da      	str	r2, [r3, #12]
	hcGetAccel(&hc, accel);
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	4619      	mov	r1, r3
 80013c0:	4819      	ldr	r0, [pc, #100]	; (8001428 <readAccel+0x80>)
 80013c2:	f002 fb3d 	bl	8003a40 <hcGetAccel>
	sprintf(strOut, "0X%f Y%f Z%f C%f\r", accel[X], accel[Y], accel[Z], accel[T]);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	4618      	mov	r0, r3
 80013ca:	f7ff f8e5 	bl	8000598 <__aeabi_f2d>
 80013ce:	4682      	mov	sl, r0
 80013d0:	468b      	mov	fp, r1
 80013d2:	68bb      	ldr	r3, [r7, #8]
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff f8df 	bl	8000598 <__aeabi_f2d>
 80013da:	4604      	mov	r4, r0
 80013dc:	460d      	mov	r5, r1
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff f8d9 	bl	8000598 <__aeabi_f2d>
 80013e6:	4680      	mov	r8, r0
 80013e8:	4689      	mov	r9, r1
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	4618      	mov	r0, r3
 80013ee:	f7ff f8d3 	bl	8000598 <__aeabi_f2d>
 80013f2:	4602      	mov	r2, r0
 80013f4:	460b      	mov	r3, r1
 80013f6:	f107 0014 	add.w	r0, r7, #20
 80013fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80013fe:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001402:	e9cd 4500 	strd	r4, r5, [sp]
 8001406:	4652      	mov	r2, sl
 8001408:	465b      	mov	r3, fp
 800140a:	4908      	ldr	r1, [pc, #32]	; (800142c <readAccel+0x84>)
 800140c:	f009 faf2 	bl	800a9f4 <siprintf>
	tcDMASendStr(&tcPc,strOut);
 8001410:	f107 0314 	add.w	r3, r7, #20
 8001414:	4619      	mov	r1, r3
 8001416:	4806      	ldr	r0, [pc, #24]	; (8001430 <readAccel+0x88>)
 8001418:	f001 fcb2 	bl	8002d80 <tcDMASendStr>
}
 800141c:	bf00      	nop
 800141e:	3778      	adds	r7, #120	; 0x78
 8001420:	46bd      	mov	sp, r7
 8001422:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001426:	bf00      	nop
 8001428:	20000628 	.word	0x20000628
 800142c:	0800ee34 	.word	0x0800ee34
 8001430:	200003ec 	.word	0x200003ec

08001434 <readStepConf>:

void readStepConf(void)
{
 8001434:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001438:	b0a4      	sub	sp, #144	; 0x90
 800143a:	af06      	add	r7, sp, #24
	char strOut[100];
	float stepC[4]= {0.0f, 0.0f, 0.0f, 0.0f};
 800143c:	1d3b      	adds	r3, r7, #4
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	605a      	str	r2, [r3, #4]
 8001444:	609a      	str	r2, [r3, #8]
 8001446:	60da      	str	r2, [r3, #12]
	hcGetStepmm(&hc, stepC);
 8001448:	1d3b      	adds	r3, r7, #4
 800144a:	4619      	mov	r1, r3
 800144c:	4819      	ldr	r0, [pc, #100]	; (80014b4 <readStepConf+0x80>)
 800144e:	f002 fc07 	bl	8003c60 <hcGetStepmm>
	sprintf(strOut, "0X%f Y%f Z%f C%f\r", stepC[X], stepC[Y], stepC[Z], stepC[T]);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff f89f 	bl	8000598 <__aeabi_f2d>
 800145a:	4682      	mov	sl, r0
 800145c:	468b      	mov	fp, r1
 800145e:	68bb      	ldr	r3, [r7, #8]
 8001460:	4618      	mov	r0, r3
 8001462:	f7ff f899 	bl	8000598 <__aeabi_f2d>
 8001466:	4604      	mov	r4, r0
 8001468:	460d      	mov	r5, r1
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	4618      	mov	r0, r3
 800146e:	f7ff f893 	bl	8000598 <__aeabi_f2d>
 8001472:	4680      	mov	r8, r0
 8001474:	4689      	mov	r9, r1
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	4618      	mov	r0, r3
 800147a:	f7ff f88d 	bl	8000598 <__aeabi_f2d>
 800147e:	4602      	mov	r2, r0
 8001480:	460b      	mov	r3, r1
 8001482:	f107 0014 	add.w	r0, r7, #20
 8001486:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800148a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800148e:	e9cd 4500 	strd	r4, r5, [sp]
 8001492:	4652      	mov	r2, sl
 8001494:	465b      	mov	r3, fp
 8001496:	4908      	ldr	r1, [pc, #32]	; (80014b8 <readStepConf+0x84>)
 8001498:	f009 faac 	bl	800a9f4 <siprintf>
	tcDMASendStr(&tcPc,strOut);
 800149c:	f107 0314 	add.w	r3, r7, #20
 80014a0:	4619      	mov	r1, r3
 80014a2:	4806      	ldr	r0, [pc, #24]	; (80014bc <readStepConf+0x88>)
 80014a4:	f001 fc6c 	bl	8002d80 <tcDMASendStr>
}
 80014a8:	bf00      	nop
 80014aa:	3778      	adds	r7, #120	; 0x78
 80014ac:	46bd      	mov	sp, r7
 80014ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80014b2:	bf00      	nop
 80014b4:	20000628 	.word	0x20000628
 80014b8:	0800ee34 	.word	0x0800ee34
 80014bc:	200003ec 	.word	0x200003ec

080014c0 <readSpeed>:

void readSpeed(void)
{
 80014c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80014c4:	b0a4      	sub	sp, #144	; 0x90
 80014c6:	af06      	add	r7, sp, #24
	char strOut[100];
	float speed[4]= {0.0f, 0.0f, 0.0f, 0.0f};
 80014c8:	1d3b      	adds	r3, r7, #4
 80014ca:	2200      	movs	r2, #0
 80014cc:	601a      	str	r2, [r3, #0]
 80014ce:	605a      	str	r2, [r3, #4]
 80014d0:	609a      	str	r2, [r3, #8]
 80014d2:	60da      	str	r2, [r3, #12]
	hcGetSpeed(&hc, speed);
 80014d4:	1d3b      	adds	r3, r7, #4
 80014d6:	4619      	mov	r1, r3
 80014d8:	4819      	ldr	r0, [pc, #100]	; (8001540 <readSpeed+0x80>)
 80014da:	f002 fb3d 	bl	8003b58 <hcGetSpeed>
	sprintf(strOut, "0X%f Y%f Z%f C%f\r", speed[X], speed[Y], speed[Z], speed[T]);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7ff f859 	bl	8000598 <__aeabi_f2d>
 80014e6:	4682      	mov	sl, r0
 80014e8:	468b      	mov	fp, r1
 80014ea:	68bb      	ldr	r3, [r7, #8]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff f853 	bl	8000598 <__aeabi_f2d>
 80014f2:	4604      	mov	r4, r0
 80014f4:	460d      	mov	r5, r1
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff f84d 	bl	8000598 <__aeabi_f2d>
 80014fe:	4680      	mov	r8, r0
 8001500:	4689      	mov	r9, r1
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff f847 	bl	8000598 <__aeabi_f2d>
 800150a:	4602      	mov	r2, r0
 800150c:	460b      	mov	r3, r1
 800150e:	f107 0014 	add.w	r0, r7, #20
 8001512:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001516:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800151a:	e9cd 4500 	strd	r4, r5, [sp]
 800151e:	4652      	mov	r2, sl
 8001520:	465b      	mov	r3, fp
 8001522:	4908      	ldr	r1, [pc, #32]	; (8001544 <readSpeed+0x84>)
 8001524:	f009 fa66 	bl	800a9f4 <siprintf>
	tcDMASendStr(&tcPc,strOut);
 8001528:	f107 0314 	add.w	r3, r7, #20
 800152c:	4619      	mov	r1, r3
 800152e:	4806      	ldr	r0, [pc, #24]	; (8001548 <readSpeed+0x88>)
 8001530:	f001 fc26 	bl	8002d80 <tcDMASendStr>
}
 8001534:	bf00      	nop
 8001536:	3778      	adds	r7, #120	; 0x78
 8001538:	46bd      	mov	sp, r7
 800153a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800153e:	bf00      	nop
 8001540:	20000628 	.word	0x20000628
 8001544:	0800ee34 	.word	0x0800ee34
 8001548:	200003ec 	.word	0x200003ec

0800154c <readScanRef>:

void readScanRef(void)
{
 800154c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001550:	b0a2      	sub	sp, #136	; 0x88
 8001552:	af04      	add	r7, sp, #16
	char strOut[100];
	float sr[4]= {0.0f, 0.0f, 0.0f, 0.0f};
 8001554:	1d3b      	adds	r3, r7, #4
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	605a      	str	r2, [r3, #4]
 800155c:	609a      	str	r2, [r3, #8]
 800155e:	60da      	str	r2, [r3, #12]
	hcGetScanPos(&hc, sr);
 8001560:	1d3b      	adds	r3, r7, #4
 8001562:	4619      	mov	r1, r3
 8001564:	4815      	ldr	r0, [pc, #84]	; (80015bc <readScanRef+0x70>)
 8001566:	f002 f939 	bl	80037dc <hcGetScanPos>
	sprintf(strOut, "0X%f Y%f Z%f\r", sr[X], sr[Y], sr[Z]);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	4618      	mov	r0, r3
 800156e:	f7ff f813 	bl	8000598 <__aeabi_f2d>
 8001572:	4680      	mov	r8, r0
 8001574:	4689      	mov	r9, r1
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	4618      	mov	r0, r3
 800157a:	f7ff f80d 	bl	8000598 <__aeabi_f2d>
 800157e:	4604      	mov	r4, r0
 8001580:	460d      	mov	r5, r1
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff f807 	bl	8000598 <__aeabi_f2d>
 800158a:	4602      	mov	r2, r0
 800158c:	460b      	mov	r3, r1
 800158e:	f107 0014 	add.w	r0, r7, #20
 8001592:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001596:	e9cd 4500 	strd	r4, r5, [sp]
 800159a:	4642      	mov	r2, r8
 800159c:	464b      	mov	r3, r9
 800159e:	4908      	ldr	r1, [pc, #32]	; (80015c0 <readScanRef+0x74>)
 80015a0:	f009 fa28 	bl	800a9f4 <siprintf>
	tcDMASendStr(&tcPc,strOut);
 80015a4:	f107 0314 	add.w	r3, r7, #20
 80015a8:	4619      	mov	r1, r3
 80015aa:	4806      	ldr	r0, [pc, #24]	; (80015c4 <readScanRef+0x78>)
 80015ac:	f001 fbe8 	bl	8002d80 <tcDMASendStr>
}
 80015b0:	bf00      	nop
 80015b2:	3778      	adds	r7, #120	; 0x78
 80015b4:	46bd      	mov	sp, r7
 80015b6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80015ba:	bf00      	nop
 80015bc:	20000628 	.word	0x20000628
 80015c0:	0800ee48 	.word	0x0800ee48
 80015c4:	200003ec 	.word	0x200003ec

080015c8 <readBoardRef>:

void readBoardRef(void)
{
 80015c8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80015cc:	b0a2      	sub	sp, #136	; 0x88
 80015ce:	af04      	add	r7, sp, #16
	char strOut[100];
	float sr[4]= {0.0f, 0.0f, 0.0f, 0.0f};
 80015d0:	1d3b      	adds	r3, r7, #4
 80015d2:	2200      	movs	r2, #0
 80015d4:	601a      	str	r2, [r3, #0]
 80015d6:	605a      	str	r2, [r3, #4]
 80015d8:	609a      	str	r2, [r3, #8]
 80015da:	60da      	str	r2, [r3, #12]
	hcGetBoardPos(&hc, sr);
 80015dc:	1d3b      	adds	r3, r7, #4
 80015de:	4619      	mov	r1, r3
 80015e0:	4815      	ldr	r0, [pc, #84]	; (8001638 <readBoardRef+0x70>)
 80015e2:	f002 f8bb 	bl	800375c <hcGetBoardPos>
	sprintf(strOut, "0X%f Y%f Z%f\r", sr[X], sr[Y], sr[Z]);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	4618      	mov	r0, r3
 80015ea:	f7fe ffd5 	bl	8000598 <__aeabi_f2d>
 80015ee:	4680      	mov	r8, r0
 80015f0:	4689      	mov	r9, r1
 80015f2:	68bb      	ldr	r3, [r7, #8]
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7fe ffcf 	bl	8000598 <__aeabi_f2d>
 80015fa:	4604      	mov	r4, r0
 80015fc:	460d      	mov	r5, r1
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	4618      	mov	r0, r3
 8001602:	f7fe ffc9 	bl	8000598 <__aeabi_f2d>
 8001606:	4602      	mov	r2, r0
 8001608:	460b      	mov	r3, r1
 800160a:	f107 0014 	add.w	r0, r7, #20
 800160e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001612:	e9cd 4500 	strd	r4, r5, [sp]
 8001616:	4642      	mov	r2, r8
 8001618:	464b      	mov	r3, r9
 800161a:	4908      	ldr	r1, [pc, #32]	; (800163c <readBoardRef+0x74>)
 800161c:	f009 f9ea 	bl	800a9f4 <siprintf>
	tcDMASendStr(&tcPc,strOut);
 8001620:	f107 0314 	add.w	r3, r7, #20
 8001624:	4619      	mov	r1, r3
 8001626:	4806      	ldr	r0, [pc, #24]	; (8001640 <readBoardRef+0x78>)
 8001628:	f001 fbaa 	bl	8002d80 <tcDMASendStr>
}
 800162c:	bf00      	nop
 800162e:	3778      	adds	r7, #120	; 0x78
 8001630:	46bd      	mov	sp, r7
 8001632:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001636:	bf00      	nop
 8001638:	20000628 	.word	0x20000628
 800163c:	0800ee48 	.word	0x0800ee48
 8001640:	200003ec 	.word	0x200003ec

08001644 <readZHeadOff>:

void readZHeadOff(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b09a      	sub	sp, #104	; 0x68
 8001648:	af00      	add	r7, sp, #0
	char strOut[100];
	sprintf(strOut, "0Z%f\r", hcGetZHeadOffset(&hc));
 800164a:	480b      	ldr	r0, [pc, #44]	; (8001678 <readZHeadOff+0x34>)
 800164c:	f001 ffb8 	bl	80035c0 <hcGetZHeadOffset>
 8001650:	ee10 3a10 	vmov	r3, s0
 8001654:	4618      	mov	r0, r3
 8001656:	f7fe ff9f 	bl	8000598 <__aeabi_f2d>
 800165a:	4602      	mov	r2, r0
 800165c:	460b      	mov	r3, r1
 800165e:	1d38      	adds	r0, r7, #4
 8001660:	4906      	ldr	r1, [pc, #24]	; (800167c <readZHeadOff+0x38>)
 8001662:	f009 f9c7 	bl	800a9f4 <siprintf>
	tcDMASendStr(&tcPc,strOut);
 8001666:	1d3b      	adds	r3, r7, #4
 8001668:	4619      	mov	r1, r3
 800166a:	4805      	ldr	r0, [pc, #20]	; (8001680 <readZHeadOff+0x3c>)
 800166c:	f001 fb88 	bl	8002d80 <tcDMASendStr>
}
 8001670:	bf00      	nop
 8001672:	3768      	adds	r7, #104	; 0x68
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	20000628 	.word	0x20000628
 800167c:	0800ee58 	.word	0x0800ee58
 8001680:	200003ec 	.word	0x200003ec

08001684 <sendFeederList>:

void sendFeederList(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b0c6      	sub	sp, #280	; 0x118
 8001688:	af00      	add	r7, sp, #0
	char strOut[256];
	feederScan();
 800168a:	f001 fc65 	bl	8002f58 <feederScan>
	strOut[0] = '0';
 800168e:	f107 0314 	add.w	r3, r7, #20
 8001692:	2230      	movs	r2, #48	; 0x30
 8001694:	701a      	strb	r2, [r3, #0]
	strOut[1] = 0;
 8001696:	f107 0314 	add.w	r3, r7, #20
 800169a:	2200      	movs	r2, #0
 800169c:	705a      	strb	r2, [r3, #1]

	for(unsigned int i = 0; i<amountFeeder; i++)
 800169e:	2300      	movs	r3, #0
 80016a0:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80016a4:	e016      	b.n	80016d4 <sendFeederList+0x50>
	{
		char addrStr[20];
		sprintf(addrStr, "%d ", feederlist[i]);
 80016a6:	4a21      	ldr	r2, [pc, #132]	; (800172c <sendFeederList+0xa8>)
 80016a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80016ac:	4413      	add	r3, r2
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	461a      	mov	r2, r3
 80016b2:	463b      	mov	r3, r7
 80016b4:	491e      	ldr	r1, [pc, #120]	; (8001730 <sendFeederList+0xac>)
 80016b6:	4618      	mov	r0, r3
 80016b8:	f009 f99c 	bl	800a9f4 <siprintf>
		strcat(strOut,addrStr);
 80016bc:	463a      	mov	r2, r7
 80016be:	f107 0314 	add.w	r3, r7, #20
 80016c2:	4611      	mov	r1, r2
 80016c4:	4618      	mov	r0, r3
 80016c6:	f009 fa26 	bl	800ab16 <strcat>
	for(unsigned int i = 0; i<amountFeeder; i++)
 80016ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80016ce:	3301      	adds	r3, #1
 80016d0:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80016d4:	4b17      	ldr	r3, [pc, #92]	; (8001734 <sendFeederList+0xb0>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	461a      	mov	r2, r3
 80016da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80016de:	4293      	cmp	r3, r2
 80016e0:	d3e1      	bcc.n	80016a6 <sendFeederList+0x22>
	}
	strOut[strlen(strOut)-1] = 0; // Escape last space
 80016e2:	f107 0314 	add.w	r3, r7, #20
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7fe fd9a 	bl	8000220 <strlen>
 80016ec:	4603      	mov	r3, r0
 80016ee:	3b01      	subs	r3, #1
 80016f0:	f107 0214 	add.w	r2, r7, #20
 80016f4:	2100      	movs	r1, #0
 80016f6:	54d1      	strb	r1, [r2, r3]
	strcat(strOut,"\r");
 80016f8:	f107 0314 	add.w	r3, r7, #20
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7fe fd8f 	bl	8000220 <strlen>
 8001702:	4603      	mov	r3, r0
 8001704:	461a      	mov	r2, r3
 8001706:	f107 0314 	add.w	r3, r7, #20
 800170a:	4413      	add	r3, r2
 800170c:	490a      	ldr	r1, [pc, #40]	; (8001738 <sendFeederList+0xb4>)
 800170e:	461a      	mov	r2, r3
 8001710:	460b      	mov	r3, r1
 8001712:	881b      	ldrh	r3, [r3, #0]
 8001714:	8013      	strh	r3, [r2, #0]
	tcDMASendStr(&tcPc,strOut);
 8001716:	f107 0314 	add.w	r3, r7, #20
 800171a:	4619      	mov	r1, r3
 800171c:	4807      	ldr	r0, [pc, #28]	; (800173c <sendFeederList+0xb8>)
 800171e:	f001 fb2f 	bl	8002d80 <tcDMASendStr>
}
 8001722:	bf00      	nop
 8001724:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	20000234 	.word	0x20000234
 8001730:	0800ee60 	.word	0x0800ee60
 8001734:	2000073d 	.word	0x2000073d
 8001738:	0800ee64 	.word	0x0800ee64
 800173c:	200003ec 	.word	0x200003ec

08001740 <getFeederParam>:

void getFeederParam(char *cmd)
{
 8001740:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001744:	b0db      	sub	sp, #364	; 0x16c
 8001746:	af08      	add	r7, sp, #32
 8001748:	1d3b      	adds	r3, r7, #4
 800174a:	6018      	str	r0, [r3, #0]
	char name[40];
	unsigned int addr;
	vector3d pos;
	unsigned char stepS;
	unsigned char stepCMP;
	sscanf(cmd,"%u",&addr);
 800174c:	f107 0218 	add.w	r2, r7, #24
 8001750:	1d3b      	adds	r3, r7, #4
 8001752:	4932      	ldr	r1, [pc, #200]	; (800181c <getFeederParam+0xdc>)
 8001754:	6818      	ldr	r0, [r3, #0]
 8001756:	f009 f96d 	bl	800aa34 <siscanf>

	feederGetName(addr, name);
 800175a:	f107 0318 	add.w	r3, r7, #24
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	b2db      	uxtb	r3, r3
 8001762:	f107 021c 	add.w	r2, r7, #28
 8001766:	4611      	mov	r1, r2
 8001768:	4618      	mov	r0, r3
 800176a:	f001 fcb3 	bl	80030d4 <feederGetName>
	feederGetPos(addr, &pos);
 800176e:	f107 0318 	add.w	r3, r7, #24
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	b2db      	uxtb	r3, r3
 8001776:	f107 020c 	add.w	r2, r7, #12
 800177a:	4611      	mov	r1, r2
 800177c:	4618      	mov	r0, r3
 800177e:	f001 fd03 	bl	8003188 <feederGetPos>
	stepS = feederGetStepSize(addr);
 8001782:	f107 0318 	add.w	r3, r7, #24
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	b2db      	uxtb	r3, r3
 800178a:	4618      	mov	r0, r3
 800178c:	f001 fd68 	bl	8003260 <feederGetStepSize>
 8001790:	4603      	mov	r3, r0
 8001792:	f887 3147 	strb.w	r3, [r7, #327]	; 0x147
	stepCMP = feederGetCMPB(addr);
 8001796:	f107 0318 	add.w	r3, r7, #24
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	b2db      	uxtb	r3, r3
 800179e:	4618      	mov	r0, r3
 80017a0:	f001 fd8a 	bl	80032b8 <feederGetCMPB>
 80017a4:	4603      	mov	r3, r0
 80017a6:	f887 3146 	strb.w	r3, [r7, #326]	; 0x146

	sprintf(strOut,"0N%s X%f Y%f Z%f S%d C%d\r", name, pos.x, pos.y, pos.z, stepS, stepCMP);
 80017aa:	f107 030c 	add.w	r3, r7, #12
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7fe fef1 	bl	8000598 <__aeabi_f2d>
 80017b6:	4604      	mov	r4, r0
 80017b8:	460d      	mov	r5, r1
 80017ba:	f107 030c 	add.w	r3, r7, #12
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7fe fee9 	bl	8000598 <__aeabi_f2d>
 80017c6:	4680      	mov	r8, r0
 80017c8:	4689      	mov	r9, r1
 80017ca:	f107 030c 	add.w	r3, r7, #12
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7fe fee1 	bl	8000598 <__aeabi_f2d>
 80017d6:	4602      	mov	r2, r0
 80017d8:	460b      	mov	r3, r1
 80017da:	f897 1147 	ldrb.w	r1, [r7, #327]	; 0x147
 80017de:	f897 0146 	ldrb.w	r0, [r7, #326]	; 0x146
 80017e2:	f107 0c1c 	add.w	ip, r7, #28
 80017e6:	f107 0644 	add.w	r6, r7, #68	; 0x44
 80017ea:	9007      	str	r0, [sp, #28]
 80017ec:	9106      	str	r1, [sp, #24]
 80017ee:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80017f2:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80017f6:	e9cd 4500 	strd	r4, r5, [sp]
 80017fa:	4662      	mov	r2, ip
 80017fc:	4908      	ldr	r1, [pc, #32]	; (8001820 <getFeederParam+0xe0>)
 80017fe:	4630      	mov	r0, r6
 8001800:	f009 f8f8 	bl	800a9f4 <siprintf>
	tcDMASendStr(&tcPc,strOut);
 8001804:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001808:	4619      	mov	r1, r3
 800180a:	4806      	ldr	r0, [pc, #24]	; (8001824 <getFeederParam+0xe4>)
 800180c:	f001 fab8 	bl	8002d80 <tcDMASendStr>
}
 8001810:	bf00      	nop
 8001812:	f507 77a6 	add.w	r7, r7, #332	; 0x14c
 8001816:	46bd      	mov	sp, r7
 8001818:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800181c:	0800ee68 	.word	0x0800ee68
 8001820:	0800ee6c 	.word	0x0800ee6c
 8001824:	200003ec 	.word	0x200003ec

08001828 <setFeederParam>:

void setFeederParam(char *cmd)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b09c      	sub	sp, #112	; 0x70
 800182c:	af06      	add	r7, sp, #24
 800182e:	6078      	str	r0, [r7, #4]
	char name[50];
	unsigned int addr;
	vector3d pos;
	unsigned int stepS;
	unsigned int stepCMP;
	sscanf(cmd,"%u N%s X%f Y%f Z%f S%u C%u", &addr, name, &(pos.x), &(pos.y), &(pos.z), &stepS, &stepCMP);
 8001830:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8001834:	f107 0220 	add.w	r2, r7, #32
 8001838:	f107 030c 	add.w	r3, r7, #12
 800183c:	9304      	str	r3, [sp, #16]
 800183e:	f107 0310 	add.w	r3, r7, #16
 8001842:	9303      	str	r3, [sp, #12]
 8001844:	f107 0314 	add.w	r3, r7, #20
 8001848:	3308      	adds	r3, #8
 800184a:	9302      	str	r3, [sp, #8]
 800184c:	f107 0314 	add.w	r3, r7, #20
 8001850:	3304      	adds	r3, #4
 8001852:	9301      	str	r3, [sp, #4]
 8001854:	f107 0314 	add.w	r3, r7, #20
 8001858:	9300      	str	r3, [sp, #0]
 800185a:	460b      	mov	r3, r1
 800185c:	491a      	ldr	r1, [pc, #104]	; (80018c8 <setFeederParam+0xa0>)
 800185e:	6878      	ldr	r0, [r7, #4]
 8001860:	f009 f8e8 	bl	800aa34 <siscanf>

	feederSetName(addr, name);
 8001864:	6a3b      	ldr	r3, [r7, #32]
 8001866:	b2db      	uxtb	r3, r3
 8001868:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800186c:	4611      	mov	r1, r2
 800186e:	4618      	mov	r0, r3
 8001870:	f001 fc66 	bl	8003140 <feederSetName>
	feederSetPos(addr, pos);
 8001874:	6a3b      	ldr	r3, [r7, #32]
 8001876:	b2db      	uxtb	r3, r3
 8001878:	edd7 6a05 	vldr	s13, [r7, #20]
 800187c:	ed97 7a06 	vldr	s14, [r7, #24]
 8001880:	edd7 7a07 	vldr	s15, [r7, #28]
 8001884:	eeb0 0a66 	vmov.f32	s0, s13
 8001888:	eef0 0a47 	vmov.f32	s1, s14
 800188c:	eeb0 1a67 	vmov.f32	s2, s15
 8001890:	4618      	mov	r0, r3
 8001892:	f001 fc99 	bl	80031c8 <feederSetPos>
	feederSetStepSize(addr, stepS);
 8001896:	6a3b      	ldr	r3, [r7, #32]
 8001898:	b2db      	uxtb	r3, r3
 800189a:	693a      	ldr	r2, [r7, #16]
 800189c:	b2d2      	uxtb	r2, r2
 800189e:	4611      	mov	r1, r2
 80018a0:	4618      	mov	r0, r3
 80018a2:	f001 fcc7 	bl	8003234 <feederSetStepSize>
	feederSetCMPB(addr, stepCMP);
 80018a6:	6a3b      	ldr	r3, [r7, #32]
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	68fa      	ldr	r2, [r7, #12]
 80018ac:	b2d2      	uxtb	r2, r2
 80018ae:	4611      	mov	r1, r2
 80018b0:	4618      	mov	r0, r3
 80018b2:	f001 fceb 	bl	800328c <feederSetCMPB>

	tcDMASendStr(&tcPc,"0OK\r");
 80018b6:	4905      	ldr	r1, [pc, #20]	; (80018cc <setFeederParam+0xa4>)
 80018b8:	4805      	ldr	r0, [pc, #20]	; (80018d0 <setFeederParam+0xa8>)
 80018ba:	f001 fa61 	bl	8002d80 <tcDMASendStr>
}
 80018be:	bf00      	nop
 80018c0:	3758      	adds	r7, #88	; 0x58
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	0800ee88 	.word	0x0800ee88
 80018cc:	0800ee2c 	.word	0x0800ee2c
 80018d0:	200003ec 	.word	0x200003ec

080018d4 <flashSaveFeeder>:

void flashSaveFeeder(char *cmd)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
	unsigned int addr;
	sscanf(cmd,"%u",&addr);
 80018dc:	f107 030c 	add.w	r3, r7, #12
 80018e0:	461a      	mov	r2, r3
 80018e2:	4908      	ldr	r1, [pc, #32]	; (8001904 <flashSaveFeeder+0x30>)
 80018e4:	6878      	ldr	r0, [r7, #4]
 80018e6:	f009 f8a5 	bl	800aa34 <siscanf>
	feederFlashSave(addr);
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	b2db      	uxtb	r3, r3
 80018ee:	4618      	mov	r0, r3
 80018f0:	f001 fb9c 	bl	800302c <feederFlashSave>
	tcDMASendStr(&tcPc,"0OK\r");
 80018f4:	4904      	ldr	r1, [pc, #16]	; (8001908 <flashSaveFeeder+0x34>)
 80018f6:	4805      	ldr	r0, [pc, #20]	; (800190c <flashSaveFeeder+0x38>)
 80018f8:	f001 fa42 	bl	8002d80 <tcDMASendStr>
}
 80018fc:	bf00      	nop
 80018fe:	3710      	adds	r7, #16
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	0800ee68 	.word	0x0800ee68
 8001908:	0800ee2c 	.word	0x0800ee2c
 800190c:	200003ec 	.word	0x200003ec

08001910 <feederMove>:

void feederMove(char *cmd)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
	unsigned int addr;
	sscanf(cmd,"%u",&addr);
 8001918:	f107 030c 	add.w	r3, r7, #12
 800191c:	461a      	mov	r2, r3
 800191e:	4908      	ldr	r1, [pc, #32]	; (8001940 <feederMove+0x30>)
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	f009 f887 	bl	800aa34 <siscanf>
	feederSendStep(addr);
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	b2db      	uxtb	r3, r3
 800192a:	4618      	mov	r0, r3
 800192c:	f001 fba8 	bl	8003080 <feederSendStep>
	tcDMASendStr(&tcPc,"0OK\r");
 8001930:	4904      	ldr	r1, [pc, #16]	; (8001944 <feederMove+0x34>)
 8001932:	4805      	ldr	r0, [pc, #20]	; (8001948 <feederMove+0x38>)
 8001934:	f001 fa24 	bl	8002d80 <tcDMASendStr>
}
 8001938:	bf00      	nop
 800193a:	3710      	adds	r7, #16
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	0800ee68 	.word	0x0800ee68
 8001944:	0800ee2c 	.word	0x0800ee2c
 8001948:	200003ec 	.word	0x200003ec

0800194c <readCommand>:

void readCommand(char *cmd)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b088      	sub	sp, #32
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
	if( cmd[0] == '2' && cmd[1] == '0' && cmd[2] == '1')
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	2b32      	cmp	r3, #50	; 0x32
 800195a:	d10c      	bne.n	8001976 <readCommand+0x2a>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	3301      	adds	r3, #1
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	2b30      	cmp	r3, #48	; 0x30
 8001964:	d107      	bne.n	8001976 <readCommand+0x2a>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	3302      	adds	r3, #2
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	2b31      	cmp	r3, #49	; 0x31
 800196e:	d102      	bne.n	8001976 <readCommand+0x2a>
	{
		readAccel();
 8001970:	f7ff fd1a 	bl	80013a8 <readAccel>
 8001974:	e0a6      	b.n	8001ac4 <readCommand+0x178>
	}
	else if( cmd[0] == '9' && cmd[1] == '2')
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	2b39      	cmp	r3, #57	; 0x39
 800197c:	d107      	bne.n	800198e <readCommand+0x42>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	3301      	adds	r3, #1
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	2b32      	cmp	r3, #50	; 0x32
 8001986:	d102      	bne.n	800198e <readCommand+0x42>
	{
		readStepConf();
 8001988:	f7ff fd54 	bl	8001434 <readStepConf>
 800198c:	e09a      	b.n	8001ac4 <readCommand+0x178>
	}
	else if( cmd[0] == '2' && cmd[1] == '0' && cmd[2] == '3')
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	2b32      	cmp	r3, #50	; 0x32
 8001994:	d10c      	bne.n	80019b0 <readCommand+0x64>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	3301      	adds	r3, #1
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	2b30      	cmp	r3, #48	; 0x30
 800199e:	d107      	bne.n	80019b0 <readCommand+0x64>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	3302      	adds	r3, #2
 80019a4:	781b      	ldrb	r3, [r3, #0]
 80019a6:	2b33      	cmp	r3, #51	; 0x33
 80019a8:	d102      	bne.n	80019b0 <readCommand+0x64>
	{
		readSpeed();
 80019aa:	f7ff fd89 	bl	80014c0 <readSpeed>
 80019ae:	e089      	b.n	8001ac4 <readCommand+0x178>
	}
	else if( cmd[0] == '3' && cmd[1] == '3' && cmd[2] == '0')
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	2b33      	cmp	r3, #51	; 0x33
 80019b6:	d10c      	bne.n	80019d2 <readCommand+0x86>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	3301      	adds	r3, #1
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	2b33      	cmp	r3, #51	; 0x33
 80019c0:	d107      	bne.n	80019d2 <readCommand+0x86>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	3302      	adds	r3, #2
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	2b30      	cmp	r3, #48	; 0x30
 80019ca:	d102      	bne.n	80019d2 <readCommand+0x86>
	{
		readScanRef();
 80019cc:	f7ff fdbe 	bl	800154c <readScanRef>
 80019d0:	e078      	b.n	8001ac4 <readCommand+0x178>
	}
	else if( cmd[0] == '3' && cmd[1] == '3' && cmd[2] == '1')
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	2b33      	cmp	r3, #51	; 0x33
 80019d8:	d10c      	bne.n	80019f4 <readCommand+0xa8>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	3301      	adds	r3, #1
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	2b33      	cmp	r3, #51	; 0x33
 80019e2:	d107      	bne.n	80019f4 <readCommand+0xa8>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	3302      	adds	r3, #2
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	2b31      	cmp	r3, #49	; 0x31
 80019ec:	d102      	bne.n	80019f4 <readCommand+0xa8>
	{
		readBoardRef();
 80019ee:	f7ff fdeb 	bl	80015c8 <readBoardRef>
 80019f2:	e067      	b.n	8001ac4 <readCommand+0x178>
	}
	else if( cmd[0] == '3' && cmd[1] == '3' && cmd[2] == '2')
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	2b33      	cmp	r3, #51	; 0x33
 80019fa:	d10c      	bne.n	8001a16 <readCommand+0xca>
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	3301      	adds	r3, #1
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	2b33      	cmp	r3, #51	; 0x33
 8001a04:	d107      	bne.n	8001a16 <readCommand+0xca>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	3302      	adds	r3, #2
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	2b32      	cmp	r3, #50	; 0x32
 8001a0e:	d102      	bne.n	8001a16 <readCommand+0xca>
	{
		readZHeadOff();
 8001a10:	f7ff fe18 	bl	8001644 <readZHeadOff>
 8001a14:	e056      	b.n	8001ac4 <readCommand+0x178>
	}
	else if( cmd[0] == '1' && cmd[1] == '1' && cmd[2] == '4')
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	2b31      	cmp	r3, #49	; 0x31
 8001a1c:	d10c      	bne.n	8001a38 <readCommand+0xec>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	3301      	adds	r3, #1
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	2b31      	cmp	r3, #49	; 0x31
 8001a26:	d107      	bne.n	8001a38 <readCommand+0xec>
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	3302      	adds	r3, #2
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	2b34      	cmp	r3, #52	; 0x34
 8001a30:	d102      	bne.n	8001a38 <readCommand+0xec>
	{
		sendPos();
 8001a32:	f7ff fb01 	bl	8001038 <sendPos>
 8001a36:	e045      	b.n	8001ac4 <readCommand+0x178>
	}
	else if( cmd[0] == '4' && cmd[1] == '0' && cmd[2] == '0')
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	2b34      	cmp	r3, #52	; 0x34
 8001a3e:	d117      	bne.n	8001a70 <readCommand+0x124>
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	3301      	adds	r3, #1
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	2b30      	cmp	r3, #48	; 0x30
 8001a48:	d112      	bne.n	8001a70 <readCommand+0x124>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	3302      	adds	r3, #2
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	2b30      	cmp	r3, #48	; 0x30
 8001a52:	d10d      	bne.n	8001a70 <readCommand+0x124>
	{
		if(appState == waiting)// is busy?
 8001a54:	4b1d      	ldr	r3, [pc, #116]	; (8001acc <readCommand+0x180>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d104      	bne.n	8001a66 <readCommand+0x11a>
			tcDMASendStr(&tcPc,"00\r");
 8001a5c:	491c      	ldr	r1, [pc, #112]	; (8001ad0 <readCommand+0x184>)
 8001a5e:	481d      	ldr	r0, [pc, #116]	; (8001ad4 <readCommand+0x188>)
 8001a60:	f001 f98e 	bl	8002d80 <tcDMASendStr>
		if(appState == waiting)// is busy?
 8001a64:	e02e      	b.n	8001ac4 <readCommand+0x178>
		else
			tcDMASendStr(&tcPc,"01\r");
 8001a66:	491c      	ldr	r1, [pc, #112]	; (8001ad8 <readCommand+0x18c>)
 8001a68:	481a      	ldr	r0, [pc, #104]	; (8001ad4 <readCommand+0x188>)
 8001a6a:	f001 f989 	bl	8002d80 <tcDMASendStr>
		if(appState == waiting)// is busy?
 8001a6e:	e029      	b.n	8001ac4 <readCommand+0x178>
	}
	else if( cmd[0] == '5' && cmd[1] == '0' && cmd[2] == '0')
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	2b35      	cmp	r3, #53	; 0x35
 8001a76:	d120      	bne.n	8001aba <readCommand+0x16e>
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	2b30      	cmp	r3, #48	; 0x30
 8001a80:	d11b      	bne.n	8001aba <readCommand+0x16e>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	3302      	adds	r3, #2
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	2b30      	cmp	r3, #48	; 0x30
 8001a8a:	d116      	bne.n	8001aba <readCommand+0x16e>
	{
		char distStr[20];
		uint16_t numericDistance = 0;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	817b      	strh	r3, [r7, #10]
		VCNL3040_getProximity(&scanSensor,&numericDistance);
 8001a90:	f107 030a 	add.w	r3, r7, #10
 8001a94:	4619      	mov	r1, r3
 8001a96:	4811      	ldr	r0, [pc, #68]	; (8001adc <readCommand+0x190>)
 8001a98:	f000 fe18 	bl	80026cc <VCNL3040_getProximity>
		sprintf(distStr,"0%d\r",numericDistance);
 8001a9c:	897b      	ldrh	r3, [r7, #10]
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	f107 030c 	add.w	r3, r7, #12
 8001aa4:	490e      	ldr	r1, [pc, #56]	; (8001ae0 <readCommand+0x194>)
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f008 ffa4 	bl	800a9f4 <siprintf>
		tcDMASendStr(&tcPc,distStr);
 8001aac:	f107 030c 	add.w	r3, r7, #12
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	4808      	ldr	r0, [pc, #32]	; (8001ad4 <readCommand+0x188>)
 8001ab4:	f001 f964 	bl	8002d80 <tcDMASendStr>
	{
 8001ab8:	e004      	b.n	8001ac4 <readCommand+0x178>
	}
	else
		tcDMASendStr(&tcPc,"0R Command unknown\r");
 8001aba:	490a      	ldr	r1, [pc, #40]	; (8001ae4 <readCommand+0x198>)
 8001abc:	4805      	ldr	r0, [pc, #20]	; (8001ad4 <readCommand+0x188>)
 8001abe:	f001 f95f 	bl	8002d80 <tcDMASendStr>
}
 8001ac2:	bf00      	nop
 8001ac4:	bf00      	nop
 8001ac6:	3720      	adds	r7, #32
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	20000624 	.word	0x20000624
 8001ad0:	0800eea4 	.word	0x0800eea4
 8001ad4:	200003ec 	.word	0x200003ec
 8001ad8:	0800eea8 	.word	0x0800eea8
 8001adc:	200002ec 	.word	0x200002ec
 8001ae0:	0800eeac 	.word	0x0800eeac
 8001ae4:	0800eeb4 	.word	0x0800eeb4

08001ae8 <confCommand>:
/*
 * If first char on command line is M.
 * Used for move configuration command.
 */
void confCommand(char *cmd)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
	if( cmd[0] == '2' && cmd[1] == '0' && cmd[2] == '1' && cmd[3] == ' ')
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	2b32      	cmp	r3, #50	; 0x32
 8001af6:	d114      	bne.n	8001b22 <confCommand+0x3a>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	3301      	adds	r3, #1
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	2b30      	cmp	r3, #48	; 0x30
 8001b00:	d10f      	bne.n	8001b22 <confCommand+0x3a>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	3302      	adds	r3, #2
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	2b31      	cmp	r3, #49	; 0x31
 8001b0a:	d10a      	bne.n	8001b22 <confCommand+0x3a>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	3303      	adds	r3, #3
 8001b10:	781b      	ldrb	r3, [r3, #0]
 8001b12:	2b20      	cmp	r3, #32
 8001b14:	d105      	bne.n	8001b22 <confCommand+0x3a>
	{
		setAccelCommand(&cmd[4]);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	3304      	adds	r3, #4
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7ff fb62 	bl	80011e4 <setAccelCommand>
 8001b20:	e0c8      	b.n	8001cb4 <confCommand+0x1cc>
	}
	else if( cmd[0] == '2' && cmd[1] == '0' && cmd[2] == '3' && cmd[3] == ' ')
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	2b32      	cmp	r3, #50	; 0x32
 8001b28:	d114      	bne.n	8001b54 <confCommand+0x6c>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	2b30      	cmp	r3, #48	; 0x30
 8001b32:	d10f      	bne.n	8001b54 <confCommand+0x6c>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	3302      	adds	r3, #2
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	2b33      	cmp	r3, #51	; 0x33
 8001b3c:	d10a      	bne.n	8001b54 <confCommand+0x6c>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	3303      	adds	r3, #3
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	2b20      	cmp	r3, #32
 8001b46:	d105      	bne.n	8001b54 <confCommand+0x6c>
	{
		setSpeedCommand(&cmd[4]);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	3304      	adds	r3, #4
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7ff fb23 	bl	8001198 <setSpeedCommand>
 8001b52:	e0af      	b.n	8001cb4 <confCommand+0x1cc>
	}
	else if( cmd[0] == '3' && cmd[1] == '3' && cmd[2] == '0' && cmd[3] == ' ')
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	2b33      	cmp	r3, #51	; 0x33
 8001b5a:	d114      	bne.n	8001b86 <confCommand+0x9e>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	2b33      	cmp	r3, #51	; 0x33
 8001b64:	d10f      	bne.n	8001b86 <confCommand+0x9e>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	3302      	adds	r3, #2
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	2b30      	cmp	r3, #48	; 0x30
 8001b6e:	d10a      	bne.n	8001b86 <confCommand+0x9e>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	3303      	adds	r3, #3
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	2b20      	cmp	r3, #32
 8001b78:	d105      	bne.n	8001b86 <confCommand+0x9e>
	{
		setScanRefCommad(&cmd[4]);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	3304      	adds	r3, #4
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f7ff fabe 	bl	8001100 <setScanRefCommad>
 8001b84:	e096      	b.n	8001cb4 <confCommand+0x1cc>
	}
	else if( cmd[0] == '3' && cmd[1] == '3' && cmd[2] == '1' && cmd[3] == ' ')
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	2b33      	cmp	r3, #51	; 0x33
 8001b8c:	d114      	bne.n	8001bb8 <confCommand+0xd0>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	3301      	adds	r3, #1
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	2b33      	cmp	r3, #51	; 0x33
 8001b96:	d10f      	bne.n	8001bb8 <confCommand+0xd0>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	3302      	adds	r3, #2
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	2b31      	cmp	r3, #49	; 0x31
 8001ba0:	d10a      	bne.n	8001bb8 <confCommand+0xd0>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	3303      	adds	r3, #3
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	2b20      	cmp	r3, #32
 8001baa:	d105      	bne.n	8001bb8 <confCommand+0xd0>
	{
		setBoardRefCommad(&cmd[4]);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	3304      	adds	r3, #4
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f7ff facb 	bl	800114c <setBoardRefCommad>
 8001bb6:	e07d      	b.n	8001cb4 <confCommand+0x1cc>
	}
	else if( cmd[0] == '3' && cmd[1] == '3' && cmd[2] == '2' && cmd[3] == ' ')
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	2b33      	cmp	r3, #51	; 0x33
 8001bbe:	d114      	bne.n	8001bea <confCommand+0x102>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	3301      	adds	r3, #1
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	2b33      	cmp	r3, #51	; 0x33
 8001bc8:	d10f      	bne.n	8001bea <confCommand+0x102>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	3302      	adds	r3, #2
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	2b32      	cmp	r3, #50	; 0x32
 8001bd2:	d10a      	bne.n	8001bea <confCommand+0x102>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	3303      	adds	r3, #3
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	2b20      	cmp	r3, #32
 8001bdc:	d105      	bne.n	8001bea <confCommand+0x102>
	{
		setZHeasRefCommad(&cmd[4]);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	3304      	adds	r3, #4
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7ff fa66 	bl	80010b4 <setZHeasRefCommad>
 8001be8:	e064      	b.n	8001cb4 <confCommand+0x1cc>
	}
	else if( cmd[0] == '5' && cmd[1] == '0' && cmd[2] == '0')
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	2b35      	cmp	r3, #53	; 0x35
 8001bf0:	d111      	bne.n	8001c16 <confCommand+0x12e>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	2b30      	cmp	r3, #48	; 0x30
 8001bfa:	d10c      	bne.n	8001c16 <confCommand+0x12e>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	3302      	adds	r3, #2
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	2b30      	cmp	r3, #48	; 0x30
 8001c04:	d107      	bne.n	8001c16 <confCommand+0x12e>
	{
		hcFlashSave(&hc);
 8001c06:	482d      	ldr	r0, [pc, #180]	; (8001cbc <confCommand+0x1d4>)
 8001c08:	f001 fcea 	bl	80035e0 <hcFlashSave>
		tcDMASendStr(&tcPc,"0OK\r");
 8001c0c:	492c      	ldr	r1, [pc, #176]	; (8001cc0 <confCommand+0x1d8>)
 8001c0e:	482d      	ldr	r0, [pc, #180]	; (8001cc4 <confCommand+0x1dc>)
 8001c10:	f001 f8b6 	bl	8002d80 <tcDMASendStr>
 8001c14:	e04e      	b.n	8001cb4 <confCommand+0x1cc>
	}
	else if(cmd[0] == '6'&& cmd[1] == '4' && cmd[2] == ' ')
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	2b36      	cmp	r3, #54	; 0x36
 8001c1c:	d116      	bne.n	8001c4c <confCommand+0x164>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	3301      	adds	r3, #1
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	2b34      	cmp	r3, #52	; 0x34
 8001c26:	d111      	bne.n	8001c4c <confCommand+0x164>
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	3302      	adds	r3, #2
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	2b20      	cmp	r3, #32
 8001c30:	d10c      	bne.n	8001c4c <confCommand+0x164>
	{
		unsigned int digPin;
		sscanf(&cmd[3], "%u",&digPin);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	3303      	adds	r3, #3
 8001c36:	f107 020c 	add.w	r2, r7, #12
 8001c3a:	4923      	ldr	r1, [pc, #140]	; (8001cc8 <confCommand+0x1e0>)
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f008 fef9 	bl	800aa34 <siscanf>
		setDigitalOutput(digPin);
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	4618      	mov	r0, r3
 8001c46:	f001 fcd7 	bl	80035f8 <setDigitalOutput>
	{
 8001c4a:	e033      	b.n	8001cb4 <confCommand+0x1cc>
	}
	else if(cmd[0] == '6'&& cmd[1] == '5' && cmd[2] == ' ')
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	2b36      	cmp	r3, #54	; 0x36
 8001c52:	d116      	bne.n	8001c82 <confCommand+0x19a>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	3301      	adds	r3, #1
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	2b35      	cmp	r3, #53	; 0x35
 8001c5c:	d111      	bne.n	8001c82 <confCommand+0x19a>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	3302      	adds	r3, #2
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	2b20      	cmp	r3, #32
 8001c66:	d10c      	bne.n	8001c82 <confCommand+0x19a>
	{
		unsigned int digPin;
		sscanf(&cmd[3], "%u",&digPin);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	3303      	adds	r3, #3
 8001c6c:	f107 0208 	add.w	r2, r7, #8
 8001c70:	4915      	ldr	r1, [pc, #84]	; (8001cc8 <confCommand+0x1e0>)
 8001c72:	4618      	mov	r0, r3
 8001c74:	f008 fede 	bl	800aa34 <siscanf>
		resetDigitalOutput(digPin);
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f001 fd02 	bl	8003684 <resetDigitalOutput>
	{
 8001c80:	e018      	b.n	8001cb4 <confCommand+0x1cc>
	}
	else if(cmd[0] == '9'&& cmd[1] == '2' && cmd[2] == ' ')
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	781b      	ldrb	r3, [r3, #0]
 8001c86:	2b39      	cmp	r3, #57	; 0x39
 8001c88:	d10f      	bne.n	8001caa <confCommand+0x1c2>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	3301      	adds	r3, #1
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	2b32      	cmp	r3, #50	; 0x32
 8001c92:	d10a      	bne.n	8001caa <confCommand+0x1c2>
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	3302      	adds	r3, #2
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	2b20      	cmp	r3, #32
 8001c9c:	d105      	bne.n	8001caa <confCommand+0x1c2>
	{
		setStepConfCommand(&cmd[3]);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	3303      	adds	r3, #3
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f7ff fac4 	bl	8001230 <setStepConfCommand>
 8001ca8:	e004      	b.n	8001cb4 <confCommand+0x1cc>
	}
	else
		tcDMASendStr(&tcPc,"0M Command unknown\r");
 8001caa:	4908      	ldr	r1, [pc, #32]	; (8001ccc <confCommand+0x1e4>)
 8001cac:	4805      	ldr	r0, [pc, #20]	; (8001cc4 <confCommand+0x1dc>)
 8001cae:	f001 f867 	bl	8002d80 <tcDMASendStr>
}
 8001cb2:	bf00      	nop
 8001cb4:	bf00      	nop
 8001cb6:	3710      	adds	r7, #16
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	20000628 	.word	0x20000628
 8001cc0:	0800ee2c 	.word	0x0800ee2c
 8001cc4:	200003ec 	.word	0x200003ec
 8001cc8:	0800ee68 	.word	0x0800ee68
 8001ccc:	0800eec8 	.word	0x0800eec8

08001cd0 <Gcommand>:
/*
 * If first char on command line is G.
 * Used for move command
 */
void Gcommand(char *cmd)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
	if( (cmd[0] == '0' || cmd[0] == '1') && (cmd[1] == ' '))
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	2b30      	cmp	r3, #48	; 0x30
 8001cde:	d003      	beq.n	8001ce8 <Gcommand+0x18>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	2b31      	cmp	r3, #49	; 0x31
 8001ce6:	d10a      	bne.n	8001cfe <Gcommand+0x2e>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	3301      	adds	r3, #1
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	2b20      	cmp	r3, #32
 8001cf0:	d105      	bne.n	8001cfe <Gcommand+0x2e>
		moveCommand(&cmd[2]);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	3302      	adds	r3, #2
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f7ff fb14 	bl	8001324 <moveCommand>
 8001cfc:	e052      	b.n	8001da4 <Gcommand+0xd4>

	else if(cmd[0] == '9'&& cmd[1] == '0' && cmd[2] == ' ')
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	2b39      	cmp	r3, #57	; 0x39
 8001d04:	d116      	bne.n	8001d34 <Gcommand+0x64>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	3301      	adds	r3, #1
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	2b30      	cmp	r3, #48	; 0x30
 8001d0e:	d111      	bne.n	8001d34 <Gcommand+0x64>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	3302      	adds	r3, #2
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	2b20      	cmp	r3, #32
 8001d18:	d10c      	bne.n	8001d34 <Gcommand+0x64>
 8001d1a:	4b24      	ldr	r3, [pc, #144]	; (8001dac <Gcommand+0xdc>)
 8001d1c:	617b      	str	r3, [r7, #20]
 8001d1e:	2301      	movs	r3, #1
 8001d20:	74fb      	strb	r3, [r7, #19]


__attribute__((always_inline))
static inline void hcSetCoordMode(volatile hardControl *hc, coordMode cm)
{
	hc->coordMode = cm;
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	7cfa      	ldrb	r2, [r7, #19]
 8001d26:	711a      	strb	r2, [r3, #4]
}
 8001d28:	bf00      	nop
	{
		hcSetCoordMode(&hc, absolute);
		tcDMASendStr(&tcPc,"0OK\r");
 8001d2a:	4921      	ldr	r1, [pc, #132]	; (8001db0 <Gcommand+0xe0>)
 8001d2c:	4821      	ldr	r0, [pc, #132]	; (8001db4 <Gcommand+0xe4>)
 8001d2e:	f001 f827 	bl	8002d80 <tcDMASendStr>
 8001d32:	e037      	b.n	8001da4 <Gcommand+0xd4>
	}

	else if(cmd[0] == '9'&& cmd[1] == '1' && cmd[2] == ' ')
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	2b39      	cmp	r3, #57	; 0x39
 8001d3a:	d116      	bne.n	8001d6a <Gcommand+0x9a>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	3301      	adds	r3, #1
 8001d40:	781b      	ldrb	r3, [r3, #0]
 8001d42:	2b31      	cmp	r3, #49	; 0x31
 8001d44:	d111      	bne.n	8001d6a <Gcommand+0x9a>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	3302      	adds	r3, #2
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	2b20      	cmp	r3, #32
 8001d4e:	d10c      	bne.n	8001d6a <Gcommand+0x9a>
 8001d50:	4b16      	ldr	r3, [pc, #88]	; (8001dac <Gcommand+0xdc>)
 8001d52:	60fb      	str	r3, [r7, #12]
 8001d54:	2300      	movs	r3, #0
 8001d56:	72fb      	strb	r3, [r7, #11]
	hc->coordMode = cm;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	7afa      	ldrb	r2, [r7, #11]
 8001d5c:	711a      	strb	r2, [r3, #4]
}
 8001d5e:	bf00      	nop
	{
		hcSetCoordMode(&hc, relative);
		tcDMASendStr(&tcPc,"0OK\r");
 8001d60:	4913      	ldr	r1, [pc, #76]	; (8001db0 <Gcommand+0xe0>)
 8001d62:	4814      	ldr	r0, [pc, #80]	; (8001db4 <Gcommand+0xe4>)
 8001d64:	f001 f80c 	bl	8002d80 <tcDMASendStr>
 8001d68:	e01c      	b.n	8001da4 <Gcommand+0xd4>
	}
	else if(cmd[0] == '2'&& cmd[1] == '8' && cmd[2] == ' ' && appState == waiting)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	2b32      	cmp	r3, #50	; 0x32
 8001d70:	d113      	bne.n	8001d9a <Gcommand+0xca>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	3301      	adds	r3, #1
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	2b38      	cmp	r3, #56	; 0x38
 8001d7a:	d10e      	bne.n	8001d9a <Gcommand+0xca>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	3302      	adds	r3, #2
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	2b20      	cmp	r3, #32
 8001d84:	d109      	bne.n	8001d9a <Gcommand+0xca>
 8001d86:	4b0c      	ldr	r3, [pc, #48]	; (8001db8 <Gcommand+0xe8>)
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d105      	bne.n	8001d9a <Gcommand+0xca>
	{
		homeCommand(&cmd[3]);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	3303      	adds	r3, #3
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7ff fa72 	bl	800127c <homeCommand>
 8001d98:	e004      	b.n	8001da4 <Gcommand+0xd4>
	}
	else
		tcDMASendStr(&tcPc,"0G Command unknown\r");
 8001d9a:	4908      	ldr	r1, [pc, #32]	; (8001dbc <Gcommand+0xec>)
 8001d9c:	4805      	ldr	r0, [pc, #20]	; (8001db4 <Gcommand+0xe4>)
 8001d9e:	f000 ffef 	bl	8002d80 <tcDMASendStr>
}
 8001da2:	bf00      	nop
 8001da4:	bf00      	nop
 8001da6:	3718      	adds	r7, #24
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	20000628 	.word	0x20000628
 8001db0:	0800ee2c 	.word	0x0800ee2c
 8001db4:	200003ec 	.word	0x200003ec
 8001db8:	20000624 	.word	0x20000624
 8001dbc:	0800eedc 	.word	0x0800eedc

08001dc0 <feederCommand>:

void feederCommand(char *cmd)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
	if(cmd[0] == 'A')
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	2b41      	cmp	r3, #65	; 0x41
 8001dce:	d102      	bne.n	8001dd6 <feederCommand+0x16>
	{
		sendFeederList();
 8001dd0:	f7ff fc58 	bl	8001684 <sendFeederList>
	}
	else if(cmd[0] == 'M'&& cmd[1] == ' ')
	{
		feederMove(&cmd[2]);
	}
}
 8001dd4:	e03b      	b.n	8001e4e <feederCommand+0x8e>
	else if(cmd[0] == 'G'&& cmd[1] == ' ')
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	2b47      	cmp	r3, #71	; 0x47
 8001ddc:	d10a      	bne.n	8001df4 <feederCommand+0x34>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	3301      	adds	r3, #1
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	2b20      	cmp	r3, #32
 8001de6:	d105      	bne.n	8001df4 <feederCommand+0x34>
		getFeederParam(&cmd[2]);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	3302      	adds	r3, #2
 8001dec:	4618      	mov	r0, r3
 8001dee:	f7ff fca7 	bl	8001740 <getFeederParam>
 8001df2:	e02c      	b.n	8001e4e <feederCommand+0x8e>
	else if(cmd[0] == 'S'&& cmd[1] == ' ')
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	2b53      	cmp	r3, #83	; 0x53
 8001dfa:	d10a      	bne.n	8001e12 <feederCommand+0x52>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	3301      	adds	r3, #1
 8001e00:	781b      	ldrb	r3, [r3, #0]
 8001e02:	2b20      	cmp	r3, #32
 8001e04:	d105      	bne.n	8001e12 <feederCommand+0x52>
		setFeederParam(&cmd[2]);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	3302      	adds	r3, #2
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f7ff fd0c 	bl	8001828 <setFeederParam>
 8001e10:	e01d      	b.n	8001e4e <feederCommand+0x8e>
	else if(cmd[0] == 'F'&& cmd[1] == ' ')
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	2b46      	cmp	r3, #70	; 0x46
 8001e18:	d10a      	bne.n	8001e30 <feederCommand+0x70>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	2b20      	cmp	r3, #32
 8001e22:	d105      	bne.n	8001e30 <feederCommand+0x70>
		flashSaveFeeder(&cmd[2]);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	3302      	adds	r3, #2
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7ff fd53 	bl	80018d4 <flashSaveFeeder>
 8001e2e:	e00e      	b.n	8001e4e <feederCommand+0x8e>
	else if(cmd[0] == 'M'&& cmd[1] == ' ')
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	2b4d      	cmp	r3, #77	; 0x4d
 8001e36:	d10a      	bne.n	8001e4e <feederCommand+0x8e>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	3301      	adds	r3, #1
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	2b20      	cmp	r3, #32
 8001e40:	d105      	bne.n	8001e4e <feederCommand+0x8e>
		feederMove(&cmd[2]);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	3302      	adds	r3, #2
 8001e46:	4618      	mov	r0, r3
 8001e48:	f7ff fd62 	bl	8001910 <feederMove>
}
 8001e4c:	e7ff      	b.n	8001e4e <feederCommand+0x8e>
 8001e4e:	bf00      	nop
 8001e50:	3708      	adds	r7, #8
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
	...

08001e58 <specialCommandCommand>:

void specialCommandCommand(char *cmd)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b084      	sub	sp, #16
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
	if(cmd[0] == '9' && cmd[1] == '9' && cmd[2] == ' ')
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	2b39      	cmp	r3, #57	; 0x39
 8001e66:	d14c      	bne.n	8001f02 <specialCommandCommand+0xaa>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	2b39      	cmp	r3, #57	; 0x39
 8001e70:	d147      	bne.n	8001f02 <specialCommandCommand+0xaa>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	3302      	adds	r3, #2
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	2b20      	cmp	r3, #32
 8001e7a:	d142      	bne.n	8001f02 <specialCommandCommand+0xaa>
	{
		unsigned int motorMask= 0;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	60fb      	str	r3, [r7, #12]
		if(cmd[3] == 0)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	3303      	adds	r3, #3
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d102      	bne.n	8001e90 <specialCommandCommand+0x38>
		{
			motorMask = 0x0F;
 8001e8a:	230f      	movs	r3, #15
 8001e8c:	60fb      	str	r3, [r7, #12]
 8001e8e:	e033      	b.n	8001ef8 <specialCommandCommand+0xa0>
		}
		else
		{
			if(strchr (&cmd[3],'X'))
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	3303      	adds	r3, #3
 8001e94:	2158      	movs	r1, #88	; 0x58
 8001e96:	4618      	mov	r0, r3
 8001e98:	f008 fe4c 	bl	800ab34 <strchr>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d003      	beq.n	8001eaa <specialCommandCommand+0x52>
				motorMask |= 0x01;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	f043 0301 	orr.w	r3, r3, #1
 8001ea8:	60fb      	str	r3, [r7, #12]
			if(strchr (&cmd[3],'Y'))
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	3303      	adds	r3, #3
 8001eae:	2159      	movs	r1, #89	; 0x59
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f008 fe3f 	bl	800ab34 <strchr>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d003      	beq.n	8001ec4 <specialCommandCommand+0x6c>
				motorMask |= 0x02;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	f043 0302 	orr.w	r3, r3, #2
 8001ec2:	60fb      	str	r3, [r7, #12]
			if(strchr (&cmd[3],'Z'))
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	3303      	adds	r3, #3
 8001ec8:	215a      	movs	r1, #90	; 0x5a
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f008 fe32 	bl	800ab34 <strchr>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d003      	beq.n	8001ede <specialCommandCommand+0x86>
				motorMask |= 0x04;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	f043 0304 	orr.w	r3, r3, #4
 8001edc:	60fb      	str	r3, [r7, #12]
			if(strchr (&cmd[3],'C'))
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	3303      	adds	r3, #3
 8001ee2:	2143      	movs	r1, #67	; 0x43
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f008 fe25 	bl	800ab34 <strchr>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d003      	beq.n	8001ef8 <specialCommandCommand+0xa0>
				motorMask |= 0x08;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	f043 0308 	orr.w	r3, r3, #8
 8001ef6:	60fb      	str	r3, [r7, #12]
		}
		hcStop(&hc, motorMask);
 8001ef8:	68f9      	ldr	r1, [r7, #12]
 8001efa:	483b      	ldr	r0, [pc, #236]	; (8001fe8 <specialCommandCommand+0x190>)
 8001efc:	f002 f8fc 	bl	80040f8 <hcStop>
	{
 8001f00:	e06d      	b.n	8001fde <specialCommandCommand+0x186>
	}
	else if(cmd[0] == '0' && cmd[1] == '0')
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	2b30      	cmp	r3, #48	; 0x30
 8001f08:	d111      	bne.n	8001f2e <specialCommandCommand+0xd6>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	3301      	adds	r3, #1
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	2b30      	cmp	r3, #48	; 0x30
 8001f12:	d10c      	bne.n	8001f2e <specialCommandCommand+0xd6>
	{
		driverDisable(X);
 8001f14:	2000      	movs	r0, #0
 8001f16:	f002 fe2b 	bl	8004b70 <driverDisable>
		driverDisable(Y);
 8001f1a:	2001      	movs	r0, #1
 8001f1c:	f002 fe28 	bl	8004b70 <driverDisable>
		driverDisable(Z);
 8001f20:	2002      	movs	r0, #2
 8001f22:	f002 fe25 	bl	8004b70 <driverDisable>
		driverDisable(T);
 8001f26:	2003      	movs	r0, #3
 8001f28:	f002 fe22 	bl	8004b70 <driverDisable>
 8001f2c:	e057      	b.n	8001fde <specialCommandCommand+0x186>
	}
	else if(cmd[0] == '1' && cmd[1] == '1' )
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	2b31      	cmp	r3, #49	; 0x31
 8001f34:	d111      	bne.n	8001f5a <specialCommandCommand+0x102>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	3301      	adds	r3, #1
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	2b31      	cmp	r3, #49	; 0x31
 8001f3e:	d10c      	bne.n	8001f5a <specialCommandCommand+0x102>
	{
		driverEnable(X);
 8001f40:	2000      	movs	r0, #0
 8001f42:	f002 fdbf 	bl	8004ac4 <driverEnable>
		driverEnable(Y);
 8001f46:	2001      	movs	r0, #1
 8001f48:	f002 fdbc 	bl	8004ac4 <driverEnable>
		driverEnable(Z);
 8001f4c:	2002      	movs	r0, #2
 8001f4e:	f002 fdb9 	bl	8004ac4 <driverEnable>
		driverEnable(T);
 8001f52:	2003      	movs	r0, #3
 8001f54:	f002 fdb6 	bl	8004ac4 <driverEnable>
 8001f58:	e041      	b.n	8001fde <specialCommandCommand+0x186>
	}
	else if(cmd[0] == '2' && cmd[1] == '0' )
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	2b32      	cmp	r3, #50	; 0x32
 8001f60:	d108      	bne.n	8001f74 <specialCommandCommand+0x11c>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	3301      	adds	r3, #1
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	2b30      	cmp	r3, #48	; 0x30
 8001f6a:	d103      	bne.n	8001f74 <specialCommandCommand+0x11c>
	{
		watchdogMode = 0;
 8001f6c:	4b1f      	ldr	r3, [pc, #124]	; (8001fec <specialCommandCommand+0x194>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	601a      	str	r2, [r3, #0]
 8001f72:	e034      	b.n	8001fde <specialCommandCommand+0x186>
	}
	else if(cmd[0] == '2' && cmd[1] == '1' )
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	2b32      	cmp	r3, #50	; 0x32
 8001f7a:	d108      	bne.n	8001f8e <specialCommandCommand+0x136>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	3301      	adds	r3, #1
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	2b31      	cmp	r3, #49	; 0x31
 8001f84:	d103      	bne.n	8001f8e <specialCommandCommand+0x136>
	{
		watchdogMode = 1;
 8001f86:	4b19      	ldr	r3, [pc, #100]	; (8001fec <specialCommandCommand+0x194>)
 8001f88:	2201      	movs	r2, #1
 8001f8a:	601a      	str	r2, [r3, #0]
 8001f8c:	e027      	b.n	8001fde <specialCommandCommand+0x186>
	}
	else if(cmd[0] == '2' && cmd[1] == '2' )
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	781b      	ldrb	r3, [r3, #0]
 8001f92:	2b32      	cmp	r3, #50	; 0x32
 8001f94:	d109      	bne.n	8001faa <specialCommandCommand+0x152>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	3301      	adds	r3, #1
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	2b32      	cmp	r3, #50	; 0x32
 8001f9e:	d104      	bne.n	8001faa <specialCommandCommand+0x152>
	{
		watchDogTime = userTick;
 8001fa0:	4b13      	ldr	r3, [pc, #76]	; (8001ff0 <specialCommandCommand+0x198>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a13      	ldr	r2, [pc, #76]	; (8001ff4 <specialCommandCommand+0x19c>)
 8001fa6:	6013      	str	r3, [r2, #0]
 8001fa8:	e019      	b.n	8001fde <specialCommandCommand+0x186>
	}
	else if(cmd[0] == '3' && cmd[1] == '0' )
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	2b33      	cmp	r3, #51	; 0x33
 8001fb0:	d108      	bne.n	8001fc4 <specialCommandCommand+0x16c>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	2b30      	cmp	r3, #48	; 0x30
 8001fba:	d103      	bne.n	8001fc4 <specialCommandCommand+0x16c>
	{
		pipe1StatusMode = 0;
 8001fbc:	4b0e      	ldr	r3, [pc, #56]	; (8001ff8 <specialCommandCommand+0x1a0>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	601a      	str	r2, [r3, #0]
 8001fc2:	e00c      	b.n	8001fde <specialCommandCommand+0x186>
	}
	else if(cmd[0] == '3' && cmd[1] == '1' )
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	2b33      	cmp	r3, #51	; 0x33
 8001fca:	d108      	bne.n	8001fde <specialCommandCommand+0x186>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	3301      	adds	r3, #1
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	2b31      	cmp	r3, #49	; 0x31
 8001fd4:	d103      	bne.n	8001fde <specialCommandCommand+0x186>
	{
		pipe1StatusMode = 1;
 8001fd6:	4b08      	ldr	r3, [pc, #32]	; (8001ff8 <specialCommandCommand+0x1a0>)
 8001fd8:	2201      	movs	r2, #1
 8001fda:	601a      	str	r2, [r3, #0]
	}
}
 8001fdc:	e7ff      	b.n	8001fde <specialCommandCommand+0x186>
 8001fde:	bf00      	nop
 8001fe0:	3710      	adds	r7, #16
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	20000628 	.word	0x20000628
 8001fec:	200002d4 	.word	0x200002d4
 8001ff0:	200002b8 	.word	0x200002b8
 8001ff4:	200002e8 	.word	0x200002e8
 8001ff8:	20000508 	.word	0x20000508

08001ffc <externalCom>:

/*
 * Check if command is received and execute is.
 */
void externalCom(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
	if(rcGetCommand(&rcPc,bufferRc))
 8002000:	491a      	ldr	r1, [pc, #104]	; (800206c <externalCom+0x70>)
 8002002:	481b      	ldr	r0, [pc, #108]	; (8002070 <externalCom+0x74>)
 8002004:	f000 fdbc 	bl	8002b80 <rcGetCommand>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d02b      	beq.n	8002066 <externalCom+0x6a>
	{
		if((bufferRc[0] == 'G'))
 800200e:	4b17      	ldr	r3, [pc, #92]	; (800206c <externalCom+0x70>)
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	2b47      	cmp	r3, #71	; 0x47
 8002014:	d103      	bne.n	800201e <externalCom+0x22>
			Gcommand(&bufferRc[1]);
 8002016:	4817      	ldr	r0, [pc, #92]	; (8002074 <externalCom+0x78>)
 8002018:	f7ff fe5a 	bl	8001cd0 <Gcommand>
		else if(bufferRc[0] == 'S')
			specialCommandCommand(&bufferRc[1]);
		else
			tcDMASendStr(&tcPc,"0Command unknown\r");
	}
}
 800201c:	e023      	b.n	8002066 <externalCom+0x6a>
		else if(bufferRc[0] == 'M')
 800201e:	4b13      	ldr	r3, [pc, #76]	; (800206c <externalCom+0x70>)
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	2b4d      	cmp	r3, #77	; 0x4d
 8002024:	d103      	bne.n	800202e <externalCom+0x32>
			confCommand(&bufferRc[1]);
 8002026:	4813      	ldr	r0, [pc, #76]	; (8002074 <externalCom+0x78>)
 8002028:	f7ff fd5e 	bl	8001ae8 <confCommand>
}
 800202c:	e01b      	b.n	8002066 <externalCom+0x6a>
		else if(bufferRc[0] == 'R')
 800202e:	4b0f      	ldr	r3, [pc, #60]	; (800206c <externalCom+0x70>)
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	2b52      	cmp	r3, #82	; 0x52
 8002034:	d103      	bne.n	800203e <externalCom+0x42>
			readCommand(&bufferRc[1]);
 8002036:	480f      	ldr	r0, [pc, #60]	; (8002074 <externalCom+0x78>)
 8002038:	f7ff fc88 	bl	800194c <readCommand>
}
 800203c:	e013      	b.n	8002066 <externalCom+0x6a>
		else if(bufferRc[0] == 'F')
 800203e:	4b0b      	ldr	r3, [pc, #44]	; (800206c <externalCom+0x70>)
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	2b46      	cmp	r3, #70	; 0x46
 8002044:	d103      	bne.n	800204e <externalCom+0x52>
			feederCommand(&bufferRc[1]);
 8002046:	480b      	ldr	r0, [pc, #44]	; (8002074 <externalCom+0x78>)
 8002048:	f7ff feba 	bl	8001dc0 <feederCommand>
}
 800204c:	e00b      	b.n	8002066 <externalCom+0x6a>
		else if(bufferRc[0] == 'S')
 800204e:	4b07      	ldr	r3, [pc, #28]	; (800206c <externalCom+0x70>)
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	2b53      	cmp	r3, #83	; 0x53
 8002054:	d103      	bne.n	800205e <externalCom+0x62>
			specialCommandCommand(&bufferRc[1]);
 8002056:	4807      	ldr	r0, [pc, #28]	; (8002074 <externalCom+0x78>)
 8002058:	f7ff fefe 	bl	8001e58 <specialCommandCommand>
}
 800205c:	e003      	b.n	8002066 <externalCom+0x6a>
			tcDMASendStr(&tcPc,"0Command unknown\r");
 800205e:	4906      	ldr	r1, [pc, #24]	; (8002078 <externalCom+0x7c>)
 8002060:	4806      	ldr	r0, [pc, #24]	; (800207c <externalCom+0x80>)
 8002062:	f000 fe8d 	bl	8002d80 <tcDMASendStr>
}
 8002066:	bf00      	nop
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	2000040c 	.word	0x2000040c
 8002070:	20000510 	.word	0x20000510
 8002074:	2000040d 	.word	0x2000040d
 8002078:	0800eef0 	.word	0x0800eef0
 800207c:	200003ec 	.word	0x200003ec

08002080 <homeFunction>:

void homeFunction(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b08c      	sub	sp, #48	; 0x30
 8002084:	af00      	add	r7, sp, #0
	static float oldSpeed[4];
	static unsigned int timeTmp;

	if(appHomingState == home_start)
 8002086:	4ba1      	ldr	r3, [pc, #644]	; (800230c <homeFunction+0x28c>)
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d177      	bne.n	800217e <homeFunction+0xfe>
	{
		for(unsigned int i = 0; i<4; i++)
 800208e:	2300      	movs	r3, #0
 8002090:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002092:	e019      	b.n	80020c8 <homeFunction+0x48>
			oldSpeed[i] = PAPgetSpeed(&(hc.motorPap[i]));
 8002094:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002096:	4613      	mov	r3, r2
 8002098:	011b      	lsls	r3, r3, #4
 800209a:	1a9b      	subs	r3, r3, r2
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	3308      	adds	r3, #8
 80020a0:	4a9b      	ldr	r2, [pc, #620]	; (8002310 <homeFunction+0x290>)
 80020a2:	4413      	add	r3, r2
 80020a4:	61fb      	str	r3, [r7, #28]
 * return speed is in mm/s
 */
__attribute__((always_inline))
static inline float PAPgetSpeed(volatile PAPController *pap)
{
	return pap->maxSpeedTarget / pap->stepBymm;
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	edd3 6a03 	vldr	s13, [r3, #12]
 80020ac:	69fb      	ldr	r3, [r7, #28]
 80020ae:	ed93 7a00 	vldr	s14, [r3]
 80020b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020b6:	4a97      	ldr	r2, [pc, #604]	; (8002314 <homeFunction+0x294>)
 80020b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	4413      	add	r3, r2
 80020be:	edc3 7a00 	vstr	s15, [r3]
		for(unsigned int i = 0; i<4; i++)
 80020c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020c4:	3301      	adds	r3, #1
 80020c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80020c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020ca:	2b03      	cmp	r3, #3
 80020cc:	d9e2      	bls.n	8002094 <homeFunction+0x14>
		// Move to switch
		for(unsigned int i = 0 ; i < 2; i++)
 80020ce:	2300      	movs	r3, #0
 80020d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80020d2:	e031      	b.n	8002138 <homeFunction+0xb8>
		{
			if(axisEenableRequest & (0x01 << i))
 80020d4:	2201      	movs	r2, #1
 80020d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020d8:	fa02 f303 	lsl.w	r3, r2, r3
 80020dc:	461a      	mov	r2, r3
 80020de:	4b8e      	ldr	r3, [pc, #568]	; (8002318 <homeFunction+0x298>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4013      	ands	r3, r2
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d024      	beq.n	8002132 <homeFunction+0xb2>
			{
				PAPsetSpeed(&(hc.motorPap[i]),10.0f);
 80020e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80020ea:	4613      	mov	r3, r2
 80020ec:	011b      	lsls	r3, r3, #4
 80020ee:	1a9b      	subs	r3, r3, r2
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	3308      	adds	r3, #8
 80020f4:	4a86      	ldr	r2, [pc, #536]	; (8002310 <homeFunction+0x290>)
 80020f6:	4413      	add	r3, r2
 80020f8:	61bb      	str	r3, [r7, #24]
 80020fa:	4b88      	ldr	r3, [pc, #544]	; (800231c <homeFunction+0x29c>)
 80020fc:	617b      	str	r3, [r7, #20]
	pap->maxSpeedTarget = speed * pap->stepBymm;
 80020fe:	69bb      	ldr	r3, [r7, #24]
 8002100:	ed93 7a00 	vldr	s14, [r3]
 8002104:	edd7 7a05 	vldr	s15, [r7, #20]
 8002108:	ee67 7a27 	vmul.f32	s15, s14, s15
 800210c:	69bb      	ldr	r3, [r7, #24]
 800210e:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8002112:	bf00      	nop
				PAPmoveRequest(&(hc.motorPap[i]),-200000,1.0f);
 8002114:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002116:	4613      	mov	r3, r2
 8002118:	011b      	lsls	r3, r3, #4
 800211a:	1a9b      	subs	r3, r3, r2
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	3308      	adds	r3, #8
 8002120:	4a7b      	ldr	r2, [pc, #492]	; (8002310 <homeFunction+0x290>)
 8002122:	4413      	add	r3, r2
 8002124:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8002128:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8002320 <homeFunction+0x2a0>
 800212c:	4618      	mov	r0, r3
 800212e:	f003 f9e1 	bl	80054f4 <PAPmoveRequest>
		for(unsigned int i = 0 ; i < 2; i++)
 8002132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002134:	3301      	adds	r3, #1
 8002136:	62bb      	str	r3, [r7, #40]	; 0x28
 8002138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800213a:	2b01      	cmp	r3, #1
 800213c:	d9ca      	bls.n	80020d4 <homeFunction+0x54>
			}
		}
		if(axisEenableRequest & (0x01 << 3))
 800213e:	4b76      	ldr	r3, [pc, #472]	; (8002318 <homeFunction+0x298>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0308 	and.w	r3, r3, #8
 8002146:	2b00      	cmp	r3, #0
 8002148:	d015      	beq.n	8002176 <homeFunction+0xf6>
 800214a:	4b76      	ldr	r3, [pc, #472]	; (8002324 <homeFunction+0x2a4>)
 800214c:	613b      	str	r3, [r7, #16]
 800214e:	4b73      	ldr	r3, [pc, #460]	; (800231c <homeFunction+0x29c>)
 8002150:	60fb      	str	r3, [r7, #12]
	pap->maxSpeedTarget = speed * pap->stepBymm;
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	ed93 7a00 	vldr	s14, [r3]
 8002158:	edd7 7a03 	vldr	s15, [r7, #12]
 800215c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002160:	693b      	ldr	r3, [r7, #16]
 8002162:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8002166:	bf00      	nop
		{
			PAPsetSpeed(&(hc.motorPap[Z]),10.0f);
			PAPmoveRequest(&(hc.motorPap[Z]),200000,1.0f);
 8002168:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 800216c:	ed9f 0a6e 	vldr	s0, [pc, #440]	; 8002328 <homeFunction+0x2a8>
 8002170:	486c      	ldr	r0, [pc, #432]	; (8002324 <homeFunction+0x2a4>)
 8002172:	f003 f9bf 	bl	80054f4 <PAPmoveRequest>
		}
		appHomingState = home_waitMoving;
 8002176:	4b65      	ldr	r3, [pc, #404]	; (800230c <homeFunction+0x28c>)
 8002178:	2201      	movs	r2, #1
 800217a:	701a      	strb	r2, [r3, #0]
		{
			PAPsetSpeed(&(hc.motorPap[i]),oldSpeed[i]);
		}
		appHomingState = home_end;
	}
}
 800217c:	e0c1      	b.n	8002302 <homeFunction+0x282>
	else if(appHomingState == home_waitMoving)
 800217e:	4b63      	ldr	r3, [pc, #396]	; (800230c <homeFunction+0x28c>)
 8002180:	781b      	ldrb	r3, [r3, #0]
 8002182:	2b01      	cmp	r3, #1
 8002184:	d10a      	bne.n	800219c <homeFunction+0x11c>
		if(!hcIsMoving(&hc))
 8002186:	4862      	ldr	r0, [pc, #392]	; (8002310 <homeFunction+0x290>)
 8002188:	f001 fb9c 	bl	80038c4 <hcIsMoving>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	f040 80b7 	bne.w	8002302 <homeFunction+0x282>
			appHomingState = home_switchEscape;
 8002194:	4b5d      	ldr	r3, [pc, #372]	; (800230c <homeFunction+0x28c>)
 8002196:	2202      	movs	r2, #2
 8002198:	701a      	strb	r2, [r3, #0]
}
 800219a:	e0b2      	b.n	8002302 <homeFunction+0x282>
	else if(appHomingState == home_switchEscape)
 800219c:	4b5b      	ldr	r3, [pc, #364]	; (800230c <homeFunction+0x28c>)
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	2b02      	cmp	r3, #2
 80021a2:	d175      	bne.n	8002290 <homeFunction+0x210>
		if(axisIsEna(X) || axisIsEna(Y) || axisIsEna(Z))
 80021a4:	2000      	movs	r0, #0
 80021a6:	f7fe fe6b 	bl	8000e80 <axisIsEna>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d10b      	bne.n	80021c8 <homeFunction+0x148>
 80021b0:	2001      	movs	r0, #1
 80021b2:	f7fe fe65 	bl	8000e80 <axisIsEna>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d105      	bne.n	80021c8 <homeFunction+0x148>
 80021bc:	2002      	movs	r0, #2
 80021be:	f7fe fe5f 	bl	8000e80 <axisIsEna>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d05f      	beq.n	8002288 <homeFunction+0x208>
			for(unsigned int i = 0 ; i < 3; i++)
 80021c8:	2300      	movs	r3, #0
 80021ca:	627b      	str	r3, [r7, #36]	; 0x24
 80021cc:	e051      	b.n	8002272 <homeFunction+0x1f2>
				if(axisIsEna(i))
 80021ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7fe fe54 	bl	8000e80 <axisIsEna>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d046      	beq.n	800226c <homeFunction+0x1ec>
					if(!hc.motorPap[i].pfHome())
 80021de:	494c      	ldr	r1, [pc, #304]	; (8002310 <homeFunction+0x290>)
 80021e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021e2:	4613      	mov	r3, r2
 80021e4:	011b      	lsls	r3, r3, #4
 80021e6:	1a9b      	subs	r3, r3, r2
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	440b      	add	r3, r1
 80021ec:	333c      	adds	r3, #60	; 0x3c
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4798      	blx	r3
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d117      	bne.n	8002228 <homeFunction+0x1a8>
						axisEenableRequest &= ~((0x01<<i)&0x07);
 80021f8:	2201      	movs	r2, #1
 80021fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	f003 0307 	and.w	r3, r3, #7
 8002204:	43db      	mvns	r3, r3
 8002206:	461a      	mov	r2, r3
 8002208:	4b43      	ldr	r3, [pc, #268]	; (8002318 <homeFunction+0x298>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4013      	ands	r3, r2
 800220e:	4a42      	ldr	r2, [pc, #264]	; (8002318 <homeFunction+0x298>)
 8002210:	6013      	str	r3, [r2, #0]
						hc.motorPap[i].stepPos = 0;
 8002212:	493f      	ldr	r1, [pc, #252]	; (8002310 <homeFunction+0x290>)
 8002214:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002216:	4613      	mov	r3, r2
 8002218:	011b      	lsls	r3, r3, #4
 800221a:	1a9b      	subs	r3, r3, r2
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	440b      	add	r3, r1
 8002220:	331c      	adds	r3, #28
 8002222:	2200      	movs	r2, #0
 8002224:	601a      	str	r2, [r3, #0]
 8002226:	e021      	b.n	800226c <homeFunction+0x1ec>
						if(i == Z)
 8002228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800222a:	2b02      	cmp	r3, #2
 800222c:	d10f      	bne.n	800224e <homeFunction+0x1ce>
							PAPmoveRequest(&(hc.motorPap[i]),-1,0.2f);
 800222e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002230:	4613      	mov	r3, r2
 8002232:	011b      	lsls	r3, r3, #4
 8002234:	1a9b      	subs	r3, r3, r2
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	3308      	adds	r3, #8
 800223a:	4a35      	ldr	r2, [pc, #212]	; (8002310 <homeFunction+0x290>)
 800223c:	4413      	add	r3, r2
 800223e:	eddf 0a3b 	vldr	s1, [pc, #236]	; 800232c <homeFunction+0x2ac>
 8002242:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8002246:	4618      	mov	r0, r3
 8002248:	f003 f954 	bl	80054f4 <PAPmoveRequest>
 800224c:	e00e      	b.n	800226c <homeFunction+0x1ec>
							PAPmoveRequest(&(hc.motorPap[i]),1,0.2f);
 800224e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002250:	4613      	mov	r3, r2
 8002252:	011b      	lsls	r3, r3, #4
 8002254:	1a9b      	subs	r3, r3, r2
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	3308      	adds	r3, #8
 800225a:	4a2d      	ldr	r2, [pc, #180]	; (8002310 <homeFunction+0x290>)
 800225c:	4413      	add	r3, r2
 800225e:	eddf 0a33 	vldr	s1, [pc, #204]	; 800232c <homeFunction+0x2ac>
 8002262:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8002266:	4618      	mov	r0, r3
 8002268:	f003 f944 	bl	80054f4 <PAPmoveRequest>
			for(unsigned int i = 0 ; i < 3; i++)
 800226c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800226e:	3301      	adds	r3, #1
 8002270:	627b      	str	r3, [r7, #36]	; 0x24
 8002272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002274:	2b02      	cmp	r3, #2
 8002276:	d9aa      	bls.n	80021ce <homeFunction+0x14e>
			timeTmp = userTick;
 8002278:	4b2d      	ldr	r3, [pc, #180]	; (8002330 <homeFunction+0x2b0>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a2d      	ldr	r2, [pc, #180]	; (8002334 <homeFunction+0x2b4>)
 800227e:	6013      	str	r3, [r2, #0]
			appHomingState = home_delay;
 8002280:	4b22      	ldr	r3, [pc, #136]	; (800230c <homeFunction+0x28c>)
 8002282:	2203      	movs	r2, #3
 8002284:	701a      	strb	r2, [r3, #0]
}
 8002286:	e03c      	b.n	8002302 <homeFunction+0x282>
			appHomingState = home_speedReconfigure;
 8002288:	4b20      	ldr	r3, [pc, #128]	; (800230c <homeFunction+0x28c>)
 800228a:	2204      	movs	r2, #4
 800228c:	701a      	strb	r2, [r3, #0]
}
 800228e:	e038      	b.n	8002302 <homeFunction+0x282>
	else if(appHomingState == home_delay)
 8002290:	4b1e      	ldr	r3, [pc, #120]	; (800230c <homeFunction+0x28c>)
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	2b03      	cmp	r3, #3
 8002296:	d10a      	bne.n	80022ae <homeFunction+0x22e>
		if( (userTick - timeTmp) > 1)
 8002298:	4b25      	ldr	r3, [pc, #148]	; (8002330 <homeFunction+0x2b0>)
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	4b25      	ldr	r3, [pc, #148]	; (8002334 <homeFunction+0x2b4>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d92d      	bls.n	8002302 <homeFunction+0x282>
			appHomingState = home_switchEscape;
 80022a6:	4b19      	ldr	r3, [pc, #100]	; (800230c <homeFunction+0x28c>)
 80022a8:	2202      	movs	r2, #2
 80022aa:	701a      	strb	r2, [r3, #0]
}
 80022ac:	e029      	b.n	8002302 <homeFunction+0x282>
	else if(appHomingState == home_speedReconfigure)
 80022ae:	4b17      	ldr	r3, [pc, #92]	; (800230c <homeFunction+0x28c>)
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	2b04      	cmp	r3, #4
 80022b4:	d125      	bne.n	8002302 <homeFunction+0x282>
		for(unsigned int i = 0 ; i < 4; i++)
 80022b6:	2300      	movs	r3, #0
 80022b8:	623b      	str	r3, [r7, #32]
 80022ba:	e01c      	b.n	80022f6 <homeFunction+0x276>
			PAPsetSpeed(&(hc.motorPap[i]),oldSpeed[i]);
 80022bc:	6a3a      	ldr	r2, [r7, #32]
 80022be:	4613      	mov	r3, r2
 80022c0:	011b      	lsls	r3, r3, #4
 80022c2:	1a9b      	subs	r3, r3, r2
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	3308      	adds	r3, #8
 80022c8:	4a11      	ldr	r2, [pc, #68]	; (8002310 <homeFunction+0x290>)
 80022ca:	441a      	add	r2, r3
 80022cc:	4911      	ldr	r1, [pc, #68]	; (8002314 <homeFunction+0x294>)
 80022ce:	6a3b      	ldr	r3, [r7, #32]
 80022d0:	009b      	lsls	r3, r3, #2
 80022d2:	440b      	add	r3, r1
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	60ba      	str	r2, [r7, #8]
 80022d8:	607b      	str	r3, [r7, #4]
	pap->maxSpeedTarget = speed * pap->stepBymm;
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	ed93 7a00 	vldr	s14, [r3]
 80022e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80022e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	edc3 7a03 	vstr	s15, [r3, #12]
}
 80022ee:	bf00      	nop
		for(unsigned int i = 0 ; i < 4; i++)
 80022f0:	6a3b      	ldr	r3, [r7, #32]
 80022f2:	3301      	adds	r3, #1
 80022f4:	623b      	str	r3, [r7, #32]
 80022f6:	6a3b      	ldr	r3, [r7, #32]
 80022f8:	2b03      	cmp	r3, #3
 80022fa:	d9df      	bls.n	80022bc <homeFunction+0x23c>
		appHomingState = home_end;
 80022fc:	4b03      	ldr	r3, [pc, #12]	; (800230c <homeFunction+0x28c>)
 80022fe:	2205      	movs	r2, #5
 8002300:	701a      	strb	r2, [r3, #0]
}
 8002302:	bf00      	nop
 8002304:	3730      	adds	r7, #48	; 0x30
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	2000073c 	.word	0x2000073c
 8002310:	20000628 	.word	0x20000628
 8002314:	20000220 	.word	0x20000220
 8002318:	20000620 	.word	0x20000620
 800231c:	41200000 	.word	0x41200000
 8002320:	c8435000 	.word	0xc8435000
 8002324:	200006a8 	.word	0x200006a8
 8002328:	48435000 	.word	0x48435000
 800232c:	3e4ccccd 	.word	0x3e4ccccd
 8002330:	200002b8 	.word	0x200002b8
 8002334:	20000230 	.word	0x20000230

08002338 <printStatus>:



void printStatus(void)
{
 8002338:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800233c:	b0a8      	sub	sp, #160	; 0xa0
 800233e:	af08      	add	r7, sp, #32
	char statBuffTmp[100];
	float pos[4];
	float presure;
	hcGetPos(&hc,pos);
 8002340:	f107 030c 	add.w	r3, r7, #12
 8002344:	4619      	mov	r1, r3
 8002346:	4820      	ldr	r0, [pc, #128]	; (80023c8 <printStatus+0x90>)
 8002348:	f001 faea 	bl	8003920 <hcGetPos>
	ABP_readPresureFloat(&presureSensor, &presure);
 800234c:	f107 0308 	add.w	r3, r7, #8
 8002350:	4619      	mov	r1, r3
 8002352:	481e      	ldr	r0, [pc, #120]	; (80023cc <printStatus+0x94>)
 8002354:	f7fe fd34 	bl	8000dc0 <ABP_readPresureFloat>
	sprintf(statBuffTmp,"1X:%.4f Y:%.4f Z:%.4f C:%.4f P:%.4f\r",pos[X],pos[Y],pos[Z],pos[T], presure);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	4618      	mov	r0, r3
 800235c:	f7fe f91c 	bl	8000598 <__aeabi_f2d>
 8002360:	e9c7 0100 	strd	r0, r1, [r7]
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	4618      	mov	r0, r3
 8002368:	f7fe f916 	bl	8000598 <__aeabi_f2d>
 800236c:	4604      	mov	r4, r0
 800236e:	460d      	mov	r5, r1
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	4618      	mov	r0, r3
 8002374:	f7fe f910 	bl	8000598 <__aeabi_f2d>
 8002378:	4680      	mov	r8, r0
 800237a:	4689      	mov	r9, r1
 800237c:	69bb      	ldr	r3, [r7, #24]
 800237e:	4618      	mov	r0, r3
 8002380:	f7fe f90a 	bl	8000598 <__aeabi_f2d>
 8002384:	4682      	mov	sl, r0
 8002386:	468b      	mov	fp, r1
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	4618      	mov	r0, r3
 800238c:	f7fe f904 	bl	8000598 <__aeabi_f2d>
 8002390:	4602      	mov	r2, r0
 8002392:	460b      	mov	r3, r1
 8002394:	f107 001c 	add.w	r0, r7, #28
 8002398:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800239c:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80023a0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80023a4:	e9cd 4500 	strd	r4, r5, [sp]
 80023a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80023ac:	4908      	ldr	r1, [pc, #32]	; (80023d0 <printStatus+0x98>)
 80023ae:	f008 fb21 	bl	800a9f4 <siprintf>
	tcDMASendStr(&tcPc,statBuffTmp);
 80023b2:	f107 031c 	add.w	r3, r7, #28
 80023b6:	4619      	mov	r1, r3
 80023b8:	4806      	ldr	r0, [pc, #24]	; (80023d4 <printStatus+0x9c>)
 80023ba:	f000 fce1 	bl	8002d80 <tcDMASendStr>
}
 80023be:	bf00      	nop
 80023c0:	3780      	adds	r7, #128	; 0x80
 80023c2:	46bd      	mov	sp, r7
 80023c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023c8:	20000628 	.word	0x20000628
 80023cc:	200002c8 	.word	0x200002c8
 80023d0:	0800ef04 	.word	0x0800ef04
 80023d4:	200003ec 	.word	0x200003ec

080023d8 <appLoop>:

void appLoop(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
	externalCom();
 80023dc:	f7ff fe0e 	bl	8001ffc <externalCom>
	if(appState == moveRequest)
 80023e0:	4b28      	ldr	r3, [pc, #160]	; (8002484 <appLoop+0xac>)
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d10e      	bne.n	8002406 <appLoop+0x2e>
	{
		hcMove(&hc, moveRequestArr, axisEenableRequest);
 80023e8:	4b27      	ldr	r3, [pc, #156]	; (8002488 <appLoop+0xb0>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	461a      	mov	r2, r3
 80023ee:	4927      	ldr	r1, [pc, #156]	; (800248c <appLoop+0xb4>)
 80023f0:	4827      	ldr	r0, [pc, #156]	; (8002490 <appLoop+0xb8>)
 80023f2:	f001 fc5b 	bl	8003cac <hcMove>
		watchDogTime = userTick;
 80023f6:	4b27      	ldr	r3, [pc, #156]	; (8002494 <appLoop+0xbc>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a27      	ldr	r2, [pc, #156]	; (8002498 <appLoop+0xc0>)
 80023fc:	6013      	str	r3, [r2, #0]
		appState = moving;
 80023fe:	4b21      	ldr	r3, [pc, #132]	; (8002484 <appLoop+0xac>)
 8002400:	2202      	movs	r2, #2
 8002402:	701a      	strb	r2, [r3, #0]
 8002404:	e02a      	b.n	800245c <appLoop+0x84>
	}
	else if(appState == moving)
 8002406:	4b1f      	ldr	r3, [pc, #124]	; (8002484 <appLoop+0xac>)
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	2b02      	cmp	r3, #2
 800240c:	d119      	bne.n	8002442 <appLoop+0x6a>
	{
		if(!hcIsMoving(&hc))
 800240e:	4820      	ldr	r0, [pc, #128]	; (8002490 <appLoop+0xb8>)
 8002410:	f001 fa58 	bl	80038c4 <hcIsMoving>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d102      	bne.n	8002420 <appLoop+0x48>
		{
			appState = waiting;
 800241a:	4b1a      	ldr	r3, [pc, #104]	; (8002484 <appLoop+0xac>)
 800241c:	2200      	movs	r2, #0
 800241e:	701a      	strb	r2, [r3, #0]
		}
		if(watchdogMode && ((userTick - watchDogTime)>WATCHDOG_TIMEOUT))
 8002420:	4b1e      	ldr	r3, [pc, #120]	; (800249c <appLoop+0xc4>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d019      	beq.n	800245c <appLoop+0x84>
 8002428:	4b1a      	ldr	r3, [pc, #104]	; (8002494 <appLoop+0xbc>)
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	4b1a      	ldr	r3, [pc, #104]	; (8002498 <appLoop+0xc0>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8002436:	d911      	bls.n	800245c <appLoop+0x84>
		{
			hcStop(&hc,0x0F); // Stop all motors
 8002438:	210f      	movs	r1, #15
 800243a:	4815      	ldr	r0, [pc, #84]	; (8002490 <appLoop+0xb8>)
 800243c:	f001 fe5c 	bl	80040f8 <hcStop>
 8002440:	e00c      	b.n	800245c <appLoop+0x84>
		}
	}
	else if(appState == homing)
 8002442:	4b10      	ldr	r3, [pc, #64]	; (8002484 <appLoop+0xac>)
 8002444:	781b      	ldrb	r3, [r3, #0]
 8002446:	2b03      	cmp	r3, #3
 8002448:	d108      	bne.n	800245c <appLoop+0x84>
	{
		homeFunction();
 800244a:	f7ff fe19 	bl	8002080 <homeFunction>
		if(appHomingState == home_end)
 800244e:	4b14      	ldr	r3, [pc, #80]	; (80024a0 <appLoop+0xc8>)
 8002450:	781b      	ldrb	r3, [r3, #0]
 8002452:	2b05      	cmp	r3, #5
 8002454:	d102      	bne.n	800245c <appLoop+0x84>
			appState = waiting;
 8002456:	4b0b      	ldr	r3, [pc, #44]	; (8002484 <appLoop+0xac>)
 8002458:	2200      	movs	r2, #0
 800245a:	701a      	strb	r2, [r3, #0]
	}

	if(pipe1StatusMode && ((userTick-statusTime)>STATUS_SEND_DELAY))
 800245c:	4b11      	ldr	r3, [pc, #68]	; (80024a4 <appLoop+0xcc>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d00d      	beq.n	8002480 <appLoop+0xa8>
 8002464:	4b0b      	ldr	r3, [pc, #44]	; (8002494 <appLoop+0xbc>)
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	4b0f      	ldr	r3, [pc, #60]	; (80024a8 <appLoop+0xd0>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8002472:	d905      	bls.n	8002480 <appLoop+0xa8>
	{
		printStatus();
 8002474:	f7ff ff60 	bl	8002338 <printStatus>
		statusTime = userTick;
 8002478:	4b06      	ldr	r3, [pc, #24]	; (8002494 <appLoop+0xbc>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a0a      	ldr	r2, [pc, #40]	; (80024a8 <appLoop+0xd0>)
 800247e:	6013      	str	r3, [r2, #0]
	}
}
 8002480:	bf00      	nop
 8002482:	bd80      	pop	{r7, pc}
 8002484:	20000624 	.word	0x20000624
 8002488:	20000620 	.word	0x20000620
 800248c:	200002d8 	.word	0x200002d8
 8002490:	20000628 	.word	0x20000628
 8002494:	200002b8 	.word	0x200002b8
 8002498:	200002e8 	.word	0x200002e8
 800249c:	200002d4 	.word	0x200002d4
 80024a0:	2000073c 	.word	0x2000073c
 80024a4:	20000508 	.word	0x20000508
 80024a8:	2000050c 	.word	0x2000050c

080024ac <VCNL3040_Init>:
#define VCNL3040_ID 0x0C


//Check comm with sensor and set it to default init settings
VCNL3040Error_e VCNL3040_Init(VCNL3040 *dev, I2C_TypeDef *i2cPort)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	6039      	str	r1, [r7, #0]
  dev->_i2cPort = i2cPort; //Grab which port the user wants us to use
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	683a      	ldr	r2, [r7, #0]
 80024ba:	601a      	str	r2, [r3, #0]

  //if (VCNL3040_isConnected(dev) == 0)
	//  return 0; //I2C comm failure

  uint16_t id = 0;
 80024bc:	2300      	movs	r3, #0
 80024be:	81bb      	strh	r3, [r7, #12]
  VCNL3040Error_e err = VCNL3040_getID(dev, &id);
 80024c0:	f107 030c 	add.w	r3, r7, #12
 80024c4:	4619      	mov	r1, r3
 80024c6:	6878      	ldr	r0, [r7, #4]
 80024c8:	f000 f90f 	bl	80026ea <VCNL3040_getID>
 80024cc:	4603      	mov	r3, r0
 80024ce:	73fb      	strb	r3, [r7, #15]

  if (err != VCNL3040_ERROR_OK)
 80024d0:	7bfb      	ldrb	r3, [r7, #15]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d001      	beq.n	80024da <VCNL3040_Init+0x2e>
	  return err;
 80024d6:	7bfb      	ldrb	r3, [r7, #15]
 80024d8:	e01c      	b.n	8002514 <VCNL3040_Init+0x68>
  if (id != 0x0186)
 80024da:	89bb      	ldrh	r3, [r7, #12]
 80024dc:	f5b3 7fc3 	cmp.w	r3, #390	; 0x186
 80024e0:	d001      	beq.n	80024e6 <VCNL3040_Init+0x3a>
	  return VCNL3040_ERROR_WRONG_ID; //Check default ID value
 80024e2:	2302      	movs	r3, #2
 80024e4:	e016      	b.n	8002514 <VCNL3040_Init+0x68>

  //Configure the various parts of the sensor
  VCNL3040_setLEDCurrent(dev, 200); //Max IR LED current
 80024e6:	21c8      	movs	r1, #200	; 0xc8
 80024e8:	6878      	ldr	r0, [r7, #4]
 80024ea:	f000 f8af 	bl	800264c <VCNL3040_setLEDCurrent>
  VCNL3040_setIRDutyCycle(dev, 40); //Set to highest duty cycle
 80024ee:	2128      	movs	r1, #40	; 0x28
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	f000 f813 	bl	800251c <VCNL3040_setIRDutyCycle>
  VCNL3040_setProxIntegrationTime(dev, 8); //Set to max integratio
 80024f6:	2108      	movs	r1, #8
 80024f8:	6878      	ldr	r0, [r7, #4]
 80024fa:	f000 f839 	bl	8002570 <VCNL3040_setProxIntegrationTime>
  VCNL3040_setProxResolution(dev,16); //Set to 16-bit output
 80024fe:	2110      	movs	r1, #16
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	f000 f875 	bl	80025f0 <VCNL3040_setProxResolution>
  VCNL3040_enableSmartPersistance(dev); //Turn on smart presistance
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f000 f88e 	bl	8002628 <VCNL3040_enableSmartPersistance>
  VCNL3040_powerOnProximity(dev); //Turn on prox sensing
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	f000 f85d 	bl	80025cc <VCNL3040_powerOnProximity>
  return VCNL3040_ERROR_OK;
 8002512:	2300      	movs	r3, #0
}
 8002514:	4618      	mov	r0, r3
 8002516:	3710      	adds	r7, #16
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}

0800251c <VCNL3040_setIRDutyCycle>:
//Set the duty cycle of the IR LED. The higher the duty
//ratio, the faster the response time achieved with higher power
//consumption. For example, PS_Duty = 1/320, peak IRED current = 100 mA,
//averaged current consumption is 100 mA/320 = 0.3125 mA.
VCNL3040Error_e VCNL3040_setIRDutyCycle(VCNL3040 *dev, uint16_t dutyValue)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b084      	sub	sp, #16
 8002520:	af02      	add	r7, sp, #8
 8002522:	6078      	str	r0, [r7, #4]
 8002524:	460b      	mov	r3, r1
 8002526:	807b      	strh	r3, [r7, #2]
  if(dutyValue > 320 - 1) dutyValue = VCNL3040_PS_DUTY_320;
 8002528:	887b      	ldrh	r3, [r7, #2]
 800252a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800252e:	d302      	bcc.n	8002536 <VCNL3040_setIRDutyCycle+0x1a>
 8002530:	23c0      	movs	r3, #192	; 0xc0
 8002532:	807b      	strh	r3, [r7, #2]
 8002534:	e00d      	b.n	8002552 <VCNL3040_setIRDutyCycle+0x36>
  else if(dutyValue > 160 - 1) dutyValue = VCNL3040_PS_DUTY_160;
 8002536:	887b      	ldrh	r3, [r7, #2]
 8002538:	2b9f      	cmp	r3, #159	; 0x9f
 800253a:	d902      	bls.n	8002542 <VCNL3040_setIRDutyCycle+0x26>
 800253c:	2380      	movs	r3, #128	; 0x80
 800253e:	807b      	strh	r3, [r7, #2]
 8002540:	e007      	b.n	8002552 <VCNL3040_setIRDutyCycle+0x36>
  else if(dutyValue > 80 - 1) dutyValue = VCNL3040_PS_DUTY_80;
 8002542:	887b      	ldrh	r3, [r7, #2]
 8002544:	2b4f      	cmp	r3, #79	; 0x4f
 8002546:	d902      	bls.n	800254e <VCNL3040_setIRDutyCycle+0x32>
 8002548:	2340      	movs	r3, #64	; 0x40
 800254a:	807b      	strh	r3, [r7, #2]
 800254c:	e001      	b.n	8002552 <VCNL3040_setIRDutyCycle+0x36>
  else dutyValue = VCNL3040_PS_DUTY_40;
 800254e:	2300      	movs	r3, #0
 8002550:	807b      	strh	r3, [r7, #2]
  
  return VCNL3040_bitMask(dev, VCNL3040_PS_CONF1, LOWER, VCNL3040_PS_DUTY_MASK, dutyValue);
 8002552:	223f      	movs	r2, #63	; 0x3f
 8002554:	887b      	ldrh	r3, [r7, #2]
 8002556:	b2db      	uxtb	r3, r3
 8002558:	9300      	str	r3, [sp, #0]
 800255a:	4613      	mov	r3, r2
 800255c:	2201      	movs	r2, #1
 800255e:	2103      	movs	r1, #3
 8002560:	6878      	ldr	r0, [r7, #4]
 8002562:	f000 f9aa 	bl	80028ba <VCNL3040_bitMask>
 8002566:	4603      	mov	r3, r0
}
 8002568:	4618      	mov	r0, r3
 800256a:	3708      	adds	r7, #8
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}

08002570 <VCNL3040_setProxIntegrationTime>:
	return VCNL3040_bitMask(dev, VCNL3040_PS_CONF1, LOWER, VCNL3040_PS_PERS_MASK, persValue);
}

// Sets the integration time for the proximity sensor //
VCNL3040Error_e VCNL3040_setProxIntegrationTime(VCNL3040 *dev, uint8_t timeValue)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b084      	sub	sp, #16
 8002574:	af02      	add	r7, sp, #8
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	460b      	mov	r3, r1
 800257a:	70fb      	strb	r3, [r7, #3]
  if(timeValue > 8 - 1) timeValue = VCNL3040_PS_IT_8T;
 800257c:	78fb      	ldrb	r3, [r7, #3]
 800257e:	2b07      	cmp	r3, #7
 8002580:	d902      	bls.n	8002588 <VCNL3040_setProxIntegrationTime+0x18>
 8002582:	230e      	movs	r3, #14
 8002584:	70fb      	strb	r3, [r7, #3]
 8002586:	e013      	b.n	80025b0 <VCNL3040_setProxIntegrationTime+0x40>
  else if(timeValue > 4 - 1) timeValue = VCNL3040_PS_IT_4T;
 8002588:	78fb      	ldrb	r3, [r7, #3]
 800258a:	2b03      	cmp	r3, #3
 800258c:	d902      	bls.n	8002594 <VCNL3040_setProxIntegrationTime+0x24>
 800258e:	230c      	movs	r3, #12
 8002590:	70fb      	strb	r3, [r7, #3]
 8002592:	e00d      	b.n	80025b0 <VCNL3040_setProxIntegrationTime+0x40>
  else if(timeValue > 3 - 1) timeValue = VCNL3040_PS_IT_3T;
 8002594:	78fb      	ldrb	r3, [r7, #3]
 8002596:	2b02      	cmp	r3, #2
 8002598:	d902      	bls.n	80025a0 <VCNL3040_setProxIntegrationTime+0x30>
 800259a:	2308      	movs	r3, #8
 800259c:	70fb      	strb	r3, [r7, #3]
 800259e:	e007      	b.n	80025b0 <VCNL3040_setProxIntegrationTime+0x40>
  else if(timeValue > 2 - 1) timeValue = VCNL3040_PS_IT_2T;
 80025a0:	78fb      	ldrb	r3, [r7, #3]
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d902      	bls.n	80025ac <VCNL3040_setProxIntegrationTime+0x3c>
 80025a6:	2304      	movs	r3, #4
 80025a8:	70fb      	strb	r3, [r7, #3]
 80025aa:	e001      	b.n	80025b0 <VCNL3040_setProxIntegrationTime+0x40>
  else timeValue = VCNL3040_PS_IT_1T;
 80025ac:	2300      	movs	r3, #0
 80025ae:	70fb      	strb	r3, [r7, #3]

  return VCNL3040_bitMask(dev, VCNL3040_PS_CONF1, LOWER, VCNL3040_PS_IT_MASK, timeValue);
 80025b0:	22f1      	movs	r2, #241	; 0xf1
 80025b2:	78fb      	ldrb	r3, [r7, #3]
 80025b4:	9300      	str	r3, [sp, #0]
 80025b6:	4613      	mov	r3, r2
 80025b8:	2201      	movs	r2, #1
 80025ba:	2103      	movs	r1, #3
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	f000 f97c 	bl	80028ba <VCNL3040_bitMask>
 80025c2:	4603      	mov	r3, r0
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3708      	adds	r7, #8
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}

080025cc <VCNL3040_powerOnProximity>:

// Power on the prox sensing portion of the device //
VCNL3040Error_e VCNL3040_powerOnProximity(VCNL3040 *dev)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af02      	add	r7, sp, #8
 80025d2:	6078      	str	r0, [r7, #4]
	return VCNL3040_bitMask(dev, VCNL3040_PS_CONF1, LOWER, VCNL3040_PS_SD_MASK, VCNL3040_PS_SD_POWER_ON);
 80025d4:	22fe      	movs	r2, #254	; 0xfe
 80025d6:	2300      	movs	r3, #0
 80025d8:	9300      	str	r3, [sp, #0]
 80025da:	4613      	mov	r3, r2
 80025dc:	2201      	movs	r2, #1
 80025de:	2103      	movs	r1, #3
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f000 f96a 	bl	80028ba <VCNL3040_bitMask>
 80025e6:	4603      	mov	r3, r0
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3708      	adds	r7, #8
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <VCNL3040_setProxResolution>:
	return VCNL3040_bitMask(dev, VCNL3040_PS_CONF1, LOWER, VCNL3040_PS_SD_MASK, VCNL3040_PS_SD_POWER_OFF);
}

// Sets the proximity resolution //
VCNL3040Error_e VCNL3040_setProxResolution(VCNL3040 *dev, uint8_t resolutionValue)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b084      	sub	sp, #16
 80025f4:	af02      	add	r7, sp, #8
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	460b      	mov	r3, r1
 80025fa:	70fb      	strb	r3, [r7, #3]
	if(resolutionValue > 16 - 1) resolutionValue = VCNL3040_PS_HD_16_BIT;
 80025fc:	78fb      	ldrb	r3, [r7, #3]
 80025fe:	2b0f      	cmp	r3, #15
 8002600:	d902      	bls.n	8002608 <VCNL3040_setProxResolution+0x18>
 8002602:	2308      	movs	r3, #8
 8002604:	70fb      	strb	r3, [r7, #3]
 8002606:	e001      	b.n	800260c <VCNL3040_setProxResolution+0x1c>
	else resolutionValue = VCNL3040_PS_HD_12_BIT;
 8002608:	2300      	movs	r3, #0
 800260a:	70fb      	strb	r3, [r7, #3]
	
	return VCNL3040_bitMask(dev, VCNL3040_PS_CONF2, UPPER, VCNL3040_PS_HD_MASK, resolutionValue);
 800260c:	22f7      	movs	r2, #247	; 0xf7
 800260e:	78fb      	ldrb	r3, [r7, #3]
 8002610:	9300      	str	r3, [sp, #0]
 8002612:	4613      	mov	r3, r2
 8002614:	2200      	movs	r2, #0
 8002616:	2103      	movs	r1, #3
 8002618:	6878      	ldr	r0, [r7, #4]
 800261a:	f000 f94e 	bl	80028ba <VCNL3040_bitMask>
 800261e:	4603      	mov	r3, r0
}
 8002620:	4618      	mov	r0, r3
 8002622:	3708      	adds	r7, #8
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}

08002628 <VCNL3040_enableSmartPersistance>:
//Enable smart persistance
//To accelerate the PS response time, smart
//persistence prevents the misjudgment of proximity sensing
//but also keeps a fast response time.
VCNL3040Error_e VCNL3040_enableSmartPersistance(VCNL3040 *dev)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af02      	add	r7, sp, #8
 800262e:	6078      	str	r0, [r7, #4]
	return VCNL3040_bitMask(dev, VCNL3040_PS_CONF3, LOWER, VCNL3040_PS_SMART_PERS_MASK, VCNL3040_PS_SMART_PERS_ENABLE);
 8002630:	22ef      	movs	r2, #239	; 0xef
 8002632:	2302      	movs	r3, #2
 8002634:	9300      	str	r3, [sp, #0]
 8002636:	4613      	mov	r3, r2
 8002638:	2201      	movs	r2, #1
 800263a:	2104      	movs	r1, #4
 800263c:	6878      	ldr	r0, [r7, #4]
 800263e:	f000 f93c 	bl	80028ba <VCNL3040_bitMask>
 8002642:	4603      	mov	r3, r0
}
 8002644:	4618      	mov	r0, r3
 8002646:	3708      	adds	r7, #8
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}

0800264c <VCNL3040_setLEDCurrent>:
	return VCNL3040_bitMask(dev, VCNL3040_PS_MS, UPPER, VCNL3040_PS_MS_MASK, VCNL3040_PS_MS_DISABLE);
}

//Set the IR LED sink current to one of 8 settings
VCNL3040Error_e VCNL3040_setLEDCurrent(VCNL3040 *dev, uint8_t currentValue)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af02      	add	r7, sp, #8
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	460b      	mov	r3, r1
 8002656:	70fb      	strb	r3, [r7, #3]
	if(currentValue > 200 - 1) currentValue = VCNL3040_LED_200MA;
 8002658:	78fb      	ldrb	r3, [r7, #3]
 800265a:	2bc7      	cmp	r3, #199	; 0xc7
 800265c:	d902      	bls.n	8002664 <VCNL3040_setLEDCurrent+0x18>
 800265e:	2307      	movs	r3, #7
 8002660:	70fb      	strb	r3, [r7, #3]
 8002662:	e025      	b.n	80026b0 <VCNL3040_setLEDCurrent+0x64>
	else if(currentValue > 180 - 1) currentValue = VCNL3040_LED_180MA;
 8002664:	78fb      	ldrb	r3, [r7, #3]
 8002666:	2bb3      	cmp	r3, #179	; 0xb3
 8002668:	d902      	bls.n	8002670 <VCNL3040_setLEDCurrent+0x24>
 800266a:	2306      	movs	r3, #6
 800266c:	70fb      	strb	r3, [r7, #3]
 800266e:	e01f      	b.n	80026b0 <VCNL3040_setLEDCurrent+0x64>
	else if(currentValue > 160 - 1) currentValue = VCNL3040_LED_160MA;
 8002670:	78fb      	ldrb	r3, [r7, #3]
 8002672:	2b9f      	cmp	r3, #159	; 0x9f
 8002674:	d902      	bls.n	800267c <VCNL3040_setLEDCurrent+0x30>
 8002676:	2305      	movs	r3, #5
 8002678:	70fb      	strb	r3, [r7, #3]
 800267a:	e019      	b.n	80026b0 <VCNL3040_setLEDCurrent+0x64>
	else if(currentValue > 140 - 1) currentValue = VCNL3040_LED_140MA;
 800267c:	78fb      	ldrb	r3, [r7, #3]
 800267e:	2b8b      	cmp	r3, #139	; 0x8b
 8002680:	d902      	bls.n	8002688 <VCNL3040_setLEDCurrent+0x3c>
 8002682:	2304      	movs	r3, #4
 8002684:	70fb      	strb	r3, [r7, #3]
 8002686:	e013      	b.n	80026b0 <VCNL3040_setLEDCurrent+0x64>
	else if(currentValue > 120 - 1) currentValue = VCNL3040_LED_120MA;
 8002688:	78fb      	ldrb	r3, [r7, #3]
 800268a:	2b77      	cmp	r3, #119	; 0x77
 800268c:	d902      	bls.n	8002694 <VCNL3040_setLEDCurrent+0x48>
 800268e:	2303      	movs	r3, #3
 8002690:	70fb      	strb	r3, [r7, #3]
 8002692:	e00d      	b.n	80026b0 <VCNL3040_setLEDCurrent+0x64>
	else if(currentValue > 100 - 1) currentValue = VCNL3040_LED_100MA;
 8002694:	78fb      	ldrb	r3, [r7, #3]
 8002696:	2b63      	cmp	r3, #99	; 0x63
 8002698:	d902      	bls.n	80026a0 <VCNL3040_setLEDCurrent+0x54>
 800269a:	2302      	movs	r3, #2
 800269c:	70fb      	strb	r3, [r7, #3]
 800269e:	e007      	b.n	80026b0 <VCNL3040_setLEDCurrent+0x64>
	else if(currentValue > 75 - 1) currentValue = VCNL3040_LED_75MA;
 80026a0:	78fb      	ldrb	r3, [r7, #3]
 80026a2:	2b4a      	cmp	r3, #74	; 0x4a
 80026a4:	d902      	bls.n	80026ac <VCNL3040_setLEDCurrent+0x60>
 80026a6:	2301      	movs	r3, #1
 80026a8:	70fb      	strb	r3, [r7, #3]
 80026aa:	e001      	b.n	80026b0 <VCNL3040_setLEDCurrent+0x64>
	else currentValue = VCNL3040_LED_50MA;
 80026ac:	2300      	movs	r3, #0
 80026ae:	70fb      	strb	r3, [r7, #3]

	return VCNL3040_bitMask(dev, VCNL3040_PS_MS, UPPER, VCNL3040_LED_I_MASK, currentValue);
 80026b0:	22f8      	movs	r2, #248	; 0xf8
 80026b2:	78fb      	ldrb	r3, [r7, #3]
 80026b4:	9300      	str	r3, [sp, #0]
 80026b6:	4613      	mov	r3, r2
 80026b8:	2200      	movs	r2, #0
 80026ba:	2104      	movs	r1, #4
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f000 f8fc 	bl	80028ba <VCNL3040_bitMask>
 80026c2:	4603      	mov	r3, r0
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3708      	adds	r7, #8
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}

080026cc <VCNL3040_getProximity>:
	return VCNL3040_writeCommand(dev, VCNL3040_PS_THDL, threshold);
}

//Read the Proximity value
VCNL3040Error_e VCNL3040_getProximity(VCNL3040 *dev, uint16_t *prox)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b082      	sub	sp, #8
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	6039      	str	r1, [r7, #0]
	return VCNL3040_readCommand(dev, VCNL3040_PS_DATA, prox);
 80026d6:	683a      	ldr	r2, [r7, #0]
 80026d8:	2108      	movs	r1, #8
 80026da:	6878      	ldr	r0, [r7, #4]
 80026dc:	f000 f814 	bl	8002708 <VCNL3040_readCommand>
 80026e0:	4603      	mov	r3, r0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3708      	adds	r7, #8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}

080026ea <VCNL3040_getID>:



//Read the sensors ID
VCNL3040Error_e VCNL3040_getID(VCNL3040 *dev, uint16_t *id)
{
 80026ea:	b580      	push	{r7, lr}
 80026ec:	b082      	sub	sp, #8
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
 80026f2:	6039      	str	r1, [r7, #0]
  return VCNL3040_readCommand(dev, VCNL3040_ID, id);
 80026f4:	683a      	ldr	r2, [r7, #0]
 80026f6:	210c      	movs	r1, #12
 80026f8:	6878      	ldr	r0, [r7, #4]
 80026fa:	f000 f805 	bl	8002708 <VCNL3040_readCommand>
 80026fe:	4603      	mov	r3, r0
}
 8002700:	4618      	mov	r0, r3
 8002702:	3708      	adds	r7, #8
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}

08002708 <VCNL3040_readCommand>:
*/

//Reads two consecutive bytes from a given 'command code' location
//return 1 if succes.
VCNL3040Error_e VCNL3040_readCommand(VCNL3040 *dev, uint8_t commandCode, uint16_t *readData)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b088      	sub	sp, #32
 800270c:	af02      	add	r7, sp, #8
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	460b      	mov	r3, r1
 8002712:	607a      	str	r2, [r7, #4]
 8002714:	72fb      	strb	r3, [r7, #11]
	uint8_t rData[2];
	unsigned int succes = I2CRead(dev->_i2cPort, VCNL3040_ADDR, commandCode, 2, rData);
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	6818      	ldr	r0, [r3, #0]
 800271a:	21c0      	movs	r1, #192	; 0xc0
 800271c:	7afa      	ldrb	r2, [r7, #11]
 800271e:	f107 0310 	add.w	r3, r7, #16
 8002722:	9300      	str	r3, [sp, #0]
 8002724:	2302      	movs	r3, #2
 8002726:	f001 ff7f 	bl	8004628 <I2CRead>
 800272a:	4603      	mov	r3, r0
 800272c:	617b      	str	r3, [r7, #20]
	*readData = (((uint16_t)rData[1]) << 8) | rData[0];
 800272e:	7c7b      	ldrb	r3, [r7, #17]
 8002730:	021b      	lsls	r3, r3, #8
 8002732:	b21a      	sxth	r2, r3
 8002734:	7c3b      	ldrb	r3, [r7, #16]
 8002736:	b21b      	sxth	r3, r3
 8002738:	4313      	orrs	r3, r2
 800273a:	b21b      	sxth	r3, r3
 800273c:	b29a      	uxth	r2, r3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	801a      	strh	r2, [r3, #0]

	return succes ? VCNL3040_ERROR_OK : VCNL3040_ERROR_TIMEOUT;
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	2b00      	cmp	r3, #0
 8002746:	bf0c      	ite	eq
 8002748:	2301      	moveq	r3, #1
 800274a:	2300      	movne	r3, #0
 800274c:	b2db      	uxtb	r3, r3
}
 800274e:	4618      	mov	r0, r3
 8002750:	3718      	adds	r7, #24
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}

08002756 <VCNL3040_writeCommand>:

//Write two bytes to a given command code location (8 bits)
//return VCNL3040_ERROR_OK if succes.
VCNL3040Error_e VCNL3040_writeCommand(VCNL3040 *dev, uint8_t commandCode, uint16_t value)
{
 8002756:	b580      	push	{r7, lr}
 8002758:	b086      	sub	sp, #24
 800275a:	af02      	add	r7, sp, #8
 800275c:	6078      	str	r0, [r7, #4]
 800275e:	460b      	mov	r3, r1
 8002760:	70fb      	strb	r3, [r7, #3]
 8002762:	4613      	mov	r3, r2
 8002764:	803b      	strh	r3, [r7, #0]
	unsigned char send[2];
	send[0] = value & 0xFF;
 8002766:	883b      	ldrh	r3, [r7, #0]
 8002768:	b2db      	uxtb	r3, r3
 800276a:	733b      	strb	r3, [r7, #12]
	send[1] = value >> 8;
 800276c:	883b      	ldrh	r3, [r7, #0]
 800276e:	0a1b      	lsrs	r3, r3, #8
 8002770:	b29b      	uxth	r3, r3
 8002772:	b2db      	uxtb	r3, r3
 8002774:	737b      	strb	r3, [r7, #13]
	return I2CWrite(dev->_i2cPort, VCNL3040_ADDR, commandCode, 2, send) ? VCNL3040_ERROR_OK : VCNL3040_ERROR_TIMEOUT;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6818      	ldr	r0, [r3, #0]
 800277a:	21c0      	movs	r1, #192	; 0xc0
 800277c:	78fa      	ldrb	r2, [r7, #3]
 800277e:	f107 030c 	add.w	r3, r7, #12
 8002782:	9300      	str	r3, [sp, #0]
 8002784:	2302      	movs	r3, #2
 8002786:	f001 fedf 	bl	8004548 <I2CWrite>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	bf0c      	ite	eq
 8002790:	2301      	moveq	r3, #1
 8002792:	2300      	movne	r3, #0
 8002794:	b2db      	uxtb	r3, r3
}
 8002796:	4618      	mov	r0, r3
 8002798:	3710      	adds	r7, #16
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}

0800279e <VCNL3040_writeCommandLower>:

//Given a command code (address) write to the lower byte without affecting the upper byte
VCNL3040Error_e VCNL3040_writeCommandLower(VCNL3040 *dev, uint8_t commandCode, uint8_t newValue)
{
 800279e:	b580      	push	{r7, lr}
 80027a0:	b084      	sub	sp, #16
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	6078      	str	r0, [r7, #4]
 80027a6:	460b      	mov	r3, r1
 80027a8:	70fb      	strb	r3, [r7, #3]
 80027aa:	4613      	mov	r3, r2
 80027ac:	70bb      	strb	r3, [r7, #2]
  uint16_t commandValue;
  VCNL3040Error_e err = VCNL3040_readCommand(dev, commandCode, &commandValue);
 80027ae:	f107 020c 	add.w	r2, r7, #12
 80027b2:	78fb      	ldrb	r3, [r7, #3]
 80027b4:	4619      	mov	r1, r3
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	f7ff ffa6 	bl	8002708 <VCNL3040_readCommand>
 80027bc:	4603      	mov	r3, r0
 80027be:	73fb      	strb	r3, [r7, #15]
  if(err != VCNL3040_ERROR_OK)
 80027c0:	7bfb      	ldrb	r3, [r7, #15]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d001      	beq.n	80027ca <VCNL3040_writeCommandLower+0x2c>
	  return err;
 80027c6:	7bfb      	ldrb	r3, [r7, #15]
 80027c8:	e011      	b.n	80027ee <VCNL3040_writeCommandLower+0x50>
  commandValue &= 0xFF00; //Remove lower 8 bits
 80027ca:	89bb      	ldrh	r3, [r7, #12]
 80027cc:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80027d0:	b29b      	uxth	r3, r3
 80027d2:	81bb      	strh	r3, [r7, #12]
  commandValue |= (uint16_t)newValue; //Mask in
 80027d4:	78bb      	ldrb	r3, [r7, #2]
 80027d6:	b29a      	uxth	r2, r3
 80027d8:	89bb      	ldrh	r3, [r7, #12]
 80027da:	4313      	orrs	r3, r2
 80027dc:	b29b      	uxth	r3, r3
 80027de:	81bb      	strh	r3, [r7, #12]
  return VCNL3040_writeCommand(dev, commandCode, commandValue);
 80027e0:	89ba      	ldrh	r2, [r7, #12]
 80027e2:	78fb      	ldrb	r3, [r7, #3]
 80027e4:	4619      	mov	r1, r3
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f7ff ffb5 	bl	8002756 <VCNL3040_writeCommand>
 80027ec:	4603      	mov	r3, r0
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3710      	adds	r7, #16
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}

080027f6 <VCNL3040_writeCommandUpper>:

//Given a command code (address) write to the upper byte without affecting the lower byte
VCNL3040Error_e VCNL3040_writeCommandUpper(VCNL3040 *dev, uint8_t commandCode, uint8_t newValue)
{
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b084      	sub	sp, #16
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
 80027fe:	460b      	mov	r3, r1
 8002800:	70fb      	strb	r3, [r7, #3]
 8002802:	4613      	mov	r3, r2
 8002804:	70bb      	strb	r3, [r7, #2]
  uint16_t commandValue;
  VCNL3040Error_e err = VCNL3040_readCommand(dev, commandCode, &commandValue);
 8002806:	f107 020c 	add.w	r2, r7, #12
 800280a:	78fb      	ldrb	r3, [r7, #3]
 800280c:	4619      	mov	r1, r3
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f7ff ff7a 	bl	8002708 <VCNL3040_readCommand>
 8002814:	4603      	mov	r3, r0
 8002816:	73fb      	strb	r3, [r7, #15]
  if(err != VCNL3040_ERROR_OK)
 8002818:	7bfb      	ldrb	r3, [r7, #15]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d001      	beq.n	8002822 <VCNL3040_writeCommandUpper+0x2c>
	  return err;
 800281e:	7bfb      	ldrb	r3, [r7, #15]
 8002820:	e013      	b.n	800284a <VCNL3040_writeCommandUpper+0x54>
  commandValue &= 0x00FF; //Remove upper 8 bits
 8002822:	89bb      	ldrh	r3, [r7, #12]
 8002824:	b2db      	uxtb	r3, r3
 8002826:	b29b      	uxth	r3, r3
 8002828:	81bb      	strh	r3, [r7, #12]
  commandValue |= (uint16_t)newValue << 8; //Mask in
 800282a:	78bb      	ldrb	r3, [r7, #2]
 800282c:	021b      	lsls	r3, r3, #8
 800282e:	b21a      	sxth	r2, r3
 8002830:	89bb      	ldrh	r3, [r7, #12]
 8002832:	b21b      	sxth	r3, r3
 8002834:	4313      	orrs	r3, r2
 8002836:	b21b      	sxth	r3, r3
 8002838:	b29b      	uxth	r3, r3
 800283a:	81bb      	strh	r3, [r7, #12]
  return (VCNL3040_writeCommand(dev, commandCode, commandValue));
 800283c:	89ba      	ldrh	r2, [r7, #12]
 800283e:	78fb      	ldrb	r3, [r7, #3]
 8002840:	4619      	mov	r1, r3
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f7ff ff87 	bl	8002756 <VCNL3040_writeCommand>
 8002848:	4603      	mov	r3, r0
}
 800284a:	4618      	mov	r0, r3
 800284c:	3710      	adds	r7, #16
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}

08002852 <VCNL3040_readCommandLower>:

//Given a command code (address) read the lower byte
VCNL3040Error_e VCNL3040_readCommandLower(VCNL3040 *dev, uint8_t commandCode, uint8_t *commandValue)
{
 8002852:	b580      	push	{r7, lr}
 8002854:	b086      	sub	sp, #24
 8002856:	af00      	add	r7, sp, #0
 8002858:	60f8      	str	r0, [r7, #12]
 800285a:	460b      	mov	r3, r1
 800285c:	607a      	str	r2, [r7, #4]
 800285e:	72fb      	strb	r3, [r7, #11]
	uint16_t rData;
	VCNL3040Error_e err = VCNL3040_readCommand(dev, commandCode, &rData);
 8002860:	f107 0214 	add.w	r2, r7, #20
 8002864:	7afb      	ldrb	r3, [r7, #11]
 8002866:	4619      	mov	r1, r3
 8002868:	68f8      	ldr	r0, [r7, #12]
 800286a:	f7ff ff4d 	bl	8002708 <VCNL3040_readCommand>
 800286e:	4603      	mov	r3, r0
 8002870:	75fb      	strb	r3, [r7, #23]
	*commandValue = (uint8_t)(rData & 0xFF);
 8002872:	8abb      	ldrh	r3, [r7, #20]
 8002874:	b2da      	uxtb	r2, r3
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	701a      	strb	r2, [r3, #0]
	return err;
 800287a:	7dfb      	ldrb	r3, [r7, #23]
}
 800287c:	4618      	mov	r0, r3
 800287e:	3718      	adds	r7, #24
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}

08002884 <VCNL3040_readCommandUpper>:

//Given a command code (address) read the upper byte
VCNL3040Error_e VCNL3040_readCommandUpper(VCNL3040 *dev, uint8_t commandCode, uint8_t *commandValue)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b086      	sub	sp, #24
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	460b      	mov	r3, r1
 800288e:	607a      	str	r2, [r7, #4]
 8002890:	72fb      	strb	r3, [r7, #11]
	uint16_t rData;
	VCNL3040Error_e err = VCNL3040_readCommand(dev, commandCode, &rData);
 8002892:	f107 0214 	add.w	r2, r7, #20
 8002896:	7afb      	ldrb	r3, [r7, #11]
 8002898:	4619      	mov	r1, r3
 800289a:	68f8      	ldr	r0, [r7, #12]
 800289c:	f7ff ff34 	bl	8002708 <VCNL3040_readCommand>
 80028a0:	4603      	mov	r3, r0
 80028a2:	75fb      	strb	r3, [r7, #23]
	*commandValue = (uint8_t)(rData >> 8);
 80028a4:	8abb      	ldrh	r3, [r7, #20]
 80028a6:	0a1b      	lsrs	r3, r3, #8
 80028a8:	b29b      	uxth	r3, r3
 80028aa:	b2da      	uxtb	r2, r3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	701a      	strb	r2, [r3, #0]
	return err;
 80028b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3718      	adds	r7, #24
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}

080028ba <VCNL3040_bitMask>:
//commandHeight is used to select between the upper or lower byte of command register
//Example:
//Write dutyValue into PS_CONF1, lower byte, using the Duty_Mask
//bitMask(VCNL4040_PS_CONF1, LOWER, VCNL4040_PS_DUTY_MASK, dutyValue);
VCNL3040Error_e VCNL3040_bitMask(VCNL3040 *dev, uint8_t commandAddress, unsigned int commandHeight, uint8_t mask, uint8_t thing)
{
 80028ba:	b580      	push	{r7, lr}
 80028bc:	b086      	sub	sp, #24
 80028be:	af00      	add	r7, sp, #0
 80028c0:	60f8      	str	r0, [r7, #12]
 80028c2:	607a      	str	r2, [r7, #4]
 80028c4:	461a      	mov	r2, r3
 80028c6:	460b      	mov	r3, r1
 80028c8:	72fb      	strb	r3, [r7, #11]
 80028ca:	4613      	mov	r3, r2
 80028cc:	72bb      	strb	r3, [r7, #10]
  // Grab current register context
  uint8_t registerContents;
  VCNL3040Error_e err;

  if (commandHeight == LOWER) err = VCNL3040_readCommandLower(dev, commandAddress, &registerContents);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d109      	bne.n	80028e8 <VCNL3040_bitMask+0x2e>
 80028d4:	f107 0216 	add.w	r2, r7, #22
 80028d8:	7afb      	ldrb	r3, [r7, #11]
 80028da:	4619      	mov	r1, r3
 80028dc:	68f8      	ldr	r0, [r7, #12]
 80028de:	f7ff ffb8 	bl	8002852 <VCNL3040_readCommandLower>
 80028e2:	4603      	mov	r3, r0
 80028e4:	75fb      	strb	r3, [r7, #23]
 80028e6:	e008      	b.n	80028fa <VCNL3040_bitMask+0x40>
  else err = VCNL3040_readCommandUpper(dev, commandAddress, &registerContents);
 80028e8:	f107 0216 	add.w	r2, r7, #22
 80028ec:	7afb      	ldrb	r3, [r7, #11]
 80028ee:	4619      	mov	r1, r3
 80028f0:	68f8      	ldr	r0, [r7, #12]
 80028f2:	f7ff ffc7 	bl	8002884 <VCNL3040_readCommandUpper>
 80028f6:	4603      	mov	r3, r0
 80028f8:	75fb      	strb	r3, [r7, #23]
  if(err != VCNL3040_ERROR_OK)
 80028fa:	7dfb      	ldrb	r3, [r7, #23]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d001      	beq.n	8002904 <VCNL3040_bitMask+0x4a>
	  return err;
 8002900:	7dfb      	ldrb	r3, [r7, #23]
 8002902:	e01f      	b.n	8002944 <VCNL3040_bitMask+0x8a>

  // Zero-out the portions of the register we're interested in
  registerContents &= mask;
 8002904:	7dba      	ldrb	r2, [r7, #22]
 8002906:	7abb      	ldrb	r3, [r7, #10]
 8002908:	4013      	ands	r3, r2
 800290a:	b2db      	uxtb	r3, r3
 800290c:	75bb      	strb	r3, [r7, #22]

  // Mask in new thing
  registerContents |= thing;
 800290e:	7dba      	ldrb	r2, [r7, #22]
 8002910:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002914:	4313      	orrs	r3, r2
 8002916:	b2db      	uxtb	r3, r3
 8002918:	75bb      	strb	r3, [r7, #22]

  // Change contents
  if (commandHeight == LOWER) err = VCNL3040_writeCommandLower(dev, commandAddress, registerContents);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2b01      	cmp	r3, #1
 800291e:	d108      	bne.n	8002932 <VCNL3040_bitMask+0x78>
 8002920:	7dba      	ldrb	r2, [r7, #22]
 8002922:	7afb      	ldrb	r3, [r7, #11]
 8002924:	4619      	mov	r1, r3
 8002926:	68f8      	ldr	r0, [r7, #12]
 8002928:	f7ff ff39 	bl	800279e <VCNL3040_writeCommandLower>
 800292c:	4603      	mov	r3, r0
 800292e:	75fb      	strb	r3, [r7, #23]
 8002930:	e007      	b.n	8002942 <VCNL3040_bitMask+0x88>
  else err = VCNL3040_writeCommandUpper(dev, commandAddress, registerContents);
 8002932:	7dba      	ldrb	r2, [r7, #22]
 8002934:	7afb      	ldrb	r3, [r7, #11]
 8002936:	4619      	mov	r1, r3
 8002938:	68f8      	ldr	r0, [r7, #12]
 800293a:	f7ff ff5c 	bl	80027f6 <VCNL3040_writeCommandUpper>
 800293e:	4603      	mov	r3, r0
 8002940:	75fb      	strb	r3, [r7, #23]
  return err;
 8002942:	7dfb      	ldrb	r3, [r7, #23]
}
 8002944:	4618      	mov	r0, r3
 8002946:	3718      	adds	r7, #24
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}

0800294c <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 800294c:	b480      	push	{r7}
 800294e:	b085      	sub	sp, #20
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 800295a:	4a0c      	ldr	r2, [pc, #48]	; (800298c <LL_DMA_EnableChannel+0x40>)
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	4413      	add	r3, r2
 8002960:	781b      	ldrb	r3, [r3, #0]
 8002962:	461a      	mov	r2, r3
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	4413      	add	r3, r2
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4908      	ldr	r1, [pc, #32]	; (800298c <LL_DMA_EnableChannel+0x40>)
 800296c:	683a      	ldr	r2, [r7, #0]
 800296e:	440a      	add	r2, r1
 8002970:	7812      	ldrb	r2, [r2, #0]
 8002972:	4611      	mov	r1, r2
 8002974:	68fa      	ldr	r2, [r7, #12]
 8002976:	440a      	add	r2, r1
 8002978:	f043 0301 	orr.w	r3, r3, #1
 800297c:	6013      	str	r3, [r2, #0]
}
 800297e:	bf00      	nop
 8002980:	3714      	adds	r7, #20
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	0800ef38 	.word	0x0800ef38

08002990 <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8002990:	b480      	push	{r7}
 8002992:	b085      	sub	sp, #20
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 800299e:	4a0c      	ldr	r2, [pc, #48]	; (80029d0 <LL_DMA_DisableChannel+0x40>)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	4413      	add	r3, r2
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	461a      	mov	r2, r3
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	4413      	add	r3, r2
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4908      	ldr	r1, [pc, #32]	; (80029d0 <LL_DMA_DisableChannel+0x40>)
 80029b0:	683a      	ldr	r2, [r7, #0]
 80029b2:	440a      	add	r2, r1
 80029b4:	7812      	ldrb	r2, [r2, #0]
 80029b6:	4611      	mov	r1, r2
 80029b8:	68fa      	ldr	r2, [r7, #12]
 80029ba:	440a      	add	r2, r1
 80029bc:	f023 0301 	bic.w	r3, r3, #1
 80029c0:	6013      	str	r3, [r2, #0]
}
 80029c2:	bf00      	nop
 80029c4:	3714      	adds	r7, #20
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr
 80029ce:	bf00      	nop
 80029d0:	0800ef38 	.word	0x0800ef38

080029d4 <LL_DMA_SetDataLength>:
  *         (*) Not on all G4 devices
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b087      	sub	sp, #28
 80029d8:	af00      	add	r7, sp, #0
 80029da:	60f8      	str	r0, [r7, #12]
 80029dc:	60b9      	str	r1, [r7, #8]
 80029de:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 80029e4:	4a0d      	ldr	r2, [pc, #52]	; (8002a1c <LL_DMA_SetDataLength+0x48>)
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	4413      	add	r3, r2
 80029ea:	781b      	ldrb	r3, [r3, #0]
 80029ec:	461a      	mov	r2, r3
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	4413      	add	r3, r2
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	0c1b      	lsrs	r3, r3, #16
 80029f6:	041b      	lsls	r3, r3, #16
 80029f8:	4908      	ldr	r1, [pc, #32]	; (8002a1c <LL_DMA_SetDataLength+0x48>)
 80029fa:	68ba      	ldr	r2, [r7, #8]
 80029fc:	440a      	add	r2, r1
 80029fe:	7812      	ldrb	r2, [r2, #0]
 8002a00:	4611      	mov	r1, r2
 8002a02:	697a      	ldr	r2, [r7, #20]
 8002a04:	440a      	add	r2, r1
 8002a06:	4611      	mov	r1, r2
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 8002a0e:	bf00      	nop
 8002a10:	371c      	adds	r7, #28
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr
 8002a1a:	bf00      	nop
 8002a1c:	0800ef38 	.word	0x0800ef38

08002a20 <LL_DMA_SetMemoryAddress>:
  *         (*) Not on all G4 devices
  * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b087      	sub	sp, #28
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	60f8      	str	r0, [r7, #12]
 8002a28:	60b9      	str	r1, [r7, #8]
 8002a2a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8002a30:	4a07      	ldr	r2, [pc, #28]	; (8002a50 <LL_DMA_SetMemoryAddress+0x30>)
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	4413      	add	r3, r2
 8002a36:	781b      	ldrb	r3, [r3, #0]
 8002a38:	461a      	mov	r2, r3
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	4413      	add	r3, r2
 8002a3e:	461a      	mov	r2, r3
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	60d3      	str	r3, [r2, #12]
}
 8002a44:	bf00      	nop
 8002a46:	371c      	adds	r7, #28
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr
 8002a50:	0800ef38 	.word	0x0800ef38

08002a54 <LL_DMA_SetPeriphAddress>:
  *         (*) Not on all G4 devices
  * @param  PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b087      	sub	sp, #28
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	60f8      	str	r0, [r7, #12]
 8002a5c:	60b9      	str	r1, [r7, #8]
 8002a5e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8002a64:	4a07      	ldr	r2, [pc, #28]	; (8002a84 <LL_DMA_SetPeriphAddress+0x30>)
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	4413      	add	r3, r2
 8002a6a:	781b      	ldrb	r3, [r3, #0]
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	4413      	add	r3, r2
 8002a72:	461a      	mov	r2, r3
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6093      	str	r3, [r2, #8]
}
 8002a78:	bf00      	nop
 8002a7a:	371c      	adds	r7, #28
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr
 8002a84:	0800ef38 	.word	0x0800ef38

08002a88 <LL_DMA_ClearFlag_TC1>:
  * @rmtoll IFCR         CTCIF1        LL_DMA_ClearFlag_TC1
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2202      	movs	r2, #2
 8002a94:	605a      	str	r2, [r3, #4]
}
 8002a96:	bf00      	nop
 8002a98:	370c      	adds	r7, #12
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr

08002aa2 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 8002aa2:	b480      	push	{r7}
 8002aa4:	b083      	sub	sp, #12
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	69db      	ldr	r3, [r3, #28]
 8002aae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ab2:	2b40      	cmp	r3, #64	; 0x40
 8002ab4:	d101      	bne.n	8002aba <LL_USART_IsActiveFlag_TC+0x18>
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e000      	b.n	8002abc <LL_USART_IsActiveFlag_TC+0x1a>
 8002aba:	2300      	movs	r3, #0
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	370c      	adds	r7, #12
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr

08002ac8 <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b089      	sub	sp, #36	; 0x24
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	3308      	adds	r3, #8
 8002ad4:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	e853 3f00 	ldrex	r3, [r3]
 8002adc:	60bb      	str	r3, [r7, #8]
   return(result);
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ae4:	61fb      	str	r3, [r7, #28]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	3308      	adds	r3, #8
 8002aea:	69fa      	ldr	r2, [r7, #28]
 8002aec:	61ba      	str	r2, [r7, #24]
 8002aee:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002af0:	6979      	ldr	r1, [r7, #20]
 8002af2:	69ba      	ldr	r2, [r7, #24]
 8002af4:	e841 2300 	strex	r3, r2, [r1]
 8002af8:	613b      	str	r3, [r7, #16]
   return(result);
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d1e7      	bne.n	8002ad0 <LL_USART_EnableDMAReq_TX+0x8>
}
 8002b00:	bf00      	nop
 8002b02:	bf00      	nop
 8002b04:	3724      	adds	r7, #36	; 0x24
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr

08002b0e <rcClearBuffer>:
#include "stm32g4xx_ll_dma.h"



void rcClearBuffer(volatile receptionController *rc)
{
 8002b0e:	b480      	push	{r7}
 8002b10:	b085      	sub	sp, #20
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	6078      	str	r0, [r7, #4]
	for(unsigned int i = 0; i<MAX_BYTERECEP ; i++)
 8002b16:	2300      	movs	r3, #0
 8002b18:	60fb      	str	r3, [r7, #12]
 8002b1a:	e007      	b.n	8002b2c <rcClearBuffer+0x1e>
	{
		rc->buffRecep[i] = 0;
 8002b1c:	687a      	ldr	r2, [r7, #4]
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	4413      	add	r3, r2
 8002b22:	2200      	movs	r2, #0
 8002b24:	701a      	strb	r2, [r3, #0]
	for(unsigned int i = 0; i<MAX_BYTERECEP ; i++)
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	3301      	adds	r3, #1
 8002b2a:	60fb      	str	r3, [r7, #12]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2bf9      	cmp	r3, #249	; 0xf9
 8002b30:	d9f4      	bls.n	8002b1c <rcClearBuffer+0xe>
	}

	rc->ptrByteToWrite =  0;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	rc->ptrByteToRead =  0;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	rc->bytePending = 0;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2200      	movs	r2, #0
 8002b46:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	rc->cmdPending = 0;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	#ifdef COM_USE_RTS
	USART_READY
	#endif
}
 8002b52:	bf00      	nop
 8002b54:	3714      	adds	r7, #20
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr

08002b5e <rcInit>:

/*
 * Init buffer reception.
 */
void rcInit(volatile receptionController *rc,char endL)
{
 8002b5e:	b580      	push	{r7, lr}
 8002b60:	b082      	sub	sp, #8
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	6078      	str	r0, [r7, #4]
 8002b66:	460b      	mov	r3, r1
 8002b68:	70fb      	strb	r3, [r7, #3]
	rc->endCmd = endL;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	78fa      	ldrb	r2, [r7, #3]
 8002b6e:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
	rcClearBuffer(rc);
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f7ff ffcb 	bl	8002b0e <rcClearBuffer>
}
 8002b78:	bf00      	nop
 8002b7a:	3708      	adds	r7, #8
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}

08002b80 <rcGetCommand>:
 * Function copy first command received in bufferCmd.
 * Make sure bufferCmd have free memory for command, max is defined by MAX_BYTERECEP.
 * Return 1 if command available, otherwise return 0;
 */
unsigned char rcGetCommand(volatile receptionController *rc, char *bufferCmd)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b087      	sub	sp, #28
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
 8002b88:	6039      	str	r1, [r7, #0]
	if(rc->cmdPending)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d05a      	beq.n	8002c4a <rcGetCommand+0xca>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	617b      	str	r3, [r7, #20]
 * User must NEVER use this function, it's called only by rcGetCommand().
 */
__attribute__((always_inline))
static inline unsigned char rcGetFirstChar(volatile receptionController *rc)
{
	char dataOut = rc->endCmd;
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8002b9e:	74fb      	strb	r3, [r7, #19]
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	60fb      	str	r3, [r7, #12]
	if(rc->bytePending)
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d001      	beq.n	8002bb2 <rcGetCommand+0x32>
		return 0;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	e000      	b.n	8002bb4 <rcGetCommand+0x34>
		return 1;
 8002bb2:	2301      	movs	r3, #1
	if(!rcIsVoid(rc))
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d129      	bne.n	8002c0c <rcGetCommand+0x8c>
	{

		USART1->CR1 &= (~USART_CR1_RXNEIE);
 8002bb8:	4b27      	ldr	r3, [pc, #156]	; (8002c58 <rcGetCommand+0xd8>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a26      	ldr	r2, [pc, #152]	; (8002c58 <rcGetCommand+0xd8>)
 8002bbe:	f023 0320 	bic.w	r3, r3, #32
 8002bc2:	6013      	str	r3, [r2, #0]

		dataOut = rc->buffRecep[rc->ptrByteToRead];
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8002bca:	697a      	ldr	r2, [r7, #20]
 8002bcc:	5cd3      	ldrb	r3, [r2, r3]
 8002bce:	74fb      	strb	r3, [r7, #19]
		rc->bytePending--;
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8002bd6:	1e5a      	subs	r2, r3, #1
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104

		USART1->CR1 |= USART_CR1_RXNEIE;
 8002bde:	4b1e      	ldr	r3, [pc, #120]	; (8002c58 <rcGetCommand+0xd8>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a1d      	ldr	r2, [pc, #116]	; (8002c58 <rcGetCommand+0xd8>)
 8002be4:	f043 0320 	orr.w	r3, r3, #32
 8002be8:	6013      	str	r3, [r2, #0]
		if(rc->ptrByteToRead == MAX_BYTERECEP-1)
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8002bf0:	2bf9      	cmp	r3, #249	; 0xf9
 8002bf2:	d104      	bne.n	8002bfe <rcGetCommand+0x7e>
			rc->ptrByteToRead = 0;
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8002bfc:	e006      	b.n	8002c0c <rcGetCommand+0x8c>
		else
			rc->ptrByteToRead++;
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8002c04:	1c5a      	adds	r2, r3, #1
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
#ifdef COM_USE_RTS
		if(!rcIsFull(rc))
			USART_READY
#endif
	}
	return dataOut;
 8002c0c:	7cfa      	ldrb	r2, [r7, #19]
	{
		do
		{
			*bufferCmd = rcGetFirstChar(rc);
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	701a      	strb	r2, [r3, #0]
			bufferCmd++;
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	3301      	adds	r3, #1
 8002c16:	603b      	str	r3, [r7, #0]
		}while(*(bufferCmd-1) != rc->endCmd);
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	3b01      	subs	r3, #1
 8002c1c:	781a      	ldrb	r2, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d1b4      	bne.n	8002b94 <rcGetCommand+0x14>
		*(bufferCmd-1) = 0; //string terminator
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	3b01      	subs	r3, #1
 8002c2e:	2200      	movs	r2, #0
 8002c30:	701a      	strb	r2, [r3, #0]
		*bufferCmd = 0; //string terminator
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	2200      	movs	r2, #0
 8002c36:	701a      	strb	r2, [r3, #0]
		rc->cmdPending--;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002c3e:	1e5a      	subs	r2, r3, #1
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
		return 1;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e000      	b.n	8002c4c <rcGetCommand+0xcc>
	}
	else
	{
		return 0;
 8002c4a:	2300      	movs	r3, #0
	}
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	371c      	adds	r7, #28
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr
 8002c58:	40013800 	.word	0x40013800

08002c5c <tcClearBuffer>:
/***********************************************************************************************************/
/************************************************TRANSMITION CONTROLER****************************************/
/***********************************************************************************************************/

void tcClearBuffer(volatile transmitterController *tc)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b085      	sub	sp, #20
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
	for(unsigned int i = 0; i<tc->size ; i++)
 8002c64:	2300      	movs	r3, #0
 8002c66:	60fb      	str	r3, [r7, #12]
 8002c68:	e008      	b.n	8002c7c <tcClearBuffer+0x20>
	{
		tc->buffEmit[i] = 0;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	4413      	add	r3, r2
 8002c72:	2200      	movs	r2, #0
 8002c74:	701a      	strb	r2, [r3, #0]
	for(unsigned int i = 0; i<tc->size ; i++)
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	3301      	adds	r3, #1
 8002c7a:	60fb      	str	r3, [r7, #12]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	68fa      	ldr	r2, [r7, #12]
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d3f1      	bcc.n	8002c6a <tcClearBuffer+0xe>
	}
	tc->byteToSend = 0;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	609a      	str	r2, [r3, #8]
	tc->byteToAdd = 0;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	60da      	str	r2, [r3, #12]
	tc->bytePending = 0;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	611a      	str	r2, [r3, #16]
}
 8002c98:	bf00      	nop
 8002c9a:	3714      	adds	r7, #20
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr

08002ca4 <tcInit>:

void tcInit(volatile transmitterController *tc, USART_TypeDef *us, volatile char *buffAdr, unsigned int siz)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b084      	sub	sp, #16
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	60f8      	str	r0, [r7, #12]
 8002cac:	60b9      	str	r1, [r7, #8]
 8002cae:	607a      	str	r2, [r7, #4]
 8002cb0:	603b      	str	r3, [r7, #0]
	//tc->pfCmdSend = pf;
	tc->buffEmit = buffAdr;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	601a      	str	r2, [r3, #0]
	tc->size = siz;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	683a      	ldr	r2, [r7, #0]
 8002cbc:	605a      	str	r2, [r3, #4]
	tc->myUsart = us;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	68ba      	ldr	r2, [r7, #8]
 8002cc2:	615a      	str	r2, [r3, #20]
	tcClearBuffer(tc);
 8002cc4:	68f8      	ldr	r0, [r7, #12]
 8002cc6:	f7ff ffc9 	bl	8002c5c <tcClearBuffer>
}
 8002cca:	bf00      	nop
 8002ccc:	3710      	adds	r7, #16
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}

08002cd2 <tcDMAconfigure>:

void tcDMAconfigure(volatile transmitterController *tc, DMA_TypeDef *DMAid, uint32_t Channelid)
{
 8002cd2:	b580      	push	{r7, lr}
 8002cd4:	b084      	sub	sp, #16
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	60f8      	str	r0, [r7, #12]
 8002cda:	60b9      	str	r1, [r7, #8]
 8002cdc:	607a      	str	r2, [r7, #4]
	tc->DMAx = DMAid;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	68ba      	ldr	r2, [r7, #8]
 8002ce2:	619a      	str	r2, [r3, #24]
	tc->DMAChannel = Channelid;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	687a      	ldr	r2, [r7, #4]
 8002ce8:	61da      	str	r2, [r3, #28]
	LL_USART_EnableDMAReq_TX(tc->myUsart);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	695b      	ldr	r3, [r3, #20]
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f7ff feea 	bl	8002ac8 <LL_USART_EnableDMAReq_TX>

}
 8002cf4:	bf00      	nop
 8002cf6:	3710      	adds	r7, #16
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}

08002cfc <tcDMASend>:



void tcDMASend(volatile transmitterController *tc, unsigned int size)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b082      	sub	sp, #8
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	6039      	str	r1, [r7, #0]

	//while(!LL_USART_IsActiveFlag_TC(tc->myUsart));
	//tc->DMAx->IFCR = (LL_DMA_ISR_TCIF1 << ((tc->DMAChannel-1) * 4));
	while(!LL_USART_IsActiveFlag_TC(tc->myUsart));
 8002d06:	bf00      	nop
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	695b      	ldr	r3, [r3, #20]
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7ff fec8 	bl	8002aa2 <LL_USART_IsActiveFlag_TC>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d0f7      	beq.n	8002d08 <tcDMASend+0xc>
	LL_DMA_ClearFlag_TC1(tc->DMAx);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	699b      	ldr	r3, [r3, #24]
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7ff feb3 	bl	8002a88 <LL_DMA_ClearFlag_TC1>

	LL_DMA_DisableChannel(tc->DMAx, tc->DMAChannel);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	699a      	ldr	r2, [r3, #24]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	69db      	ldr	r3, [r3, #28]
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	4610      	mov	r0, r2
 8002d2e:	f7ff fe2f 	bl	8002990 <LL_DMA_DisableChannel>
	//LL_DMA_DisableStream(tc->DMAx, tc->DMAChannel);
	LL_DMA_SetMemoryAddress(tc->DMAx, tc->DMAChannel, (unsigned int)tc->buffEmit);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6998      	ldr	r0, [r3, #24]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	69d9      	ldr	r1, [r3, #28]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	461a      	mov	r2, r3
 8002d40:	f7ff fe6e 	bl	8002a20 <LL_DMA_SetMemoryAddress>
	LL_DMA_SetPeriphAddress(tc->DMAx, tc->DMAChannel, (unsigned int)(&tc->myUsart->TDR));
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6998      	ldr	r0, [r3, #24]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	69d9      	ldr	r1, [r3, #28]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	695b      	ldr	r3, [r3, #20]
 8002d50:	3328      	adds	r3, #40	; 0x28
 8002d52:	461a      	mov	r2, r3
 8002d54:	f7ff fe7e 	bl	8002a54 <LL_DMA_SetPeriphAddress>
	LL_DMA_SetDataLength(tc->DMAx, tc->DMAChannel, size);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6998      	ldr	r0, [r3, #24]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	69db      	ldr	r3, [r3, #28]
 8002d60:	683a      	ldr	r2, [r7, #0]
 8002d62:	4619      	mov	r1, r3
 8002d64:	f7ff fe36 	bl	80029d4 <LL_DMA_SetDataLength>
	//LL_USART_ClearFlag_TC(tc->myUsart);
	//LL_DMA_EnableStream(tc->DMAx, tc->DMAChannel);
	LL_DMA_EnableChannel(tc->DMAx, tc->DMAChannel);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	699a      	ldr	r2, [r3, #24]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	69db      	ldr	r3, [r3, #28]
 8002d70:	4619      	mov	r1, r3
 8002d72:	4610      	mov	r0, r2
 8002d74:	f7ff fdea 	bl	800294c <LL_DMA_EnableChannel>
	//LL_DMA_ClearFlag_TC3(tc->DMAx);
	//tc->DMAx->IFCR = (LL_DMA_ISR_TCIF1 << ((tc->DMAChannel-1) * 4));

}
 8002d78:	bf00      	nop
 8002d7a:	3708      	adds	r7, #8
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}

08002d80 <tcDMASendStr>:

void tcDMASendStr(volatile transmitterController *tc, char *str)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b084      	sub	sp, #16
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
 8002d88:	6039      	str	r1, [r7, #0]
	while(!LL_USART_IsActiveFlag_TC(tc->myUsart));
 8002d8a:	bf00      	nop
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	695b      	ldr	r3, [r3, #20]
 8002d90:	4618      	mov	r0, r3
 8002d92:	f7ff fe86 	bl	8002aa2 <LL_USART_IsActiveFlag_TC>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d0f7      	beq.n	8002d8c <tcDMASendStr+0xc>
	for(unsigned int i = 0; str[i]; i++)
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	60fb      	str	r3, [r7, #12]
 8002da0:	e00b      	b.n	8002dba <tcDMASendStr+0x3a>
	{
		tc->buffEmit[i] = str[i];
 8002da2:	683a      	ldr	r2, [r7, #0]
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	441a      	add	r2, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6819      	ldr	r1, [r3, #0]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	440b      	add	r3, r1
 8002db0:	7812      	ldrb	r2, [r2, #0]
 8002db2:	701a      	strb	r2, [r3, #0]
	for(unsigned int i = 0; str[i]; i++)
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	3301      	adds	r3, #1
 8002db8:	60fb      	str	r3, [r7, #12]
 8002dba:	683a      	ldr	r2, [r7, #0]
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	4413      	add	r3, r2
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d1ed      	bne.n	8002da2 <tcDMASendStr+0x22>
	}
	tcDMASend(tc,strlen(str));
 8002dc6:	6838      	ldr	r0, [r7, #0]
 8002dc8:	f7fd fa2a 	bl	8000220 <strlen>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	4619      	mov	r1, r3
 8002dd0:	6878      	ldr	r0, [r7, #4]
 8002dd2:	f7ff ff93 	bl	8002cfc <tcDMASend>
}
 8002dd6:	bf00      	nop
 8002dd8:	3710      	adds	r7, #16
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
	...

08002de0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002de0:	b480      	push	{r7}
 8002de2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002de4:	4b04      	ldr	r3, [pc, #16]	; (8002df8 <__NVIC_GetPriorityGrouping+0x18>)
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	0a1b      	lsrs	r3, r3, #8
 8002dea:	f003 0307 	and.w	r3, r3, #7
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr
 8002df8:	e000ed00 	.word	0xe000ed00

08002dfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	4603      	mov	r3, r0
 8002e04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	db0b      	blt.n	8002e26 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e0e:	79fb      	ldrb	r3, [r7, #7]
 8002e10:	f003 021f 	and.w	r2, r3, #31
 8002e14:	4907      	ldr	r1, [pc, #28]	; (8002e34 <__NVIC_EnableIRQ+0x38>)
 8002e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e1a:	095b      	lsrs	r3, r3, #5
 8002e1c:	2001      	movs	r0, #1
 8002e1e:	fa00 f202 	lsl.w	r2, r0, r2
 8002e22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e26:	bf00      	nop
 8002e28:	370c      	adds	r7, #12
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr
 8002e32:	bf00      	nop
 8002e34:	e000e100 	.word	0xe000e100

08002e38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	4603      	mov	r3, r0
 8002e40:	6039      	str	r1, [r7, #0]
 8002e42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	db0a      	blt.n	8002e62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	b2da      	uxtb	r2, r3
 8002e50:	490c      	ldr	r1, [pc, #48]	; (8002e84 <__NVIC_SetPriority+0x4c>)
 8002e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e56:	0112      	lsls	r2, r2, #4
 8002e58:	b2d2      	uxtb	r2, r2
 8002e5a:	440b      	add	r3, r1
 8002e5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e60:	e00a      	b.n	8002e78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	b2da      	uxtb	r2, r3
 8002e66:	4908      	ldr	r1, [pc, #32]	; (8002e88 <__NVIC_SetPriority+0x50>)
 8002e68:	79fb      	ldrb	r3, [r7, #7]
 8002e6a:	f003 030f 	and.w	r3, r3, #15
 8002e6e:	3b04      	subs	r3, #4
 8002e70:	0112      	lsls	r2, r2, #4
 8002e72:	b2d2      	uxtb	r2, r2
 8002e74:	440b      	add	r3, r1
 8002e76:	761a      	strb	r2, [r3, #24]
}
 8002e78:	bf00      	nop
 8002e7a:	370c      	adds	r7, #12
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr
 8002e84:	e000e100 	.word	0xe000e100
 8002e88:	e000ed00 	.word	0xe000ed00

08002e8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b089      	sub	sp, #36	; 0x24
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	60f8      	str	r0, [r7, #12]
 8002e94:	60b9      	str	r1, [r7, #8]
 8002e96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	f003 0307 	and.w	r3, r3, #7
 8002e9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ea0:	69fb      	ldr	r3, [r7, #28]
 8002ea2:	f1c3 0307 	rsb	r3, r3, #7
 8002ea6:	2b04      	cmp	r3, #4
 8002ea8:	bf28      	it	cs
 8002eaa:	2304      	movcs	r3, #4
 8002eac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	3304      	adds	r3, #4
 8002eb2:	2b06      	cmp	r3, #6
 8002eb4:	d902      	bls.n	8002ebc <NVIC_EncodePriority+0x30>
 8002eb6:	69fb      	ldr	r3, [r7, #28]
 8002eb8:	3b03      	subs	r3, #3
 8002eba:	e000      	b.n	8002ebe <NVIC_EncodePriority+0x32>
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ec0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ec4:	69bb      	ldr	r3, [r7, #24]
 8002ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eca:	43da      	mvns	r2, r3
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	401a      	ands	r2, r3
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ed4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	fa01 f303 	lsl.w	r3, r1, r3
 8002ede:	43d9      	mvns	r1, r3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ee4:	4313      	orrs	r3, r2
         );
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3724      	adds	r7, #36	; 0x24
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
	...

08002ef4 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b085      	sub	sp, #20
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002efc:	4b08      	ldr	r3, [pc, #32]	; (8002f20 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002efe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002f00:	4907      	ldr	r1, [pc, #28]	; (8002f20 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	648b      	str	r3, [r1, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002f08:	4b05      	ldr	r3, [pc, #20]	; (8002f20 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002f0a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	4013      	ands	r3, r2
 8002f10:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002f12:	68fb      	ldr	r3, [r7, #12]
}
 8002f14:	bf00      	nop
 8002f16:	3714      	adds	r7, #20
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr
 8002f20:	40021000 	.word	0x40021000

08002f24 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1);
 8002f28:	2004      	movs	r0, #4
 8002f2a:	f7ff ffe3 	bl	8002ef4 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8002f2e:	2001      	movs	r0, #1
 8002f30:	f7ff ffe0 	bl	8002ef4 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002f34:	f7ff ff54 	bl	8002de0 <__NVIC_GetPriorityGrouping>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	2100      	movs	r1, #0
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f7ff ffa4 	bl	8002e8c <NVIC_EncodePriority>
 8002f44:	4603      	mov	r3, r0
 8002f46:	4619      	mov	r1, r3
 8002f48:	200b      	movs	r0, #11
 8002f4a:	f7ff ff75 	bl	8002e38 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002f4e:	200b      	movs	r0, #11
 8002f50:	f7ff ff54 	bl	8002dfc <__NVIC_EnableIRQ>

}
 8002f54:	bf00      	nop
 8002f56:	bd80      	pop	{r7, pc}

08002f58 <feederScan>:

/*
 * Scan all address for find connected feeder.
 */
void feederScan(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b084      	sub	sp, #16
 8002f5c:	af02      	add	r7, sp, #8
	amountFeeder = 0;
 8002f5e:	4b19      	ldr	r3, [pc, #100]	; (8002fc4 <feederScan+0x6c>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	701a      	strb	r2, [r3, #0]
	for(unsigned int i = 1; i<127; i++)
 8002f64:	2301      	movs	r3, #1
 8002f66:	607b      	str	r3, [r7, #4]
 8002f68:	e023      	b.n	8002fb2 <feederScan+0x5a>
	{
		unsigned char val;
		feederlist[i] = 0;
 8002f6a:	4a17      	ldr	r2, [pc, #92]	; (8002fc8 <feederScan+0x70>)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	4413      	add	r3, r2
 8002f70:	2200      	movs	r2, #0
 8002f72:	701a      	strb	r2, [r3, #0]
		if(I2CRead(I2C_FEEDER, i << 1, FEEDER_STATUS, 1, &val))
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	b2db      	uxtb	r3, r3
 8002f78:	005b      	lsls	r3, r3, #1
 8002f7a:	b2d9      	uxtb	r1, r3
 8002f7c:	1cfb      	adds	r3, r7, #3
 8002f7e:	9300      	str	r3, [sp, #0]
 8002f80:	2301      	movs	r3, #1
 8002f82:	2201      	movs	r2, #1
 8002f84:	4811      	ldr	r0, [pc, #68]	; (8002fcc <feederScan+0x74>)
 8002f86:	f001 fb4f 	bl	8004628 <I2CRead>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d00d      	beq.n	8002fac <feederScan+0x54>
		{
			feederlist[amountFeeder] = i << 1;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	4a0b      	ldr	r2, [pc, #44]	; (8002fc4 <feederScan+0x6c>)
 8002f96:	7812      	ldrb	r2, [r2, #0]
 8002f98:	005b      	lsls	r3, r3, #1
 8002f9a:	b2d9      	uxtb	r1, r3
 8002f9c:	4b0a      	ldr	r3, [pc, #40]	; (8002fc8 <feederScan+0x70>)
 8002f9e:	5499      	strb	r1, [r3, r2]
			amountFeeder++;
 8002fa0:	4b08      	ldr	r3, [pc, #32]	; (8002fc4 <feederScan+0x6c>)
 8002fa2:	781b      	ldrb	r3, [r3, #0]
 8002fa4:	3301      	adds	r3, #1
 8002fa6:	b2da      	uxtb	r2, r3
 8002fa8:	4b06      	ldr	r3, [pc, #24]	; (8002fc4 <feederScan+0x6c>)
 8002faa:	701a      	strb	r2, [r3, #0]
	for(unsigned int i = 1; i<127; i++)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	3301      	adds	r3, #1
 8002fb0:	607b      	str	r3, [r7, #4]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2b7e      	cmp	r3, #126	; 0x7e
 8002fb6:	d9d8      	bls.n	8002f6a <feederScan+0x12>
		}
	}
}
 8002fb8:	bf00      	nop
 8002fba:	bf00      	nop
 8002fbc:	3708      	adds	r7, #8
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	2000073d 	.word	0x2000073d
 8002fc8:	20000234 	.word	0x20000234
 8002fcc:	40007800 	.word	0x40007800

08002fd0 <feederGetStatus>:
}



unsigned char feederGetStatus(unsigned char addrF)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b086      	sub	sp, #24
 8002fd4:	af02      	add	r7, sp, #8
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	71fb      	strb	r3, [r7, #7]
	unsigned char stat = 0;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	73fb      	strb	r3, [r7, #15]
	I2CRead(I2C_FEEDER, addrF, FEEDER_STATUS, 1, &stat);
 8002fde:	79f9      	ldrb	r1, [r7, #7]
 8002fe0:	f107 030f 	add.w	r3, r7, #15
 8002fe4:	9300      	str	r3, [sp, #0]
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	2201      	movs	r2, #1
 8002fea:	4804      	ldr	r0, [pc, #16]	; (8002ffc <feederGetStatus+0x2c>)
 8002fec:	f001 fb1c 	bl	8004628 <I2CRead>
	return stat;
 8002ff0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3710      	adds	r7, #16
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	40007800 	.word	0x40007800

08003000 <feederIsBusy>:

unsigned char feederIsBusy(unsigned char addrF)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	4603      	mov	r3, r0
 8003008:	71fb      	strb	r3, [r7, #7]
	if(feederGetStatus(addrF) & BUSY_BIT)
 800300a:	79fb      	ldrb	r3, [r7, #7]
 800300c:	4618      	mov	r0, r3
 800300e:	f7ff ffdf 	bl	8002fd0 <feederGetStatus>
 8003012:	4603      	mov	r3, r0
 8003014:	f003 0301 	and.w	r3, r3, #1
 8003018:	2b00      	cmp	r3, #0
 800301a:	d001      	beq.n	8003020 <feederIsBusy+0x20>
		return 1;
 800301c:	2301      	movs	r3, #1
 800301e:	e000      	b.n	8003022 <feederIsBusy+0x22>
	else
		return 0;
 8003020:	2300      	movs	r3, #0
}
 8003022:	4618      	mov	r0, r3
 8003024:	3708      	adds	r7, #8
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
	...

0800302c <feederFlashSave>:

void feederFlashSave(unsigned char addrF)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b086      	sub	sp, #24
 8003030:	af02      	add	r7, sp, #8
 8003032:	4603      	mov	r3, r0
 8003034:	71fb      	strb	r3, [r7, #7]
	while(feederIsBusy(addrF));
 8003036:	bf00      	nop
 8003038:	79fb      	ldrb	r3, [r7, #7]
 800303a:	4618      	mov	r0, r3
 800303c:	f7ff ffe0 	bl	8003000 <feederIsBusy>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d1f8      	bne.n	8003038 <feederFlashSave+0xc>
	unsigned char ctrlValue;
	I2CRead(I2C_FEEDER, addrF, FEEDER_CTRL, 1, &ctrlValue);
 8003046:	79f9      	ldrb	r1, [r7, #7]
 8003048:	f107 030f 	add.w	r3, r7, #15
 800304c:	9300      	str	r3, [sp, #0]
 800304e:	2301      	movs	r3, #1
 8003050:	2200      	movs	r2, #0
 8003052:	480a      	ldr	r0, [pc, #40]	; (800307c <feederFlashSave+0x50>)
 8003054:	f001 fae8 	bl	8004628 <I2CRead>
	ctrlValue |= FLASH_BIT;
 8003058:	7bfb      	ldrb	r3, [r7, #15]
 800305a:	f043 0304 	orr.w	r3, r3, #4
 800305e:	b2db      	uxtb	r3, r3
 8003060:	73fb      	strb	r3, [r7, #15]
	I2CWrite(I2C_FEEDER, addrF, FEEDER_CTRL, 1, &ctrlValue);
 8003062:	79f9      	ldrb	r1, [r7, #7]
 8003064:	f107 030f 	add.w	r3, r7, #15
 8003068:	9300      	str	r3, [sp, #0]
 800306a:	2301      	movs	r3, #1
 800306c:	2200      	movs	r2, #0
 800306e:	4803      	ldr	r0, [pc, #12]	; (800307c <feederFlashSave+0x50>)
 8003070:	f001 fa6a 	bl	8004548 <I2CWrite>
}
 8003074:	bf00      	nop
 8003076:	3710      	adds	r7, #16
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}
 800307c:	40007800 	.word	0x40007800

08003080 <feederSendStep>:

void feederSendStep(unsigned char addrF)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b086      	sub	sp, #24
 8003084:	af02      	add	r7, sp, #8
 8003086:	4603      	mov	r3, r0
 8003088:	71fb      	strb	r3, [r7, #7]
	while(feederIsBusy(addrF));
 800308a:	bf00      	nop
 800308c:	79fb      	ldrb	r3, [r7, #7]
 800308e:	4618      	mov	r0, r3
 8003090:	f7ff ffb6 	bl	8003000 <feederIsBusy>
 8003094:	4603      	mov	r3, r0
 8003096:	2b00      	cmp	r3, #0
 8003098:	d1f8      	bne.n	800308c <feederSendStep+0xc>
	unsigned char ctrlValue;
	I2CRead(I2C_FEEDER, addrF, FEEDER_CTRL, 1, &ctrlValue);
 800309a:	79f9      	ldrb	r1, [r7, #7]
 800309c:	f107 030f 	add.w	r3, r7, #15
 80030a0:	9300      	str	r3, [sp, #0]
 80030a2:	2301      	movs	r3, #1
 80030a4:	2200      	movs	r2, #0
 80030a6:	480a      	ldr	r0, [pc, #40]	; (80030d0 <feederSendStep+0x50>)
 80030a8:	f001 fabe 	bl	8004628 <I2CRead>
	ctrlValue |= STEP_BIT;
 80030ac:	7bfb      	ldrb	r3, [r7, #15]
 80030ae:	f043 0302 	orr.w	r3, r3, #2
 80030b2:	b2db      	uxtb	r3, r3
 80030b4:	73fb      	strb	r3, [r7, #15]
	I2CWrite(I2C_FEEDER, addrF, FEEDER_CTRL, 1, &ctrlValue);
 80030b6:	79f9      	ldrb	r1, [r7, #7]
 80030b8:	f107 030f 	add.w	r3, r7, #15
 80030bc:	9300      	str	r3, [sp, #0]
 80030be:	2301      	movs	r3, #1
 80030c0:	2200      	movs	r2, #0
 80030c2:	4803      	ldr	r0, [pc, #12]	; (80030d0 <feederSendStep+0x50>)
 80030c4:	f001 fa40 	bl	8004548 <I2CWrite>
}
 80030c8:	bf00      	nop
 80030ca:	3710      	adds	r7, #16
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bd80      	pop	{r7, pc}
 80030d0:	40007800 	.word	0x40007800

080030d4 <feederGetName>:

void feederGetName(unsigned char addrF, char *buffer)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b086      	sub	sp, #24
 80030d8:	af02      	add	r7, sp, #8
 80030da:	4603      	mov	r3, r0
 80030dc:	6039      	str	r1, [r7, #0]
 80030de:	71fb      	strb	r3, [r7, #7]
	unsigned char sizeName = 0;
 80030e0:	2300      	movs	r3, #0
 80030e2:	73fb      	strb	r3, [r7, #15]
	*buffer = 0;
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	2200      	movs	r2, #0
 80030e8:	701a      	strb	r2, [r3, #0]
	if(I2CRead(I2C_FEEDER, addrF, FEEDER_SIZENAME, 1, &sizeName))
 80030ea:	79f9      	ldrb	r1, [r7, #7]
 80030ec:	f107 030f 	add.w	r3, r7, #15
 80030f0:	9300      	str	r3, [sp, #0]
 80030f2:	2301      	movs	r3, #1
 80030f4:	2202      	movs	r2, #2
 80030f6:	4811      	ldr	r0, [pc, #68]	; (800313c <feederGetName+0x68>)
 80030f8:	f001 fa96 	bl	8004628 <I2CRead>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d017      	beq.n	8003132 <feederGetName+0x5e>
	{
		if(sizeName)
 8003102:	7bfb      	ldrb	r3, [r7, #15]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d010      	beq.n	800312a <feederGetName+0x56>
		{
			I2CRead(I2C_FEEDER, addrF, FEEDER_NAME, sizeName, (unsigned char*)buffer);
 8003108:	7bfb      	ldrb	r3, [r7, #15]
 800310a:	461a      	mov	r2, r3
 800310c:	79f9      	ldrb	r1, [r7, #7]
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	9300      	str	r3, [sp, #0]
 8003112:	4613      	mov	r3, r2
 8003114:	2208      	movs	r2, #8
 8003116:	4809      	ldr	r0, [pc, #36]	; (800313c <feederGetName+0x68>)
 8003118:	f001 fa86 	bl	8004628 <I2CRead>
			buffer[sizeName] = 0;
 800311c:	7bfb      	ldrb	r3, [r7, #15]
 800311e:	461a      	mov	r2, r3
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	4413      	add	r3, r2
 8003124:	2200      	movs	r2, #0
 8003126:	701a      	strb	r2, [r3, #0]
		}


	}

}
 8003128:	e003      	b.n	8003132 <feederGetName+0x5e>
			buffer[1] = 0;
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	3301      	adds	r3, #1
 800312e:	2200      	movs	r2, #0
 8003130:	701a      	strb	r2, [r3, #0]
}
 8003132:	bf00      	nop
 8003134:	3710      	adds	r7, #16
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}
 800313a:	bf00      	nop
 800313c:	40007800 	.word	0x40007800

08003140 <feederSetName>:

void feederSetName(unsigned char addrF, char *buffer)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b086      	sub	sp, #24
 8003144:	af02      	add	r7, sp, #8
 8003146:	4603      	mov	r3, r0
 8003148:	6039      	str	r1, [r7, #0]
 800314a:	71fb      	strb	r3, [r7, #7]
	unsigned char sizeName = 0;
 800314c:	2300      	movs	r3, #0
 800314e:	73fb      	strb	r3, [r7, #15]
	sizeName = strlen(buffer);
 8003150:	6838      	ldr	r0, [r7, #0]
 8003152:	f7fd f865 	bl	8000220 <strlen>
 8003156:	4603      	mov	r3, r0
 8003158:	73fb      	strb	r3, [r7, #15]
	buffer[sizeName] = 0;
 800315a:	7bfb      	ldrb	r3, [r7, #15]
 800315c:	683a      	ldr	r2, [r7, #0]
 800315e:	4413      	add	r3, r2
 8003160:	2200      	movs	r2, #0
 8003162:	701a      	strb	r2, [r3, #0]
	I2CWrite(I2C_FEEDER, addrF, FEEDER_NAME, sizeName+1, (unsigned char*)buffer);
 8003164:	7bfb      	ldrb	r3, [r7, #15]
 8003166:	3301      	adds	r3, #1
 8003168:	461a      	mov	r2, r3
 800316a:	79f9      	ldrb	r1, [r7, #7]
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	9300      	str	r3, [sp, #0]
 8003170:	4613      	mov	r3, r2
 8003172:	2208      	movs	r2, #8
 8003174:	4803      	ldr	r0, [pc, #12]	; (8003184 <feederSetName+0x44>)
 8003176:	f001 f9e7 	bl	8004548 <I2CWrite>
}
 800317a:	bf00      	nop
 800317c:	3710      	adds	r7, #16
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	40007800 	.word	0x40007800

08003188 <feederGetPos>:



void feederGetPos(unsigned char addrF, vector3d *pos)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	4603      	mov	r3, r0
 8003190:	6039      	str	r1, [r7, #0]
 8003192:	71fb      	strb	r3, [r7, #7]
	I2CReadF(I2C_FEEDER, addrF, FEEDER_POSX, &pos->x);
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	79f9      	ldrb	r1, [r7, #7]
 8003198:	2203      	movs	r2, #3
 800319a:	480a      	ldr	r0, [pc, #40]	; (80031c4 <feederGetPos+0x3c>)
 800319c:	f001 fa74 	bl	8004688 <I2CReadF>
	I2CReadF(I2C_FEEDER, addrF, FEEDER_POSY, &pos->y);
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	3304      	adds	r3, #4
 80031a4:	79f9      	ldrb	r1, [r7, #7]
 80031a6:	2204      	movs	r2, #4
 80031a8:	4806      	ldr	r0, [pc, #24]	; (80031c4 <feederGetPos+0x3c>)
 80031aa:	f001 fa6d 	bl	8004688 <I2CReadF>
	I2CReadF(I2C_FEEDER, addrF, FEEDER_POSZ, &pos->z);
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	3308      	adds	r3, #8
 80031b2:	79f9      	ldrb	r1, [r7, #7]
 80031b4:	2205      	movs	r2, #5
 80031b6:	4803      	ldr	r0, [pc, #12]	; (80031c4 <feederGetPos+0x3c>)
 80031b8:	f001 fa66 	bl	8004688 <I2CReadF>
}
 80031bc:	bf00      	nop
 80031be:	3708      	adds	r7, #8
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	40007800 	.word	0x40007800

080031c8 <feederSetPos>:

void feederSetPos(unsigned char addrF, vector3d pos)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b084      	sub	sp, #16
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	4603      	mov	r3, r0
 80031d0:	eef0 6a40 	vmov.f32	s13, s0
 80031d4:	eeb0 7a60 	vmov.f32	s14, s1
 80031d8:	eef0 7a41 	vmov.f32	s15, s2
 80031dc:	73fb      	strb	r3, [r7, #15]
 80031de:	edc7 6a00 	vstr	s13, [r7]
 80031e2:	ed87 7a01 	vstr	s14, [r7, #4]
 80031e6:	edc7 7a02 	vstr	s15, [r7, #8]
	I2CWriteF(I2C_FEEDER, addrF, FEEDER_POSX, pos.x);
 80031ea:	edd7 7a00 	vldr	s15, [r7]
 80031ee:	7bfb      	ldrb	r3, [r7, #15]
 80031f0:	eeb0 0a67 	vmov.f32	s0, s15
 80031f4:	2203      	movs	r2, #3
 80031f6:	4619      	mov	r1, r3
 80031f8:	480d      	ldr	r0, [pc, #52]	; (8003230 <feederSetPos+0x68>)
 80031fa:	f001 fa5b 	bl	80046b4 <I2CWriteF>
	I2CWriteF(I2C_FEEDER, addrF, FEEDER_POSY, pos.y);
 80031fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8003202:	7bfb      	ldrb	r3, [r7, #15]
 8003204:	eeb0 0a67 	vmov.f32	s0, s15
 8003208:	2204      	movs	r2, #4
 800320a:	4619      	mov	r1, r3
 800320c:	4808      	ldr	r0, [pc, #32]	; (8003230 <feederSetPos+0x68>)
 800320e:	f001 fa51 	bl	80046b4 <I2CWriteF>
	I2CWriteF(I2C_FEEDER, addrF, FEEDER_POSZ, pos.z);
 8003212:	edd7 7a02 	vldr	s15, [r7, #8]
 8003216:	7bfb      	ldrb	r3, [r7, #15]
 8003218:	eeb0 0a67 	vmov.f32	s0, s15
 800321c:	2205      	movs	r2, #5
 800321e:	4619      	mov	r1, r3
 8003220:	4803      	ldr	r0, [pc, #12]	; (8003230 <feederSetPos+0x68>)
 8003222:	f001 fa47 	bl	80046b4 <I2CWriteF>
}
 8003226:	bf00      	nop
 8003228:	3710      	adds	r7, #16
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	40007800 	.word	0x40007800

08003234 <feederSetStepSize>:

void feederSetStepSize(unsigned char addrF, unsigned char val)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b084      	sub	sp, #16
 8003238:	af02      	add	r7, sp, #8
 800323a:	4603      	mov	r3, r0
 800323c:	460a      	mov	r2, r1
 800323e:	71fb      	strb	r3, [r7, #7]
 8003240:	4613      	mov	r3, r2
 8003242:	71bb      	strb	r3, [r7, #6]
	I2CWrite(I2C_FEEDER, addrF, FEEDER_STPSIZE, 1, &val);
 8003244:	79f9      	ldrb	r1, [r7, #7]
 8003246:	1dbb      	adds	r3, r7, #6
 8003248:	9300      	str	r3, [sp, #0]
 800324a:	2301      	movs	r3, #1
 800324c:	2206      	movs	r2, #6
 800324e:	4803      	ldr	r0, [pc, #12]	; (800325c <feederSetStepSize+0x28>)
 8003250:	f001 f97a 	bl	8004548 <I2CWrite>
}
 8003254:	bf00      	nop
 8003256:	3708      	adds	r7, #8
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}
 800325c:	40007800 	.word	0x40007800

08003260 <feederGetStepSize>:

unsigned char feederGetStepSize(unsigned char addrF)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b086      	sub	sp, #24
 8003264:	af02      	add	r7, sp, #8
 8003266:	4603      	mov	r3, r0
 8003268:	71fb      	strb	r3, [r7, #7]
	unsigned char val;
	I2CRead(I2C_FEEDER, addrF, FEEDER_STPSIZE, 1, &val);
 800326a:	79f9      	ldrb	r1, [r7, #7]
 800326c:	f107 030f 	add.w	r3, r7, #15
 8003270:	9300      	str	r3, [sp, #0]
 8003272:	2301      	movs	r3, #1
 8003274:	2206      	movs	r2, #6
 8003276:	4804      	ldr	r0, [pc, #16]	; (8003288 <feederGetStepSize+0x28>)
 8003278:	f001 f9d6 	bl	8004628 <I2CRead>
	return val;
 800327c:	7bfb      	ldrb	r3, [r7, #15]
}
 800327e:	4618      	mov	r0, r3
 8003280:	3710      	adds	r7, #16
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	40007800 	.word	0x40007800

0800328c <feederSetCMPB>:

void feederSetCMPB(unsigned char addrF, unsigned char val)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b084      	sub	sp, #16
 8003290:	af02      	add	r7, sp, #8
 8003292:	4603      	mov	r3, r0
 8003294:	460a      	mov	r2, r1
 8003296:	71fb      	strb	r3, [r7, #7]
 8003298:	4613      	mov	r3, r2
 800329a:	71bb      	strb	r3, [r7, #6]
	I2CWrite(I2C_FEEDER, addrF, FEEDER_CMPBS, 1, &val);
 800329c:	79f9      	ldrb	r1, [r7, #7]
 800329e:	1dbb      	adds	r3, r7, #6
 80032a0:	9300      	str	r3, [sp, #0]
 80032a2:	2301      	movs	r3, #1
 80032a4:	2207      	movs	r2, #7
 80032a6:	4803      	ldr	r0, [pc, #12]	; (80032b4 <feederSetCMPB+0x28>)
 80032a8:	f001 f94e 	bl	8004548 <I2CWrite>
}
 80032ac:	bf00      	nop
 80032ae:	3708      	adds	r7, #8
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	40007800 	.word	0x40007800

080032b8 <feederGetCMPB>:

unsigned char feederGetCMPB(unsigned char addrF)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b086      	sub	sp, #24
 80032bc:	af02      	add	r7, sp, #8
 80032be:	4603      	mov	r3, r0
 80032c0:	71fb      	strb	r3, [r7, #7]
	unsigned char val;
	I2CRead(I2C_FEEDER, addrF, FEEDER_CMPBS, 1, &val);
 80032c2:	79f9      	ldrb	r1, [r7, #7]
 80032c4:	f107 030f 	add.w	r3, r7, #15
 80032c8:	9300      	str	r3, [sp, #0]
 80032ca:	2301      	movs	r3, #1
 80032cc:	2207      	movs	r2, #7
 80032ce:	4804      	ldr	r0, [pc, #16]	; (80032e0 <feederGetCMPB+0x28>)
 80032d0:	f001 f9aa 	bl	8004628 <I2CRead>
	return val;
 80032d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3710      	adds	r7, #16
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	40007800 	.word	0x40007800

080032e4 <MX_GPIO_Init>:

/** Configure pins
     PF0-OSC_IN   ------> ADC1_IN10
*/
void MX_GPIO_Init(void)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b08a      	sub	sp, #40	; 0x28
 80032e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032ea:	f107 0314 	add.w	r3, r7, #20
 80032ee:	2200      	movs	r2, #0
 80032f0:	601a      	str	r2, [r3, #0]
 80032f2:	605a      	str	r2, [r3, #4]
 80032f4:	609a      	str	r2, [r3, #8]
 80032f6:	60da      	str	r2, [r3, #12]
 80032f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80032fa:	4b54      	ldr	r3, [pc, #336]	; (800344c <MX_GPIO_Init+0x168>)
 80032fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032fe:	4a53      	ldr	r2, [pc, #332]	; (800344c <MX_GPIO_Init+0x168>)
 8003300:	f043 0304 	orr.w	r3, r3, #4
 8003304:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003306:	4b51      	ldr	r3, [pc, #324]	; (800344c <MX_GPIO_Init+0x168>)
 8003308:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800330a:	f003 0304 	and.w	r3, r3, #4
 800330e:	613b      	str	r3, [r7, #16]
 8003310:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003312:	4b4e      	ldr	r3, [pc, #312]	; (800344c <MX_GPIO_Init+0x168>)
 8003314:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003316:	4a4d      	ldr	r2, [pc, #308]	; (800344c <MX_GPIO_Init+0x168>)
 8003318:	f043 0320 	orr.w	r3, r3, #32
 800331c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800331e:	4b4b      	ldr	r3, [pc, #300]	; (800344c <MX_GPIO_Init+0x168>)
 8003320:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003322:	f003 0320 	and.w	r3, r3, #32
 8003326:	60fb      	str	r3, [r7, #12]
 8003328:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800332a:	4b48      	ldr	r3, [pc, #288]	; (800344c <MX_GPIO_Init+0x168>)
 800332c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800332e:	4a47      	ldr	r2, [pc, #284]	; (800344c <MX_GPIO_Init+0x168>)
 8003330:	f043 0301 	orr.w	r3, r3, #1
 8003334:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003336:	4b45      	ldr	r3, [pc, #276]	; (800344c <MX_GPIO_Init+0x168>)
 8003338:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800333a:	f003 0301 	and.w	r3, r3, #1
 800333e:	60bb      	str	r3, [r7, #8]
 8003340:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003342:	4b42      	ldr	r3, [pc, #264]	; (800344c <MX_GPIO_Init+0x168>)
 8003344:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003346:	4a41      	ldr	r2, [pc, #260]	; (800344c <MX_GPIO_Init+0x168>)
 8003348:	f043 0302 	orr.w	r3, r3, #2
 800334c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800334e:	4b3f      	ldr	r3, [pc, #252]	; (800344c <MX_GPIO_Init+0x168>)
 8003350:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003352:	f003 0302 	and.w	r3, r3, #2
 8003356:	607b      	str	r3, [r7, #4]
 8003358:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DECAY_T_Pin|GPIO_PIN_6|GPIO_PIN_7|DECAY_X_Pin
 800335a:	2200      	movs	r2, #0
 800335c:	f44f 5173 	mov.w	r1, #15552	; 0x3cc0
 8003360:	483b      	ldr	r0, [pc, #236]	; (8003450 <MX_GPIO_Init+0x16c>)
 8003362:	f004 fed7 	bl	8008114 <HAL_GPIO_WritePin>
                          |DECAY_Y_Pin|DECAY_Z_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIR_X_Pin|DIR_Y_Pin|DIR_Z_Pin|DIR_T_Pin
 8003366:	2200      	movs	r2, #0
 8003368:	f241 011e 	movw	r1, #4126	; 0x101e
 800336c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003370:	f004 fed0 	bl	8008114 <HAL_GPIO_WritePin>
                          |IO_LATCH_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Pin|TP_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 8003374:	2200      	movs	r2, #0
 8003376:	f240 1103 	movw	r1, #259	; 0x103
 800337a:	4836      	ldr	r0, [pc, #216]	; (8003454 <MX_GPIO_Init+0x170>)
 800337c:	f004 feca 	bl	8008114 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PC6 PC7 PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = DECAY_T_Pin|GPIO_PIN_6|GPIO_PIN_7|DECAY_X_Pin
 8003380:	f44f 5373 	mov.w	r3, #15552	; 0x3cc0
 8003384:	617b      	str	r3, [r7, #20]
                          |DECAY_Y_Pin|DECAY_Z_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003386:	2301      	movs	r3, #1
 8003388:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800338a:	2300      	movs	r3, #0
 800338c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800338e:	2300      	movs	r3, #0
 8003390:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003392:	f107 0314 	add.w	r3, r7, #20
 8003396:	4619      	mov	r1, r3
 8003398:	482d      	ldr	r0, [pc, #180]	; (8003450 <MX_GPIO_Init+0x16c>)
 800339a:	f004 fd39 	bl	8007e10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800339e:	2301      	movs	r3, #1
 80033a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80033a2:	2303      	movs	r3, #3
 80033a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033a6:	2300      	movs	r3, #0
 80033a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80033aa:	f107 0314 	add.w	r3, r7, #20
 80033ae:	4619      	mov	r1, r3
 80033b0:	4829      	ldr	r0, [pc, #164]	; (8003458 <MX_GPIO_Init+0x174>)
 80033b2:	f004 fd2d 	bl	8007e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = FAULT_X_Pin|FAULT_Y_Pin|FAULT_Z_Pin|FAULT_T_Pin;
 80033b6:	230f      	movs	r3, #15
 80033b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033ba:	2300      	movs	r3, #0
 80033bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033be:	2300      	movs	r3, #0
 80033c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033c2:	f107 0314 	add.w	r3, r7, #20
 80033c6:	4619      	mov	r1, r3
 80033c8:	4821      	ldr	r0, [pc, #132]	; (8003450 <MX_GPIO_Init+0x16c>)
 80033ca:	f004 fd21 	bl	8007e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = DIR_X_Pin|DIR_Y_Pin|DIR_Z_Pin|DIR_T_Pin
 80033ce:	f241 031e 	movw	r3, #4126	; 0x101e
 80033d2:	617b      	str	r3, [r7, #20]
                          |IO_LATCH_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033d4:	2301      	movs	r3, #1
 80033d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033d8:	2300      	movs	r3, #0
 80033da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033dc:	2303      	movs	r3, #3
 80033de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033e0:	f107 0314 	add.w	r3, r7, #20
 80033e4:	4619      	mov	r1, r3
 80033e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80033ea:	f004 fd11 	bl	8007e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED_Pin|TP_Pin;
 80033ee:	2303      	movs	r3, #3
 80033f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033f2:	2301      	movs	r3, #1
 80033f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033f6:	2300      	movs	r3, #0
 80033f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033fa:	2303      	movs	r3, #3
 80033fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033fe:	f107 0314 	add.w	r3, r7, #20
 8003402:	4619      	mov	r1, r3
 8003404:	4813      	ldr	r0, [pc, #76]	; (8003454 <MX_GPIO_Init+0x170>)
 8003406:	f004 fd03 	bl	8007e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LIMIT_X_Pin|LIMIT_Y_Pin|LIMIT_Z_Pin|LIMIT_T_Pin
 800340a:	f643 63e0 	movw	r3, #16096	; 0x3ee0
 800340e:	617b      	str	r3, [r7, #20]
                          |HOME_T_Pin|HOME_Z_Pin|HOME_Y_Pin|HOME_X_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003410:	2300      	movs	r3, #0
 8003412:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003414:	2300      	movs	r3, #0
 8003416:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003418:	f107 0314 	add.w	r3, r7, #20
 800341c:	4619      	mov	r1, r3
 800341e:	480d      	ldr	r0, [pc, #52]	; (8003454 <MX_GPIO_Init+0x170>)
 8003420:	f004 fcf6 	bl	8007e10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003424:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003428:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800342a:	2301      	movs	r3, #1
 800342c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800342e:	2300      	movs	r3, #0
 8003430:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003432:	2300      	movs	r3, #0
 8003434:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003436:	f107 0314 	add.w	r3, r7, #20
 800343a:	4619      	mov	r1, r3
 800343c:	4805      	ldr	r0, [pc, #20]	; (8003454 <MX_GPIO_Init+0x170>)
 800343e:	f004 fce7 	bl	8007e10 <HAL_GPIO_Init>

}
 8003442:	bf00      	nop
 8003444:	3728      	adds	r7, #40	; 0x28
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	40021000 	.word	0x40021000
 8003450:	48000800 	.word	0x48000800
 8003454:	48000400 	.word	0x48000400
 8003458:	48001400 	.word	0x48001400

0800345c <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	683a      	ldr	r2, [r7, #0]
 800346a:	619a      	str	r2, [r3, #24]
}
 800346c:	bf00      	nop
 800346e:	370c      	adds	r7, #12
 8003470:	46bd      	mov	sp, r7
 8003472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003476:	4770      	bx	lr

08003478 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	683a      	ldr	r2, [r7, #0]
 8003486:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003488:	bf00      	nop
 800348a:	370c      	adds	r7, #12
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr

08003494 <homeXisOn>:
	LL_GPIO_TogglePin(LED_GPIO_Port,LED_Pin);
}

__attribute__((always_inline))
static inline unsigned char homeXisOn(void)
{
 8003494:	b480      	push	{r7}
 8003496:	af00      	add	r7, sp, #0
	if(HOME_X_GPIO_Port->IDR & HOME_X_Pin)
 8003498:	4b06      	ldr	r3, [pc, #24]	; (80034b4 <homeXisOn+0x20>)
 800349a:	691b      	ldr	r3, [r3, #16]
 800349c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d001      	beq.n	80034a8 <homeXisOn+0x14>
		return 1;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e000      	b.n	80034aa <homeXisOn+0x16>
	else
		return 0;
 80034a8:	2300      	movs	r3, #0
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr
 80034b4:	48000400 	.word	0x48000400

080034b8 <homeYisOn>:

__attribute__((always_inline))
static inline unsigned char homeYisOn(void)
{
 80034b8:	b480      	push	{r7}
 80034ba:	af00      	add	r7, sp, #0
	if(HOME_Y_GPIO_Port->IDR & HOME_Y_Pin)
 80034bc:	4b06      	ldr	r3, [pc, #24]	; (80034d8 <homeYisOn+0x20>)
 80034be:	691b      	ldr	r3, [r3, #16]
 80034c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d001      	beq.n	80034cc <homeYisOn+0x14>
		return 1;
 80034c8:	2301      	movs	r3, #1
 80034ca:	e000      	b.n	80034ce <homeYisOn+0x16>
	else
		return 0;
 80034cc:	2300      	movs	r3, #0
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	46bd      	mov	sp, r7
 80034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d6:	4770      	bx	lr
 80034d8:	48000400 	.word	0x48000400

080034dc <homeZisOn>:

__attribute__((always_inline))
static inline unsigned char homeZisOn(void)
{
 80034dc:	b480      	push	{r7}
 80034de:	af00      	add	r7, sp, #0
	if(HOME_Z_GPIO_Port->IDR & HOME_Z_Pin)
 80034e0:	4b06      	ldr	r3, [pc, #24]	; (80034fc <homeZisOn+0x20>)
 80034e2:	691b      	ldr	r3, [r3, #16]
 80034e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d001      	beq.n	80034f0 <homeZisOn+0x14>
		return 1;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e000      	b.n	80034f2 <homeZisOn+0x16>
	else
		return 0;
 80034f0:	2300      	movs	r3, #0
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr
 80034fc:	48000400 	.word	0x48000400

08003500 <homeTisOn>:

__attribute__((always_inline))
static inline unsigned char homeTisOn(void)
{
 8003500:	b480      	push	{r7}
 8003502:	af00      	add	r7, sp, #0
	if(HOME_T_GPIO_Port->IDR & HOME_T_Pin)
 8003504:	4b06      	ldr	r3, [pc, #24]	; (8003520 <homeTisOn+0x20>)
 8003506:	691b      	ldr	r3, [r3, #16]
 8003508:	f003 0320 	and.w	r3, r3, #32
 800350c:	2b00      	cmp	r3, #0
 800350e:	d001      	beq.n	8003514 <homeTisOn+0x14>
		return 0;
 8003510:	2300      	movs	r3, #0
 8003512:	e000      	b.n	8003516 <homeTisOn+0x16>
	else
		return 1;
 8003514:	2301      	movs	r3, #1
}
 8003516:	4618      	mov	r0, r3
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr
 8003520:	48000400 	.word	0x48000400

08003524 <hcInit>:
#include "gpio.h"
#include "tim.h"
#include "option.h"

void hcInit(volatile hardControl *hc)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b082      	sub	sp, #8
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
	hc->coordMode = absolute;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2201      	movs	r2, #1
 8003530:	711a      	strb	r2, [r3, #4]
	PAPinit(&(hc->motorPap[X]), TIM2, X, homeXisOn);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	f103 0008 	add.w	r0, r3, #8
 8003538:	4b12      	ldr	r3, [pc, #72]	; (8003584 <hcInit+0x60>)
 800353a:	2200      	movs	r2, #0
 800353c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003540:	f001 feba 	bl	80052b8 <PAPinit>
	PAPinit(&(hc->motorPap[Y]), TIM3, Y, homeYisOn);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f103 0044 	add.w	r0, r3, #68	; 0x44
 800354a:	4b0f      	ldr	r3, [pc, #60]	; (8003588 <hcInit+0x64>)
 800354c:	2201      	movs	r2, #1
 800354e:	490f      	ldr	r1, [pc, #60]	; (800358c <hcInit+0x68>)
 8003550:	f001 feb2 	bl	80052b8 <PAPinit>
	PAPinit(&(hc->motorPap[Z]), TIM4, Z, homeZisOn);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	f103 0080 	add.w	r0, r3, #128	; 0x80
 800355a:	4b0d      	ldr	r3, [pc, #52]	; (8003590 <hcInit+0x6c>)
 800355c:	2202      	movs	r2, #2
 800355e:	490d      	ldr	r1, [pc, #52]	; (8003594 <hcInit+0x70>)
 8003560:	f001 feaa 	bl	80052b8 <PAPinit>
	PAPinit(&(hc->motorPap[T]), TIM5, T, homeTisOn);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	f103 00bc 	add.w	r0, r3, #188	; 0xbc
 800356a:	4b0b      	ldr	r3, [pc, #44]	; (8003598 <hcInit+0x74>)
 800356c:	2203      	movs	r2, #3
 800356e:	490b      	ldr	r1, [pc, #44]	; (800359c <hcInit+0x78>)
 8003570:	f001 fea2 	bl	80052b8 <PAPinit>
	optReadFlash(hc);
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f002 fa05 	bl	8005984 <optReadFlash>
}
 800357a:	bf00      	nop
 800357c:	3708      	adds	r7, #8
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	08003495 	.word	0x08003495
 8003588:	080034b9 	.word	0x080034b9
 800358c:	40000400 	.word	0x40000400
 8003590:	080034dd 	.word	0x080034dd
 8003594:	40000800 	.word	0x40000800
 8003598:	08003501 	.word	0x08003501
 800359c:	40000c00 	.word	0x40000c00

080035a0 <hcSetZHeadOffset>:




void hcSetZHeadOffset(volatile hardControl *hc, float off)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	ed87 0a00 	vstr	s0, [r7]
	hc->zHeadOffset = off;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	683a      	ldr	r2, [r7, #0]
 80035b0:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
}
 80035b4:	bf00      	nop
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr

080035c0 <hcGetZHeadOffset>:
float hcGetZHeadOffset(volatile hardControl *hc)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
	return hc->zHeadOffset;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 80035ce:	ee07 3a90 	vmov	s15, r3
}
 80035d2:	eeb0 0a67 	vmov.f32	s0, s15
 80035d6:	370c      	adds	r7, #12
 80035d8:	46bd      	mov	sp, r7
 80035da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035de:	4770      	bx	lr

080035e0 <hcFlashSave>:

/*
 * Save parameter in flash/
 */
void hcFlashSave(volatile hardControl *hc)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b082      	sub	sp, #8
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
	optWriteFlash(hc);
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f002 f88f 	bl	800570c <optWriteFlash>
}
 80035ee:	bf00      	nop
 80035f0:	3708      	adds	r7, #8
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
	...

080035f8 <setDigitalOutput>:


void setDigitalOutput(unsigned int digPin)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b084      	sub	sp, #16
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
	switch(digPin)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2b02      	cmp	r3, #2
 8003604:	d024      	beq.n	8003650 <setDigitalOutput+0x58>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2b02      	cmp	r3, #2
 800360a:	d832      	bhi.n	8003672 <setDigitalOutput+0x7a>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d003      	beq.n	800361a <setDigitalOutput+0x22>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2b01      	cmp	r3, #1
 8003616:	d00a      	beq.n	800362e <setDigitalOutput+0x36>
		case 2:
			EXTenable();
		break;

		default:
		break;
 8003618:	e02b      	b.n	8003672 <setDigitalOutput+0x7a>

__attribute__((always_inline))
static inline void pumpOn(void)
{
	LL_GPIO_ResetOutputPin(GPIOC,LL_GPIO_PIN_7);
 800361a:	2180      	movs	r1, #128	; 0x80
 800361c:	4817      	ldr	r0, [pc, #92]	; (800367c <setDigitalOutput+0x84>)
 800361e:	f7ff ff2b 	bl	8003478 <LL_GPIO_ResetOutputPin>
	LL_GPIO_SetOutputPin(GPIOC,LL_GPIO_PIN_6);
 8003622:	2140      	movs	r1, #64	; 0x40
 8003624:	4815      	ldr	r0, [pc, #84]	; (800367c <setDigitalOutput+0x84>)
 8003626:	f7ff ff19 	bl	800345c <LL_GPIO_SetOutputPin>
}
 800362a:	bf00      	nop
		break;
 800362c:	e022      	b.n	8003674 <setDigitalOutput+0x7c>
 800362e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003632:	60fb      	str	r3, [r7, #12]
}

__attribute__((always_inline))
static inline void setIo(unsigned int mask)
{
	updateIo(actualState |= mask);
 8003634:	4b12      	ldr	r3, [pc, #72]	; (8003680 <setDigitalOutput+0x88>)
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	4313      	orrs	r3, r2
 800363c:	4a10      	ldr	r2, [pc, #64]	; (8003680 <setDigitalOutput+0x88>)
 800363e:	6013      	str	r3, [r2, #0]
 8003640:	4b0f      	ldr	r3, [pc, #60]	; (8003680 <setDigitalOutput+0x88>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4618      	mov	r0, r3
 8003646:	f001 f9bd 	bl	80049c4 <updateIo>
}
 800364a:	bf00      	nop

__attribute__((always_inline))
static inline void EVenable(void)
{
	setIo(EV);
}
 800364c:	bf00      	nop
		break;
 800364e:	e011      	b.n	8003674 <setDigitalOutput+0x7c>
 8003650:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003654:	60bb      	str	r3, [r7, #8]
	updateIo(actualState |= mask);
 8003656:	4b0a      	ldr	r3, [pc, #40]	; (8003680 <setDigitalOutput+0x88>)
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	4313      	orrs	r3, r2
 800365e:	4a08      	ldr	r2, [pc, #32]	; (8003680 <setDigitalOutput+0x88>)
 8003660:	6013      	str	r3, [r2, #0]
 8003662:	4b07      	ldr	r3, [pc, #28]	; (8003680 <setDigitalOutput+0x88>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4618      	mov	r0, r3
 8003668:	f001 f9ac 	bl	80049c4 <updateIo>
}
 800366c:	bf00      	nop

__attribute__((always_inline))
static inline void EXTenable(void)
{
	setIo(EXT);
}
 800366e:	bf00      	nop
		break;
 8003670:	e000      	b.n	8003674 <setDigitalOutput+0x7c>
		break;
 8003672:	bf00      	nop
	}
}
 8003674:	bf00      	nop
 8003676:	3710      	adds	r7, #16
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}
 800367c:	48000800 	.word	0x48000800
 8003680:	20000740 	.word	0x20000740

08003684 <resetDigitalOutput>:


void resetDigitalOutput(unsigned int digPin)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b084      	sub	sp, #16
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
	switch(digPin)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2b02      	cmp	r3, #2
 8003690:	d025      	beq.n	80036de <resetDigitalOutput+0x5a>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2b02      	cmp	r3, #2
 8003696:	d834      	bhi.n	8003702 <resetDigitalOutput+0x7e>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d003      	beq.n	80036a6 <resetDigitalOutput+0x22>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d00a      	beq.n	80036ba <resetDigitalOutput+0x36>
		case 2:
			EXTdisable();
		break;

		default:
		break;
 80036a4:	e02d      	b.n	8003702 <resetDigitalOutput+0x7e>

__attribute__((always_inline))
static inline void pumpOff(void)
{
	LL_GPIO_ResetOutputPin(GPIOC,LL_GPIO_PIN_7);
 80036a6:	2180      	movs	r1, #128	; 0x80
 80036a8:	4818      	ldr	r0, [pc, #96]	; (800370c <resetDigitalOutput+0x88>)
 80036aa:	f7ff fee5 	bl	8003478 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(GPIOC,LL_GPIO_PIN_6);
 80036ae:	2140      	movs	r1, #64	; 0x40
 80036b0:	4816      	ldr	r0, [pc, #88]	; (800370c <resetDigitalOutput+0x88>)
 80036b2:	f7ff fee1 	bl	8003478 <LL_GPIO_ResetOutputPin>
}
 80036b6:	bf00      	nop
		break;
 80036b8:	e024      	b.n	8003704 <resetDigitalOutput+0x80>
 80036ba:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80036be:	60fb      	str	r3, [r7, #12]
	updateIo(actualState &= (~mask));
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	43da      	mvns	r2, r3
 80036c4:	4b12      	ldr	r3, [pc, #72]	; (8003710 <resetDigitalOutput+0x8c>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4013      	ands	r3, r2
 80036ca:	4a11      	ldr	r2, [pc, #68]	; (8003710 <resetDigitalOutput+0x8c>)
 80036cc:	6013      	str	r3, [r2, #0]
 80036ce:	4b10      	ldr	r3, [pc, #64]	; (8003710 <resetDigitalOutput+0x8c>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4618      	mov	r0, r3
 80036d4:	f001 f976 	bl	80049c4 <updateIo>
}
 80036d8:	bf00      	nop
}
 80036da:	bf00      	nop
		break;
 80036dc:	e012      	b.n	8003704 <resetDigitalOutput+0x80>
 80036de:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80036e2:	60bb      	str	r3, [r7, #8]
	updateIo(actualState &= (~mask));
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	43da      	mvns	r2, r3
 80036e8:	4b09      	ldr	r3, [pc, #36]	; (8003710 <resetDigitalOutput+0x8c>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4013      	ands	r3, r2
 80036ee:	4a08      	ldr	r2, [pc, #32]	; (8003710 <resetDigitalOutput+0x8c>)
 80036f0:	6013      	str	r3, [r2, #0]
 80036f2:	4b07      	ldr	r3, [pc, #28]	; (8003710 <resetDigitalOutput+0x8c>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4618      	mov	r0, r3
 80036f8:	f001 f964 	bl	80049c4 <updateIo>
}
 80036fc:	bf00      	nop

__attribute__((always_inline))
static inline void EXTdisable(void)
{
	resetIo(EXT);
}
 80036fe:	bf00      	nop
		break;
 8003700:	e000      	b.n	8003704 <resetDigitalOutput+0x80>
		break;
 8003702:	bf00      	nop
	}
}
 8003704:	bf00      	nop
 8003706:	3710      	adds	r7, #16
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}
 800370c:	48000800 	.word	0x48000800
 8003710:	20000740 	.word	0x20000740

08003714 <hcSetBoardPos>:

void hcSetBoardPos(volatile hardControl *hc, float *pos)
{
 8003714:	b480      	push	{r7}
 8003716:	b087      	sub	sp, #28
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
 800371c:	6039      	str	r1, [r7, #0]
	v3SetPos(&(hc->boardPos),pos[X], pos[Y], pos[Z]);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f503 7084 	add.w	r0, r3, #264	; 0x108
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	6819      	ldr	r1, [r3, #0]
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	3304      	adds	r3, #4
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	3308      	adds	r3, #8
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	6178      	str	r0, [r7, #20]
 8003736:	6139      	str	r1, [r7, #16]
 8003738:	60fa      	str	r2, [r7, #12]
 800373a:	60bb      	str	r3, [r7, #8]
	v3->x = x;
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	693a      	ldr	r2, [r7, #16]
 8003740:	601a      	str	r2, [r3, #0]
	v3->y = y;
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	68fa      	ldr	r2, [r7, #12]
 8003746:	605a      	str	r2, [r3, #4]
	v3->z = z;
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	68ba      	ldr	r2, [r7, #8]
 800374c:	609a      	str	r2, [r3, #8]
}
 800374e:	bf00      	nop
}
 8003750:	bf00      	nop
 8003752:	371c      	adds	r7, #28
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr

0800375c <hcGetBoardPos>:

void hcGetBoardPos(volatile hardControl *hc, float *pos)
{
 800375c:	b480      	push	{r7}
 800375e:	b083      	sub	sp, #12
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
 8003764:	6039      	str	r1, [r7, #0]
	pos[X] = hc->boardPos.x;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	601a      	str	r2, [r3, #0]
	pos[Y] = hc->boardPos.y;
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	3304      	adds	r3, #4
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 800377a:	601a      	str	r2, [r3, #0]
	pos[Z] = hc->boardPos.z;
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	3308      	adds	r3, #8
 8003780:	687a      	ldr	r2, [r7, #4]
 8003782:	f8d2 2110 	ldr.w	r2, [r2, #272]	; 0x110
 8003786:	601a      	str	r2, [r3, #0]
}
 8003788:	bf00      	nop
 800378a:	370c      	adds	r7, #12
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr

08003794 <hcSetScanPos>:

void hcSetScanPos(volatile hardControl *hc, float *pos)
{
 8003794:	b480      	push	{r7}
 8003796:	b087      	sub	sp, #28
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	6039      	str	r1, [r7, #0]
	v3SetPos(&(hc->scanPos),pos[X], pos[Y], pos[Z]);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	f103 00fc 	add.w	r0, r3, #252	; 0xfc
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	6819      	ldr	r1, [r3, #0]
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	3304      	adds	r3, #4
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	3308      	adds	r3, #8
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	6178      	str	r0, [r7, #20]
 80037b6:	6139      	str	r1, [r7, #16]
 80037b8:	60fa      	str	r2, [r7, #12]
 80037ba:	60bb      	str	r3, [r7, #8]
	v3->x = x;
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	693a      	ldr	r2, [r7, #16]
 80037c0:	601a      	str	r2, [r3, #0]
	v3->y = y;
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	68fa      	ldr	r2, [r7, #12]
 80037c6:	605a      	str	r2, [r3, #4]
	v3->z = z;
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	68ba      	ldr	r2, [r7, #8]
 80037cc:	609a      	str	r2, [r3, #8]
}
 80037ce:	bf00      	nop
}
 80037d0:	bf00      	nop
 80037d2:	371c      	adds	r7, #28
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr

080037dc <hcGetScanPos>:

void hcGetScanPos(volatile hardControl *hc, float *pos)
{
 80037dc:	b480      	push	{r7}
 80037de:	b083      	sub	sp, #12
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
	pos[X] = hc->scanPos.x;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	601a      	str	r2, [r3, #0]
	pos[Y] = hc->scanPos.y;
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	3304      	adds	r3, #4
 80037f4:	687a      	ldr	r2, [r7, #4]
 80037f6:	f8d2 2100 	ldr.w	r2, [r2, #256]	; 0x100
 80037fa:	601a      	str	r2, [r3, #0]
	pos[Z] = hc->scanPos.z;
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	3308      	adds	r3, #8
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	f8d2 2104 	ldr.w	r2, [r2, #260]	; 0x104
 8003806:	601a      	str	r2, [r3, #0]
}
 8003808:	bf00      	nop
 800380a:	370c      	adds	r7, #12
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr

08003814 <hcSetLinearSpeed>:

void hcSetLinearSpeed(volatile hardControl *hc, float speed)
{
 8003814:	b480      	push	{r7}
 8003816:	b089      	sub	sp, #36	; 0x24
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
 800381c:	ed87 0a00 	vstr	s0, [r7]
	PAPsetSpeed(&(hc->motorPap[X]),speed);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	3308      	adds	r3, #8
 8003824:	60fb      	str	r3, [r7, #12]
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	60bb      	str	r3, [r7, #8]
	pap->maxSpeedTarget = speed * pap->stepBymm;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	ed93 7a00 	vldr	s14, [r3]
 8003830:	edd7 7a02 	vldr	s15, [r7, #8]
 8003834:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	edc3 7a03 	vstr	s15, [r3, #12]
}
 800383e:	bf00      	nop
	PAPsetSpeed(&(hc->motorPap[Y]),speed);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	3344      	adds	r3, #68	; 0x44
 8003844:	617b      	str	r3, [r7, #20]
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	613b      	str	r3, [r7, #16]
	pap->maxSpeedTarget = speed * pap->stepBymm;
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	ed93 7a00 	vldr	s14, [r3]
 8003850:	edd7 7a04 	vldr	s15, [r7, #16]
 8003854:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	edc3 7a03 	vstr	s15, [r3, #12]
}
 800385e:	bf00      	nop
	PAPsetSpeed(&(hc->motorPap[Z]),speed);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	3380      	adds	r3, #128	; 0x80
 8003864:	61fb      	str	r3, [r7, #28]
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	61bb      	str	r3, [r7, #24]
	pap->maxSpeedTarget = speed * pap->stepBymm;
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	ed93 7a00 	vldr	s14, [r3]
 8003870:	edd7 7a06 	vldr	s15, [r7, #24]
 8003874:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003878:	69fb      	ldr	r3, [r7, #28]
 800387a:	edc3 7a03 	vstr	s15, [r3, #12]
}
 800387e:	bf00      	nop
}
 8003880:	bf00      	nop
 8003882:	3724      	adds	r7, #36	; 0x24
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr

0800388c <hcSetRotationSpeed>:

void hcSetRotationSpeed(volatile hardControl *hc, float speed)
{
 800388c:	b480      	push	{r7}
 800388e:	b085      	sub	sp, #20
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
 8003894:	ed87 0a00 	vstr	s0, [r7]
	PAPsetSpeed(&(hc->motorPap[T]),speed);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	33bc      	adds	r3, #188	; 0xbc
 800389c:	60fb      	str	r3, [r7, #12]
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	60bb      	str	r3, [r7, #8]
	pap->maxSpeedTarget = speed * pap->stepBymm;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	ed93 7a00 	vldr	s14, [r3]
 80038a8:	edd7 7a02 	vldr	s15, [r7, #8]
 80038ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	edc3 7a03 	vstr	s15, [r3, #12]
}
 80038b6:	bf00      	nop
}
 80038b8:	bf00      	nop
 80038ba:	3714      	adds	r7, #20
 80038bc:	46bd      	mov	sp, r7
 80038be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c2:	4770      	bx	lr

080038c4 <hcIsMoving>:

/*
 * Return 1 if any motor is moving, optherwise return 0.
 */
unsigned char hcIsMoving(volatile hardControl *hc)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b085      	sub	sp, #20
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]

	for(unsigned int i = 0; i < 4 ; i++)
 80038cc:	2300      	movs	r3, #0
 80038ce:	60fb      	str	r3, [r7, #12]
 80038d0:	e01c      	b.n	800390c <hcIsMoving+0x48>
	{
		if(PAPisMoving(&(hc->motorPap[i])))
 80038d2:	68fa      	ldr	r2, [r7, #12]
 80038d4:	4613      	mov	r3, r2
 80038d6:	011b      	lsls	r3, r3, #4
 80038d8:	1a9b      	subs	r3, r3, r2
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	3308      	adds	r3, #8
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	4413      	add	r3, r2
 80038e2:	60bb      	str	r3, [r7, #8]
	return pap->stepNeeded || pap->onePulseTIM->CNT;
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	699b      	ldr	r3, [r3, #24]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d104      	bne.n	80038f6 <hcIsMoving+0x32>
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d001      	beq.n	80038fa <hcIsMoving+0x36>
 80038f6:	2301      	movs	r3, #1
 80038f8:	e000      	b.n	80038fc <hcIsMoving+0x38>
 80038fa:	2300      	movs	r3, #0
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d001      	beq.n	8003906 <hcIsMoving+0x42>
			return 1;
 8003902:	2301      	movs	r3, #1
 8003904:	e006      	b.n	8003914 <hcIsMoving+0x50>
	for(unsigned int i = 0; i < 4 ; i++)
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	3301      	adds	r3, #1
 800390a:	60fb      	str	r3, [r7, #12]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2b03      	cmp	r3, #3
 8003910:	d9df      	bls.n	80038d2 <hcIsMoving+0xe>
	}
	return 0;
 8003912:	2300      	movs	r3, #0
}
 8003914:	4618      	mov	r0, r3
 8003916:	3714      	adds	r7, #20
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr

08003920 <hcGetPos>:
/*
 * Write in pos the position of all axis.
 * pos must be allocated with size = 4
 */
void hcGetPos(volatile hardControl *hc, float *pos)
{
 8003920:	b480      	push	{r7}
 8003922:	b085      	sub	sp, #20
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	6039      	str	r1, [r7, #0]
	for(unsigned int i = 0; i < 4 ; i++)
 800392a:	2300      	movs	r3, #0
 800392c:	60fb      	str	r3, [r7, #12]
 800392e:	e01c      	b.n	800396a <hcGetPos+0x4a>
	{
		pos[i] = PAPgetPos(&(hc->motorPap[i]));
 8003930:	68fa      	ldr	r2, [r7, #12]
 8003932:	4613      	mov	r3, r2
 8003934:	011b      	lsls	r3, r3, #4
 8003936:	1a9b      	subs	r3, r3, r2
 8003938:	009b      	lsls	r3, r3, #2
 800393a:	3308      	adds	r3, #8
 800393c:	687a      	ldr	r2, [r7, #4]
 800393e:	441a      	add	r2, r3
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	6839      	ldr	r1, [r7, #0]
 8003946:	440b      	add	r3, r1
 8003948:	60ba      	str	r2, [r7, #8]
 * Return position in mm.
 */
__attribute__((always_inline))
static inline float PAPgetPos(volatile PAPController *pap)
{
	return (float)pap->stepPos / pap->stepBymm;
 800394a:	68ba      	ldr	r2, [r7, #8]
 800394c:	6952      	ldr	r2, [r2, #20]
 800394e:	ee07 2a90 	vmov	s15, r2
 8003952:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003956:	68ba      	ldr	r2, [r7, #8]
 8003958:	ed92 7a00 	vldr	s14, [r2]
 800395c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003960:	edc3 7a00 	vstr	s15, [r3]
	for(unsigned int i = 0; i < 4 ; i++)
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	3301      	adds	r3, #1
 8003968:	60fb      	str	r3, [r7, #12]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2b03      	cmp	r3, #3
 800396e:	d9df      	bls.n	8003930 <hcGetPos+0x10>
	}
}
 8003970:	bf00      	nop
 8003972:	bf00      	nop
 8003974:	3714      	adds	r7, #20
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr
	...

08003980 <hcSetAccel>:

/*
 * Set acceleration of channel if valui is not zero.
 */
void hcSetAccel(volatile hardControl *hc, float *accelTab)
{
 8003980:	b480      	push	{r7}
 8003982:	b087      	sub	sp, #28
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]
	for(unsigned int i = 0 ; i < 4; i++)
 800398a:	2300      	movs	r3, #0
 800398c:	617b      	str	r3, [r7, #20]
 800398e:	e048      	b.n	8003a22 <hcSetAccel+0xa2>
	{
		if(fpclassify(accelTab[i]) != FP_ZERO)
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	683a      	ldr	r2, [r7, #0]
 8003996:	4413      	add	r3, r2
 8003998:	edd3 7a00 	vldr	s15, [r3]
 800399c:	eef0 7ae7 	vabs.f32	s15, s15
 80039a0:	eef4 7a67 	vcmp.f32	s15, s15
 80039a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039a8:	d61b      	bvs.n	80039e2 <hcSetAccel+0x62>
 80039aa:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8003a38 <hcSetAccel+0xb8>
 80039ae:	eef4 7a47 	vcmp.f32	s15, s14
 80039b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039b6:	dc12      	bgt.n	80039de <hcSetAccel+0x5e>
 80039b8:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8003a3c <hcSetAccel+0xbc>
 80039bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039c4:	da04      	bge.n	80039d0 <hcSetAccel+0x50>
 80039c6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80039ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039ce:	d001      	beq.n	80039d4 <hcSetAccel+0x54>
 80039d0:	2301      	movs	r3, #1
 80039d2:	e000      	b.n	80039d6 <hcSetAccel+0x56>
 80039d4:	2300      	movs	r3, #0
 80039d6:	f003 0301 	and.w	r3, r3, #1
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	e002      	b.n	80039e4 <hcSetAccel+0x64>
 80039de:	2301      	movs	r3, #1
 80039e0:	e000      	b.n	80039e4 <hcSetAccel+0x64>
 80039e2:	2301      	movs	r3, #1
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d019      	beq.n	8003a1c <hcSetAccel+0x9c>
			PAPsetAccel(&(hc->motorPap[i]),accelTab[i]);
 80039e8:	697a      	ldr	r2, [r7, #20]
 80039ea:	4613      	mov	r3, r2
 80039ec:	011b      	lsls	r3, r3, #4
 80039ee:	1a9b      	subs	r3, r3, r2
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	3308      	adds	r3, #8
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	441a      	add	r2, r3
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	6839      	ldr	r1, [r7, #0]
 80039fe:	440b      	add	r3, r1
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	613a      	str	r2, [r7, #16]
 8003a04:	60fb      	str	r3, [r7, #12]
	pap->maxAccel = acc * pap->stepBymm;
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	ed93 7a00 	vldr	s14, [r3]
 8003a0c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003a10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8003a1a:	bf00      	nop
	for(unsigned int i = 0 ; i < 4; i++)
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	3301      	adds	r3, #1
 8003a20:	617b      	str	r3, [r7, #20]
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	2b03      	cmp	r3, #3
 8003a26:	d9b3      	bls.n	8003990 <hcSetAccel+0x10>
	}
}
 8003a28:	bf00      	nop
 8003a2a:	bf00      	nop
 8003a2c:	371c      	adds	r7, #28
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a34:	4770      	bx	lr
 8003a36:	bf00      	nop
 8003a38:	7f7fffff 	.word	0x7f7fffff
 8003a3c:	00800000 	.word	0x00800000

08003a40 <hcGetAccel>:

/*
 * Set acceleration of channel if valui is not zero.
 */
void hcGetAccel(volatile hardControl *hc, float *accelTab)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b085      	sub	sp, #20
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	6039      	str	r1, [r7, #0]
	for(unsigned int i = 0 ; i < 4; i++)
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	60fb      	str	r3, [r7, #12]
 8003a4e:	e019      	b.n	8003a84 <hcGetAccel+0x44>
	{
		accelTab[i] = PAPgetAccel(&(hc->motorPap[i]));
 8003a50:	68fa      	ldr	r2, [r7, #12]
 8003a52:	4613      	mov	r3, r2
 8003a54:	011b      	lsls	r3, r3, #4
 8003a56:	1a9b      	subs	r3, r3, r2
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	3308      	adds	r3, #8
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	441a      	add	r2, r3
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	009b      	lsls	r3, r3, #2
 8003a64:	6839      	ldr	r1, [r7, #0]
 8003a66:	440b      	add	r3, r1
 8003a68:	60ba      	str	r2, [r7, #8]
	return pap->maxAccel / pap->stepBymm;
 8003a6a:	68ba      	ldr	r2, [r7, #8]
 8003a6c:	edd2 6a01 	vldr	s13, [r2, #4]
 8003a70:	68ba      	ldr	r2, [r7, #8]
 8003a72:	ed92 7a00 	vldr	s14, [r2]
 8003a76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a7a:	edc3 7a00 	vstr	s15, [r3]
	for(unsigned int i = 0 ; i < 4; i++)
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	3301      	adds	r3, #1
 8003a82:	60fb      	str	r3, [r7, #12]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2b03      	cmp	r3, #3
 8003a88:	d9e2      	bls.n	8003a50 <hcGetAccel+0x10>

	}
}
 8003a8a:	bf00      	nop
 8003a8c:	bf00      	nop
 8003a8e:	3714      	adds	r7, #20
 8003a90:	46bd      	mov	sp, r7
 8003a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a96:	4770      	bx	lr

08003a98 <hcSetSpeed>:
/*
 * Set speed of channel if valui is not zero.
 */
void hcSetSpeed(volatile hardControl *hc, float *speedTab)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b087      	sub	sp, #28
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
 8003aa0:	6039      	str	r1, [r7, #0]
	for(unsigned int i = 0 ; i < 4; i++)
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	617b      	str	r3, [r7, #20]
 8003aa6:	e048      	b.n	8003b3a <hcSetSpeed+0xa2>
	{
		if(fpclassify(speedTab[i]) != FP_ZERO)
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	683a      	ldr	r2, [r7, #0]
 8003aae:	4413      	add	r3, r2
 8003ab0:	edd3 7a00 	vldr	s15, [r3]
 8003ab4:	eef0 7ae7 	vabs.f32	s15, s15
 8003ab8:	eef4 7a67 	vcmp.f32	s15, s15
 8003abc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ac0:	d61b      	bvs.n	8003afa <hcSetSpeed+0x62>
 8003ac2:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8003b50 <hcSetSpeed+0xb8>
 8003ac6:	eef4 7a47 	vcmp.f32	s15, s14
 8003aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ace:	dc12      	bgt.n	8003af6 <hcSetSpeed+0x5e>
 8003ad0:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8003b54 <hcSetSpeed+0xbc>
 8003ad4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003adc:	da04      	bge.n	8003ae8 <hcSetSpeed+0x50>
 8003ade:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003ae2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ae6:	d001      	beq.n	8003aec <hcSetSpeed+0x54>
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e000      	b.n	8003aee <hcSetSpeed+0x56>
 8003aec:	2300      	movs	r3, #0
 8003aee:	f003 0301 	and.w	r3, r3, #1
 8003af2:	b2db      	uxtb	r3, r3
 8003af4:	e002      	b.n	8003afc <hcSetSpeed+0x64>
 8003af6:	2301      	movs	r3, #1
 8003af8:	e000      	b.n	8003afc <hcSetSpeed+0x64>
 8003afa:	2301      	movs	r3, #1
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d019      	beq.n	8003b34 <hcSetSpeed+0x9c>
			PAPsetSpeed(&(hc->motorPap[i]),speedTab[i]);
 8003b00:	697a      	ldr	r2, [r7, #20]
 8003b02:	4613      	mov	r3, r2
 8003b04:	011b      	lsls	r3, r3, #4
 8003b06:	1a9b      	subs	r3, r3, r2
 8003b08:	009b      	lsls	r3, r3, #2
 8003b0a:	3308      	adds	r3, #8
 8003b0c:	687a      	ldr	r2, [r7, #4]
 8003b0e:	441a      	add	r2, r3
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	009b      	lsls	r3, r3, #2
 8003b14:	6839      	ldr	r1, [r7, #0]
 8003b16:	440b      	add	r3, r1
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	613a      	str	r2, [r7, #16]
 8003b1c:	60fb      	str	r3, [r7, #12]
	pap->maxSpeedTarget = speed * pap->stepBymm;
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	ed93 7a00 	vldr	s14, [r3]
 8003b24:	edd7 7a03 	vldr	s15, [r7, #12]
 8003b28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8003b32:	bf00      	nop
	for(unsigned int i = 0 ; i < 4; i++)
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	3301      	adds	r3, #1
 8003b38:	617b      	str	r3, [r7, #20]
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	2b03      	cmp	r3, #3
 8003b3e:	d9b3      	bls.n	8003aa8 <hcSetSpeed+0x10>
	}
}
 8003b40:	bf00      	nop
 8003b42:	bf00      	nop
 8003b44:	371c      	adds	r7, #28
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	7f7fffff 	.word	0x7f7fffff
 8003b54:	00800000 	.word	0x00800000

08003b58 <hcGetSpeed>:

void hcGetSpeed(volatile hardControl *hc, float *speedTab)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b085      	sub	sp, #20
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
 8003b60:	6039      	str	r1, [r7, #0]
	for(unsigned int i = 0 ; i < 4; i++)
 8003b62:	2300      	movs	r3, #0
 8003b64:	60fb      	str	r3, [r7, #12]
 8003b66:	e019      	b.n	8003b9c <hcGetSpeed+0x44>
	{
		speedTab[i] = PAPgetSpeed(&(hc->motorPap[i]));
 8003b68:	68fa      	ldr	r2, [r7, #12]
 8003b6a:	4613      	mov	r3, r2
 8003b6c:	011b      	lsls	r3, r3, #4
 8003b6e:	1a9b      	subs	r3, r3, r2
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	3308      	adds	r3, #8
 8003b74:	687a      	ldr	r2, [r7, #4]
 8003b76:	441a      	add	r2, r3
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	009b      	lsls	r3, r3, #2
 8003b7c:	6839      	ldr	r1, [r7, #0]
 8003b7e:	440b      	add	r3, r1
 8003b80:	60ba      	str	r2, [r7, #8]
	return pap->maxSpeedTarget / pap->stepBymm;
 8003b82:	68ba      	ldr	r2, [r7, #8]
 8003b84:	edd2 6a03 	vldr	s13, [r2, #12]
 8003b88:	68ba      	ldr	r2, [r7, #8]
 8003b8a:	ed92 7a00 	vldr	s14, [r2]
 8003b8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b92:	edc3 7a00 	vstr	s15, [r3]
	for(unsigned int i = 0 ; i < 4; i++)
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	3301      	adds	r3, #1
 8003b9a:	60fb      	str	r3, [r7, #12]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2b03      	cmp	r3, #3
 8003ba0:	d9e2      	bls.n	8003b68 <hcGetSpeed+0x10>
	}
}
 8003ba2:	bf00      	nop
 8003ba4:	bf00      	nop
 8003ba6:	3714      	adds	r7, #20
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr

08003bb0 <hcSetStepmm>:

/*
 * Set stepConf.
 */
void hcSetStepmm(volatile hardControl *hc, float *stepTab)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b087      	sub	sp, #28
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
 8003bb8:	6039      	str	r1, [r7, #0]
	for(unsigned int i = 0 ; i < 4; i++)
 8003bba:	2300      	movs	r3, #0
 8003bbc:	617b      	str	r3, [r7, #20]
 8003bbe:	e041      	b.n	8003c44 <hcSetStepmm+0x94>
	{
		if(fpclassify(stepTab[i]) != FP_ZERO)
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	683a      	ldr	r2, [r7, #0]
 8003bc6:	4413      	add	r3, r2
 8003bc8:	edd3 7a00 	vldr	s15, [r3]
 8003bcc:	eef0 7ae7 	vabs.f32	s15, s15
 8003bd0:	eef4 7a67 	vcmp.f32	s15, s15
 8003bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bd8:	d61b      	bvs.n	8003c12 <hcSetStepmm+0x62>
 8003bda:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8003c58 <hcSetStepmm+0xa8>
 8003bde:	eef4 7a47 	vcmp.f32	s15, s14
 8003be2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003be6:	dc12      	bgt.n	8003c0e <hcSetStepmm+0x5e>
 8003be8:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8003c5c <hcSetStepmm+0xac>
 8003bec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003bf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bf4:	da04      	bge.n	8003c00 <hcSetStepmm+0x50>
 8003bf6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003bfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bfe:	d001      	beq.n	8003c04 <hcSetStepmm+0x54>
 8003c00:	2301      	movs	r3, #1
 8003c02:	e000      	b.n	8003c06 <hcSetStepmm+0x56>
 8003c04:	2300      	movs	r3, #0
 8003c06:	f003 0301 	and.w	r3, r3, #1
 8003c0a:	b2db      	uxtb	r3, r3
 8003c0c:	e002      	b.n	8003c14 <hcSetStepmm+0x64>
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e000      	b.n	8003c14 <hcSetStepmm+0x64>
 8003c12:	2301      	movs	r3, #1
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d012      	beq.n	8003c3e <hcSetStepmm+0x8e>
			PAPsetStepBymm(&(hc->motorPap[i]),stepTab[i]);
 8003c18:	697a      	ldr	r2, [r7, #20]
 8003c1a:	4613      	mov	r3, r2
 8003c1c:	011b      	lsls	r3, r3, #4
 8003c1e:	1a9b      	subs	r3, r3, r2
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	3308      	adds	r3, #8
 8003c24:	687a      	ldr	r2, [r7, #4]
 8003c26:	441a      	add	r2, r3
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	6839      	ldr	r1, [r7, #0]
 8003c2e:	440b      	add	r3, r1
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	613a      	str	r2, [r7, #16]
 8003c34:	60fb      	str	r3, [r7, #12]
	pap->stepBymm = val;
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	68fa      	ldr	r2, [r7, #12]
 8003c3a:	601a      	str	r2, [r3, #0]
}
 8003c3c:	bf00      	nop
	for(unsigned int i = 0 ; i < 4; i++)
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	3301      	adds	r3, #1
 8003c42:	617b      	str	r3, [r7, #20]
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	2b03      	cmp	r3, #3
 8003c48:	d9ba      	bls.n	8003bc0 <hcSetStepmm+0x10>
	}
}
 8003c4a:	bf00      	nop
 8003c4c:	bf00      	nop
 8003c4e:	371c      	adds	r7, #28
 8003c50:	46bd      	mov	sp, r7
 8003c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c56:	4770      	bx	lr
 8003c58:	7f7fffff 	.word	0x7f7fffff
 8003c5c:	00800000 	.word	0x00800000

08003c60 <hcGetStepmm>:

void hcGetStepmm(volatile hardControl *hc, float *stepTab)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b085      	sub	sp, #20
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
 8003c68:	6039      	str	r1, [r7, #0]
	for(unsigned int i = 0 ; i < 4; i++)
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	60fb      	str	r3, [r7, #12]
 8003c6e:	e012      	b.n	8003c96 <hcGetStepmm+0x36>
	{
		stepTab[i] = PAPgetStepBymm(&(hc->motorPap[i]));
 8003c70:	68fa      	ldr	r2, [r7, #12]
 8003c72:	4613      	mov	r3, r2
 8003c74:	011b      	lsls	r3, r3, #4
 8003c76:	1a9b      	subs	r3, r3, r2
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	3308      	adds	r3, #8
 8003c7c:	687a      	ldr	r2, [r7, #4]
 8003c7e:	441a      	add	r2, r3
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	6839      	ldr	r1, [r7, #0]
 8003c86:	440b      	add	r3, r1
 8003c88:	60ba      	str	r2, [r7, #8]
	return pap->stepBymm;
 8003c8a:	68ba      	ldr	r2, [r7, #8]
 8003c8c:	6812      	ldr	r2, [r2, #0]
 8003c8e:	601a      	str	r2, [r3, #0]
	for(unsigned int i = 0 ; i < 4; i++)
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	3301      	adds	r3, #1
 8003c94:	60fb      	str	r3, [r7, #12]
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2b03      	cmp	r3, #3
 8003c9a:	d9e9      	bls.n	8003c70 <hcGetStepmm+0x10>
	}
}
 8003c9c:	bf00      	nop
 8003c9e:	bf00      	nop
 8003ca0:	3714      	adds	r7, #20
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca8:	4770      	bx	lr
	...

08003cac <hcMove>:
/*
 * Launch move to each motor.
 * moveTab must be a float[4] wich contain all movement.
 */
void hcMove(volatile hardControl *hc,float *moveTab, unsigned int axisEnable)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b094      	sub	sp, #80	; 0x50
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	60b9      	str	r1, [r7, #8]
 8003cb6:	607a      	str	r2, [r7, #4]
	float dist[4];
	float speedCoef[4];

	// Compute absolute distance to move
	if(hc->coordMode == absolute)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	791b      	ldrb	r3, [r3, #4]
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	2b01      	cmp	r3, #1
 8003cc0:	d142      	bne.n	8003d48 <hcMove+0x9c>
	{
		for(unsigned int i = 0 ; i < 4; i++)
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003cc6:	e03b      	b.n	8003d40 <hcMove+0x94>
		{
			if(axisEnable & (0x01 << i))
 8003cc8:	2201      	movs	r2, #1
 8003cca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd0:	461a      	mov	r2, r3
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d026      	beq.n	8003d28 <hcMove+0x7c>
				dist[i] = fabsf(PAPgetPos(&(hc->motorPap[i])) - moveTab[i]);
 8003cda:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003cdc:	4613      	mov	r3, r2
 8003cde:	011b      	lsls	r3, r3, #4
 8003ce0:	1a9b      	subs	r3, r3, r2
 8003ce2:	009b      	lsls	r3, r3, #2
 8003ce4:	3308      	adds	r3, #8
 8003ce6:	68fa      	ldr	r2, [r7, #12]
 8003ce8:	4413      	add	r3, r2
 8003cea:	63bb      	str	r3, [r7, #56]	; 0x38
	return (float)pap->stepPos / pap->stepBymm;
 8003cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cee:	695b      	ldr	r3, [r3, #20]
 8003cf0:	ee07 3a90 	vmov	s15, r3
 8003cf4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003cf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cfa:	edd3 7a00 	vldr	s15, [r3]
 8003cfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	68ba      	ldr	r2, [r7, #8]
 8003d08:	4413      	add	r3, r2
 8003d0a:	edd3 7a00 	vldr	s15, [r3]
 8003d0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d12:	eef0 7ae7 	vabs.f32	s15, s15
 8003d16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d18:	009b      	lsls	r3, r3, #2
 8003d1a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003d1e:	4413      	add	r3, r2
 8003d20:	3b30      	subs	r3, #48	; 0x30
 8003d22:	edc3 7a00 	vstr	s15, [r3]
 8003d26:	e008      	b.n	8003d3a <hcMove+0x8e>
			else
				dist[i] = 0.0f;
 8003d28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d2a:	009b      	lsls	r3, r3, #2
 8003d2c:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003d30:	4413      	add	r3, r2
 8003d32:	3b30      	subs	r3, #48	; 0x30
 8003d34:	f04f 0200 	mov.w	r2, #0
 8003d38:	601a      	str	r2, [r3, #0]
		for(unsigned int i = 0 ; i < 4; i++)
 8003d3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d3c:	3301      	adds	r3, #1
 8003d3e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d42:	2b03      	cmp	r3, #3
 8003d44:	d9c0      	bls.n	8003cc8 <hcMove+0x1c>
 8003d46:	e02b      	b.n	8003da0 <hcMove+0xf4>
		}
	}
	else
	{
		for(unsigned int i = 0 ; i < 4; i++)
 8003d48:	2300      	movs	r3, #0
 8003d4a:	64bb      	str	r3, [r7, #72]	; 0x48
 8003d4c:	e025      	b.n	8003d9a <hcMove+0xee>
		{
			if (axisEnable & (0x01 << i))
 8003d4e:	2201      	movs	r2, #1
 8003d50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d52:	fa02 f303 	lsl.w	r3, r2, r3
 8003d56:	461a      	mov	r2, r3
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	4013      	ands	r3, r2
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d010      	beq.n	8003d82 <hcMove+0xd6>
				dist[i] = fabsf(moveTab[i]);
 8003d60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d62:	009b      	lsls	r3, r3, #2
 8003d64:	68ba      	ldr	r2, [r7, #8]
 8003d66:	4413      	add	r3, r2
 8003d68:	edd3 7a00 	vldr	s15, [r3]
 8003d6c:	eef0 7ae7 	vabs.f32	s15, s15
 8003d70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d72:	009b      	lsls	r3, r3, #2
 8003d74:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003d78:	4413      	add	r3, r2
 8003d7a:	3b30      	subs	r3, #48	; 0x30
 8003d7c:	edc3 7a00 	vstr	s15, [r3]
 8003d80:	e008      	b.n	8003d94 <hcMove+0xe8>
			else
				dist[i] = 0.0f;
 8003d82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d84:	009b      	lsls	r3, r3, #2
 8003d86:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003d8a:	4413      	add	r3, r2
 8003d8c:	3b30      	subs	r3, #48	; 0x30
 8003d8e:	f04f 0200 	mov.w	r2, #0
 8003d92:	601a      	str	r2, [r3, #0]
		for(unsigned int i = 0 ; i < 4; i++)
 8003d94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d96:	3301      	adds	r3, #1
 8003d98:	64bb      	str	r3, [r7, #72]	; 0x48
 8003d9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d9c:	2b03      	cmp	r3, #3
 8003d9e:	d9d6      	bls.n	8003d4e <hcMove+0xa2>
		}

	}

	//X is the biggest distance.
	if( (dist[X] >= dist[Y]) && (dist[X] >= dist[Z]) && (fpclassify(dist[X]) != FP_ZERO) )
 8003da0:	ed97 7a08 	vldr	s14, [r7, #32]
 8003da4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003da8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003dac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003db0:	db43      	blt.n	8003e3a <hcMove+0x18e>
 8003db2:	ed97 7a08 	vldr	s14, [r7, #32]
 8003db6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003dba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003dbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dc2:	db3a      	blt.n	8003e3a <hcMove+0x18e>
 8003dc4:	edd7 7a08 	vldr	s15, [r7, #32]
 8003dc8:	eef0 7ae7 	vabs.f32	s15, s15
 8003dcc:	eef4 7a67 	vcmp.f32	s15, s15
 8003dd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dd4:	d61a      	bvs.n	8003e0c <hcMove+0x160>
 8003dd6:	ed9f 7ac6 	vldr	s14, [pc, #792]	; 80040f0 <hcMove+0x444>
 8003dda:	eef4 7a47 	vcmp.f32	s15, s14
 8003dde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003de2:	dc13      	bgt.n	8003e0c <hcMove+0x160>
 8003de4:	ed9f 7ac3 	vldr	s14, [pc, #780]	; 80040f4 <hcMove+0x448>
 8003de8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003dec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003df0:	da04      	bge.n	8003dfc <hcMove+0x150>
 8003df2:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003df6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dfa:	d001      	beq.n	8003e00 <hcMove+0x154>
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e000      	b.n	8003e02 <hcMove+0x156>
 8003e00:	2300      	movs	r3, #0
 8003e02:	f003 0301 	and.w	r3, r3, #1
 8003e06:	b2db      	uxtb	r3, r3
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d016      	beq.n	8003e3a <hcMove+0x18e>
	{
		speedCoef[X] = 1.0f;
 8003e0c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003e10:	613b      	str	r3, [r7, #16]
		speedCoef[Y] = dist[Y] / dist[X];
 8003e12:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8003e16:	ed97 7a08 	vldr	s14, [r7, #32]
 8003e1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e1e:	edc7 7a05 	vstr	s15, [r7, #20]
		speedCoef[Z] = dist[Z] / dist[X];
 8003e22:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8003e26:	ed97 7a08 	vldr	s14, [r7, #32]
 8003e2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e2e:	edc7 7a06 	vstr	s15, [r7, #24]
		speedCoef[T] = 1.0f;
 8003e32:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003e36:	61fb      	str	r3, [r7, #28]
 8003e38:	e078      	b.n	8003f2c <hcMove+0x280>
	}
	//Y is the biggest distance.
	else if( (dist[Y] >= dist[X]) && (dist[Y] >= dist[Z]) && (fpclassify(dist[Y]) != FP_ZERO) )
 8003e3a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003e3e:	edd7 7a08 	vldr	s15, [r7, #32]
 8003e42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003e46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e4a:	db43      	blt.n	8003ed4 <hcMove+0x228>
 8003e4c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003e50:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003e54:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003e58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e5c:	db3a      	blt.n	8003ed4 <hcMove+0x228>
 8003e5e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003e62:	eef0 7ae7 	vabs.f32	s15, s15
 8003e66:	eef4 7a67 	vcmp.f32	s15, s15
 8003e6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e6e:	d61a      	bvs.n	8003ea6 <hcMove+0x1fa>
 8003e70:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 80040f0 <hcMove+0x444>
 8003e74:	eef4 7a47 	vcmp.f32	s15, s14
 8003e78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e7c:	dc13      	bgt.n	8003ea6 <hcMove+0x1fa>
 8003e7e:	ed9f 7a9d 	vldr	s14, [pc, #628]	; 80040f4 <hcMove+0x448>
 8003e82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e8a:	da04      	bge.n	8003e96 <hcMove+0x1ea>
 8003e8c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003e90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e94:	d001      	beq.n	8003e9a <hcMove+0x1ee>
 8003e96:	2301      	movs	r3, #1
 8003e98:	e000      	b.n	8003e9c <hcMove+0x1f0>
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	f003 0301 	and.w	r3, r3, #1
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d016      	beq.n	8003ed4 <hcMove+0x228>
	{
		speedCoef[X] = dist[X] / dist[Y];
 8003ea6:	edd7 6a08 	vldr	s13, [r7, #32]
 8003eaa:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003eae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003eb2:	edc7 7a04 	vstr	s15, [r7, #16]
		speedCoef[Y] = 1.0f;
 8003eb6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003eba:	617b      	str	r3, [r7, #20]
		speedCoef[Z] = dist[Z] / dist[Y];
 8003ebc:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8003ec0:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003ec4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ec8:	edc7 7a06 	vstr	s15, [r7, #24]
		speedCoef[T] = 1.0f;
 8003ecc:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003ed0:	61fb      	str	r3, [r7, #28]
 8003ed2:	e02b      	b.n	8003f2c <hcMove+0x280>
	}
	//Z is the biggest distance.
	else if (dist[Z] != FP_ZERO)
 8003ed4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003ed8:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8003edc:	eef4 7a47 	vcmp.f32	s15, s14
 8003ee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ee4:	d016      	beq.n	8003f14 <hcMove+0x268>
	{
		speedCoef[X] = dist[X] / dist[Z];
 8003ee6:	edd7 6a08 	vldr	s13, [r7, #32]
 8003eea:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003eee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ef2:	edc7 7a04 	vstr	s15, [r7, #16]
		speedCoef[Y] = dist[Y] / dist[Z];
 8003ef6:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8003efa:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003efe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f02:	edc7 7a05 	vstr	s15, [r7, #20]
		speedCoef[Z] = 1.0f;
 8003f06:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003f0a:	61bb      	str	r3, [r7, #24]
		speedCoef[T] = 1.0f;
 8003f0c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003f10:	61fb      	str	r3, [r7, #28]
 8003f12:	e00b      	b.n	8003f2c <hcMove+0x280>
	}
	else
	{
		speedCoef[X] = 1.0f;
 8003f14:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003f18:	613b      	str	r3, [r7, #16]
		speedCoef[Y] = 1.0f;
 8003f1a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003f1e:	617b      	str	r3, [r7, #20]
		speedCoef[Z] = 1.0f;
 8003f20:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003f24:	61bb      	str	r3, [r7, #24]
		speedCoef[T] = 1.0f;
 8003f26:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003f2a:	61fb      	str	r3, [r7, #28]
	}

	// Compute distance to move
	if(hc->coordMode == absolute)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	791b      	ldrb	r3, [r3, #4]
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d140      	bne.n	8003fb8 <hcMove+0x30c>
	{
		for(unsigned int i = 0 ; i < 4; i++)
 8003f36:	2300      	movs	r3, #0
 8003f38:	647b      	str	r3, [r7, #68]	; 0x44
 8003f3a:	e039      	b.n	8003fb0 <hcMove+0x304>
		{
			if (axisEnable & (0x01 << i))
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f40:	fa02 f303 	lsl.w	r3, r2, r3
 8003f44:	461a      	mov	r2, r3
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	4013      	ands	r3, r2
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d024      	beq.n	8003f98 <hcMove+0x2ec>
				dist[i] = moveTab[i] - PAPgetPos(&(hc->motorPap[i]));
 8003f4e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f50:	009b      	lsls	r3, r3, #2
 8003f52:	68ba      	ldr	r2, [r7, #8]
 8003f54:	4413      	add	r3, r2
 8003f56:	ed93 7a00 	vldr	s14, [r3]
 8003f5a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003f5c:	4613      	mov	r3, r2
 8003f5e:	011b      	lsls	r3, r3, #4
 8003f60:	1a9b      	subs	r3, r3, r2
 8003f62:	009b      	lsls	r3, r3, #2
 8003f64:	3308      	adds	r3, #8
 8003f66:	68fa      	ldr	r2, [r7, #12]
 8003f68:	4413      	add	r3, r2
 8003f6a:	637b      	str	r3, [r7, #52]	; 0x34
 8003f6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f6e:	695b      	ldr	r3, [r3, #20]
 8003f70:	ee07 3a90 	vmov	s15, r3
 8003f74:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8003f78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f7a:	edd3 6a00 	vldr	s13, [r3]
 8003f7e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8003f82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f88:	009b      	lsls	r3, r3, #2
 8003f8a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003f8e:	4413      	add	r3, r2
 8003f90:	3b30      	subs	r3, #48	; 0x30
 8003f92:	edc3 7a00 	vstr	s15, [r3]
 8003f96:	e008      	b.n	8003faa <hcMove+0x2fe>
			else
				dist[i] = 0.0f;
 8003f98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003fa0:	4413      	add	r3, r2
 8003fa2:	3b30      	subs	r3, #48	; 0x30
 8003fa4:	f04f 0200 	mov.w	r2, #0
 8003fa8:	601a      	str	r2, [r3, #0]
		for(unsigned int i = 0 ; i < 4; i++)
 8003faa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003fac:	3301      	adds	r3, #1
 8003fae:	647b      	str	r3, [r7, #68]	; 0x44
 8003fb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003fb2:	2b03      	cmp	r3, #3
 8003fb4:	d9c2      	bls.n	8003f3c <hcMove+0x290>
 8003fb6:	e027      	b.n	8004008 <hcMove+0x35c>
		}

	}
	else
	{
		for(unsigned int i = 0 ; i < 4; i++)
 8003fb8:	2300      	movs	r3, #0
 8003fba:	643b      	str	r3, [r7, #64]	; 0x40
 8003fbc:	e021      	b.n	8004002 <hcMove+0x356>
		{
			if (axisEnable & (0x01 << i))
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc6:	461a      	mov	r2, r3
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	4013      	ands	r3, r2
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d00c      	beq.n	8003fea <hcMove+0x33e>
				dist[i] = moveTab[i];
 8003fd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fd2:	009b      	lsls	r3, r3, #2
 8003fd4:	68ba      	ldr	r2, [r7, #8]
 8003fd6:	4413      	add	r3, r2
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fdc:	009b      	lsls	r3, r3, #2
 8003fde:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003fe2:	440b      	add	r3, r1
 8003fe4:	3b30      	subs	r3, #48	; 0x30
 8003fe6:	601a      	str	r2, [r3, #0]
 8003fe8:	e008      	b.n	8003ffc <hcMove+0x350>
			else
				dist[i] = 0.0f;
 8003fea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fec:	009b      	lsls	r3, r3, #2
 8003fee:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003ff2:	4413      	add	r3, r2
 8003ff4:	3b30      	subs	r3, #48	; 0x30
 8003ff6:	f04f 0200 	mov.w	r2, #0
 8003ffa:	601a      	str	r2, [r3, #0]
		for(unsigned int i = 0 ; i < 4; i++)
 8003ffc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ffe:	3301      	adds	r3, #1
 8004000:	643b      	str	r3, [r7, #64]	; 0x40
 8004002:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004004:	2b03      	cmp	r3, #3
 8004006:	d9da      	bls.n	8003fbe <hcMove+0x312>
		}
	}

	for(unsigned int i = 0 ; i < 4; i++)
 8004008:	2300      	movs	r3, #0
 800400a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800400c:	e067      	b.n	80040de <hcMove+0x432>
	{
		if( (fpclassify(dist[i]) != FP_ZERO) && (!PAPisMoving(&hc->motorPap[i])) )
 800400e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004010:	009b      	lsls	r3, r3, #2
 8004012:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8004016:	4413      	add	r3, r2
 8004018:	3b30      	subs	r3, #48	; 0x30
 800401a:	edd3 7a00 	vldr	s15, [r3]
 800401e:	eef0 7ae7 	vabs.f32	s15, s15
 8004022:	eef4 7a67 	vcmp.f32	s15, s15
 8004026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800402a:	d61b      	bvs.n	8004064 <hcMove+0x3b8>
 800402c:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80040f0 <hcMove+0x444>
 8004030:	eef4 7a47 	vcmp.f32	s15, s14
 8004034:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004038:	dc12      	bgt.n	8004060 <hcMove+0x3b4>
 800403a:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 80040f4 <hcMove+0x448>
 800403e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004046:	da04      	bge.n	8004052 <hcMove+0x3a6>
 8004048:	eef5 7a40 	vcmp.f32	s15, #0.0
 800404c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004050:	d001      	beq.n	8004056 <hcMove+0x3aa>
 8004052:	2301      	movs	r3, #1
 8004054:	e000      	b.n	8004058 <hcMove+0x3ac>
 8004056:	2300      	movs	r3, #0
 8004058:	f003 0301 	and.w	r3, r3, #1
 800405c:	b2db      	uxtb	r3, r3
 800405e:	e002      	b.n	8004066 <hcMove+0x3ba>
 8004060:	2301      	movs	r3, #1
 8004062:	e000      	b.n	8004066 <hcMove+0x3ba>
 8004064:	2301      	movs	r3, #1
 8004066:	2b00      	cmp	r3, #0
 8004068:	d036      	beq.n	80040d8 <hcMove+0x42c>
 800406a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800406c:	4613      	mov	r3, r2
 800406e:	011b      	lsls	r3, r3, #4
 8004070:	1a9b      	subs	r3, r3, r2
 8004072:	009b      	lsls	r3, r3, #2
 8004074:	3308      	adds	r3, #8
 8004076:	68fa      	ldr	r2, [r7, #12]
 8004078:	4413      	add	r3, r2
 800407a:	633b      	str	r3, [r7, #48]	; 0x30
	return pap->stepNeeded || pap->onePulseTIM->CNT;
 800407c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800407e:	699b      	ldr	r3, [r3, #24]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d104      	bne.n	800408e <hcMove+0x3e2>
 8004084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800408a:	2b00      	cmp	r3, #0
 800408c:	d001      	beq.n	8004092 <hcMove+0x3e6>
 800408e:	2301      	movs	r3, #1
 8004090:	e000      	b.n	8004094 <hcMove+0x3e8>
 8004092:	2300      	movs	r3, #0
 8004094:	b2db      	uxtb	r3, r3
 8004096:	2b00      	cmp	r3, #0
 8004098:	d11e      	bne.n	80040d8 <hcMove+0x42c>
			PAPmoveRequest(&(hc->motorPap[i]), dist[i], speedCoef[i]);
 800409a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800409c:	4613      	mov	r3, r2
 800409e:	011b      	lsls	r3, r3, #4
 80040a0:	1a9b      	subs	r3, r3, r2
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	3308      	adds	r3, #8
 80040a6:	68fa      	ldr	r2, [r7, #12]
 80040a8:	441a      	add	r2, r3
 80040aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80040b2:	440b      	add	r3, r1
 80040b4:	3b30      	subs	r3, #48	; 0x30
 80040b6:	edd3 7a00 	vldr	s15, [r3]
 80040ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040bc:	009b      	lsls	r3, r3, #2
 80040be:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80040c2:	440b      	add	r3, r1
 80040c4:	3b40      	subs	r3, #64	; 0x40
 80040c6:	ed93 7a00 	vldr	s14, [r3]
 80040ca:	eef0 0a47 	vmov.f32	s1, s14
 80040ce:	eeb0 0a67 	vmov.f32	s0, s15
 80040d2:	4610      	mov	r0, r2
 80040d4:	f001 fa0e 	bl	80054f4 <PAPmoveRequest>
	for(unsigned int i = 0 ; i < 4; i++)
 80040d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040da:	3301      	adds	r3, #1
 80040dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040e0:	2b03      	cmp	r3, #3
 80040e2:	d994      	bls.n	800400e <hcMove+0x362>
	}
}
 80040e4:	bf00      	nop
 80040e6:	bf00      	nop
 80040e8:	3750      	adds	r7, #80	; 0x50
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	7f7fffff 	.word	0x7f7fffff
 80040f4:	00800000 	.word	0x00800000

080040f8 <hcStop>:

void hcStop(volatile hardControl *hc, unsigned int motorMask)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b085      	sub	sp, #20
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	6039      	str	r1, [r7, #0]
	for(unsigned int i = 0 ; i < 4; i++)
 8004102:	2300      	movs	r3, #0
 8004104:	60fb      	str	r3, [r7, #12]
 8004106:	e017      	b.n	8004138 <hcStop+0x40>
	{
		if(motorMask & (0x01<<i))
 8004108:	2201      	movs	r2, #1
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	fa02 f303 	lsl.w	r3, r2, r3
 8004110:	461a      	mov	r2, r3
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	4013      	ands	r3, r2
 8004116:	2b00      	cmp	r3, #0
 8004118:	d00b      	beq.n	8004132 <hcStop+0x3a>
			PAPstop(&hc->motorPap[i]);
 800411a:	68fa      	ldr	r2, [r7, #12]
 800411c:	4613      	mov	r3, r2
 800411e:	011b      	lsls	r3, r3, #4
 8004120:	1a9b      	subs	r3, r3, r2
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	3308      	adds	r3, #8
 8004126:	687a      	ldr	r2, [r7, #4]
 8004128:	4413      	add	r3, r2
 800412a:	60bb      	str	r3, [r7, #8]
	return pap->stop = 1;
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	2201      	movs	r2, #1
 8004130:	639a      	str	r2, [r3, #56]	; 0x38
	for(unsigned int i = 0 ; i < 4; i++)
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	3301      	adds	r3, #1
 8004136:	60fb      	str	r3, [r7, #12]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2b03      	cmp	r3, #3
 800413c:	d9e4      	bls.n	8004108 <hcStop+0x10>
	}
}
 800413e:	bf00      	nop
 8004140:	bf00      	nop
 8004142:	3714      	adds	r7, #20
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr

0800414c <LL_I2C_Enable>:
  * @rmtoll CR1          PE            LL_I2C_Enable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
{
 800414c:	b480      	push	{r7}
 800414e:	b083      	sub	sp, #12
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f043 0201 	orr.w	r2, r3, #1
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	601a      	str	r2, [r3, #0]
}
 8004160:	bf00      	nop
 8004162:	370c      	adds	r7, #12
 8004164:	46bd      	mov	sp, r7
 8004166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416a:	4770      	bx	lr

0800416c <LL_I2C_Disable>:
  * @rmtoll CR1          PE            LL_I2C_Disable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx)
{
 800416c:	b480      	push	{r7}
 800416e:	b083      	sub	sp, #12
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f023 0201 	bic.w	r2, r3, #1
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	601a      	str	r2, [r3, #0]
}
 8004180:	bf00      	nop
 8004182:	370c      	adds	r7, #12
 8004184:	46bd      	mov	sp, r7
 8004186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418a:	4770      	bx	lr

0800418c <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 800418c:	b480      	push	{r7}
 800418e:	b083      	sub	sp, #12
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	601a      	str	r2, [r3, #0]
}
 80041a0:	bf00      	nop
 80041a2:	370c      	adds	r7, #12
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr

080041ac <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	601a      	str	r2, [r3, #0]
}
 80041c0:	bf00      	nop
 80041c2:	370c      	adds	r7, #12
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr

080041cc <LL_I2C_SetOwnAddress2>:
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b085      	sub	sp, #20
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	60f8      	str	r0, [r7, #12]
 80041d4:	60b9      	str	r1, [r7, #8]
 80041d6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80041e0:	f023 0306 	bic.w	r3, r3, #6
 80041e4:	68b9      	ldr	r1, [r7, #8]
 80041e6:	687a      	ldr	r2, [r7, #4]
 80041e8:	430a      	orrs	r2, r1
 80041ea:	431a      	orrs	r2, r3
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	60da      	str	r2, [r3, #12]
}
 80041f0:	bf00      	nop
 80041f2:	3714      	adds	r7, #20
 80041f4:	46bd      	mov	sp, r7
 80041f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fa:	4770      	bx	lr

080041fc <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b083      	sub	sp, #12
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	60da      	str	r2, [r3, #12]
}
 8004210:	bf00      	nop
 8004212:	370c      	adds	r7, #12
 8004214:	46bd      	mov	sp, r7
 8004216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421a:	4770      	bx	lr

0800421c <LL_I2C_IsActiveFlag_TXE>:
  * @rmtoll ISR          TXE           LL_I2C_IsActiveFlag_TXE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXE(I2C_TypeDef *I2Cx)
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXE) == (I2C_ISR_TXE)) ? 1UL : 0UL);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	699b      	ldr	r3, [r3, #24]
 8004228:	f003 0301 	and.w	r3, r3, #1
 800422c:	2b01      	cmp	r3, #1
 800422e:	d101      	bne.n	8004234 <LL_I2C_IsActiveFlag_TXE+0x18>
 8004230:	2301      	movs	r3, #1
 8004232:	e000      	b.n	8004236 <LL_I2C_IsActiveFlag_TXE+0x1a>
 8004234:	2300      	movs	r3, #0
}
 8004236:	4618      	mov	r0, r3
 8004238:	370c      	adds	r7, #12
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr

08004242 <LL_I2C_IsActiveFlag_TXIS>:
  * @rmtoll ISR          TXIS          LL_I2C_IsActiveFlag_TXIS
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXIS(I2C_TypeDef *I2Cx)
{
 8004242:	b480      	push	{r7}
 8004244:	b083      	sub	sp, #12
 8004246:	af00      	add	r7, sp, #0
 8004248:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS)) ? 1UL : 0UL);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	699b      	ldr	r3, [r3, #24]
 800424e:	f003 0302 	and.w	r3, r3, #2
 8004252:	2b02      	cmp	r3, #2
 8004254:	d101      	bne.n	800425a <LL_I2C_IsActiveFlag_TXIS+0x18>
 8004256:	2301      	movs	r3, #1
 8004258:	e000      	b.n	800425c <LL_I2C_IsActiveFlag_TXIS+0x1a>
 800425a:	2300      	movs	r3, #0
}
 800425c:	4618      	mov	r0, r3
 800425e:	370c      	adds	r7, #12
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr

08004268 <LL_I2C_IsActiveFlag_RXNE>:
  * @rmtoll ISR          RXNE          LL_I2C_IsActiveFlag_RXNE
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(I2C_TypeDef *I2Cx)
{
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE)) ? 1UL : 0UL);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	699b      	ldr	r3, [r3, #24]
 8004274:	f003 0304 	and.w	r3, r3, #4
 8004278:	2b04      	cmp	r3, #4
 800427a:	d101      	bne.n	8004280 <LL_I2C_IsActiveFlag_RXNE+0x18>
 800427c:	2301      	movs	r3, #1
 800427e:	e000      	b.n	8004282 <LL_I2C_IsActiveFlag_RXNE+0x1a>
 8004280:	2300      	movs	r3, #0
}
 8004282:	4618      	mov	r0, r3
 8004284:	370c      	adds	r7, #12
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr

0800428e <LL_I2C_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_I2C_IsActiveFlag_TC
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TC(I2C_TypeDef *I2Cx)
{
 800428e:	b480      	push	{r7}
 8004290:	b083      	sub	sp, #12
 8004292:	af00      	add	r7, sp, #0
 8004294:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TC) == (I2C_ISR_TC)) ? 1UL : 0UL);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	699b      	ldr	r3, [r3, #24]
 800429a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800429e:	2b40      	cmp	r3, #64	; 0x40
 80042a0:	d101      	bne.n	80042a6 <LL_I2C_IsActiveFlag_TC+0x18>
 80042a2:	2301      	movs	r3, #1
 80042a4:	e000      	b.n	80042a8 <LL_I2C_IsActiveFlag_TC+0x1a>
 80042a6:	2300      	movs	r3, #0
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	370c      	adds	r7, #12
 80042ac:	46bd      	mov	sp, r7
 80042ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b2:	4770      	bx	lr

080042b4 <LL_I2C_EnableAutoEndMode>:
  * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	605a      	str	r2, [r3, #4]
}
 80042c8:	bf00      	nop
 80042ca:	370c      	adds	r7, #12
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr

080042d4 <LL_I2C_DisableAutoEndMode>:
  * @rmtoll CR2          AUTOEND       LL_I2C_DisableAutoEndMode
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableAutoEndMode(I2C_TypeDef *I2Cx)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b083      	sub	sp, #12
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	605a      	str	r2, [r3, #4]
}
 80042e8:	bf00      	nop
 80042ea:	370c      	adds	r7, #12
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr

080042f4 <LL_I2C_SetTransferSize>:
  * @param  I2Cx I2C Instance.
  * @param  TransferSize This parameter must be a value between Min_Data=0x00 and Max_Data=0xFF.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTransferSize(I2C_TypeDef *I2Cx, uint32_t TransferSize)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b083      	sub	sp, #12
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NBYTES, TransferSize << I2C_CR2_NBYTES_Pos);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	041b      	lsls	r3, r3, #16
 800430a:	431a      	orrs	r2, r3
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	605a      	str	r2, [r3, #4]
}
 8004310:	bf00      	nop
 8004312:	370c      	adds	r7, #12
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr

0800431c <LL_I2C_GenerateStartCondition>:
  * @rmtoll CR2          START           LL_I2C_GenerateStartCondition
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_GenerateStartCondition(I2C_TypeDef *I2Cx)
{
 800431c:	b480      	push	{r7}
 800431e:	b083      	sub	sp, #12
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_START);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	605a      	str	r2, [r3, #4]
}
 8004330:	bf00      	nop
 8004332:	370c      	adds	r7, #12
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr

0800433c <LL_I2C_GenerateStopCondition>:
  * @rmtoll CR2          STOP          LL_I2C_GenerateStopCondition
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_GenerateStopCondition(I2C_TypeDef *I2Cx)
{
 800433c:	b480      	push	{r7}
 800433e:	b083      	sub	sp, #12
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_STOP);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	605a      	str	r2, [r3, #4]
}
 8004350:	bf00      	nop
 8004352:	370c      	adds	r7, #12
 8004354:	46bd      	mov	sp, r7
 8004356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435a:	4770      	bx	lr

0800435c <LL_I2C_SetTransferRequest>:
  *         @arg @ref LL_I2C_REQUEST_WRITE
  *         @arg @ref LL_I2C_REQUEST_READ
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTransferRequest(I2C_TypeDef *I2Cx, uint32_t TransferRequest)
{
 800435c:	b480      	push	{r7}
 800435e:	b083      	sub	sp, #12
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
 8004364:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_RD_WRN, TransferRequest);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	431a      	orrs	r2, r3
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	605a      	str	r2, [r3, #4]
}
 8004376:	bf00      	nop
 8004378:	370c      	adds	r7, #12
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr

08004382 <LL_I2C_SetSlaveAddr>:
  * @param  I2Cx I2C Instance.
  * @param  SlaveAddr This parameter must be a value between Min_Data=0x00 and Max_Data=0x3F.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetSlaveAddr(I2C_TypeDef *I2Cx, uint32_t SlaveAddr)
{
 8004382:	b480      	push	{r7}
 8004384:	b083      	sub	sp, #12
 8004386:	af00      	add	r7, sp, #0
 8004388:	6078      	str	r0, [r7, #4]
 800438a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD, SlaveAddr);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004394:	f023 0303 	bic.w	r3, r3, #3
 8004398:	683a      	ldr	r2, [r7, #0]
 800439a:	431a      	orrs	r2, r3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	605a      	str	r2, [r3, #4]
}
 80043a0:	bf00      	nop
 80043a2:	370c      	adds	r7, #12
 80043a4:	46bd      	mov	sp, r7
 80043a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043aa:	4770      	bx	lr

080043ac <LL_I2C_ReceiveData8>:
  * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b8:	b2db      	uxtb	r3, r3
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	370c      	adds	r7, #12
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr

080043c6 <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 80043c6:	b480      	push	{r7}
 80043c8:	b083      	sub	sp, #12
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	6078      	str	r0, [r7, #4]
 80043ce:	460b      	mov	r3, r1
 80043d0:	70fb      	strb	r3, [r7, #3]
  WRITE_REG(I2Cx->TXDR, Data);
 80043d2:	78fa      	ldrb	r2, [r7, #3]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80043d8:	bf00      	nop
 80043da:	370c      	adds	r7, #12
 80043dc:	46bd      	mov	sp, r7
 80043de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e2:	4770      	bx	lr

080043e4 <LL_RCC_SetI2CClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b085      	sub	sp, #20
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2CxSource >> 24U));
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	0e1a      	lsrs	r2, r3, #24
 80043f0:	4b0f      	ldr	r3, [pc, #60]	; (8004430 <LL_RCC_SetI2CClockSource+0x4c>)
 80043f2:	4413      	add	r3, r2
 80043f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(*reg, 3UL << ((I2CxSource & 0x001F0000U) >> 16U), ((I2CxSource & 0x000000FFU) << ((I2CxSource & 0x001F0000U) >> 16U)));
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	0c1b      	lsrs	r3, r3, #16
 80043fe:	f003 031f 	and.w	r3, r3, #31
 8004402:	2103      	movs	r1, #3
 8004404:	fa01 f303 	lsl.w	r3, r1, r3
 8004408:	43db      	mvns	r3, r3
 800440a:	401a      	ands	r2, r3
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	b2d9      	uxtb	r1, r3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	0c1b      	lsrs	r3, r3, #16
 8004414:	f003 031f 	and.w	r3, r3, #31
 8004418:	fa01 f303 	lsl.w	r3, r1, r3
 800441c:	431a      	orrs	r2, r3
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	601a      	str	r2, [r3, #0]
}
 8004422:	bf00      	nop
 8004424:	3714      	adds	r7, #20
 8004426:	46bd      	mov	sp, r7
 8004428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442c:	4770      	bx	lr
 800442e:	bf00      	nop
 8004430:	40021088 	.word	0x40021088

08004434 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8004434:	b480      	push	{r7}
 8004436:	b085      	sub	sp, #20
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800443c:	4b08      	ldr	r3, [pc, #32]	; (8004460 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800443e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004440:	4907      	ldr	r1, [pc, #28]	; (8004460 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	4313      	orrs	r3, r2
 8004446:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004448:	4b05      	ldr	r3, [pc, #20]	; (8004460 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800444a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	4013      	ands	r3, r2
 8004450:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004452:	68fb      	ldr	r3, [r7, #12]
}
 8004454:	bf00      	nop
 8004456:	3714      	adds	r7, #20
 8004458:	46bd      	mov	sp, r7
 800445a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445e:	4770      	bx	lr
 8004460:	40021000 	.word	0x40021000

08004464 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8004464:	b480      	push	{r7}
 8004466:	b085      	sub	sp, #20
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800446c:	4b08      	ldr	r3, [pc, #32]	; (8004490 <LL_APB1_GRP1_EnableClock+0x2c>)
 800446e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004470:	4907      	ldr	r1, [pc, #28]	; (8004490 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4313      	orrs	r3, r2
 8004476:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004478:	4b05      	ldr	r3, [pc, #20]	; (8004490 <LL_APB1_GRP1_EnableClock+0x2c>)
 800447a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	4013      	ands	r3, r2
 8004480:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004482:	68fb      	ldr	r3, [r7, #12]
}
 8004484:	bf00      	nop
 8004486:	3714      	adds	r7, #20
 8004488:	46bd      	mov	sp, r7
 800448a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448e:	4770      	bx	lr
 8004490:	40021000 	.word	0x40021000

08004494 <I2CWriteWithoutStop>:

#define DELAYMS_TIMEOUT 2
volatile unsigned int I2C_timeout = 0;

unsigned char I2CWriteWithoutStop(I2C_TypeDef *I2Cx,unsigned char slaveAddr, unsigned char addrReg, unsigned int size, unsigned char *data)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b086      	sub	sp, #24
 8004498:	af00      	add	r7, sp, #0
 800449a:	60f8      	str	r0, [r7, #12]
 800449c:	607b      	str	r3, [r7, #4]
 800449e:	460b      	mov	r3, r1
 80044a0:	72fb      	strb	r3, [r7, #11]
 80044a2:	4613      	mov	r3, r2
 80044a4:	72bb      	strb	r3, [r7, #10]
	LL_I2C_SetSlaveAddr(I2Cx, slaveAddr);
 80044a6:	7afb      	ldrb	r3, [r7, #11]
 80044a8:	4619      	mov	r1, r3
 80044aa:	68f8      	ldr	r0, [r7, #12]
 80044ac:	f7ff ff69 	bl	8004382 <LL_I2C_SetSlaveAddr>

	LL_I2C_SetTransferSize(I2Cx, size+1);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	3301      	adds	r3, #1
 80044b4:	4619      	mov	r1, r3
 80044b6:	68f8      	ldr	r0, [r7, #12]
 80044b8:	f7ff ff1c 	bl	80042f4 <LL_I2C_SetTransferSize>
	LL_I2C_SetTransferRequest(I2Cx,LL_I2C_REQUEST_WRITE);
 80044bc:	2100      	movs	r1, #0
 80044be:	68f8      	ldr	r0, [r7, #12]
 80044c0:	f7ff ff4c 	bl	800435c <LL_I2C_SetTransferRequest>

	LL_I2C_GenerateStartCondition(I2Cx);
 80044c4:	68f8      	ldr	r0, [r7, #12]
 80044c6:	f7ff ff29 	bl	800431c <LL_I2C_GenerateStartCondition>

	I2C_timeout = DELAYMS_TIMEOUT;
 80044ca:	4b1e      	ldr	r3, [pc, #120]	; (8004544 <I2CWriteWithoutStop+0xb0>)
 80044cc:	2202      	movs	r2, #2
 80044ce:	601a      	str	r2, [r3, #0]
	while(!LL_I2C_IsActiveFlag_TXIS(I2Cx))
 80044d0:	e005      	b.n	80044de <I2CWriteWithoutStop+0x4a>
	{
		if(!I2C_timeout)
 80044d2:	4b1c      	ldr	r3, [pc, #112]	; (8004544 <I2CWriteWithoutStop+0xb0>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d101      	bne.n	80044de <I2CWriteWithoutStop+0x4a>
		{
			return 0;
 80044da:	2300      	movs	r3, #0
 80044dc:	e02d      	b.n	800453a <I2CWriteWithoutStop+0xa6>
	while(!LL_I2C_IsActiveFlag_TXIS(I2Cx))
 80044de:	68f8      	ldr	r0, [r7, #12]
 80044e0:	f7ff feaf 	bl	8004242 <LL_I2C_IsActiveFlag_TXIS>
 80044e4:	4603      	mov	r3, r0
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d0f3      	beq.n	80044d2 <I2CWriteWithoutStop+0x3e>
			LL_I2C_GenerateStopCondition(I2Cx);
		}
	}
	LL_I2C_TransmitData8(I2Cx, addrReg);
 80044ea:	7abb      	ldrb	r3, [r7, #10]
 80044ec:	4619      	mov	r1, r3
 80044ee:	68f8      	ldr	r0, [r7, #12]
 80044f0:	f7ff ff69 	bl	80043c6 <LL_I2C_TransmitData8>

	for(unsigned int i = 0; i<size; i++)
 80044f4:	2300      	movs	r3, #0
 80044f6:	617b      	str	r3, [r7, #20]
 80044f8:	e01a      	b.n	8004530 <I2CWriteWithoutStop+0x9c>
	{
		I2C_timeout = DELAYMS_TIMEOUT;
 80044fa:	4b12      	ldr	r3, [pc, #72]	; (8004544 <I2CWriteWithoutStop+0xb0>)
 80044fc:	2202      	movs	r2, #2
 80044fe:	601a      	str	r2, [r3, #0]
		while(!LL_I2C_IsActiveFlag_TXE(I2Cx))
 8004500:	e005      	b.n	800450e <I2CWriteWithoutStop+0x7a>
		{
			if(!I2C_timeout)
 8004502:	4b10      	ldr	r3, [pc, #64]	; (8004544 <I2CWriteWithoutStop+0xb0>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d101      	bne.n	800450e <I2CWriteWithoutStop+0x7a>
			{
				return 0;
 800450a:	2300      	movs	r3, #0
 800450c:	e015      	b.n	800453a <I2CWriteWithoutStop+0xa6>
		while(!LL_I2C_IsActiveFlag_TXE(I2Cx))
 800450e:	68f8      	ldr	r0, [r7, #12]
 8004510:	f7ff fe84 	bl	800421c <LL_I2C_IsActiveFlag_TXE>
 8004514:	4603      	mov	r3, r0
 8004516:	2b00      	cmp	r3, #0
 8004518:	d0f3      	beq.n	8004502 <I2CWriteWithoutStop+0x6e>
				LL_I2C_GenerateStopCondition(I2Cx);
			}
		}
		LL_I2C_TransmitData8(I2Cx, data[i]);
 800451a:	6a3a      	ldr	r2, [r7, #32]
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	4413      	add	r3, r2
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	4619      	mov	r1, r3
 8004524:	68f8      	ldr	r0, [r7, #12]
 8004526:	f7ff ff4e 	bl	80043c6 <LL_I2C_TransmitData8>
	for(unsigned int i = 0; i<size; i++)
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	3301      	adds	r3, #1
 800452e:	617b      	str	r3, [r7, #20]
 8004530:	697a      	ldr	r2, [r7, #20]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	429a      	cmp	r2, r3
 8004536:	d3e0      	bcc.n	80044fa <I2CWriteWithoutStop+0x66>
	}

	//delay_us(200);
	return 1;
 8004538:	2301      	movs	r3, #1
}
 800453a:	4618      	mov	r0, r3
 800453c:	3718      	adds	r7, #24
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}
 8004542:	bf00      	nop
 8004544:	200002b4 	.word	0x200002b4

08004548 <I2CWrite>:

unsigned char I2CWrite(I2C_TypeDef *I2Cx,unsigned char slaveAddr, unsigned char addrReg, unsigned int size, unsigned char *data)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b088      	sub	sp, #32
 800454c:	af02      	add	r7, sp, #8
 800454e:	60f8      	str	r0, [r7, #12]
 8004550:	607b      	str	r3, [r7, #4]
 8004552:	460b      	mov	r3, r1
 8004554:	72fb      	strb	r3, [r7, #11]
 8004556:	4613      	mov	r3, r2
 8004558:	72bb      	strb	r3, [r7, #10]
	unsigned char err = I2CWriteWithoutStop(I2Cx, slaveAddr, addrReg, size, data);
 800455a:	7aba      	ldrb	r2, [r7, #10]
 800455c:	7af9      	ldrb	r1, [r7, #11]
 800455e:	6a3b      	ldr	r3, [r7, #32]
 8004560:	9300      	str	r3, [sp, #0]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	68f8      	ldr	r0, [r7, #12]
 8004566:	f7ff ff95 	bl	8004494 <I2CWriteWithoutStop>
 800456a:	4603      	mov	r3, r0
 800456c:	75fb      	strb	r3, [r7, #23]
	while(!LL_I2C_IsActiveFlag_TC(I2Cx))
 800456e:	bf00      	nop
 8004570:	68f8      	ldr	r0, [r7, #12]
 8004572:	f7ff fe8c 	bl	800428e <LL_I2C_IsActiveFlag_TC>
 8004576:	4603      	mov	r3, r0
 8004578:	2b00      	cmp	r3, #0
 800457a:	d0f9      	beq.n	8004570 <I2CWrite+0x28>
	{
		/*if(!I2C_timeout)
			return 0;*/
	}
	LL_I2C_GenerateStopCondition(I2Cx);
 800457c:	68f8      	ldr	r0, [r7, #12]
 800457e:	f7ff fedd 	bl	800433c <LL_I2C_GenerateStopCondition>
	return err;
 8004582:	7dfb      	ldrb	r3, [r7, #23]

}
 8004584:	4618      	mov	r0, r3
 8004586:	3718      	adds	r7, #24
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}

0800458c <I2CSimpleRead>:

/*
 * Make a simple read, without write
 */
unsigned char I2CSimpleRead(I2C_TypeDef *I2Cx,unsigned char slaveAddr, unsigned int size, unsigned char *data)
{
 800458c:	b590      	push	{r4, r7, lr}
 800458e:	b087      	sub	sp, #28
 8004590:	af00      	add	r7, sp, #0
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	607a      	str	r2, [r7, #4]
 8004596:	603b      	str	r3, [r7, #0]
 8004598:	460b      	mov	r3, r1
 800459a:	72fb      	strb	r3, [r7, #11]
	LL_I2C_SetTransferSize(I2Cx, size);
 800459c:	6879      	ldr	r1, [r7, #4]
 800459e:	68f8      	ldr	r0, [r7, #12]
 80045a0:	f7ff fea8 	bl	80042f4 <LL_I2C_SetTransferSize>
	LL_I2C_SetTransferRequest(I2Cx,LL_I2C_REQUEST_READ);
 80045a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80045a8:	68f8      	ldr	r0, [r7, #12]
 80045aa:	f7ff fed7 	bl	800435c <LL_I2C_SetTransferRequest>
	LL_I2C_GenerateStartCondition(I2Cx);
 80045ae:	68f8      	ldr	r0, [r7, #12]
 80045b0:	f7ff feb4 	bl	800431c <LL_I2C_GenerateStartCondition>

	for(unsigned int i = 0; i<size; i++)
 80045b4:	2300      	movs	r3, #0
 80045b6:	617b      	str	r3, [r7, #20]
 80045b8:	e01a      	b.n	80045f0 <I2CSimpleRead+0x64>
	{
		I2C_timeout = DELAYMS_TIMEOUT;
 80045ba:	4b1a      	ldr	r3, [pc, #104]	; (8004624 <I2CSimpleRead+0x98>)
 80045bc:	2202      	movs	r2, #2
 80045be:	601a      	str	r2, [r3, #0]
		while(!LL_I2C_IsActiveFlag_RXNE(I2Cx))
 80045c0:	e005      	b.n	80045ce <I2CSimpleRead+0x42>
		{
			if(!I2C_timeout)
 80045c2:	4b18      	ldr	r3, [pc, #96]	; (8004624 <I2CSimpleRead+0x98>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d101      	bne.n	80045ce <I2CSimpleRead+0x42>
			{
				return 0;
 80045ca:	2300      	movs	r3, #0
 80045cc:	e025      	b.n	800461a <I2CSimpleRead+0x8e>
		while(!LL_I2C_IsActiveFlag_RXNE(I2Cx))
 80045ce:	68f8      	ldr	r0, [r7, #12]
 80045d0:	f7ff fe4a 	bl	8004268 <LL_I2C_IsActiveFlag_RXNE>
 80045d4:	4603      	mov	r3, r0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d0f3      	beq.n	80045c2 <I2CSimpleRead+0x36>
				LL_I2C_GenerateStopCondition(I2Cx);
			}
		}
		data[i] = LL_I2C_ReceiveData8(I2Cx);
 80045da:	683a      	ldr	r2, [r7, #0]
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	18d4      	adds	r4, r2, r3
 80045e0:	68f8      	ldr	r0, [r7, #12]
 80045e2:	f7ff fee3 	bl	80043ac <LL_I2C_ReceiveData8>
 80045e6:	4603      	mov	r3, r0
 80045e8:	7023      	strb	r3, [r4, #0]
	for(unsigned int i = 0; i<size; i++)
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	3301      	adds	r3, #1
 80045ee:	617b      	str	r3, [r7, #20]
 80045f0:	697a      	ldr	r2, [r7, #20]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d3e0      	bcc.n	80045ba <I2CSimpleRead+0x2e>
	}
	while(!LL_I2C_IsActiveFlag_TC(I2Cx))
 80045f8:	e005      	b.n	8004606 <I2CSimpleRead+0x7a>
	{
		if(!I2C_timeout)
 80045fa:	4b0a      	ldr	r3, [pc, #40]	; (8004624 <I2CSimpleRead+0x98>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d101      	bne.n	8004606 <I2CSimpleRead+0x7a>
		{
			return 0;
 8004602:	2300      	movs	r3, #0
 8004604:	e009      	b.n	800461a <I2CSimpleRead+0x8e>
	while(!LL_I2C_IsActiveFlag_TC(I2Cx))
 8004606:	68f8      	ldr	r0, [r7, #12]
 8004608:	f7ff fe41 	bl	800428e <LL_I2C_IsActiveFlag_TC>
 800460c:	4603      	mov	r3, r0
 800460e:	2b00      	cmp	r3, #0
 8004610:	d0f3      	beq.n	80045fa <I2CSimpleRead+0x6e>
			LL_I2C_GenerateStopCondition(I2Cx);
		}
	}
	LL_I2C_GenerateStopCondition(I2Cx);
 8004612:	68f8      	ldr	r0, [r7, #12]
 8004614:	f7ff fe92 	bl	800433c <LL_I2C_GenerateStopCondition>
	return 1;
 8004618:	2301      	movs	r3, #1
}
 800461a:	4618      	mov	r0, r3
 800461c:	371c      	adds	r7, #28
 800461e:	46bd      	mov	sp, r7
 8004620:	bd90      	pop	{r4, r7, pc}
 8004622:	bf00      	nop
 8004624:	200002b4 	.word	0x200002b4

08004628 <I2CRead>:
 * Read without stop between read and write.
 * Read data a addrReg adress.
 * This function makje a write before read.
 */
unsigned char I2CRead(I2C_TypeDef *I2Cx,unsigned char slaveAddr, unsigned char addrReg, unsigned int size, unsigned char *data)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b088      	sub	sp, #32
 800462c:	af02      	add	r7, sp, #8
 800462e:	60f8      	str	r0, [r7, #12]
 8004630:	607b      	str	r3, [r7, #4]
 8004632:	460b      	mov	r3, r1
 8004634:	72fb      	strb	r3, [r7, #11]
 8004636:	4613      	mov	r3, r2
 8004638:	72bb      	strb	r3, [r7, #10]
	unsigned char ghost;
	I2CWriteWithoutStop(I2Cx,slaveAddr,addrReg,0, &ghost);
 800463a:	7aba      	ldrb	r2, [r7, #10]
 800463c:	7af9      	ldrb	r1, [r7, #11]
 800463e:	f107 0317 	add.w	r3, r7, #23
 8004642:	9300      	str	r3, [sp, #0]
 8004644:	2300      	movs	r3, #0
 8004646:	68f8      	ldr	r0, [r7, #12]
 8004648:	f7ff ff24 	bl	8004494 <I2CWriteWithoutStop>
	I2C_timeout = DELAYMS_TIMEOUT;
 800464c:	4b0d      	ldr	r3, [pc, #52]	; (8004684 <I2CRead+0x5c>)
 800464e:	2202      	movs	r2, #2
 8004650:	601a      	str	r2, [r3, #0]
	while(!LL_I2C_IsActiveFlag_TC(I2Cx))
 8004652:	e005      	b.n	8004660 <I2CRead+0x38>
	{
		if(!I2C_timeout)
 8004654:	4b0b      	ldr	r3, [pc, #44]	; (8004684 <I2CRead+0x5c>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d101      	bne.n	8004660 <I2CRead+0x38>
		{
			return 0;
 800465c:	2300      	movs	r3, #0
 800465e:	e00c      	b.n	800467a <I2CRead+0x52>
	while(!LL_I2C_IsActiveFlag_TC(I2Cx))
 8004660:	68f8      	ldr	r0, [r7, #12]
 8004662:	f7ff fe14 	bl	800428e <LL_I2C_IsActiveFlag_TC>
 8004666:	4603      	mov	r3, r0
 8004668:	2b00      	cmp	r3, #0
 800466a:	d0f3      	beq.n	8004654 <I2CRead+0x2c>
			LL_I2C_GenerateStopCondition(I2Cx);
		}
	}
	return I2CSimpleRead(I2Cx, slaveAddr, size, data);
 800466c:	7af9      	ldrb	r1, [r7, #11]
 800466e:	6a3b      	ldr	r3, [r7, #32]
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	68f8      	ldr	r0, [r7, #12]
 8004674:	f7ff ff8a 	bl	800458c <I2CSimpleRead>
 8004678:	4603      	mov	r3, r0
}
 800467a:	4618      	mov	r0, r3
 800467c:	3718      	adds	r7, #24
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}
 8004682:	bf00      	nop
 8004684:	200002b4 	.word	0x200002b4

08004688 <I2CReadF>:

/*
 * return 0 if timeout occur.
 */
unsigned char I2CReadF(I2C_TypeDef *I2Cx,unsigned char slaveAddr, unsigned char addrReg, float *val)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b086      	sub	sp, #24
 800468c:	af02      	add	r7, sp, #8
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	607b      	str	r3, [r7, #4]
 8004692:	460b      	mov	r3, r1
 8004694:	72fb      	strb	r3, [r7, #11]
 8004696:	4613      	mov	r3, r2
 8004698:	72bb      	strb	r3, [r7, #10]
	return I2CRead(I2Cx, slaveAddr, addrReg, 4, (unsigned char *)val);
 800469a:	7aba      	ldrb	r2, [r7, #10]
 800469c:	7af9      	ldrb	r1, [r7, #11]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	9300      	str	r3, [sp, #0]
 80046a2:	2304      	movs	r3, #4
 80046a4:	68f8      	ldr	r0, [r7, #12]
 80046a6:	f7ff ffbf 	bl	8004628 <I2CRead>
 80046aa:	4603      	mov	r3, r0
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3710      	adds	r7, #16
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}

080046b4 <I2CWriteF>:

/*
 * return 0 if timeout occur.
 */
unsigned char I2CWriteF(I2C_TypeDef *I2Cx,unsigned char slaveAddr, unsigned char addrReg, float val)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b086      	sub	sp, #24
 80046b8:	af02      	add	r7, sp, #8
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	460b      	mov	r3, r1
 80046be:	ed87 0a01 	vstr	s0, [r7, #4]
 80046c2:	72fb      	strb	r3, [r7, #11]
 80046c4:	4613      	mov	r3, r2
 80046c6:	72bb      	strb	r3, [r7, #10]
	return I2CWrite(I2Cx, slaveAddr, addrReg, 4, (unsigned char *)&val);
 80046c8:	7aba      	ldrb	r2, [r7, #10]
 80046ca:	7af9      	ldrb	r1, [r7, #11]
 80046cc:	1d3b      	adds	r3, r7, #4
 80046ce:	9300      	str	r3, [sp, #0]
 80046d0:	2304      	movs	r3, #4
 80046d2:	68f8      	ldr	r0, [r7, #12]
 80046d4:	f7ff ff38 	bl	8004548 <I2CWrite>
 80046d8:	4603      	mov	r3, r0
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3710      	adds	r7, #16
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
	...

080046e4 <myI2Cinit>:



void myI2Cinit(void)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	af00      	add	r7, sp, #0
	LL_I2C_Disable(I2C3);
 80046e8:	4809      	ldr	r0, [pc, #36]	; (8004710 <myI2Cinit+0x2c>)
 80046ea:	f7ff fd3f 	bl	800416c <LL_I2C_Disable>
	LL_I2C_EnableAutoEndMode(I2C3);
 80046ee:	4808      	ldr	r0, [pc, #32]	; (8004710 <myI2Cinit+0x2c>)
 80046f0:	f7ff fde0 	bl	80042b4 <LL_I2C_EnableAutoEndMode>
	LL_I2C_Enable(I2C3);
 80046f4:	4806      	ldr	r0, [pc, #24]	; (8004710 <myI2Cinit+0x2c>)
 80046f6:	f7ff fd29 	bl	800414c <LL_I2C_Enable>

	LL_I2C_Disable(I2C2);
 80046fa:	4806      	ldr	r0, [pc, #24]	; (8004714 <myI2Cinit+0x30>)
 80046fc:	f7ff fd36 	bl	800416c <LL_I2C_Disable>
	LL_I2C_DisableAutoEndMode(I2C2);
 8004700:	4804      	ldr	r0, [pc, #16]	; (8004714 <myI2Cinit+0x30>)
 8004702:	f7ff fde7 	bl	80042d4 <LL_I2C_DisableAutoEndMode>
	LL_I2C_Enable(I2C2);
 8004706:	4803      	ldr	r0, [pc, #12]	; (8004714 <myI2Cinit+0x30>)
 8004708:	f7ff fd20 	bl	800414c <LL_I2C_Enable>
}
 800470c:	bf00      	nop
 800470e:	bd80      	pop	{r7, pc}
 8004710:	40007800 	.word	0x40007800
 8004714:	40005800 	.word	0x40005800

08004718 <MX_I2C2_Init>:

/* USER CODE END 0 */

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b08e      	sub	sp, #56	; 0x38
 800471c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C2_Init 0 */

  /* USER CODE END I2C2_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 800471e:	f107 031c 	add.w	r3, r7, #28
 8004722:	2200      	movs	r2, #0
 8004724:	601a      	str	r2, [r3, #0]
 8004726:	605a      	str	r2, [r3, #4]
 8004728:	609a      	str	r2, [r3, #8]
 800472a:	60da      	str	r2, [r3, #12]
 800472c:	611a      	str	r2, [r3, #16]
 800472e:	615a      	str	r2, [r3, #20]
 8004730:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004732:	1d3b      	adds	r3, r7, #4
 8004734:	2200      	movs	r2, #0
 8004736:	601a      	str	r2, [r3, #0]
 8004738:	605a      	str	r2, [r3, #4]
 800473a:	609a      	str	r2, [r3, #8]
 800473c:	60da      	str	r2, [r3, #12]
 800473e:	611a      	str	r2, [r3, #16]
 8004740:	615a      	str	r2, [r3, #20]

  LL_RCC_SetI2CClockSource(LL_RCC_I2C2_CLKSOURCE_PCLK1);
 8004742:	f44f 2060 	mov.w	r0, #917504	; 0xe0000
 8004746:	f7ff fe4d 	bl	80043e4 <LL_RCC_SetI2CClockSource>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 800474a:	2004      	movs	r0, #4
 800474c:	f7ff fe72 	bl	8004434 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8004750:	2001      	movs	r0, #1
 8004752:	f7ff fe6f 	bl	8004434 <LL_AHB2_GRP1_EnableClock>
  /**I2C2 GPIO Configuration
  PC4   ------> I2C2_SCL
  PA8   ------> I2C2_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 8004756:	2310      	movs	r3, #16
 8004758:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800475a:	2302      	movs	r3, #2
 800475c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800475e:	2300      	movs	r3, #0
 8004760:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8004762:	2301      	movs	r3, #1
 8004764:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8004766:	2301      	movs	r3, #1
 8004768:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 800476a:	2304      	movs	r3, #4
 800476c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800476e:	1d3b      	adds	r3, r7, #4
 8004770:	4619      	mov	r1, r3
 8004772:	4821      	ldr	r0, [pc, #132]	; (80047f8 <MX_I2C2_Init+0xe0>)
 8004774:	f004 f831 	bl	80087da <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8004778:	f44f 7380 	mov.w	r3, #256	; 0x100
 800477c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800477e:	2302      	movs	r3, #2
 8004780:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004782:	2300      	movs	r3, #0
 8004784:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8004786:	2301      	movs	r3, #1
 8004788:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800478a:	2301      	movs	r3, #1
 800478c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 800478e:	2304      	movs	r3, #4
 8004790:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004792:	1d3b      	adds	r3, r7, #4
 8004794:	4619      	mov	r1, r3
 8004796:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800479a:	f004 f81e 	bl	80087da <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C2);
 800479e:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80047a2:	f7ff fe5f 	bl	8004464 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  /** I2C Initialization
  */
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 80047a6:	2300      	movs	r3, #0
 80047a8:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.Timing = 0x30A0A7FB;
 80047aa:	4b14      	ldr	r3, [pc, #80]	; (80047fc <MX_I2C2_Init+0xe4>)
 80047ac:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 80047ae:	2300      	movs	r3, #0
 80047b0:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.DigitalFilter = 0;
 80047b2:	2300      	movs	r3, #0
 80047b4:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddress1 = 0;
 80047b6:	2300      	movs	r3, #0
 80047b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 80047ba:	2300      	movs	r3, #0
 80047bc:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 80047be:	2300      	movs	r3, #0
 80047c0:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C2, &I2C_InitStruct);
 80047c2:	f107 031c 	add.w	r3, r7, #28
 80047c6:	4619      	mov	r1, r3
 80047c8:	480d      	ldr	r0, [pc, #52]	; (8004800 <MX_I2C2_Init+0xe8>)
 80047ca:	f004 f917 	bl	80089fc <LL_I2C_Init>
  LL_I2C_EnableAutoEndMode(I2C2);
 80047ce:	480c      	ldr	r0, [pc, #48]	; (8004800 <MX_I2C2_Init+0xe8>)
 80047d0:	f7ff fd70 	bl	80042b4 <LL_I2C_EnableAutoEndMode>
  LL_I2C_SetOwnAddress2(I2C2, 0, LL_I2C_OWNADDRESS2_NOMASK);
 80047d4:	2200      	movs	r2, #0
 80047d6:	2100      	movs	r1, #0
 80047d8:	4809      	ldr	r0, [pc, #36]	; (8004800 <MX_I2C2_Init+0xe8>)
 80047da:	f7ff fcf7 	bl	80041cc <LL_I2C_SetOwnAddress2>
  LL_I2C_DisableOwnAddress2(I2C2);
 80047de:	4808      	ldr	r0, [pc, #32]	; (8004800 <MX_I2C2_Init+0xe8>)
 80047e0:	f7ff fd0c 	bl	80041fc <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C2);
 80047e4:	4806      	ldr	r0, [pc, #24]	; (8004800 <MX_I2C2_Init+0xe8>)
 80047e6:	f7ff fce1 	bl	80041ac <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C2);
 80047ea:	4805      	ldr	r0, [pc, #20]	; (8004800 <MX_I2C2_Init+0xe8>)
 80047ec:	f7ff fcce 	bl	800418c <LL_I2C_EnableClockStretching>
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80047f0:	bf00      	nop
 80047f2:	3738      	adds	r7, #56	; 0x38
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}
 80047f8:	48000800 	.word	0x48000800
 80047fc:	30a0a7fb 	.word	0x30a0a7fb
 8004800:	40005800 	.word	0x40005800

08004804 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b08e      	sub	sp, #56	; 0x38
 8004808:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C3_Init 0 */

  /* USER CODE END I2C3_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 800480a:	f107 031c 	add.w	r3, r7, #28
 800480e:	2200      	movs	r2, #0
 8004810:	601a      	str	r2, [r3, #0]
 8004812:	605a      	str	r2, [r3, #4]
 8004814:	609a      	str	r2, [r3, #8]
 8004816:	60da      	str	r2, [r3, #12]
 8004818:	611a      	str	r2, [r3, #16]
 800481a:	615a      	str	r2, [r3, #20]
 800481c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800481e:	1d3b      	adds	r3, r7, #4
 8004820:	2200      	movs	r2, #0
 8004822:	601a      	str	r2, [r3, #0]
 8004824:	605a      	str	r2, [r3, #4]
 8004826:	609a      	str	r2, [r3, #8]
 8004828:	60da      	str	r2, [r3, #12]
 800482a:	611a      	str	r2, [r3, #16]
 800482c:	615a      	str	r2, [r3, #20]

  LL_RCC_SetI2CClockSource(LL_RCC_I2C3_CLKSOURCE_PCLK1);
 800482e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8004832:	f7ff fdd7 	bl	80043e4 <LL_RCC_SetI2CClockSource>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8004836:	2004      	movs	r0, #4
 8004838:	f7ff fdfc 	bl	8004434 <LL_AHB2_GRP1_EnableClock>
  /**I2C3 GPIO Configuration
  PC8   ------> I2C3_SCL
  PC9   ------> I2C3_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 800483c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004840:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004842:	2302      	movs	r3, #2
 8004844:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004846:	2300      	movs	r3, #0
 8004848:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 800484a:	2301      	movs	r3, #1
 800484c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800484e:	2301      	movs	r3, #1
 8004850:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8004852:	2308      	movs	r3, #8
 8004854:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004856:	1d3b      	adds	r3, r7, #4
 8004858:	4619      	mov	r1, r3
 800485a:	4821      	ldr	r0, [pc, #132]	; (80048e0 <MX_I2C3_Init+0xdc>)
 800485c:	f003 ffbd 	bl	80087da <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8004860:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004864:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004866:	2302      	movs	r3, #2
 8004868:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800486a:	2300      	movs	r3, #0
 800486c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 800486e:	2301      	movs	r3, #1
 8004870:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8004872:	2301      	movs	r3, #1
 8004874:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8004876:	2308      	movs	r3, #8
 8004878:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800487a:	1d3b      	adds	r3, r7, #4
 800487c:	4619      	mov	r1, r3
 800487e:	4818      	ldr	r0, [pc, #96]	; (80048e0 <MX_I2C3_Init+0xdc>)
 8004880:	f003 ffab 	bl	80087da <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C3);
 8004884:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004888:	f7ff fdec 	bl	8004464 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  /** I2C Initialization
  */
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 800488c:	2300      	movs	r3, #0
 800488e:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.Timing = 0x30A0A7FB;
 8004890:	4b14      	ldr	r3, [pc, #80]	; (80048e4 <MX_I2C3_Init+0xe0>)
 8004892:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8004894:	2300      	movs	r3, #0
 8004896:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.DigitalFilter = 0;
 8004898:	2300      	movs	r3, #0
 800489a:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddress1 = 0;
 800489c:	2300      	movs	r3, #0
 800489e:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 80048a0:	2300      	movs	r3, #0
 80048a2:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 80048a4:	2300      	movs	r3, #0
 80048a6:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C3, &I2C_InitStruct);
 80048a8:	f107 031c 	add.w	r3, r7, #28
 80048ac:	4619      	mov	r1, r3
 80048ae:	480e      	ldr	r0, [pc, #56]	; (80048e8 <MX_I2C3_Init+0xe4>)
 80048b0:	f004 f8a4 	bl	80089fc <LL_I2C_Init>
  LL_I2C_EnableAutoEndMode(I2C3);
 80048b4:	480c      	ldr	r0, [pc, #48]	; (80048e8 <MX_I2C3_Init+0xe4>)
 80048b6:	f7ff fcfd 	bl	80042b4 <LL_I2C_EnableAutoEndMode>
  LL_I2C_SetOwnAddress2(I2C3, 0, LL_I2C_OWNADDRESS2_NOMASK);
 80048ba:	2200      	movs	r2, #0
 80048bc:	2100      	movs	r1, #0
 80048be:	480a      	ldr	r0, [pc, #40]	; (80048e8 <MX_I2C3_Init+0xe4>)
 80048c0:	f7ff fc84 	bl	80041cc <LL_I2C_SetOwnAddress2>
  LL_I2C_DisableOwnAddress2(I2C3);
 80048c4:	4808      	ldr	r0, [pc, #32]	; (80048e8 <MX_I2C3_Init+0xe4>)
 80048c6:	f7ff fc99 	bl	80041fc <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C3);
 80048ca:	4807      	ldr	r0, [pc, #28]	; (80048e8 <MX_I2C3_Init+0xe4>)
 80048cc:	f7ff fc6e 	bl	80041ac <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C3);
 80048d0:	4805      	ldr	r0, [pc, #20]	; (80048e8 <MX_I2C3_Init+0xe4>)
 80048d2:	f7ff fc5b 	bl	800418c <LL_I2C_EnableClockStretching>
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80048d6:	bf00      	nop
 80048d8:	3738      	adds	r7, #56	; 0x38
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	bf00      	nop
 80048e0:	48000800 	.word	0x48000800
 80048e4:	30a0a7fb 	.word	0x30a0a7fb
 80048e8:	40007800 	.word	0x40007800

080048ec <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b085      	sub	sp, #20
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
 80048f4:	460b      	mov	r3, r1
 80048f6:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	330c      	adds	r3, #12
 80048fc:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	78fa      	ldrb	r2, [r7, #3]
 8004902:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8004904:	bf00      	nop
 8004906:	3714      	adds	r7, #20
 8004908:	46bd      	mov	sp, r7
 800490a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490e:	4770      	bx	lr

08004910 <LL_GPIO_SetPinMode>:
{
 8004910:	b480      	push	{r7}
 8004912:	b08b      	sub	sp, #44	; 0x2c
 8004914:	af00      	add	r7, sp, #0
 8004916:	60f8      	str	r0, [r7, #12]
 8004918:	60b9      	str	r1, [r7, #8]
 800491a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	fa93 f3a3 	rbit	r3, r3
 800492a:	613b      	str	r3, [r7, #16]
  return result;
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004930:	69bb      	ldr	r3, [r7, #24]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d101      	bne.n	800493a <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8004936:	2320      	movs	r3, #32
 8004938:	e003      	b.n	8004942 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800493a:	69bb      	ldr	r3, [r7, #24]
 800493c:	fab3 f383 	clz	r3, r3
 8004940:	b2db      	uxtb	r3, r3
 8004942:	005b      	lsls	r3, r3, #1
 8004944:	2103      	movs	r1, #3
 8004946:	fa01 f303 	lsl.w	r3, r1, r3
 800494a:	43db      	mvns	r3, r3
 800494c:	401a      	ands	r2, r3
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004952:	6a3b      	ldr	r3, [r7, #32]
 8004954:	fa93 f3a3 	rbit	r3, r3
 8004958:	61fb      	str	r3, [r7, #28]
  return result;
 800495a:	69fb      	ldr	r3, [r7, #28]
 800495c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800495e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004960:	2b00      	cmp	r3, #0
 8004962:	d101      	bne.n	8004968 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8004964:	2320      	movs	r3, #32
 8004966:	e003      	b.n	8004970 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8004968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800496a:	fab3 f383 	clz	r3, r3
 800496e:	b2db      	uxtb	r3, r3
 8004970:	005b      	lsls	r3, r3, #1
 8004972:	6879      	ldr	r1, [r7, #4]
 8004974:	fa01 f303 	lsl.w	r3, r1, r3
 8004978:	431a      	orrs	r2, r3
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	601a      	str	r2, [r3, #0]
}
 800497e:	bf00      	nop
 8004980:	372c      	adds	r7, #44	; 0x2c
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr

0800498a <LL_GPIO_SetOutputPin>:
{
 800498a:	b480      	push	{r7}
 800498c:	b083      	sub	sp, #12
 800498e:	af00      	add	r7, sp, #0
 8004990:	6078      	str	r0, [r7, #4]
 8004992:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	683a      	ldr	r2, [r7, #0]
 8004998:	619a      	str	r2, [r3, #24]
}
 800499a:	bf00      	nop
 800499c:	370c      	adds	r7, #12
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr

080049a6 <LL_GPIO_ResetOutputPin>:
{
 80049a6:	b480      	push	{r7}
 80049a8:	b083      	sub	sp, #12
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	6078      	str	r0, [r7, #4]
 80049ae:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	683a      	ldr	r2, [r7, #0]
 80049b4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80049b6:	bf00      	nop
 80049b8:	370c      	adds	r7, #12
 80049ba:	46bd      	mov	sp, r7
 80049bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c0:	4770      	bx	lr
	...

080049c4 <updateIo>:




void updateIo(unsigned int value)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b084      	sub	sp, #16
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
	LL_GPIO_ResetOutputPin(IO_LATCH_GPIO_Port,IO_LATCH_Pin);
 80049cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80049d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049d4:	f7ff ffe7 	bl	80049a6 <LL_GPIO_ResetOutputPin>
}
 80049d8:	bf00      	nop
	ioExtLatchOff();
	delay_us(1);
 80049da:	2001      	movs	r0, #1
 80049dc:	f001 fe74 	bl	80066c8 <delay_us>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	60fb      	str	r3, [r7, #12]
void mySpiInit(void);

__attribute__((always_inline))
static inline void spiIOSend(unsigned int data)
{
	while(!(SPI1->SR & SPI_SR_TXE));
 80049e4:	bf00      	nop
 80049e6:	4b26      	ldr	r3, [pc, #152]	; (8004a80 <updateIo+0xbc>)
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	f003 0302 	and.w	r3, r3, #2
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d0f9      	beq.n	80049e6 <updateIo+0x22>
	LL_SPI_TransmitData8(SPI1, (data & 0x00FF0000) >> 16);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	0c1b      	lsrs	r3, r3, #16
 80049f6:	b2db      	uxtb	r3, r3
 80049f8:	4619      	mov	r1, r3
 80049fa:	4821      	ldr	r0, [pc, #132]	; (8004a80 <updateIo+0xbc>)
 80049fc:	f7ff ff76 	bl	80048ec <LL_SPI_TransmitData8>
	while(!(SPI1->SR & SPI_SR_TXE));
 8004a00:	bf00      	nop
 8004a02:	4b1f      	ldr	r3, [pc, #124]	; (8004a80 <updateIo+0xbc>)
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	f003 0302 	and.w	r3, r3, #2
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d0f9      	beq.n	8004a02 <updateIo+0x3e>
	LL_SPI_TransmitData8(SPI1, (data & 0x0000FF00) >> 8);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	0a1b      	lsrs	r3, r3, #8
 8004a12:	b2db      	uxtb	r3, r3
 8004a14:	4619      	mov	r1, r3
 8004a16:	481a      	ldr	r0, [pc, #104]	; (8004a80 <updateIo+0xbc>)
 8004a18:	f7ff ff68 	bl	80048ec <LL_SPI_TransmitData8>
	while(!(SPI1->SR & SPI_SR_TXE));
 8004a1c:	bf00      	nop
 8004a1e:	4b18      	ldr	r3, [pc, #96]	; (8004a80 <updateIo+0xbc>)
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	f003 0302 	and.w	r3, r3, #2
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d0f9      	beq.n	8004a1e <updateIo+0x5a>
	LL_SPI_TransmitData8(SPI1, data & 0x000000FF);
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	4619      	mov	r1, r3
 8004a30:	4813      	ldr	r0, [pc, #76]	; (8004a80 <updateIo+0xbc>)
 8004a32:	f7ff ff5b 	bl	80048ec <LL_SPI_TransmitData8>
}
 8004a36:	bf00      	nop
	spiIOSend(value);
	actualState = value;
 8004a38:	4a12      	ldr	r2, [pc, #72]	; (8004a84 <updateIo+0xc0>)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6013      	str	r3, [r2, #0]
	while(spiIoIsBusy());
 8004a3e:	bf00      	nop


__attribute__((always_inline))
static inline unsigned char spiIoIsBusy(void)
{
	if(SPI1->SR & SPI_SR_BSY)
 8004a40:	4b0f      	ldr	r3, [pc, #60]	; (8004a80 <updateIo+0xbc>)
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d001      	beq.n	8004a50 <updateIo+0x8c>
		return 1;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e000      	b.n	8004a52 <updateIo+0x8e>
	else
		return 0;
 8004a50:	2300      	movs	r3, #0
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d1f4      	bne.n	8004a40 <updateIo+0x7c>
	LL_GPIO_SetOutputPin(IO_LATCH_GPIO_Port,IO_LATCH_Pin);
 8004a56:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004a5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004a5e:	f7ff ff94 	bl	800498a <LL_GPIO_SetOutputPin>
}
 8004a62:	bf00      	nop
	ioExtLatchOn();
	delay_us(10);
 8004a64:	200a      	movs	r0, #10
 8004a66:	f001 fe2f 	bl	80066c8 <delay_us>
	LL_GPIO_ResetOutputPin(IO_LATCH_GPIO_Port,IO_LATCH_Pin);
 8004a6a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004a6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004a72:	f7ff ff98 	bl	80049a6 <LL_GPIO_ResetOutputPin>
}
 8004a76:	bf00      	nop
	ioExtLatchOff();
}
 8004a78:	bf00      	nop
 8004a7a:	3710      	adds	r7, #16
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}
 8004a80:	40013000 	.word	0x40013000
 8004a84:	20000740 	.word	0x20000740

08004a88 <initExtIo>:

void initExtIo(void)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	af00      	add	r7, sp, #0
	actualState = 0x00000000;
 8004a8c:	4b0c      	ldr	r3, [pc, #48]	; (8004ac0 <initExtIo+0x38>)
 8004a8e:	2200      	movs	r2, #0
 8004a90:	601a      	str	r2, [r3, #0]
	actualState |= (EN_X|EN_Y|EN_Z|EN_T);
 8004a92:	4b0b      	ldr	r3, [pc, #44]	; (8004ac0 <initExtIo+0x38>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f443 2384 	orr.w	r3, r3, #270336	; 0x42000
 8004a9a:	f443 7384 	orr.w	r3, r3, #264	; 0x108
 8004a9e:	4a08      	ldr	r2, [pc, #32]	; (8004ac0 <initExtIo+0x38>)
 8004aa0:	6013      	str	r3, [r2, #0]
	LL_GPIO_ResetOutputPin(IO_LATCH_GPIO_Port,IO_LATCH_Pin);
 8004aa2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004aa6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004aaa:	f7ff ff7c 	bl	80049a6 <LL_GPIO_ResetOutputPin>
}
 8004aae:	bf00      	nop
	ioExtLatchOff();
	updateIo(actualState);
 8004ab0:	4b03      	ldr	r3, [pc, #12]	; (8004ac0 <initExtIo+0x38>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f7ff ff85 	bl	80049c4 <updateIo>
}
 8004aba:	bf00      	nop
 8004abc:	bd80      	pop	{r7, pc}
 8004abe:	bf00      	nop
 8004ac0:	20000740 	.word	0x20000740

08004ac4 <driverEnable>:

void driverEnable(drvChan drv)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b086      	sub	sp, #24
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	4603      	mov	r3, r0
 8004acc:	71fb      	strb	r3, [r7, #7]
	if(drv == X)
 8004ace:	79fb      	ldrb	r3, [r7, #7]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d10e      	bne.n	8004af2 <driverEnable+0x2e>
 8004ad4:	2308      	movs	r3, #8
 8004ad6:	617b      	str	r3, [r7, #20]
	updateIo(actualState &= (~mask));
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	43da      	mvns	r2, r3
 8004adc:	4b23      	ldr	r3, [pc, #140]	; (8004b6c <driverEnable+0xa8>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	4a22      	ldr	r2, [pc, #136]	; (8004b6c <driverEnable+0xa8>)
 8004ae4:	6013      	str	r3, [r2, #0]
 8004ae6:	4b21      	ldr	r3, [pc, #132]	; (8004b6c <driverEnable+0xa8>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4618      	mov	r0, r3
 8004aec:	f7ff ff6a 	bl	80049c4 <updateIo>
}
 8004af0:	e038      	b.n	8004b64 <driverEnable+0xa0>
		resetIo(EN_X);
	else if(drv == Y)
 8004af2:	79fb      	ldrb	r3, [r7, #7]
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	d10f      	bne.n	8004b18 <driverEnable+0x54>
 8004af8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004afc:	613b      	str	r3, [r7, #16]
	updateIo(actualState &= (~mask));
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	43da      	mvns	r2, r3
 8004b02:	4b1a      	ldr	r3, [pc, #104]	; (8004b6c <driverEnable+0xa8>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4013      	ands	r3, r2
 8004b08:	4a18      	ldr	r2, [pc, #96]	; (8004b6c <driverEnable+0xa8>)
 8004b0a:	6013      	str	r3, [r2, #0]
 8004b0c:	4b17      	ldr	r3, [pc, #92]	; (8004b6c <driverEnable+0xa8>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4618      	mov	r0, r3
 8004b12:	f7ff ff57 	bl	80049c4 <updateIo>
}
 8004b16:	e025      	b.n	8004b64 <driverEnable+0xa0>
		resetIo(EN_Y);
	else if(drv == Z)
 8004b18:	79fb      	ldrb	r3, [r7, #7]
 8004b1a:	2b02      	cmp	r3, #2
 8004b1c:	d10f      	bne.n	8004b3e <driverEnable+0x7a>
 8004b1e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004b22:	60fb      	str	r3, [r7, #12]
	updateIo(actualState &= (~mask));
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	43da      	mvns	r2, r3
 8004b28:	4b10      	ldr	r3, [pc, #64]	; (8004b6c <driverEnable+0xa8>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	4a0f      	ldr	r2, [pc, #60]	; (8004b6c <driverEnable+0xa8>)
 8004b30:	6013      	str	r3, [r2, #0]
 8004b32:	4b0e      	ldr	r3, [pc, #56]	; (8004b6c <driverEnable+0xa8>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4618      	mov	r0, r3
 8004b38:	f7ff ff44 	bl	80049c4 <updateIo>
}
 8004b3c:	e012      	b.n	8004b64 <driverEnable+0xa0>
		resetIo(EN_Z);
	else if(drv == T)
 8004b3e:	79fb      	ldrb	r3, [r7, #7]
 8004b40:	2b03      	cmp	r3, #3
 8004b42:	d10f      	bne.n	8004b64 <driverEnable+0xa0>
 8004b44:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004b48:	60bb      	str	r3, [r7, #8]
	updateIo(actualState &= (~mask));
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	43da      	mvns	r2, r3
 8004b4e:	4b07      	ldr	r3, [pc, #28]	; (8004b6c <driverEnable+0xa8>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4013      	ands	r3, r2
 8004b54:	4a05      	ldr	r2, [pc, #20]	; (8004b6c <driverEnable+0xa8>)
 8004b56:	6013      	str	r3, [r2, #0]
 8004b58:	4b04      	ldr	r3, [pc, #16]	; (8004b6c <driverEnable+0xa8>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f7ff ff31 	bl	80049c4 <updateIo>
}
 8004b62:	bf00      	nop
		resetIo(EN_T);
}
 8004b64:	bf00      	nop
 8004b66:	3718      	adds	r7, #24
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	20000740 	.word	0x20000740

08004b70 <driverDisable>:

void driverDisable(drvChan drv)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b086      	sub	sp, #24
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	4603      	mov	r3, r0
 8004b78:	71fb      	strb	r3, [r7, #7]
	if(drv == X)
 8004b7a:	79fb      	ldrb	r3, [r7, #7]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d10d      	bne.n	8004b9c <driverDisable+0x2c>
 8004b80:	2308      	movs	r3, #8
 8004b82:	617b      	str	r3, [r7, #20]
	updateIo(actualState |= mask);
 8004b84:	4b22      	ldr	r3, [pc, #136]	; (8004c10 <driverDisable+0xa0>)
 8004b86:	681a      	ldr	r2, [r3, #0]
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	4a20      	ldr	r2, [pc, #128]	; (8004c10 <driverDisable+0xa0>)
 8004b8e:	6013      	str	r3, [r2, #0]
 8004b90:	4b1f      	ldr	r3, [pc, #124]	; (8004c10 <driverDisable+0xa0>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4618      	mov	r0, r3
 8004b96:	f7ff ff15 	bl	80049c4 <updateIo>
}
 8004b9a:	e035      	b.n	8004c08 <driverDisable+0x98>
		setIo(EN_X);
	else if(drv == Y)
 8004b9c:	79fb      	ldrb	r3, [r7, #7]
 8004b9e:	2b01      	cmp	r3, #1
 8004ba0:	d10e      	bne.n	8004bc0 <driverDisable+0x50>
 8004ba2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ba6:	613b      	str	r3, [r7, #16]
	updateIo(actualState |= mask);
 8004ba8:	4b19      	ldr	r3, [pc, #100]	; (8004c10 <driverDisable+0xa0>)
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	4a17      	ldr	r2, [pc, #92]	; (8004c10 <driverDisable+0xa0>)
 8004bb2:	6013      	str	r3, [r2, #0]
 8004bb4:	4b16      	ldr	r3, [pc, #88]	; (8004c10 <driverDisable+0xa0>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4618      	mov	r0, r3
 8004bba:	f7ff ff03 	bl	80049c4 <updateIo>
}
 8004bbe:	e023      	b.n	8004c08 <driverDisable+0x98>
		setIo(EN_Y);
	else if(drv == Z)
 8004bc0:	79fb      	ldrb	r3, [r7, #7]
 8004bc2:	2b02      	cmp	r3, #2
 8004bc4:	d10e      	bne.n	8004be4 <driverDisable+0x74>
 8004bc6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004bca:	60fb      	str	r3, [r7, #12]
	updateIo(actualState |= mask);
 8004bcc:	4b10      	ldr	r3, [pc, #64]	; (8004c10 <driverDisable+0xa0>)
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	4a0e      	ldr	r2, [pc, #56]	; (8004c10 <driverDisable+0xa0>)
 8004bd6:	6013      	str	r3, [r2, #0]
 8004bd8:	4b0d      	ldr	r3, [pc, #52]	; (8004c10 <driverDisable+0xa0>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4618      	mov	r0, r3
 8004bde:	f7ff fef1 	bl	80049c4 <updateIo>
}
 8004be2:	e011      	b.n	8004c08 <driverDisable+0x98>
		setIo(EN_Z);
	else if(drv == T)
 8004be4:	79fb      	ldrb	r3, [r7, #7]
 8004be6:	2b03      	cmp	r3, #3
 8004be8:	d10e      	bne.n	8004c08 <driverDisable+0x98>
 8004bea:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004bee:	60bb      	str	r3, [r7, #8]
	updateIo(actualState |= mask);
 8004bf0:	4b07      	ldr	r3, [pc, #28]	; (8004c10 <driverDisable+0xa0>)
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	4a05      	ldr	r2, [pc, #20]	; (8004c10 <driverDisable+0xa0>)
 8004bfa:	6013      	str	r3, [r2, #0]
 8004bfc:	4b04      	ldr	r3, [pc, #16]	; (8004c10 <driverDisable+0xa0>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4618      	mov	r0, r3
 8004c02:	f7ff fedf 	bl	80049c4 <updateIo>
}
 8004c06:	bf00      	nop
		setIo(EN_T);
}
 8004c08:	bf00      	nop
 8004c0a:	3718      	adds	r7, #24
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}
 8004c10:	20000740 	.word	0x20000740

08004c14 <driverResetOff>:
	else if(drv == T)
		resetIo(RST_T);
}

void driverResetOff(drvChan drv)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b086      	sub	sp, #24
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	71fb      	strb	r3, [r7, #7]
	if(drv == X)
 8004c1e:	79fb      	ldrb	r3, [r7, #7]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d10d      	bne.n	8004c40 <driverResetOff+0x2c>
 8004c24:	2310      	movs	r3, #16
 8004c26:	617b      	str	r3, [r7, #20]
	updateIo(actualState |= mask);
 8004c28:	4b22      	ldr	r3, [pc, #136]	; (8004cb4 <driverResetOff+0xa0>)
 8004c2a:	681a      	ldr	r2, [r3, #0]
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	4a20      	ldr	r2, [pc, #128]	; (8004cb4 <driverResetOff+0xa0>)
 8004c32:	6013      	str	r3, [r2, #0]
 8004c34:	4b1f      	ldr	r3, [pc, #124]	; (8004cb4 <driverResetOff+0xa0>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4618      	mov	r0, r3
 8004c3a:	f7ff fec3 	bl	80049c4 <updateIo>
}
 8004c3e:	e035      	b.n	8004cac <driverResetOff+0x98>
		setIo(RST_X);
	else if(drv == Y)
 8004c40:	79fb      	ldrb	r3, [r7, #7]
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d10e      	bne.n	8004c64 <driverResetOff+0x50>
 8004c46:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004c4a:	613b      	str	r3, [r7, #16]
	updateIo(actualState |= mask);
 8004c4c:	4b19      	ldr	r3, [pc, #100]	; (8004cb4 <driverResetOff+0xa0>)
 8004c4e:	681a      	ldr	r2, [r3, #0]
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	4313      	orrs	r3, r2
 8004c54:	4a17      	ldr	r2, [pc, #92]	; (8004cb4 <driverResetOff+0xa0>)
 8004c56:	6013      	str	r3, [r2, #0]
 8004c58:	4b16      	ldr	r3, [pc, #88]	; (8004cb4 <driverResetOff+0xa0>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	f7ff feb1 	bl	80049c4 <updateIo>
}
 8004c62:	e023      	b.n	8004cac <driverResetOff+0x98>
		setIo(RST_Y);
	else if(drv == Z)
 8004c64:	79fb      	ldrb	r3, [r7, #7]
 8004c66:	2b02      	cmp	r3, #2
 8004c68:	d10e      	bne.n	8004c88 <driverResetOff+0x74>
 8004c6a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004c6e:	60fb      	str	r3, [r7, #12]
	updateIo(actualState |= mask);
 8004c70:	4b10      	ldr	r3, [pc, #64]	; (8004cb4 <driverResetOff+0xa0>)
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	4a0e      	ldr	r2, [pc, #56]	; (8004cb4 <driverResetOff+0xa0>)
 8004c7a:	6013      	str	r3, [r2, #0]
 8004c7c:	4b0d      	ldr	r3, [pc, #52]	; (8004cb4 <driverResetOff+0xa0>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4618      	mov	r0, r3
 8004c82:	f7ff fe9f 	bl	80049c4 <updateIo>
}
 8004c86:	e011      	b.n	8004cac <driverResetOff+0x98>
		setIo(RST_Z);
	else if(drv == T)
 8004c88:	79fb      	ldrb	r3, [r7, #7]
 8004c8a:	2b03      	cmp	r3, #3
 8004c8c:	d10e      	bne.n	8004cac <driverResetOff+0x98>
 8004c8e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004c92:	60bb      	str	r3, [r7, #8]
	updateIo(actualState |= mask);
 8004c94:	4b07      	ldr	r3, [pc, #28]	; (8004cb4 <driverResetOff+0xa0>)
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	4a05      	ldr	r2, [pc, #20]	; (8004cb4 <driverResetOff+0xa0>)
 8004c9e:	6013      	str	r3, [r2, #0]
 8004ca0:	4b04      	ldr	r3, [pc, #16]	; (8004cb4 <driverResetOff+0xa0>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f7ff fe8d 	bl	80049c4 <updateIo>
}
 8004caa:	bf00      	nop
		setIo(RST_T);
}
 8004cac:	bf00      	nop
 8004cae:	3718      	adds	r7, #24
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}
 8004cb4:	20000740 	.word	0x20000740

08004cb8 <setStepDiv>:



void setStepDiv(drvChan drv, stepDiv div)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b084      	sub	sp, #16
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	460a      	mov	r2, r1
 8004cc2:	71fb      	strb	r3, [r7, #7]
 8004cc4:	4613      	mov	r3, r2
 8004cc6:	71bb      	strb	r3, [r7, #6]
	unsigned int mask;
	unsigned int rolValue;

	if(drv == X)
 8004cc8:	79fb      	ldrb	r3, [r7, #7]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d104      	bne.n	8004cd8 <setStepDiv+0x20>
	{
		mask = 	MOD0_X + MOD1_X + MOD2_X;
 8004cce:	2307      	movs	r3, #7
 8004cd0:	60fb      	str	r3, [r7, #12]
		rolValue = 0;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	60bb      	str	r3, [r7, #8]
 8004cd6:	e018      	b.n	8004d0a <setStepDiv+0x52>
	}
	else if(drv == Y)
 8004cd8:	79fb      	ldrb	r3, [r7, #7]
 8004cda:	2b01      	cmp	r3, #1
 8004cdc:	d104      	bne.n	8004ce8 <setStepDiv+0x30>
	{
		mask = 	MOD0_Y + MOD1_Y + MOD2_Y;
 8004cde:	23e0      	movs	r3, #224	; 0xe0
 8004ce0:	60fb      	str	r3, [r7, #12]
		rolValue = 5;
 8004ce2:	2305      	movs	r3, #5
 8004ce4:	60bb      	str	r3, [r7, #8]
 8004ce6:	e010      	b.n	8004d0a <setStepDiv+0x52>
	}
	else if(drv == Z)
 8004ce8:	79fb      	ldrb	r3, [r7, #7]
 8004cea:	2b02      	cmp	r3, #2
 8004cec:	d105      	bne.n	8004cfa <setStepDiv+0x42>
	{
		mask = 	MOD0_Z + MOD1_Z + MOD2_Z;
 8004cee:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8004cf2:	60fb      	str	r3, [r7, #12]
		rolValue = 10;
 8004cf4:	230a      	movs	r3, #10
 8004cf6:	60bb      	str	r3, [r7, #8]
 8004cf8:	e007      	b.n	8004d0a <setStepDiv+0x52>
	}
	else if(drv == T)
 8004cfa:	79fb      	ldrb	r3, [r7, #7]
 8004cfc:	2b03      	cmp	r3, #3
 8004cfe:	d104      	bne.n	8004d0a <setStepDiv+0x52>
	{
		mask = 	MOD0_T + MOD1_T + MOD2_T;
 8004d00:	f44f 3360 	mov.w	r3, #229376	; 0x38000
 8004d04:	60fb      	str	r3, [r7, #12]
		rolValue = 15;
 8004d06:	230f      	movs	r3, #15
 8004d08:	60bb      	str	r3, [r7, #8]
	}

	actualState &= (~mask);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	43da      	mvns	r2, r3
 8004d0e:	4b0c      	ldr	r3, [pc, #48]	; (8004d40 <setStepDiv+0x88>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4013      	ands	r3, r2
 8004d14:	4a0a      	ldr	r2, [pc, #40]	; (8004d40 <setStepDiv+0x88>)
 8004d16:	6013      	str	r3, [r2, #0]
	actualState |= (div << rolValue);
 8004d18:	79ba      	ldrb	r2, [r7, #6]
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d20:	461a      	mov	r2, r3
 8004d22:	4b07      	ldr	r3, [pc, #28]	; (8004d40 <setStepDiv+0x88>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	4a05      	ldr	r2, [pc, #20]	; (8004d40 <setStepDiv+0x88>)
 8004d2a:	6013      	str	r3, [r2, #0]

	updateIo(actualState);
 8004d2c:	4b04      	ldr	r3, [pc, #16]	; (8004d40 <setStepDiv+0x88>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4618      	mov	r0, r3
 8004d32:	f7ff fe47 	bl	80049c4 <updateIo>
}
 8004d36:	bf00      	nop
 8004d38:	3710      	adds	r7, #16
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}
 8004d3e:	bf00      	nop
 8004d40:	20000740 	.word	0x20000740

08004d44 <driverDir>:

void driverDir(drvChan drv, int dir)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b083      	sub	sp, #12
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	6039      	str	r1, [r7, #0]
 8004d4e:	71fb      	strb	r3, [r7, #7]
	if(drv == X)
 8004d50:	79fb      	ldrb	r3, [r7, #7]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d115      	bne.n	8004d82 <driverDir+0x3e>
	{
		if(dir == -1)
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d5c:	d108      	bne.n	8004d70 <driverDir+0x2c>
			DIR_X_GPIO_Port->ODR |= DIR_X_Pin;
 8004d5e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004d62:	695b      	ldr	r3, [r3, #20]
 8004d64:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8004d68:	f043 0302 	orr.w	r3, r3, #2
 8004d6c:	6153      	str	r3, [r2, #20]
			DIR_T_GPIO_Port->ODR |= DIR_T_Pin;
		else
			DIR_T_GPIO_Port->ODR &= (~DIR_T_Pin);
	}

}
 8004d6e:	e052      	b.n	8004e16 <driverDir+0xd2>
			DIR_X_GPIO_Port->ODR &= (~DIR_X_Pin);
 8004d70:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8004d7a:	f023 0302 	bic.w	r3, r3, #2
 8004d7e:	6153      	str	r3, [r2, #20]
}
 8004d80:	e049      	b.n	8004e16 <driverDir+0xd2>
	else if(drv == Y)
 8004d82:	79fb      	ldrb	r3, [r7, #7]
 8004d84:	2b01      	cmp	r3, #1
 8004d86:	d115      	bne.n	8004db4 <driverDir+0x70>
		if(dir == -1)
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d8e:	d108      	bne.n	8004da2 <driverDir+0x5e>
			DIR_Y_GPIO_Port->ODR |= DIR_Y_Pin;
 8004d90:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004d94:	695b      	ldr	r3, [r3, #20]
 8004d96:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8004d9a:	f043 0304 	orr.w	r3, r3, #4
 8004d9e:	6153      	str	r3, [r2, #20]
}
 8004da0:	e039      	b.n	8004e16 <driverDir+0xd2>
			DIR_Y_GPIO_Port->ODR &= (~DIR_Y_Pin);
 8004da2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004da6:	695b      	ldr	r3, [r3, #20]
 8004da8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8004dac:	f023 0304 	bic.w	r3, r3, #4
 8004db0:	6153      	str	r3, [r2, #20]
}
 8004db2:	e030      	b.n	8004e16 <driverDir+0xd2>
	else if(drv == Z)
 8004db4:	79fb      	ldrb	r3, [r7, #7]
 8004db6:	2b02      	cmp	r3, #2
 8004db8:	d115      	bne.n	8004de6 <driverDir+0xa2>
		if(dir == -1)
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dc0:	d108      	bne.n	8004dd4 <driverDir+0x90>
			DIR_Z_GPIO_Port->ODR |= DIR_Z_Pin;
 8004dc2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004dc6:	695b      	ldr	r3, [r3, #20]
 8004dc8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8004dcc:	f043 0308 	orr.w	r3, r3, #8
 8004dd0:	6153      	str	r3, [r2, #20]
}
 8004dd2:	e020      	b.n	8004e16 <driverDir+0xd2>
			DIR_Z_GPIO_Port->ODR &= (~DIR_Z_Pin);
 8004dd4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004dd8:	695b      	ldr	r3, [r3, #20]
 8004dda:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8004dde:	f023 0308 	bic.w	r3, r3, #8
 8004de2:	6153      	str	r3, [r2, #20]
}
 8004de4:	e017      	b.n	8004e16 <driverDir+0xd2>
	else if(drv == T)
 8004de6:	79fb      	ldrb	r3, [r7, #7]
 8004de8:	2b03      	cmp	r3, #3
 8004dea:	d114      	bne.n	8004e16 <driverDir+0xd2>
		if(dir == -1)
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004df2:	d108      	bne.n	8004e06 <driverDir+0xc2>
			DIR_T_GPIO_Port->ODR |= DIR_T_Pin;
 8004df4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004df8:	695b      	ldr	r3, [r3, #20]
 8004dfa:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8004dfe:	f043 0310 	orr.w	r3, r3, #16
 8004e02:	6153      	str	r3, [r2, #20]
}
 8004e04:	e007      	b.n	8004e16 <driverDir+0xd2>
			DIR_T_GPIO_Port->ODR &= (~DIR_T_Pin);
 8004e06:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004e0a:	695b      	ldr	r3, [r3, #20]
 8004e0c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8004e10:	f023 0310 	bic.w	r3, r3, #16
 8004e14:	6153      	str	r3, [r2, #20]
}
 8004e16:	bf00      	nop
 8004e18:	370c      	adds	r7, #12
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr
	...

08004e24 <setDecayMode>:
/*
 * Set Decay mode of PinSel.
 * Slow = 0, Fast = 1, Mixed = Hi.
 */
void setDecayMode(drvChan drv,decayMode mode)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b084      	sub	sp, #16
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	460a      	mov	r2, r1
 8004e2e:	71fb      	strb	r3, [r7, #7]
 8004e30:	4613      	mov	r3, r2
 8004e32:	71bb      	strb	r3, [r7, #6]
	GPIO_TypeDef *portSel;
	uint32_t pinSel;

	if(drv == X)
 8004e34:	79fb      	ldrb	r3, [r7, #7]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d105      	bne.n	8004e46 <setDecayMode+0x22>
	{
		pinSel = DECAY_X_Pin;
 8004e3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e3e:	60bb      	str	r3, [r7, #8]
		portSel = DECAY_X_GPIO_Port;
 8004e40:	4b21      	ldr	r3, [pc, #132]	; (8004ec8 <setDecayMode+0xa4>)
 8004e42:	60fb      	str	r3, [r7, #12]
 8004e44:	e019      	b.n	8004e7a <setDecayMode+0x56>
	}
	else if(drv == Y)
 8004e46:	79fb      	ldrb	r3, [r7, #7]
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	d105      	bne.n	8004e58 <setDecayMode+0x34>
	{
		pinSel = DECAY_Y_Pin;
 8004e4c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004e50:	60bb      	str	r3, [r7, #8]
		portSel = DECAY_Y_GPIO_Port;
 8004e52:	4b1d      	ldr	r3, [pc, #116]	; (8004ec8 <setDecayMode+0xa4>)
 8004e54:	60fb      	str	r3, [r7, #12]
 8004e56:	e010      	b.n	8004e7a <setDecayMode+0x56>
	}
	else if(drv == Z)
 8004e58:	79fb      	ldrb	r3, [r7, #7]
 8004e5a:	2b02      	cmp	r3, #2
 8004e5c:	d105      	bne.n	8004e6a <setDecayMode+0x46>
	{
		pinSel = DECAY_Z_Pin;
 8004e5e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004e62:	60bb      	str	r3, [r7, #8]
		portSel = DECAY_Z_GPIO_Port;
 8004e64:	4b18      	ldr	r3, [pc, #96]	; (8004ec8 <setDecayMode+0xa4>)
 8004e66:	60fb      	str	r3, [r7, #12]
 8004e68:	e007      	b.n	8004e7a <setDecayMode+0x56>
	}
	else if(drv == T)
 8004e6a:	79fb      	ldrb	r3, [r7, #7]
 8004e6c:	2b03      	cmp	r3, #3
 8004e6e:	d104      	bne.n	8004e7a <setDecayMode+0x56>
	{
		pinSel = DECAY_T_Pin;
 8004e70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004e74:	60bb      	str	r3, [r7, #8]
		portSel = DECAY_T_GPIO_Port;
 8004e76:	4b14      	ldr	r3, [pc, #80]	; (8004ec8 <setDecayMode+0xa4>)
 8004e78:	60fb      	str	r3, [r7, #12]
	}

	if(mode == slow)
 8004e7a:	79bb      	ldrb	r3, [r7, #6]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d109      	bne.n	8004e94 <setDecayMode+0x70>
	{
		LL_GPIO_SetPinMode(portSel, pinSel, LL_GPIO_MODE_OUTPUT);
 8004e80:	2201      	movs	r2, #1
 8004e82:	68b9      	ldr	r1, [r7, #8]
 8004e84:	68f8      	ldr	r0, [r7, #12]
 8004e86:	f7ff fd43 	bl	8004910 <LL_GPIO_SetPinMode>
		LL_GPIO_ResetOutputPin(portSel, pinSel);
 8004e8a:	68b9      	ldr	r1, [r7, #8]
 8004e8c:	68f8      	ldr	r0, [r7, #12]
 8004e8e:	f7ff fd8a 	bl	80049a6 <LL_GPIO_ResetOutputPin>
	else if(mode == mixed)
	{
		LL_GPIO_SetPinMode(portSel, pinSel, LL_GPIO_MODE_INPUT);
	}

}
 8004e92:	e014      	b.n	8004ebe <setDecayMode+0x9a>
	else if(mode == fast)
 8004e94:	79bb      	ldrb	r3, [r7, #6]
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d109      	bne.n	8004eae <setDecayMode+0x8a>
		LL_GPIO_SetPinMode(portSel, pinSel, LL_GPIO_MODE_OUTPUT);
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	68b9      	ldr	r1, [r7, #8]
 8004e9e:	68f8      	ldr	r0, [r7, #12]
 8004ea0:	f7ff fd36 	bl	8004910 <LL_GPIO_SetPinMode>
		LL_GPIO_SetOutputPin(portSel, pinSel);
 8004ea4:	68b9      	ldr	r1, [r7, #8]
 8004ea6:	68f8      	ldr	r0, [r7, #12]
 8004ea8:	f7ff fd6f 	bl	800498a <LL_GPIO_SetOutputPin>
}
 8004eac:	e007      	b.n	8004ebe <setDecayMode+0x9a>
	else if(mode == mixed)
 8004eae:	79bb      	ldrb	r3, [r7, #6]
 8004eb0:	2b02      	cmp	r3, #2
 8004eb2:	d104      	bne.n	8004ebe <setDecayMode+0x9a>
		LL_GPIO_SetPinMode(portSel, pinSel, LL_GPIO_MODE_INPUT);
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	68b9      	ldr	r1, [r7, #8]
 8004eb8:	68f8      	ldr	r0, [r7, #12]
 8004eba:	f7ff fd29 	bl	8004910 <LL_GPIO_SetPinMode>
}
 8004ebe:	bf00      	nop
 8004ec0:	3710      	adds	r7, #16
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	48000800 	.word	0x48000800

08004ecc <LL_RCC_HSI_Enable>:
{
 8004ecc:	b480      	push	{r7}
 8004ece:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8004ed0:	4b05      	ldr	r3, [pc, #20]	; (8004ee8 <LL_RCC_HSI_Enable+0x1c>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a04      	ldr	r2, [pc, #16]	; (8004ee8 <LL_RCC_HSI_Enable+0x1c>)
 8004ed6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004eda:	6013      	str	r3, [r2, #0]
}
 8004edc:	bf00      	nop
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee4:	4770      	bx	lr
 8004ee6:	bf00      	nop
 8004ee8:	40021000 	.word	0x40021000

08004eec <LL_RCC_HSI_IsReady>:
{
 8004eec:	b480      	push	{r7}
 8004eee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8004ef0:	4b07      	ldr	r3, [pc, #28]	; (8004f10 <LL_RCC_HSI_IsReady+0x24>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ef8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004efc:	d101      	bne.n	8004f02 <LL_RCC_HSI_IsReady+0x16>
 8004efe:	2301      	movs	r3, #1
 8004f00:	e000      	b.n	8004f04 <LL_RCC_HSI_IsReady+0x18>
 8004f02:	2300      	movs	r3, #0
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	46bd      	mov	sp, r7
 8004f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0c:	4770      	bx	lr
 8004f0e:	bf00      	nop
 8004f10:	40021000 	.word	0x40021000

08004f14 <LL_RCC_HSI_SetCalibTrimming>:
{
 8004f14:	b480      	push	{r7}
 8004f16:	b083      	sub	sp, #12
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8004f1c:	4b07      	ldr	r3, [pc, #28]	; (8004f3c <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	061b      	lsls	r3, r3, #24
 8004f28:	4904      	ldr	r1, [pc, #16]	; (8004f3c <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	604b      	str	r3, [r1, #4]
}
 8004f2e:	bf00      	nop
 8004f30:	370c      	adds	r7, #12
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr
 8004f3a:	bf00      	nop
 8004f3c:	40021000 	.word	0x40021000

08004f40 <LL_RCC_SetSysClkSource>:
{
 8004f40:	b480      	push	{r7}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8004f48:	4b06      	ldr	r3, [pc, #24]	; (8004f64 <LL_RCC_SetSysClkSource+0x24>)
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	f023 0203 	bic.w	r2, r3, #3
 8004f50:	4904      	ldr	r1, [pc, #16]	; (8004f64 <LL_RCC_SetSysClkSource+0x24>)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	4313      	orrs	r3, r2
 8004f56:	608b      	str	r3, [r1, #8]
}
 8004f58:	bf00      	nop
 8004f5a:	370c      	adds	r7, #12
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f62:	4770      	bx	lr
 8004f64:	40021000 	.word	0x40021000

08004f68 <LL_RCC_GetSysClkSource>:
{
 8004f68:	b480      	push	{r7}
 8004f6a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004f6c:	4b04      	ldr	r3, [pc, #16]	; (8004f80 <LL_RCC_GetSysClkSource+0x18>)
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	f003 030c 	and.w	r3, r3, #12
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	46bd      	mov	sp, r7
 8004f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7c:	4770      	bx	lr
 8004f7e:	bf00      	nop
 8004f80:	40021000 	.word	0x40021000

08004f84 <LL_RCC_SetAHBPrescaler>:
{
 8004f84:	b480      	push	{r7}
 8004f86:	b083      	sub	sp, #12
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8004f8c:	4b06      	ldr	r3, [pc, #24]	; (8004fa8 <LL_RCC_SetAHBPrescaler+0x24>)
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f94:	4904      	ldr	r1, [pc, #16]	; (8004fa8 <LL_RCC_SetAHBPrescaler+0x24>)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	608b      	str	r3, [r1, #8]
}
 8004f9c:	bf00      	nop
 8004f9e:	370c      	adds	r7, #12
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa6:	4770      	bx	lr
 8004fa8:	40021000 	.word	0x40021000

08004fac <LL_RCC_SetAPB1Prescaler>:
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8004fb4:	4b06      	ldr	r3, [pc, #24]	; (8004fd0 <LL_RCC_SetAPB1Prescaler+0x24>)
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004fbc:	4904      	ldr	r1, [pc, #16]	; (8004fd0 <LL_RCC_SetAPB1Prescaler+0x24>)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	608b      	str	r3, [r1, #8]
}
 8004fc4:	bf00      	nop
 8004fc6:	370c      	adds	r7, #12
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr
 8004fd0:	40021000 	.word	0x40021000

08004fd4 <LL_RCC_SetAPB2Prescaler>:
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b083      	sub	sp, #12
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8004fdc:	4b06      	ldr	r3, [pc, #24]	; (8004ff8 <LL_RCC_SetAPB2Prescaler+0x24>)
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004fe4:	4904      	ldr	r1, [pc, #16]	; (8004ff8 <LL_RCC_SetAPB2Prescaler+0x24>)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	608b      	str	r3, [r1, #8]
}
 8004fec:	bf00      	nop
 8004fee:	370c      	adds	r7, #12
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr
 8004ff8:	40021000 	.word	0x40021000

08004ffc <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005000:	4b05      	ldr	r3, [pc, #20]	; (8005018 <LL_RCC_PLL_Enable+0x1c>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a04      	ldr	r2, [pc, #16]	; (8005018 <LL_RCC_PLL_Enable+0x1c>)
 8005006:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800500a:	6013      	str	r3, [r2, #0]
}
 800500c:	bf00      	nop
 800500e:	46bd      	mov	sp, r7
 8005010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005014:	4770      	bx	lr
 8005016:	bf00      	nop
 8005018:	40021000 	.word	0x40021000

0800501c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800501c:	b480      	push	{r7}
 800501e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005020:	4b07      	ldr	r3, [pc, #28]	; (8005040 <LL_RCC_PLL_IsReady+0x24>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005028:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800502c:	d101      	bne.n	8005032 <LL_RCC_PLL_IsReady+0x16>
 800502e:	2301      	movs	r3, #1
 8005030:	e000      	b.n	8005034 <LL_RCC_PLL_IsReady+0x18>
 8005032:	2300      	movs	r3, #0
}
 8005034:	4618      	mov	r0, r3
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr
 800503e:	bf00      	nop
 8005040:	40021000 	.word	0x40021000

08005044 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 8005044:	b480      	push	{r7}
 8005046:	b085      	sub	sp, #20
 8005048:	af00      	add	r7, sp, #0
 800504a:	60f8      	str	r0, [r7, #12]
 800504c:	60b9      	str	r1, [r7, #8]
 800504e:	607a      	str	r2, [r7, #4]
 8005050:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8005052:	4b0a      	ldr	r3, [pc, #40]	; (800507c <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8005054:	68da      	ldr	r2, [r3, #12]
 8005056:	4b0a      	ldr	r3, [pc, #40]	; (8005080 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8005058:	4013      	ands	r3, r2
 800505a:	68f9      	ldr	r1, [r7, #12]
 800505c:	68ba      	ldr	r2, [r7, #8]
 800505e:	4311      	orrs	r1, r2
 8005060:	687a      	ldr	r2, [r7, #4]
 8005062:	0212      	lsls	r2, r2, #8
 8005064:	4311      	orrs	r1, r2
 8005066:	683a      	ldr	r2, [r7, #0]
 8005068:	430a      	orrs	r2, r1
 800506a:	4904      	ldr	r1, [pc, #16]	; (800507c <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 800506c:	4313      	orrs	r3, r2
 800506e:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8005070:	bf00      	nop
 8005072:	3714      	adds	r7, #20
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr
 800507c:	40021000 	.word	0x40021000
 8005080:	f9ff800c 	.word	0xf9ff800c

08005084 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8005084:	b480      	push	{r7}
 8005086:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8005088:	4b05      	ldr	r3, [pc, #20]	; (80050a0 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	4a04      	ldr	r2, [pc, #16]	; (80050a0 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 800508e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005092:	60d3      	str	r3, [r2, #12]
}
 8005094:	bf00      	nop
 8005096:	46bd      	mov	sp, r7
 8005098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509c:	4770      	bx	lr
 800509e:	bf00      	nop
 80050a0:	40021000 	.word	0x40021000

080050a4 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b083      	sub	sp, #12
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80050ac:	4b06      	ldr	r3, [pc, #24]	; (80050c8 <LL_FLASH_SetLatency+0x24>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f023 020f 	bic.w	r2, r3, #15
 80050b4:	4904      	ldr	r1, [pc, #16]	; (80050c8 <LL_FLASH_SetLatency+0x24>)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	4313      	orrs	r3, r2
 80050ba:	600b      	str	r3, [r1, #0]
}
 80050bc:	bf00      	nop
 80050be:	370c      	adds	r7, #12
 80050c0:	46bd      	mov	sp, r7
 80050c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c6:	4770      	bx	lr
 80050c8:	40022000 	.word	0x40022000

080050cc <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80050cc:	b480      	push	{r7}
 80050ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80050d0:	4b04      	ldr	r3, [pc, #16]	; (80050e4 <LL_FLASH_GetLatency+0x18>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f003 030f 	and.w	r3, r3, #15
}
 80050d8:	4618      	mov	r0, r3
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	40022000 	.word	0x40022000

080050e8 <LL_PWR_EnableRange1BoostMode>:
  * @brief  Enable main regulator voltage range 1 boost mode
  * @rmtoll CR5          R1MODE        LL_PWR_EnableRange1BoostMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableRange1BoostMode(void)
{
 80050e8:	b480      	push	{r7}
 80050ea:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80050ec:	4b06      	ldr	r3, [pc, #24]	; (8005108 <LL_PWR_EnableRange1BoostMode+0x20>)
 80050ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80050f2:	4a05      	ldr	r2, [pc, #20]	; (8005108 <LL_PWR_EnableRange1BoostMode+0x20>)
 80050f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80050f8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 80050fc:	bf00      	nop
 80050fe:	46bd      	mov	sp, r7
 8005100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005104:	4770      	bx	lr
 8005106:	bf00      	nop
 8005108:	40007000 	.word	0x40007000

0800510c <LL_GPIO_SetOutputPin>:
{
 800510c:	b480      	push	{r7}
 800510e:	b083      	sub	sp, #12
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	683a      	ldr	r2, [r7, #0]
 800511a:	619a      	str	r2, [r3, #24]
}
 800511c:	bf00      	nop
 800511e:	370c      	adds	r7, #12
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr

08005128 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800512c:	f002 fa77 	bl	800761e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005130:	f000 f82e 	bl	8005190 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005134:	f7fe f8d6 	bl	80032e4 <MX_GPIO_Init>
  MX_I2C2_Init();
 8005138:	f7ff faee 	bl	8004718 <MX_I2C2_Init>
  MX_I2C3_Init();
 800513c:	f7ff fb62 	bl	8004804 <MX_I2C3_Init>
  MX_SPI1_Init();
 8005140:	f000 fd6c 	bl	8005c1c <MX_SPI1_Init>
  MX_TIM2_Init();
 8005144:	f001 fbf4 	bl	8006930 <MX_TIM2_Init>
  MX_TIM3_Init();
 8005148:	f001 fc76 	bl	8006a38 <MX_TIM3_Init>
  MX_TIM4_Init();
 800514c:	f001 fcf2 	bl	8006b34 <MX_TIM4_Init>
  MX_TIM5_Init();
 8005150:	f001 fd70 	bl	8006c34 <MX_TIM5_Init>
  MX_USART1_UART_Init();
 8005154:	f002 f980 	bl	8007458 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 8005158:	f001 fdec 	bl	8006d34 <MX_TIM6_Init>
  MX_DMA_Init();
 800515c:	f7fd fee2 	bl	8002f24 <MX_DMA_Init>
  MX_TIM7_Init();
 8005160:	f001 fe22 	bl	8006da8 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  myInitTIM();
 8005164:	f001 fb16 	bl	8006794 <myInitTIM>
  mySpiInit();
 8005168:	f000 fd48 	bl	8005bfc <mySpiInit>
  myUsartInit();
 800516c:	f002 f932 	bl	80073d4 <myUsartInit>
  myI2Cinit();
 8005170:	f7ff fab8 	bl	80046e4 <myI2Cinit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  initExtIo();
 8005174:	f7ff fc88 	bl	8004a88 <initExtIo>
  LL_GPIO_SetOutputPin(DECAY_X_GPIO_Port, DECAY_X_Pin);
 8005178:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800517c:	4803      	ldr	r0, [pc, #12]	; (800518c <main+0x64>)
 800517e:	f7ff ffc5 	bl	800510c <LL_GPIO_SetOutputPin>
  IHMctrlInit();
 8005182:	f7fb fe93 	bl	8000eac <IHMctrlInit>
 // unsigned char valOut = 10;
  //I2CWrite(I2C3,0x02, 0x01,1, &valOut);

  while (1)
  {
	  appLoop();
 8005186:	f7fd f927 	bl	80023d8 <appLoop>
 800518a:	e7fc      	b.n	8005186 <main+0x5e>
 800518c:	48000800 	.word	0x48000800

08005190 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 8005194:	2004      	movs	r0, #4
 8005196:	f7ff ff85 	bl	80050a4 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_4)
 800519a:	bf00      	nop
 800519c:	f7ff ff96 	bl	80050cc <LL_FLASH_GetLatency>
 80051a0:	4603      	mov	r3, r0
 80051a2:	2b04      	cmp	r3, #4
 80051a4:	d1fa      	bne.n	800519c <SystemClock_Config+0xc>
  {
  }
  LL_PWR_EnableRange1BoostMode();
 80051a6:	f7ff ff9f 	bl	80050e8 <LL_PWR_EnableRange1BoostMode>
  LL_RCC_HSI_Enable();
 80051aa:	f7ff fe8f 	bl	8004ecc <LL_RCC_HSI_Enable>
   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80051ae:	bf00      	nop
 80051b0:	f7ff fe9c 	bl	8004eec <LL_RCC_HSI_IsReady>
 80051b4:	4603      	mov	r3, r0
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d1fa      	bne.n	80051b0 <SystemClock_Config+0x20>
  {
  }

  LL_RCC_HSI_SetCalibTrimming(64);
 80051ba:	2040      	movs	r0, #64	; 0x40
 80051bc:	f7ff feaa 	bl	8004f14 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_4, 85, LL_RCC_PLLR_DIV_2);
 80051c0:	2300      	movs	r3, #0
 80051c2:	2255      	movs	r2, #85	; 0x55
 80051c4:	2130      	movs	r1, #48	; 0x30
 80051c6:	2002      	movs	r0, #2
 80051c8:	f7ff ff3c 	bl	8005044 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 80051cc:	f7ff ff5a 	bl	8005084 <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 80051d0:	f7ff ff14 	bl	8004ffc <LL_RCC_PLL_Enable>
   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80051d4:	bf00      	nop
 80051d6:	f7ff ff21 	bl	800501c <LL_RCC_PLL_IsReady>
 80051da:	4603      	mov	r3, r0
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d1fa      	bne.n	80051d6 <SystemClock_Config+0x46>
  {
  }

  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80051e0:	2003      	movs	r0, #3
 80051e2:	f7ff fead 	bl	8004f40 <LL_RCC_SetSysClkSource>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);
 80051e6:	2080      	movs	r0, #128	; 0x80
 80051e8:	f7ff fecc 	bl	8004f84 <LL_RCC_SetAHBPrescaler>
   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80051ec:	bf00      	nop
 80051ee:	f7ff febb 	bl	8004f68 <LL_RCC_GetSysClkSource>
 80051f2:	4603      	mov	r3, r0
 80051f4:	2b0c      	cmp	r3, #12
 80051f6:	d1fa      	bne.n	80051ee <SystemClock_Config+0x5e>
  {
  }

  /* Insure 1s transition state at intermediate medium speed clock based on DWT */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80051f8:	4b14      	ldr	r3, [pc, #80]	; (800524c <SystemClock_Config+0xbc>)
 80051fa:	68db      	ldr	r3, [r3, #12]
 80051fc:	4a13      	ldr	r2, [pc, #76]	; (800524c <SystemClock_Config+0xbc>)
 80051fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005202:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8005204:	4b12      	ldr	r3, [pc, #72]	; (8005250 <SystemClock_Config+0xc0>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a11      	ldr	r2, [pc, #68]	; (8005250 <SystemClock_Config+0xc0>)
 800520a:	f043 0301 	orr.w	r3, r3, #1
 800520e:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT = 0;
 8005210:	4b0f      	ldr	r3, [pc, #60]	; (8005250 <SystemClock_Config+0xc0>)
 8005212:	2200      	movs	r2, #0
 8005214:	605a      	str	r2, [r3, #4]
  while(DWT->CYCCNT < 100);
 8005216:	bf00      	nop
 8005218:	4b0d      	ldr	r3, [pc, #52]	; (8005250 <SystemClock_Config+0xc0>)
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	2b63      	cmp	r3, #99	; 0x63
 800521e:	d9fb      	bls.n	8005218 <SystemClock_Config+0x88>
  /* Set AHB prescaler*/
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8005220:	2000      	movs	r0, #0
 8005222:	f7ff feaf 	bl	8004f84 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8005226:	2000      	movs	r0, #0
 8005228:	f7ff fec0 	bl	8004fac <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 800522c:	2000      	movs	r0, #0
 800522e:	f7ff fed1 	bl	8004fd4 <LL_RCC_SetAPB2Prescaler>
  LL_SetSystemCoreClock(170000000);
 8005232:	4808      	ldr	r0, [pc, #32]	; (8005254 <SystemClock_Config+0xc4>)
 8005234:	f004 fd0e 	bl	8009c54 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8005238:	2000      	movs	r0, #0
 800523a:	f002 fa09 	bl	8007650 <HAL_InitTick>
 800523e:	4603      	mov	r3, r0
 8005240:	2b00      	cmp	r3, #0
 8005242:	d001      	beq.n	8005248 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8005244:	f000 f808 	bl	8005258 <Error_Handler>
  }
}
 8005248:	bf00      	nop
 800524a:	bd80      	pop	{r7, pc}
 800524c:	e000edf0 	.word	0xe000edf0
 8005250:	e0001000 	.word	0xe0001000
 8005254:	0a21fe80 	.word	0x0a21fe80

08005258 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005258:	b480      	push	{r7}
 800525a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800525c:	bf00      	nop
 800525e:	46bd      	mov	sp, r7
 8005260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005264:	4770      	bx	lr
	...

08005268 <PAPcomputeTIMvalue>:

/*
 * Update stepWidth with the new speed requested.
 */
void PAPcomputeTIMvalue(volatile PAPController *pap)
{
 8005268:	b480      	push	{r7}
 800526a:	b083      	sub	sp, #12
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
	pap->stepWidth = (unsigned int)(F_STEP_MAX / pap->speed);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	ed93 7a08 	vldr	s14, [r3, #32]
 8005276:	eddf 6a0f 	vldr	s13, [pc, #60]	; 80052b4 <PAPcomputeTIMvalue+0x4c>
 800527a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800527e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005282:	ee17 3a90 	vmov	r3, s15
 8005286:	b29a      	uxth	r2, r3
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	861a      	strh	r2, [r3, #48]	; 0x30
	pap->onePulseTIM->CCR1 = pap->stepWidth;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8005290:	b29a      	uxth	r2, r3
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005296:	635a      	str	r2, [r3, #52]	; 0x34
	pap->onePulseTIM->ARR = pap->stepWidth << 1;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800529c:	b29b      	uxth	r3, r3
 800529e:	005a      	lsls	r2, r3, #1
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052a4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80052a6:	bf00      	nop
 80052a8:	370c      	adds	r7, #12
 80052aa:	46bd      	mov	sp, r7
 80052ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b0:	4770      	bx	lr
 80052b2:	bf00      	nop
 80052b4:	4ca21fe8 	.word	0x4ca21fe8

080052b8 <PAPinit>:


void PAPinit(volatile PAPController *pap,TIM_TypeDef* tim, drvChan ch, unsigned char (*pf)(void))
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b084      	sub	sp, #16
 80052bc:	af00      	add	r7, sp, #0
 80052be:	60f8      	str	r0, [r7, #12]
 80052c0:	60b9      	str	r1, [r7, #8]
 80052c2:	603b      	str	r3, [r7, #0]
 80052c4:	4613      	mov	r3, r2
 80052c6:	71fb      	strb	r3, [r7, #7]
	pap->stepPos = 0;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2200      	movs	r2, #0
 80052cc:	615a      	str	r2, [r3, #20]
	pap->stepNeeded = 0;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2200      	movs	r2, #0
 80052d2:	619a      	str	r2, [r3, #24]
	pap->speed = MIN_SPEED;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	4a17      	ldr	r2, [pc, #92]	; (8005334 <PAPinit+0x7c>)
 80052d8:	621a      	str	r2, [r3, #32]
	pap->direction = 1;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2201      	movs	r2, #1
 80052de:	625a      	str	r2, [r3, #36]	; 0x24

	pap->channel = ch;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	79fa      	ldrb	r2, [r7, #7]
 80052e4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	pap->onePulseTIM = tim;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	68ba      	ldr	r2, [r7, #8]
 80052ec:	62da      	str	r2, [r3, #44]	; 0x2c

	pap->pfHome = pf;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	683a      	ldr	r2, [r7, #0]
 80052f2:	635a      	str	r2, [r3, #52]	; 0x34

	setStepDiv(ch, DIV16);
 80052f4:	79fb      	ldrb	r3, [r7, #7]
 80052f6:	2104      	movs	r1, #4
 80052f8:	4618      	mov	r0, r3
 80052fa:	f7ff fcdd 	bl	8004cb8 <setStepDiv>

	setDecayMode(ch,fast);
 80052fe:	79fb      	ldrb	r3, [r7, #7]
 8005300:	2101      	movs	r1, #1
 8005302:	4618      	mov	r0, r3
 8005304:	f7ff fd8e 	bl	8004e24 <setDecayMode>

	driverResetOff(ch);
 8005308:	79fb      	ldrb	r3, [r7, #7]
 800530a:	4618      	mov	r0, r3
 800530c:	f7ff fc82 	bl	8004c14 <driverResetOff>
	driverDisable(ch);
 8005310:	79fb      	ldrb	r3, [r7, #7]
 8005312:	4618      	mov	r0, r3
 8005314:	f7ff fc2c 	bl	8004b70 <driverDisable>
	driverDir(pap->channel,pap->direction);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800531e:	b2da      	uxtb	r2, r3
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005324:	4619      	mov	r1, r3
 8005326:	4610      	mov	r0, r2
 8005328:	f7ff fd0c 	bl	8004d44 <driverDir>
}
 800532c:	bf00      	nop
 800532e:	3710      	adds	r7, #16
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}
 8005334:	4528c000 	.word	0x4528c000

08005338 <PAPaccelControl>:

/*
 * Call this all ms for manage acceleration control.
 */
void PAPaccelControl(volatile PAPController *pap)
{
 8005338:	b5b0      	push	{r4, r5, r7, lr}
 800533a:	b082      	sub	sp, #8
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]

	if(pap->stepNeeded < pap->stepAccel)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	699a      	ldr	r2, [r3, #24]
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	69db      	ldr	r3, [r3, #28]
 8005348:	429a      	cmp	r2, r3
 800534a:	d23b      	bcs.n	80053c4 <PAPaccelControl+0x8c>
	{
		//Deceleration
		if(pap->speed > MIN_SPEED)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	edd3 7a08 	vldr	s15, [r3, #32]
 8005352:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 800544c <PAPaccelControl+0x114>
 8005356:	eef4 7ac7 	vcmpe.f32	s15, s14
 800535a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800535e:	dc00      	bgt.n	8005362 <PAPaccelControl+0x2a>
				pap->speed = pap->speedTarget;
			PAPcomputeTIMvalue(pap);
		}
	}

}
 8005360:	e070      	b.n	8005444 <PAPaccelControl+0x10c>
			pap->speed -= (pap->accel/1000.0);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	4618      	mov	r0, r3
 8005368:	f7fb f916 	bl	8000598 <__aeabi_f2d>
 800536c:	f04f 0200 	mov.w	r2, #0
 8005370:	4b37      	ldr	r3, [pc, #220]	; (8005450 <PAPaccelControl+0x118>)
 8005372:	f7fb fa93 	bl	800089c <__aeabi_ddiv>
 8005376:	4602      	mov	r2, r0
 8005378:	460b      	mov	r3, r1
 800537a:	4614      	mov	r4, r2
 800537c:	461d      	mov	r5, r3
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6a1b      	ldr	r3, [r3, #32]
 8005382:	4618      	mov	r0, r3
 8005384:	f7fb f908 	bl	8000598 <__aeabi_f2d>
 8005388:	4622      	mov	r2, r4
 800538a:	462b      	mov	r3, r5
 800538c:	f7fa ffa4 	bl	80002d8 <__aeabi_dsub>
 8005390:	4602      	mov	r2, r0
 8005392:	460b      	mov	r3, r1
 8005394:	4610      	mov	r0, r2
 8005396:	4619      	mov	r1, r3
 8005398:	f7fb fc4e 	bl	8000c38 <__aeabi_d2f>
 800539c:	4602      	mov	r2, r0
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	621a      	str	r2, [r3, #32]
			if(pap->speed < MIN_SPEED)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	edd3 7a08 	vldr	s15, [r3, #32]
 80053a8:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800544c <PAPaccelControl+0x114>
 80053ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053b4:	d502      	bpl.n	80053bc <PAPaccelControl+0x84>
				pap->speed = MIN_SPEED;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	4a26      	ldr	r2, [pc, #152]	; (8005454 <PAPaccelControl+0x11c>)
 80053ba:	621a      	str	r2, [r3, #32]
			PAPcomputeTIMvalue(pap);
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	f7ff ff53 	bl	8005268 <PAPcomputeTIMvalue>
}
 80053c2:	e03f      	b.n	8005444 <PAPaccelControl+0x10c>
		if(pap->speed < pap->speedTarget)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	ed93 7a08 	vldr	s14, [r3, #32]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	edd3 7a04 	vldr	s15, [r3, #16]
 80053d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80053d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053d8:	d400      	bmi.n	80053dc <PAPaccelControl+0xa4>
}
 80053da:	e033      	b.n	8005444 <PAPaccelControl+0x10c>
			pap->speed += (pap->accel/1000.0);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	4618      	mov	r0, r3
 80053e2:	f7fb f8d9 	bl	8000598 <__aeabi_f2d>
 80053e6:	f04f 0200 	mov.w	r2, #0
 80053ea:	4b19      	ldr	r3, [pc, #100]	; (8005450 <PAPaccelControl+0x118>)
 80053ec:	f7fb fa56 	bl	800089c <__aeabi_ddiv>
 80053f0:	4602      	mov	r2, r0
 80053f2:	460b      	mov	r3, r1
 80053f4:	4614      	mov	r4, r2
 80053f6:	461d      	mov	r5, r3
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6a1b      	ldr	r3, [r3, #32]
 80053fc:	4618      	mov	r0, r3
 80053fe:	f7fb f8cb 	bl	8000598 <__aeabi_f2d>
 8005402:	4602      	mov	r2, r0
 8005404:	460b      	mov	r3, r1
 8005406:	4620      	mov	r0, r4
 8005408:	4629      	mov	r1, r5
 800540a:	f7fa ff67 	bl	80002dc <__adddf3>
 800540e:	4602      	mov	r2, r0
 8005410:	460b      	mov	r3, r1
 8005412:	4610      	mov	r0, r2
 8005414:	4619      	mov	r1, r3
 8005416:	f7fb fc0f 	bl	8000c38 <__aeabi_d2f>
 800541a:	4602      	mov	r2, r0
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	621a      	str	r2, [r3, #32]
			if(pap->speed > pap->speedTarget)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	ed93 7a08 	vldr	s14, [r3, #32]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	edd3 7a04 	vldr	s15, [r3, #16]
 800542c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005434:	dd03      	ble.n	800543e <PAPaccelControl+0x106>
				pap->speed = pap->speedTarget;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	691a      	ldr	r2, [r3, #16]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	621a      	str	r2, [r3, #32]
			PAPcomputeTIMvalue(pap);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f7ff ff12 	bl	8005268 <PAPcomputeTIMvalue>
}
 8005444:	bf00      	nop
 8005446:	3708      	adds	r7, #8
 8005448:	46bd      	mov	sp, r7
 800544a:	bdb0      	pop	{r4, r5, r7, pc}
 800544c:	4528c000 	.word	0x4528c000
 8005450:	408f4000 	.word	0x408f4000
 8005454:	4528c000 	.word	0x4528c000

08005458 <PAPaccelRampCalc>:

/*
 * Update stepAccel param.
 */
void PAPaccelRampCalc(volatile PAPController *pap)
{
 8005458:	b480      	push	{r7}
 800545a:	b085      	sub	sp, #20
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
	float tRamp = (pap->speedTarget - MIN_SPEED)/pap->accel;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	edd3 7a04 	vldr	s15, [r3, #16]
 8005466:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80054c4 <PAPaccelRampCalc+0x6c>
 800546a:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	ed93 7a02 	vldr	s14, [r3, #8]
 8005474:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005478:	edc7 7a03 	vstr	s15, [r7, #12]
	pap->stepAccel = (MIN_SPEED * tRamp) + (0.5f*pap->accel*tRamp*tRamp);
 800547c:	edd7 7a03 	vldr	s15, [r7, #12]
 8005480:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80054c4 <PAPaccelRampCalc+0x6c>
 8005484:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	edd3 7a02 	vldr	s15, [r3, #8]
 800548e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8005492:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8005496:	edd7 7a03 	vldr	s15, [r7, #12]
 800549a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800549e:	edd7 7a03 	vldr	s15, [r7, #12]
 80054a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80054a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80054aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80054ae:	ee17 2a90 	vmov	r2, s15
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	61da      	str	r2, [r3, #28]
}
 80054b6:	bf00      	nop
 80054b8:	3714      	adds	r7, #20
 80054ba:	46bd      	mov	sp, r7
 80054bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c0:	4770      	bx	lr
 80054c2:	bf00      	nop
 80054c4:	4528c000 	.word	0x4528c000

080054c8 <PAPsetDir>:
/*
 * Set direction of PAP driver.
 * dir must be -1 or 1.
 */
void PAPsetDir(volatile PAPController *pap, int dir)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b082      	sub	sp, #8
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
 80054d0:	6039      	str	r1, [r7, #0]
	pap->direction = dir;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	683a      	ldr	r2, [r7, #0]
 80054d6:	625a      	str	r2, [r3, #36]	; 0x24
	driverDir(pap->channel,pap->direction);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80054de:	b2da      	uxtb	r2, r3
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e4:	4619      	mov	r1, r3
 80054e6:	4610      	mov	r0, r2
 80054e8:	f7ff fc2c 	bl	8004d44 <driverDir>
}
 80054ec:	bf00      	nop
 80054ee:	3708      	adds	r7, #8
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}

080054f4 <PAPmoveRequest>:
 * Function start a move of axis.
 * Function block the program while precedent move is ongoing.
 * stepBymm is the distance in mm. (must be negative)
 */
void PAPmoveRequest(volatile PAPController *pap, float distance, float multSpeed)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b086      	sub	sp, #24
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	60f8      	str	r0, [r7, #12]
 80054fc:	ed87 0a02 	vstr	s0, [r7, #8]
 8005500:	edc7 0a01 	vstr	s1, [r7, #4]
	pap->speedTarget = multSpeed * pap->maxSpeedTarget;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	ed93 7a03 	vldr	s14, [r3, #12]
 800550a:	edd7 7a01 	vldr	s15, [r7, #4]
 800550e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	edc3 7a04 	vstr	s15, [r3, #16]
	pap->accel = multSpeed * pap->maxAccel;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	ed93 7a01 	vldr	s14, [r3, #4]
 800551e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005522:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	edc3 7a02 	vstr	s15, [r3, #8]
	pap->stop = 0;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2200      	movs	r2, #0
 8005530:	639a      	str	r2, [r3, #56]	; 0x38

	while(PAPisMoving(pap));
 8005532:	bf00      	nop
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	617b      	str	r3, [r7, #20]
	return pap->stepNeeded || pap->onePulseTIM->CNT;
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	699b      	ldr	r3, [r3, #24]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d104      	bne.n	800554a <PAPmoveRequest+0x56>
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005546:	2b00      	cmp	r3, #0
 8005548:	d001      	beq.n	800554e <PAPmoveRequest+0x5a>
 800554a:	2301      	movs	r3, #1
 800554c:	e000      	b.n	8005550 <PAPmoveRequest+0x5c>
 800554e:	2300      	movs	r3, #0
 8005550:	b2db      	uxtb	r3, r3
 8005552:	2b00      	cmp	r3, #0
 8005554:	d1ee      	bne.n	8005534 <PAPmoveRequest+0x40>

	if(distance >= 0.0f)
 8005556:	edd7 7a02 	vldr	s15, [r7, #8]
 800555a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800555e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005562:	db04      	blt.n	800556e <PAPmoveRequest+0x7a>
		PAPsetDir(pap,1);
 8005564:	2101      	movs	r1, #1
 8005566:	68f8      	ldr	r0, [r7, #12]
 8005568:	f7ff ffae 	bl	80054c8 <PAPsetDir>
 800556c:	e004      	b.n	8005578 <PAPmoveRequest+0x84>
	else
		PAPsetDir(pap,-1);
 800556e:	f04f 31ff 	mov.w	r1, #4294967295
 8005572:	68f8      	ldr	r0, [r7, #12]
 8005574:	f7ff ffa8 	bl	80054c8 <PAPsetDir>

	pap->stepNeeded = (unsigned int)(pap->stepBymm * fabsf(distance));
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	ed93 7a00 	vldr	s14, [r3]
 800557e:	edd7 7a02 	vldr	s15, [r7, #8]
 8005582:	eef0 7ae7 	vabs.f32	s15, s15
 8005586:	ee67 7a27 	vmul.f32	s15, s14, s15
 800558a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800558e:	ee17 2a90 	vmov	r2, s15
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	619a      	str	r2, [r3, #24]
	PAPaccelRampCalc(pap);
 8005596:	68f8      	ldr	r0, [r7, #12]
 8005598:	f7ff ff5e 	bl	8005458 <PAPaccelRampCalc>
	if(pap->stepAccel > (pap->stepNeeded/2))
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	69da      	ldr	r2, [r3, #28]
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	699b      	ldr	r3, [r3, #24]
 80055a4:	085b      	lsrs	r3, r3, #1
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d904      	bls.n	80055b4 <PAPmoveRequest+0xc0>
		pap->stepAccel = pap->stepNeeded/2;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	699b      	ldr	r3, [r3, #24]
 80055ae:	085a      	lsrs	r2, r3, #1
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	61da      	str	r2, [r3, #28]

	pap->speed = MIN_SPEED;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	4a0c      	ldr	r2, [pc, #48]	; (80055e8 <PAPmoveRequest+0xf4>)
 80055b8:	621a      	str	r2, [r3, #32]
	PAPcomputeTIMvalue(pap);
 80055ba:	68f8      	ldr	r0, [r7, #12]
 80055bc:	f7ff fe54 	bl	8005268 <PAPcomputeTIMvalue>
	pap->onePulseTIM->CNT = 0;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055c4:	2200      	movs	r2, #0
 80055c6:	625a      	str	r2, [r3, #36]	; 0x24
	pap->onePulseTIM->EGR |= TIM_EGR_UG; // force Update event and take account of PSC.
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055cc:	695a      	ldr	r2, [r3, #20]
 80055ce:	f042 0201 	orr.w	r2, r2, #1
 80055d2:	615a      	str	r2, [r3, #20]
	pap->onePulseTIM->CR1 |= TIM_CR1_CEN;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	f042 0201 	orr.w	r2, r2, #1
 80055de:	601a      	str	r2, [r3, #0]
	//PAPstepManage(pap); // launch step burst.
}
 80055e0:	bf00      	nop
 80055e2:	3718      	adds	r7, #24
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}
 80055e8:	4528c000 	.word	0x4528c000

080055ec <LL_GPIO_SetOutputPin>:
{
 80055ec:	b480      	push	{r7}
 80055ee:	b083      	sub	sp, #12
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
 80055f4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	683a      	ldr	r2, [r7, #0]
 80055fa:	619a      	str	r2, [r3, #24]
}
 80055fc:	bf00      	nop
 80055fe:	370c      	adds	r7, #12
 8005600:	46bd      	mov	sp, r7
 8005602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005606:	4770      	bx	lr

08005608 <LL_GPIO_ResetOutputPin>:
{
 8005608:	b480      	push	{r7}
 800560a:	b083      	sub	sp, #12
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
 8005610:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	683a      	ldr	r2, [r7, #0]
 8005616:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005618:	bf00      	nop
 800561a:	370c      	adds	r7, #12
 800561c:	46bd      	mov	sp, r7
 800561e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005622:	4770      	bx	lr

08005624 <flashWriteQ31>:
 * Write data pointed by pData(32-bit width).
 * page: page of flash 0 to 127 for 256k of flash.
 * size : 1 to 512.
 */
void flashWriteQ31(unsigned int page, unsigned int *pData, unsigned int size)
{
 8005624:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005628:	b08e      	sub	sp, #56	; 0x38
 800562a:	af00      	add	r7, sp, #0
 800562c:	60f8      	str	r0, [r7, #12]
 800562e:	60b9      	str	r1, [r7, #8]
 8005630:	607a      	str	r2, [r7, #4]
	FLASH_EraseInitTypeDef ERInit;
	uint32_t add = FLASH_BASE + (page * FLASH_PAGE_SIZE);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8005638:	02db      	lsls	r3, r3, #11
 800563a:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t err;

	ERInit.TypeErase = FLASH_TYPEERASE_PAGES;
 800563c:	2300      	movs	r3, #0
 800563e:	61bb      	str	r3, [r7, #24]
	ERInit.Page = page ;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	623b      	str	r3, [r7, #32]
	ERInit.Banks = FLASH_BANK_1;
 8005644:	2301      	movs	r3, #1
 8005646:	61fb      	str	r3, [r7, #28]
	ERInit.NbPages = 1;
 8005648:	2301      	movs	r3, #1
 800564a:	627b      	str	r3, [r7, #36]	; 0x24

	HAL_FLASH_Unlock();
 800564c:	f002 f992 	bl	8007974 <HAL_FLASH_Unlock>

	HAL_FLASHEx_Erase(&ERInit,&err);
 8005650:	f107 0214 	add.w	r2, r7, #20
 8005654:	f107 0318 	add.w	r3, r7, #24
 8005658:	4611      	mov	r1, r2
 800565a:	4618      	mov	r0, r3
 800565c:	f002 fa76 	bl	8007b4c <HAL_FLASHEx_Erase>

	//uint64_t *valWrite = (uint64_t*) pData;
	for(unsigned short i = 0; i<size; i+=2)
 8005660:	2300      	movs	r3, #0
 8005662:	867b      	strh	r3, [r7, #50]	; 0x32
 8005664:	e027      	b.n	80056b6 <flashWriteQ31+0x92>
	{

		uint64_t valWrite = (uint64_t) pData[i] + (((uint64_t)pData[i+1])<<32);
 8005666:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8005668:	009b      	lsls	r3, r3, #2
 800566a:	68ba      	ldr	r2, [r7, #8]
 800566c:	4413      	add	r3, r2
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4618      	mov	r0, r3
 8005672:	f04f 0100 	mov.w	r1, #0
 8005676:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8005678:	3301      	adds	r3, #1
 800567a:	009b      	lsls	r3, r3, #2
 800567c:	68ba      	ldr	r2, [r7, #8]
 800567e:	4413      	add	r3, r2
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4698      	mov	r8, r3
 8005684:	f04f 0900 	mov.w	r9, #0
 8005688:	f04f 0200 	mov.w	r2, #0
 800568c:	f04f 0300 	mov.w	r3, #0
 8005690:	4643      	mov	r3, r8
 8005692:	2200      	movs	r2, #0
 8005694:	1884      	adds	r4, r0, r2
 8005696:	eb41 0503 	adc.w	r5, r1, r3
 800569a:	e9c7 450a 	strd	r4, r5, [r7, #40]	; 0x28
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,add,valWrite);
 800569e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80056a2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80056a4:	2000      	movs	r0, #0
 80056a6:	f002 f90f 	bl	80078c8 <HAL_FLASH_Program>
		add +=8;
 80056aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056ac:	3308      	adds	r3, #8
 80056ae:	637b      	str	r3, [r7, #52]	; 0x34
	for(unsigned short i = 0; i<size; i+=2)
 80056b0:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80056b2:	3302      	adds	r3, #2
 80056b4:	867b      	strh	r3, [r7, #50]	; 0x32
 80056b6:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80056b8:	687a      	ldr	r2, [r7, #4]
 80056ba:	429a      	cmp	r2, r3
 80056bc:	d8d3      	bhi.n	8005666 <flashWriteQ31+0x42>
	}

	HAL_FLASH_Lock();
 80056be:	f002 f97b 	bl	80079b8 <HAL_FLASH_Lock>
}
 80056c2:	bf00      	nop
 80056c4:	3738      	adds	r7, #56	; 0x38
 80056c6:	46bd      	mov	sp, r7
 80056c8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080056cc <chkSumCalc>:

/*
 * Compute chkSum of buffer.
 */
unsigned int chkSumCalc(unsigned int *buff,unsigned int sizeBuff)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b085      	sub	sp, #20
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
 80056d4:	6039      	str	r1, [r7, #0]
	unsigned int chkSum = 0;
 80056d6:	2300      	movs	r3, #0
 80056d8:	60fb      	str	r3, [r7, #12]
	for(unsigned int i = 0; i < sizeBuff; i++)
 80056da:	2300      	movs	r3, #0
 80056dc:	60bb      	str	r3, [r7, #8]
 80056de:	e00a      	b.n	80056f6 <chkSumCalc+0x2a>
	{
		chkSum += buff[i];
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	687a      	ldr	r2, [r7, #4]
 80056e6:	4413      	add	r3, r2
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	68fa      	ldr	r2, [r7, #12]
 80056ec:	4413      	add	r3, r2
 80056ee:	60fb      	str	r3, [r7, #12]
	for(unsigned int i = 0; i < sizeBuff; i++)
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	3301      	adds	r3, #1
 80056f4:	60bb      	str	r3, [r7, #8]
 80056f6:	68ba      	ldr	r2, [r7, #8]
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	429a      	cmp	r2, r3
 80056fc:	d3f0      	bcc.n	80056e0 <chkSumCalc+0x14>
	}
	return chkSum;
 80056fe:	68fb      	ldr	r3, [r7, #12]
}
 8005700:	4618      	mov	r0, r3
 8005702:	3714      	adds	r7, #20
 8005704:	46bd      	mov	sp, r7
 8005706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570a:	4770      	bx	lr

0800570c <optWriteFlash>:

/*
 * Write the content of opt in flash.
 */
void  optWriteFlash(volatile hardControl *hc)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b0ac      	sub	sp, #176	; 0xb0
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
	unsigned int tabOut[TOTAL_SIZE + 1];

	tabOut[MOTOR_X_POS + MOTOR_SPEED_OFF] = floatToUintNC(hc->motorPap[X].maxSpeedTarget);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	695b      	ldr	r3, [r3, #20]
 8005718:	657b      	str	r3, [r7, #84]	; 0x54
	return *((unsigned int*)&val);
 800571a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800571e:	681b      	ldr	r3, [r3, #0]
	tabOut[MOTOR_X_POS + MOTOR_SPEED_OFF] = floatToUintNC(hc->motorPap[X].maxSpeedTarget);
 8005720:	65bb      	str	r3, [r7, #88]	; 0x58
	tabOut[MOTOR_Y_POS + MOTOR_SPEED_OFF] = floatToUintNC(hc->motorPap[Y].maxSpeedTarget);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005726:	653b      	str	r3, [r7, #80]	; 0x50
	return *((unsigned int*)&val);
 8005728:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800572c:	681b      	ldr	r3, [r3, #0]
	tabOut[MOTOR_Y_POS + MOTOR_SPEED_OFF] = floatToUintNC(hc->motorPap[Y].maxSpeedTarget);
 800572e:	667b      	str	r3, [r7, #100]	; 0x64
	tabOut[MOTOR_Z_POS + MOTOR_SPEED_OFF] = floatToUintNC(hc->motorPap[Z].maxSpeedTarget);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005736:	64fb      	str	r3, [r7, #76]	; 0x4c
	return *((unsigned int*)&val);
 8005738:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800573c:	681b      	ldr	r3, [r3, #0]
	tabOut[MOTOR_Z_POS + MOTOR_SPEED_OFF] = floatToUintNC(hc->motorPap[Z].maxSpeedTarget);
 800573e:	673b      	str	r3, [r7, #112]	; 0x70
	tabOut[MOTOR_T_POS + MOTOR_SPEED_OFF] = floatToUintNC(hc->motorPap[T].maxSpeedTarget);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8005746:	64bb      	str	r3, [r7, #72]	; 0x48
	return *((unsigned int*)&val);
 8005748:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800574c:	681b      	ldr	r3, [r3, #0]
	tabOut[MOTOR_T_POS + MOTOR_SPEED_OFF] = floatToUintNC(hc->motorPap[T].maxSpeedTarget);
 800574e:	67fb      	str	r3, [r7, #124]	; 0x7c

	tabOut[MOTOR_X_POS + MOTOR_ACCEL_OFF] = floatToUintNC(hc->motorPap[X].maxAccel);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	68db      	ldr	r3, [r3, #12]
 8005754:	647b      	str	r3, [r7, #68]	; 0x44
	return *((unsigned int*)&val);
 8005756:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800575a:	681b      	ldr	r3, [r3, #0]
	tabOut[MOTOR_X_POS + MOTOR_ACCEL_OFF] = floatToUintNC(hc->motorPap[X].maxAccel);
 800575c:	65fb      	str	r3, [r7, #92]	; 0x5c
	tabOut[MOTOR_Y_POS + MOTOR_ACCEL_OFF] = floatToUintNC(hc->motorPap[Y].maxAccel);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005762:	643b      	str	r3, [r7, #64]	; 0x40
	return *((unsigned int*)&val);
 8005764:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005768:	681b      	ldr	r3, [r3, #0]
	tabOut[MOTOR_Y_POS + MOTOR_ACCEL_OFF] = floatToUintNC(hc->motorPap[Y].maxAccel);
 800576a:	66bb      	str	r3, [r7, #104]	; 0x68
	tabOut[MOTOR_Z_POS + MOTOR_ACCEL_OFF] = floatToUintNC(hc->motorPap[Z].maxAccel);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005772:	63fb      	str	r3, [r7, #60]	; 0x3c
	return *((unsigned int*)&val);
 8005774:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005778:	681b      	ldr	r3, [r3, #0]
	tabOut[MOTOR_Z_POS + MOTOR_ACCEL_OFF] = floatToUintNC(hc->motorPap[Z].maxAccel);
 800577a:	677b      	str	r3, [r7, #116]	; 0x74
	tabOut[MOTOR_T_POS + MOTOR_ACCEL_OFF] = floatToUintNC(hc->motorPap[T].maxAccel);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005782:	63bb      	str	r3, [r7, #56]	; 0x38
	return *((unsigned int*)&val);
 8005784:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005788:	681b      	ldr	r3, [r3, #0]
	tabOut[MOTOR_T_POS + MOTOR_ACCEL_OFF] = floatToUintNC(hc->motorPap[T].maxAccel);
 800578a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

	tabOut[MOTOR_X_POS + MOTOR_STEPMM_OFF] = floatToUintNC(hc->motorPap[X].stepBymm);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	689b      	ldr	r3, [r3, #8]
 8005792:	637b      	str	r3, [r7, #52]	; 0x34
	return *((unsigned int*)&val);
 8005794:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005798:	681b      	ldr	r3, [r3, #0]
	tabOut[MOTOR_X_POS + MOTOR_STEPMM_OFF] = floatToUintNC(hc->motorPap[X].stepBymm);
 800579a:	663b      	str	r3, [r7, #96]	; 0x60
	tabOut[MOTOR_Y_POS + MOTOR_STEPMM_OFF] = floatToUintNC(hc->motorPap[Y].stepBymm);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057a0:	633b      	str	r3, [r7, #48]	; 0x30
	return *((unsigned int*)&val);
 80057a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80057a6:	681b      	ldr	r3, [r3, #0]
	tabOut[MOTOR_Y_POS + MOTOR_STEPMM_OFF] = floatToUintNC(hc->motorPap[Y].stepBymm);
 80057a8:	66fb      	str	r3, [r7, #108]	; 0x6c
	tabOut[MOTOR_Z_POS + MOTOR_STEPMM_OFF] = floatToUintNC(hc->motorPap[Z].stepBymm);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80057b0:	62fb      	str	r3, [r7, #44]	; 0x2c
	return *((unsigned int*)&val);
 80057b2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80057b6:	681b      	ldr	r3, [r3, #0]
	tabOut[MOTOR_Z_POS + MOTOR_STEPMM_OFF] = floatToUintNC(hc->motorPap[Z].stepBymm);
 80057b8:	67bb      	str	r3, [r7, #120]	; 0x78
	tabOut[MOTOR_T_POS + MOTOR_STEPMM_OFF] = floatToUintNC(hc->motorPap[T].stepBymm);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80057c0:	62bb      	str	r3, [r7, #40]	; 0x28
	return *((unsigned int*)&val);
 80057c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80057c6:	681b      	ldr	r3, [r3, #0]
	tabOut[MOTOR_T_POS + MOTOR_STEPMM_OFF] = floatToUintNC(hc->motorPap[T].stepBymm);
 80057c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

	tabOut[SCAN_POS + X_OFF] = floatToUintNC(hc->scanPos.x);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80057d2:	627b      	str	r3, [r7, #36]	; 0x24
	return *((unsigned int*)&val);
 80057d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80057d8:	681b      	ldr	r3, [r3, #0]
	tabOut[SCAN_POS + X_OFF] = floatToUintNC(hc->scanPos.x);
 80057da:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	tabOut[SCAN_POS + Y_OFF] = floatToUintNC(hc->scanPos.y);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80057e4:	623b      	str	r3, [r7, #32]
	return *((unsigned int*)&val);
 80057e6:	f107 0320 	add.w	r3, r7, #32
 80057ea:	681b      	ldr	r3, [r3, #0]
	tabOut[SCAN_POS + Y_OFF] = floatToUintNC(hc->scanPos.y);
 80057ec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	tabOut[SCAN_POS + Z_OFF] = floatToUintNC(hc->scanPos.z);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80057f6:	61fb      	str	r3, [r7, #28]
	return *((unsigned int*)&val);
 80057f8:	f107 031c 	add.w	r3, r7, #28
 80057fc:	681b      	ldr	r3, [r3, #0]
	tabOut[SCAN_POS + Z_OFF] = floatToUintNC(hc->scanPos.z);
 80057fe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	tabOut[BOARD_POS + X_OFF] = floatToUintNC(hc->boardPos.x);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005808:	61bb      	str	r3, [r7, #24]
	return *((unsigned int*)&val);
 800580a:	f107 0318 	add.w	r3, r7, #24
 800580e:	681b      	ldr	r3, [r3, #0]
	tabOut[BOARD_POS + X_OFF] = floatToUintNC(hc->boardPos.x);
 8005810:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	tabOut[BOARD_POS + Y_OFF] = floatToUintNC(hc->boardPos.y);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800581a:	617b      	str	r3, [r7, #20]
	return *((unsigned int*)&val);
 800581c:	f107 0314 	add.w	r3, r7, #20
 8005820:	681b      	ldr	r3, [r3, #0]
	tabOut[BOARD_POS + Y_OFF] = floatToUintNC(hc->boardPos.y);
 8005822:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	tabOut[BOARD_POS + Z_OFF] = floatToUintNC(hc->boardPos.z);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800582c:	613b      	str	r3, [r7, #16]
	return *((unsigned int*)&val);
 800582e:	f107 0310 	add.w	r3, r7, #16
 8005832:	681b      	ldr	r3, [r3, #0]
	tabOut[BOARD_POS + Z_OFF] = floatToUintNC(hc->boardPos.z);
 8005834:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

	tabOut[HEAD_POS + X_OFF] = 0;
 8005838:	2300      	movs	r3, #0
 800583a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	tabOut[HEAD_POS + Y_OFF] = 0;
 800583e:	2300      	movs	r3, #0
 8005840:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	tabOut[HEAD_POS + Z_OFF] = floatToUintNC(hc->zHeadOffset);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800584a:	60fb      	str	r3, [r7, #12]
	return *((unsigned int*)&val);
 800584c:	f107 030c 	add.w	r3, r7, #12
 8005850:	681b      	ldr	r3, [r3, #0]
	tabOut[HEAD_POS + Z_OFF] = floatToUintNC(hc->zHeadOffset);
 8005852:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

	tabOut[TOTAL_SIZE] = chkSumCalc(tabOut,TOTAL_SIZE);
 8005856:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800585a:	2115      	movs	r1, #21
 800585c:	4618      	mov	r0, r3
 800585e:	f7ff ff35 	bl	80056cc <chkSumCalc>
 8005862:	4603      	mov	r3, r0
 8005864:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac


	if(memcmp(tabOut,adrUserPage,TOTAL_SIZE+1)) // Write if we have change for save flash.
 8005868:	4b11      	ldr	r3, [pc, #68]	; (80058b0 <optWriteFlash+0x1a4>)
 800586a:	6819      	ldr	r1, [r3, #0]
 800586c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005870:	2216      	movs	r2, #22
 8005872:	4618      	mov	r0, r3
 8005874:	f004 fa28 	bl	8009cc8 <memcmp>
 8005878:	4603      	mov	r3, r0
 800587a:	2b00      	cmp	r3, #0
 800587c:	d013      	beq.n	80058a6 <optWriteFlash+0x19a>
	LL_GPIO_SetOutputPin(LED_GPIO_Port,LED_Pin);
 800587e:	2101      	movs	r1, #1
 8005880:	480c      	ldr	r0, [pc, #48]	; (80058b4 <optWriteFlash+0x1a8>)
 8005882:	f7ff feb3 	bl	80055ec <LL_GPIO_SetOutputPin>
}
 8005886:	bf00      	nop
	{
		ledOn();
		delay_ms(100);
 8005888:	2064      	movs	r0, #100	; 0x64
 800588a:	f000 ff4f 	bl	800672c <delay_ms>
	LL_GPIO_ResetOutputPin(LED_GPIO_Port,LED_Pin);
 800588e:	2101      	movs	r1, #1
 8005890:	4808      	ldr	r0, [pc, #32]	; (80058b4 <optWriteFlash+0x1a8>)
 8005892:	f7ff feb9 	bl	8005608 <LL_GPIO_ResetOutputPin>
}
 8005896:	bf00      	nop
		ledOff();
		flashWriteQ31(USER_PAGE,tabOut,TOTAL_SIZE+1);
 8005898:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800589c:	2216      	movs	r2, #22
 800589e:	4619      	mov	r1, r3
 80058a0:	203f      	movs	r0, #63	; 0x3f
 80058a2:	f7ff febf 	bl	8005624 <flashWriteQ31>
	}

}
 80058a6:	bf00      	nop
 80058a8:	37b0      	adds	r7, #176	; 0xb0
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
 80058ae:	bf00      	nop
 80058b0:	20000000 	.word	0x20000000
 80058b4:	48000400 	.word	0x48000400

080058b8 <optWriteDefalut>:
/*
 * Function called when data is invalid.
 * Write default option on flash.
 */
void optWriteDefalut(volatile hardControl *hc)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b082      	sub	sp, #8
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
	hc->motorPap[X].maxSpeedTarget = 160000.0f;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	4a26      	ldr	r2, [pc, #152]	; (800595c <optWriteDefalut+0xa4>)
 80058c4:	615a      	str	r2, [r3, #20]
	hc->motorPap[Y].maxSpeedTarget = 160000.0f;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	4a24      	ldr	r2, [pc, #144]	; (800595c <optWriteDefalut+0xa4>)
 80058ca:	651a      	str	r2, [r3, #80]	; 0x50
	hc->motorPap[Z].maxSpeedTarget = 160000.0f;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	4a23      	ldr	r2, [pc, #140]	; (800595c <optWriteDefalut+0xa4>)
 80058d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	hc->motorPap[T].maxSpeedTarget = 160000.0f;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	4a21      	ldr	r2, [pc, #132]	; (800595c <optWriteDefalut+0xa4>)
 80058d8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

	hc->motorPap[X].maxAccel = 30000.0f;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4a20      	ldr	r2, [pc, #128]	; (8005960 <optWriteDefalut+0xa8>)
 80058e0:	60da      	str	r2, [r3, #12]
	hc->motorPap[Y].maxAccel = 30000.0f;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	4a1e      	ldr	r2, [pc, #120]	; (8005960 <optWriteDefalut+0xa8>)
 80058e6:	649a      	str	r2, [r3, #72]	; 0x48
	hc->motorPap[Z].maxAccel = 30000.0f;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	4a1d      	ldr	r2, [pc, #116]	; (8005960 <optWriteDefalut+0xa8>)
 80058ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	hc->motorPap[T].maxAccel = 30000.0f;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	4a1b      	ldr	r2, [pc, #108]	; (8005960 <optWriteDefalut+0xa8>)
 80058f4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	hc->motorPap[X].stepBymm = 3200.0f;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	4a1a      	ldr	r2, [pc, #104]	; (8005964 <optWriteDefalut+0xac>)
 80058fc:	609a      	str	r2, [r3, #8]
	hc->motorPap[Y].stepBymm = 3200.0f;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	4a18      	ldr	r2, [pc, #96]	; (8005964 <optWriteDefalut+0xac>)
 8005902:	645a      	str	r2, [r3, #68]	; 0x44
	hc->motorPap[Z].stepBymm = 3200.0f;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	4a17      	ldr	r2, [pc, #92]	; (8005964 <optWriteDefalut+0xac>)
 8005908:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	hc->motorPap[T].stepBymm = 3200.0f;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	4a15      	ldr	r2, [pc, #84]	; (8005964 <optWriteDefalut+0xac>)
 8005910:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc

	hc->scanPos.x = 10.2f;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	4a14      	ldr	r2, [pc, #80]	; (8005968 <optWriteDefalut+0xb0>)
 8005918:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	hc->scanPos.y = 5.2f;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	4a13      	ldr	r2, [pc, #76]	; (800596c <optWriteDefalut+0xb4>)
 8005920:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	hc->scanPos.z = 18.2f;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	4a12      	ldr	r2, [pc, #72]	; (8005970 <optWriteDefalut+0xb8>)
 8005928:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104

	hc->boardPos.x = 22.2f;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	4a11      	ldr	r2, [pc, #68]	; (8005974 <optWriteDefalut+0xbc>)
 8005930:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	hc->boardPos.y = 15.2f;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	4a10      	ldr	r2, [pc, #64]	; (8005978 <optWriteDefalut+0xc0>)
 8005938:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	hc->boardPos.z = 25.2f;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	4a0f      	ldr	r2, [pc, #60]	; (800597c <optWriteDefalut+0xc4>)
 8005940:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110

	hc->zHeadOffset = 7.4f;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	4a0e      	ldr	r2, [pc, #56]	; (8005980 <optWriteDefalut+0xc8>)
 8005948:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8

	optWriteFlash(hc);
 800594c:	6878      	ldr	r0, [r7, #4]
 800594e:	f7ff fedd 	bl	800570c <optWriteFlash>
}
 8005952:	bf00      	nop
 8005954:	3708      	adds	r7, #8
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}
 800595a:	bf00      	nop
 800595c:	481c4000 	.word	0x481c4000
 8005960:	46ea6000 	.word	0x46ea6000
 8005964:	45480000 	.word	0x45480000
 8005968:	41233333 	.word	0x41233333
 800596c:	40a66666 	.word	0x40a66666
 8005970:	4191999a 	.word	0x4191999a
 8005974:	41b1999a 	.word	0x41b1999a
 8005978:	41733333 	.word	0x41733333
 800597c:	41c9999a 	.word	0x41c9999a
 8005980:	40eccccd 	.word	0x40eccccd

08005984 <optReadFlash>:
/*
 * Read data in flash and put this in option.
 * If chkSum is not valid, we write default data in flash and into option.
 */
unsigned char optReadFlash(volatile hardControl *hc)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b096      	sub	sp, #88	; 0x58
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
	if(chkSumCalc(adrUserPage,TOTAL_SIZE) == adrUserPage[TOTAL_SIZE])
 800598c:	4b70      	ldr	r3, [pc, #448]	; (8005b50 <optReadFlash+0x1cc>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	2115      	movs	r1, #21
 8005992:	4618      	mov	r0, r3
 8005994:	f7ff fe9a 	bl	80056cc <chkSumCalc>
 8005998:	4602      	mov	r2, r0
 800599a:	4b6d      	ldr	r3, [pc, #436]	; (8005b50 <optReadFlash+0x1cc>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	3354      	adds	r3, #84	; 0x54
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	429a      	cmp	r2, r3
 80059a4:	f040 80cc 	bne.w	8005b40 <optReadFlash+0x1bc>
	{
		hc->motorPap[X].maxSpeedTarget = uIntToFloatNC(adrUserPage[MOTOR_X_POS + MOTOR_SPEED_OFF]);
 80059a8:	4b69      	ldr	r3, [pc, #420]	; (8005b50 <optReadFlash+0x1cc>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	657b      	str	r3, [r7, #84]	; 0x54
	return *((float*)&val);
 80059b0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80059b4:	681a      	ldr	r2, [r3, #0]
		hc->motorPap[X].maxSpeedTarget = uIntToFloatNC(adrUserPage[MOTOR_X_POS + MOTOR_SPEED_OFF]);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	615a      	str	r2, [r3, #20]
		hc->motorPap[Y].maxSpeedTarget = uIntToFloatNC(adrUserPage[MOTOR_Y_POS + MOTOR_SPEED_OFF]);
 80059ba:	4b65      	ldr	r3, [pc, #404]	; (8005b50 <optReadFlash+0x1cc>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	330c      	adds	r3, #12
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	653b      	str	r3, [r7, #80]	; 0x50
	return *((float*)&val);
 80059c4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80059c8:	681a      	ldr	r2, [r3, #0]
		hc->motorPap[Y].maxSpeedTarget = uIntToFloatNC(adrUserPage[MOTOR_Y_POS + MOTOR_SPEED_OFF]);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	651a      	str	r2, [r3, #80]	; 0x50
		hc->motorPap[Z].maxSpeedTarget = uIntToFloatNC(adrUserPage[MOTOR_Z_POS + MOTOR_SPEED_OFF]);
 80059ce:	4b60      	ldr	r3, [pc, #384]	; (8005b50 <optReadFlash+0x1cc>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	3318      	adds	r3, #24
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	64fb      	str	r3, [r7, #76]	; 0x4c
	return *((float*)&val);
 80059d8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80059dc:	681a      	ldr	r2, [r3, #0]
		hc->motorPap[Z].maxSpeedTarget = uIntToFloatNC(adrUserPage[MOTOR_Z_POS + MOTOR_SPEED_OFF]);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
		hc->motorPap[T].maxSpeedTarget = uIntToFloatNC(adrUserPage[MOTOR_T_POS + MOTOR_SPEED_OFF]);
 80059e4:	4b5a      	ldr	r3, [pc, #360]	; (8005b50 <optReadFlash+0x1cc>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	3324      	adds	r3, #36	; 0x24
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	64bb      	str	r3, [r7, #72]	; 0x48
	return *((float*)&val);
 80059ee:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80059f2:	681a      	ldr	r2, [r3, #0]
		hc->motorPap[T].maxSpeedTarget = uIntToFloatNC(adrUserPage[MOTOR_T_POS + MOTOR_SPEED_OFF]);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

		hc->motorPap[X].maxAccel = uIntToFloatNC(adrUserPage[MOTOR_X_POS + MOTOR_ACCEL_OFF]);
 80059fa:	4b55      	ldr	r3, [pc, #340]	; (8005b50 <optReadFlash+0x1cc>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	3304      	adds	r3, #4
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	647b      	str	r3, [r7, #68]	; 0x44
	return *((float*)&val);
 8005a04:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005a08:	681a      	ldr	r2, [r3, #0]
		hc->motorPap[X].maxAccel = uIntToFloatNC(adrUserPage[MOTOR_X_POS + MOTOR_ACCEL_OFF]);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	60da      	str	r2, [r3, #12]
		hc->motorPap[Y].maxAccel = uIntToFloatNC(adrUserPage[MOTOR_Y_POS + MOTOR_ACCEL_OFF]);
 8005a0e:	4b50      	ldr	r3, [pc, #320]	; (8005b50 <optReadFlash+0x1cc>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	3310      	adds	r3, #16
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	643b      	str	r3, [r7, #64]	; 0x40
	return *((float*)&val);
 8005a18:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005a1c:	681a      	ldr	r2, [r3, #0]
		hc->motorPap[Y].maxAccel = uIntToFloatNC(adrUserPage[MOTOR_Y_POS + MOTOR_ACCEL_OFF]);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	649a      	str	r2, [r3, #72]	; 0x48
		hc->motorPap[Z].maxAccel = uIntToFloatNC(adrUserPage[MOTOR_Z_POS + MOTOR_ACCEL_OFF]);
 8005a22:	4b4b      	ldr	r3, [pc, #300]	; (8005b50 <optReadFlash+0x1cc>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	331c      	adds	r3, #28
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	63fb      	str	r3, [r7, #60]	; 0x3c
	return *((float*)&val);
 8005a2c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005a30:	681a      	ldr	r2, [r3, #0]
		hc->motorPap[Z].maxAccel = uIntToFloatNC(adrUserPage[MOTOR_Z_POS + MOTOR_ACCEL_OFF]);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		hc->motorPap[T].maxAccel = uIntToFloatNC(adrUserPage[MOTOR_T_POS + MOTOR_ACCEL_OFF]);
 8005a38:	4b45      	ldr	r3, [pc, #276]	; (8005b50 <optReadFlash+0x1cc>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	3328      	adds	r3, #40	; 0x28
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	63bb      	str	r3, [r7, #56]	; 0x38
	return *((float*)&val);
 8005a42:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005a46:	681a      	ldr	r2, [r3, #0]
		hc->motorPap[T].maxAccel = uIntToFloatNC(adrUserPage[MOTOR_T_POS + MOTOR_ACCEL_OFF]);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

		hc->motorPap[X].stepBymm = uIntToFloatNC(adrUserPage[MOTOR_X_POS + MOTOR_STEPMM_OFF]);
 8005a4e:	4b40      	ldr	r3, [pc, #256]	; (8005b50 <optReadFlash+0x1cc>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	3308      	adds	r3, #8
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	637b      	str	r3, [r7, #52]	; 0x34
	return *((float*)&val);
 8005a58:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005a5c:	681a      	ldr	r2, [r3, #0]
		hc->motorPap[X].stepBymm = uIntToFloatNC(adrUserPage[MOTOR_X_POS + MOTOR_STEPMM_OFF]);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	609a      	str	r2, [r3, #8]
		hc->motorPap[Y].stepBymm = uIntToFloatNC(adrUserPage[MOTOR_Y_POS + MOTOR_STEPMM_OFF]);
 8005a62:	4b3b      	ldr	r3, [pc, #236]	; (8005b50 <optReadFlash+0x1cc>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	3314      	adds	r3, #20
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	633b      	str	r3, [r7, #48]	; 0x30
	return *((float*)&val);
 8005a6c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005a70:	681a      	ldr	r2, [r3, #0]
		hc->motorPap[Y].stepBymm = uIntToFloatNC(adrUserPage[MOTOR_Y_POS + MOTOR_STEPMM_OFF]);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	645a      	str	r2, [r3, #68]	; 0x44
		hc->motorPap[Z].stepBymm = uIntToFloatNC(adrUserPage[MOTOR_Z_POS + MOTOR_STEPMM_OFF]);
 8005a76:	4b36      	ldr	r3, [pc, #216]	; (8005b50 <optReadFlash+0x1cc>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	3320      	adds	r3, #32
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	62fb      	str	r3, [r7, #44]	; 0x2c
	return *((float*)&val);
 8005a80:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005a84:	681a      	ldr	r2, [r3, #0]
		hc->motorPap[Z].stepBymm = uIntToFloatNC(adrUserPage[MOTOR_Z_POS + MOTOR_STEPMM_OFF]);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		hc->motorPap[T].stepBymm = uIntToFloatNC(adrUserPage[MOTOR_T_POS + MOTOR_STEPMM_OFF]);
 8005a8c:	4b30      	ldr	r3, [pc, #192]	; (8005b50 <optReadFlash+0x1cc>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	332c      	adds	r3, #44	; 0x2c
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	62bb      	str	r3, [r7, #40]	; 0x28
	return *((float*)&val);
 8005a96:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005a9a:	681a      	ldr	r2, [r3, #0]
		hc->motorPap[T].stepBymm = uIntToFloatNC(adrUserPage[MOTOR_T_POS + MOTOR_STEPMM_OFF]);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc

		hc->scanPos.x = uIntToFloatNC(adrUserPage[SCAN_POS + X_OFF]);
 8005aa2:	4b2b      	ldr	r3, [pc, #172]	; (8005b50 <optReadFlash+0x1cc>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	3330      	adds	r3, #48	; 0x30
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	627b      	str	r3, [r7, #36]	; 0x24
	return *((float*)&val);
 8005aac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005ab0:	681a      	ldr	r2, [r3, #0]
		hc->scanPos.x = uIntToFloatNC(adrUserPage[SCAN_POS + X_OFF]);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
		hc->scanPos.y = uIntToFloatNC(adrUserPage[SCAN_POS + Y_OFF]);
 8005ab8:	4b25      	ldr	r3, [pc, #148]	; (8005b50 <optReadFlash+0x1cc>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	3334      	adds	r3, #52	; 0x34
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	623b      	str	r3, [r7, #32]
	return *((float*)&val);
 8005ac2:	f107 0320 	add.w	r3, r7, #32
 8005ac6:	681a      	ldr	r2, [r3, #0]
		hc->scanPos.y = uIntToFloatNC(adrUserPage[SCAN_POS + Y_OFF]);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		hc->scanPos.z = uIntToFloatNC(adrUserPage[SCAN_POS + Z_OFF]);
 8005ace:	4b20      	ldr	r3, [pc, #128]	; (8005b50 <optReadFlash+0x1cc>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	3338      	adds	r3, #56	; 0x38
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	61fb      	str	r3, [r7, #28]
	return *((float*)&val);
 8005ad8:	f107 031c 	add.w	r3, r7, #28
 8005adc:	681a      	ldr	r2, [r3, #0]
		hc->scanPos.z = uIntToFloatNC(adrUserPage[SCAN_POS + Z_OFF]);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104

		hc->boardPos.x = uIntToFloatNC(adrUserPage[BOARD_POS + X_OFF]);
 8005ae4:	4b1a      	ldr	r3, [pc, #104]	; (8005b50 <optReadFlash+0x1cc>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	333c      	adds	r3, #60	; 0x3c
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	61bb      	str	r3, [r7, #24]
	return *((float*)&val);
 8005aee:	f107 0318 	add.w	r3, r7, #24
 8005af2:	681a      	ldr	r2, [r3, #0]
		hc->boardPos.x = uIntToFloatNC(adrUserPage[BOARD_POS + X_OFF]);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
		hc->boardPos.y = uIntToFloatNC(adrUserPage[BOARD_POS + Y_OFF]);
 8005afa:	4b15      	ldr	r3, [pc, #84]	; (8005b50 <optReadFlash+0x1cc>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	3340      	adds	r3, #64	; 0x40
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	617b      	str	r3, [r7, #20]
	return *((float*)&val);
 8005b04:	f107 0314 	add.w	r3, r7, #20
 8005b08:	681a      	ldr	r2, [r3, #0]
		hc->boardPos.y = uIntToFloatNC(adrUserPage[BOARD_POS + Y_OFF]);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
		hc->boardPos.z = uIntToFloatNC(adrUserPage[BOARD_POS + Z_OFF]);
 8005b10:	4b0f      	ldr	r3, [pc, #60]	; (8005b50 <optReadFlash+0x1cc>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	3344      	adds	r3, #68	; 0x44
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	613b      	str	r3, [r7, #16]
	return *((float*)&val);
 8005b1a:	f107 0310 	add.w	r3, r7, #16
 8005b1e:	681a      	ldr	r2, [r3, #0]
		hc->boardPos.z = uIntToFloatNC(adrUserPage[BOARD_POS + Z_OFF]);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110

		hc->zHeadOffset = uIntToFloatNC(adrUserPage[HEAD_POS + Z_OFF]);
 8005b26:	4b0a      	ldr	r3, [pc, #40]	; (8005b50 <optReadFlash+0x1cc>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	3350      	adds	r3, #80	; 0x50
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	60fb      	str	r3, [r7, #12]
	return *((float*)&val);
 8005b30:	f107 030c 	add.w	r3, r7, #12
 8005b34:	681a      	ldr	r2, [r3, #0]
		hc->zHeadOffset = uIntToFloatNC(adrUserPage[HEAD_POS + Z_OFF]);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8

		return 1;
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	e003      	b.n	8005b48 <optReadFlash+0x1c4>

	}
	else
	{
		optWriteDefalut(hc);
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f7ff feb9 	bl	80058b8 <optWriteDefalut>
		return 0;
 8005b46:	2300      	movs	r3, #0
	}
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	3758      	adds	r7, #88	; 0x58
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bd80      	pop	{r7, pc}
 8005b50:	20000000 	.word	0x20000000

08005b54 <LL_AHB2_GRP1_EnableClock>:
{
 8005b54:	b480      	push	{r7}
 8005b56:	b085      	sub	sp, #20
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005b5c:	4b08      	ldr	r3, [pc, #32]	; (8005b80 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005b5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005b60:	4907      	ldr	r1, [pc, #28]	; (8005b80 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	4313      	orrs	r3, r2
 8005b66:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005b68:	4b05      	ldr	r3, [pc, #20]	; (8005b80 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005b6a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4013      	ands	r3, r2
 8005b70:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005b72:	68fb      	ldr	r3, [r7, #12]
}
 8005b74:	bf00      	nop
 8005b76:	3714      	adds	r7, #20
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7e:	4770      	bx	lr
 8005b80:	40021000 	.word	0x40021000

08005b84 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b085      	sub	sp, #20
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8005b8c:	4b08      	ldr	r3, [pc, #32]	; (8005bb0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8005b8e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005b90:	4907      	ldr	r1, [pc, #28]	; (8005bb0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	4313      	orrs	r3, r2
 8005b96:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8005b98:	4b05      	ldr	r3, [pc, #20]	; (8005bb0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8005b9a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	4013      	ands	r3, r2
 8005ba0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
}
 8005ba4:	bf00      	nop
 8005ba6:	3714      	adds	r7, #20
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bae:	4770      	bx	lr
 8005bb0:	40021000 	.word	0x40021000

08005bb4 <LL_SPI_SetStandard>:
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b083      	sub	sp, #12
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
 8005bbc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	f023 0210 	bic.w	r2, r3, #16
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	431a      	orrs	r2, r3
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	605a      	str	r2, [r3, #4]
}
 8005bce:	bf00      	nop
 8005bd0:	370c      	adds	r7, #12
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd8:	4770      	bx	lr

08005bda <LL_SPI_DisableNSSPulseMgt>:
{
 8005bda:	b480      	push	{r7}
 8005bdc:	b083      	sub	sp, #12
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	f023 0208 	bic.w	r2, r3, #8
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	605a      	str	r2, [r3, #4]
}
 8005bee:	bf00      	nop
 8005bf0:	370c      	adds	r7, #12
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf8:	4770      	bx	lr
	...

08005bfc <mySpiInit>:
/* Includes ------------------------------------------------------------------*/
#include "spi.h"

/* USER CODE BEGIN 0 */
void mySpiInit(void)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	af00      	add	r7, sp, #0
	SPI1->CR1 |= SPI_CR1_SPE;
 8005c00:	4b05      	ldr	r3, [pc, #20]	; (8005c18 <mySpiInit+0x1c>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a04      	ldr	r2, [pc, #16]	; (8005c18 <mySpiInit+0x1c>)
 8005c06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c0a:	6013      	str	r3, [r2, #0]
}
 8005c0c:	bf00      	nop
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c14:	4770      	bx	lr
 8005c16:	bf00      	nop
 8005c18:	40013000 	.word	0x40013000

08005c1c <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b090      	sub	sp, #64	; 0x40
 8005c20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8005c22:	f107 0318 	add.w	r3, r7, #24
 8005c26:	2228      	movs	r2, #40	; 0x28
 8005c28:	2100      	movs	r1, #0
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	f004 f85a 	bl	8009ce4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c30:	463b      	mov	r3, r7
 8005c32:	2200      	movs	r2, #0
 8005c34:	601a      	str	r2, [r3, #0]
 8005c36:	605a      	str	r2, [r3, #4]
 8005c38:	609a      	str	r2, [r3, #8]
 8005c3a:	60da      	str	r2, [r3, #12]
 8005c3c:	611a      	str	r2, [r3, #16]
 8005c3e:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8005c40:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005c44:	f7ff ff9e 	bl	8005b84 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8005c48:	2001      	movs	r0, #1
 8005c4a:	f7ff ff83 	bl	8005b54 <LL_AHB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8005c4e:	2320      	movs	r3, #32
 8005c50:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005c52:	2302      	movs	r3, #2
 8005c54:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005c56:	2300      	movs	r3, #0
 8005c58:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8005c62:	2305      	movs	r3, #5
 8005c64:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c66:	463b      	mov	r3, r7
 8005c68:	4619      	mov	r1, r3
 8005c6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005c6e:	f002 fdb4 	bl	80087da <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8005c72:	2380      	movs	r3, #128	; 0x80
 8005c74:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005c76:	2302      	movs	r3, #2
 8005c78:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005c82:	2300      	movs	r3, #0
 8005c84:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8005c86:	2305      	movs	r3, #5
 8005c88:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c8a:	463b      	mov	r3, r7
 8005c8c:	4619      	mov	r1, r3
 8005c8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005c92:	f002 fda2 	bl	80087da <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8005c96:	2300      	movs	r3, #0
 8005c98:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8005c9a:	f44f 7382 	mov.w	r3, #260	; 0x104
 8005c9e:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8005ca0:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8005ca4:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8005caa:	2300      	movs	r3, #0
 8005cac:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8005cae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005cb2:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV128;
 8005cb4:	2330      	movs	r3, #48	; 0x30
 8005cb6:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 8005cc0:	2307      	movs	r3, #7
 8005cc2:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8005cc4:	f107 0318 	add.w	r3, r7, #24
 8005cc8:	4619      	mov	r1, r3
 8005cca:	4807      	ldr	r0, [pc, #28]	; (8005ce8 <MX_SPI1_Init+0xcc>)
 8005ccc:	f003 f9b6 	bl	800903c <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8005cd0:	2100      	movs	r1, #0
 8005cd2:	4805      	ldr	r0, [pc, #20]	; (8005ce8 <MX_SPI1_Init+0xcc>)
 8005cd4:	f7ff ff6e 	bl	8005bb4 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI1);
 8005cd8:	4803      	ldr	r0, [pc, #12]	; (8005ce8 <MX_SPI1_Init+0xcc>)
 8005cda:	f7ff ff7e 	bl	8005bda <LL_SPI_DisableNSSPulseMgt>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005cde:	bf00      	nop
 8005ce0:	3740      	adds	r7, #64	; 0x40
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}
 8005ce6:	bf00      	nop
 8005ce8:	40013000 	.word	0x40013000

08005cec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b082      	sub	sp, #8
 8005cf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005cf2:	4b0f      	ldr	r3, [pc, #60]	; (8005d30 <HAL_MspInit+0x44>)
 8005cf4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cf6:	4a0e      	ldr	r2, [pc, #56]	; (8005d30 <HAL_MspInit+0x44>)
 8005cf8:	f043 0301 	orr.w	r3, r3, #1
 8005cfc:	6613      	str	r3, [r2, #96]	; 0x60
 8005cfe:	4b0c      	ldr	r3, [pc, #48]	; (8005d30 <HAL_MspInit+0x44>)
 8005d00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d02:	f003 0301 	and.w	r3, r3, #1
 8005d06:	607b      	str	r3, [r7, #4]
 8005d08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005d0a:	4b09      	ldr	r3, [pc, #36]	; (8005d30 <HAL_MspInit+0x44>)
 8005d0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d0e:	4a08      	ldr	r2, [pc, #32]	; (8005d30 <HAL_MspInit+0x44>)
 8005d10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d14:	6593      	str	r3, [r2, #88]	; 0x58
 8005d16:	4b06      	ldr	r3, [pc, #24]	; (8005d30 <HAL_MspInit+0x44>)
 8005d18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d1e:	603b      	str	r3, [r7, #0]
 8005d20:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8005d22:	f002 fa0f 	bl	8008144 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005d26:	bf00      	nop
 8005d28:	3708      	adds	r7, #8
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	bd80      	pop	{r7, pc}
 8005d2e:	bf00      	nop
 8005d30:	40021000 	.word	0x40021000

08005d34 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8005d34:	b480      	push	{r7}
 8005d36:	b083      	sub	sp, #12
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	f06f 0201 	mvn.w	r2, #1
 8005d42:	611a      	str	r2, [r3, #16]
}
 8005d44:	bf00      	nop
 8005d46:	370c      	adds	r7, #12
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4e:	4770      	bx	lr

08005d50 <LL_GPIO_SetOutputPin>:
{
 8005d50:	b480      	push	{r7}
 8005d52:	b083      	sub	sp, #12
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
 8005d58:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	683a      	ldr	r2, [r7, #0]
 8005d5e:	619a      	str	r2, [r3, #24]
}
 8005d60:	bf00      	nop
 8005d62:	370c      	adds	r7, #12
 8005d64:	46bd      	mov	sp, r7
 8005d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6a:	4770      	bx	lr

08005d6c <LL_GPIO_ResetOutputPin>:
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b083      	sub	sp, #12
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
 8005d74:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	683a      	ldr	r2, [r7, #0]
 8005d7a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005d7c:	bf00      	nop
 8005d7e:	370c      	adds	r7, #12
 8005d80:	46bd      	mov	sp, r7
 8005d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d86:	4770      	bx	lr

08005d88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005d8c:	bf00      	nop
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d94:	4770      	bx	lr

08005d96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005d96:	b480      	push	{r7}
 8005d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005d9a:	e7fe      	b.n	8005d9a <HardFault_Handler+0x4>

08005d9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005da0:	e7fe      	b.n	8005da0 <MemManage_Handler+0x4>

08005da2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005da2:	b480      	push	{r7}
 8005da4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005da6:	e7fe      	b.n	8005da6 <BusFault_Handler+0x4>

08005da8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005da8:	b480      	push	{r7}
 8005daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005dac:	e7fe      	b.n	8005dac <UsageFault_Handler+0x4>

08005dae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005dae:	b480      	push	{r7}
 8005db0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005db2:	bf00      	nop
 8005db4:	46bd      	mov	sp, r7
 8005db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dba:	4770      	bx	lr

08005dbc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005dc0:	bf00      	nop
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr

08005dca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005dca:	b480      	push	{r7}
 8005dcc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005dce:	bf00      	nop
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr

08005dd8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005ddc:	f001 fc72 	bl	80076c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005de0:	bf00      	nop
 8005de2:	bd80      	pop	{r7, pc}

08005de4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005de4:	b480      	push	{r7}
 8005de6:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005de8:	bf00      	nop
 8005dea:	46bd      	mov	sp, r7
 8005dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df0:	4770      	bx	lr
	...

08005df4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b082      	sub	sp, #8
 8005df8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	LL_TIM_ClearFlag_UPDATE(TIM2);
 8005dfa:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8005dfe:	f7ff ff99 	bl	8005d34 <LL_TIM_ClearFlag_UPDATE>
	LL_GPIO_SetOutputPin(TP_GPIO_Port,TP_Pin);
 8005e02:	2102      	movs	r1, #2
 8005e04:	481b      	ldr	r0, [pc, #108]	; (8005e74 <TIM2_IRQHandler+0x80>)
 8005e06:	f7ff ffa3 	bl	8005d50 <LL_GPIO_SetOutputPin>
}
 8005e0a:	bf00      	nop
 8005e0c:	4b1a      	ldr	r3, [pc, #104]	; (8005e78 <TIM2_IRQHandler+0x84>)
 8005e0e:	607b      	str	r3, [r7, #4]
	if(pap->pfHome() || pap->stop)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e14:	4798      	blx	r3
 8005e16:	4603      	mov	r3, r0
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d103      	bne.n	8005e24 <TIM2_IRQHandler+0x30>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d002      	beq.n	8005e2a <TIM2_IRQHandler+0x36>
		pap->stepNeeded = 0;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2200      	movs	r2, #0
 8005e28:	619a      	str	r2, [r3, #24]
	if(pap->stepNeeded)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	699b      	ldr	r3, [r3, #24]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d00c      	beq.n	8005e4c <TIM2_IRQHandler+0x58>
		pap->stepNeeded--;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	699b      	ldr	r3, [r3, #24]
 8005e36:	1e5a      	subs	r2, r3, #1
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	619a      	str	r2, [r3, #24]
		pap->stepPos += pap->direction;// Update position
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	695b      	ldr	r3, [r3, #20]
 8005e44:	441a      	add	r2, r3
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	615a      	str	r2, [r3, #20]
}
 8005e4a:	e009      	b.n	8005e60 <TIM2_IRQHandler+0x6c>
		pap->onePulseTIM->CR1 &= (~TIM_CR1_CEN);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	f022 0201 	bic.w	r2, r2, #1
 8005e56:	601a      	str	r2, [r3, #0]
		pap->onePulseTIM->CNT = 0;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8005e60:	bf00      	nop
	LL_GPIO_ResetOutputPin(TP_GPIO_Port,TP_Pin);
 8005e62:	2102      	movs	r1, #2
 8005e64:	4803      	ldr	r0, [pc, #12]	; (8005e74 <TIM2_IRQHandler+0x80>)
 8005e66:	f7ff ff81 	bl	8005d6c <LL_GPIO_ResetOutputPin>
}
 8005e6a:	bf00      	nop
	tpOn();
	PAPstepManage(&(hc.motorPap[0]));
	tpOff();

  /* USER CODE END TIM2_IRQn 1 */
}
 8005e6c:	bf00      	nop
 8005e6e:	3708      	adds	r7, #8
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd80      	pop	{r7, pc}
 8005e74:	48000400 	.word	0x48000400
 8005e78:	20000630 	.word	0x20000630

08005e7c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b082      	sub	sp, #8
 8005e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	LL_TIM_ClearFlag_UPDATE(TIM3);
 8005e82:	481e      	ldr	r0, [pc, #120]	; (8005efc <TIM3_IRQHandler+0x80>)
 8005e84:	f7ff ff56 	bl	8005d34 <LL_TIM_ClearFlag_UPDATE>
	LL_GPIO_SetOutputPin(TP_GPIO_Port,TP_Pin);
 8005e88:	2102      	movs	r1, #2
 8005e8a:	481d      	ldr	r0, [pc, #116]	; (8005f00 <TIM3_IRQHandler+0x84>)
 8005e8c:	f7ff ff60 	bl	8005d50 <LL_GPIO_SetOutputPin>
}
 8005e90:	bf00      	nop
 8005e92:	4b1c      	ldr	r3, [pc, #112]	; (8005f04 <TIM3_IRQHandler+0x88>)
 8005e94:	607b      	str	r3, [r7, #4]
	if(pap->pfHome() || pap->stop)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e9a:	4798      	blx	r3
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d103      	bne.n	8005eaa <TIM3_IRQHandler+0x2e>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d002      	beq.n	8005eb0 <TIM3_IRQHandler+0x34>
		pap->stepNeeded = 0;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2200      	movs	r2, #0
 8005eae:	619a      	str	r2, [r3, #24]
	if(pap->stepNeeded)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	699b      	ldr	r3, [r3, #24]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d00c      	beq.n	8005ed2 <TIM3_IRQHandler+0x56>
		pap->stepNeeded--;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	699b      	ldr	r3, [r3, #24]
 8005ebc:	1e5a      	subs	r2, r3, #1
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	619a      	str	r2, [r3, #24]
		pap->stepPos += pap->direction;// Update position
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	695b      	ldr	r3, [r3, #20]
 8005eca:	441a      	add	r2, r3
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	615a      	str	r2, [r3, #20]
}
 8005ed0:	e009      	b.n	8005ee6 <TIM3_IRQHandler+0x6a>
		pap->onePulseTIM->CR1 &= (~TIM_CR1_CEN);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	f022 0201 	bic.w	r2, r2, #1
 8005edc:	601a      	str	r2, [r3, #0]
		pap->onePulseTIM->CNT = 0;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	625a      	str	r2, [r3, #36]	; 0x24
}
 8005ee6:	bf00      	nop
	LL_GPIO_ResetOutputPin(TP_GPIO_Port,TP_Pin);
 8005ee8:	2102      	movs	r1, #2
 8005eea:	4805      	ldr	r0, [pc, #20]	; (8005f00 <TIM3_IRQHandler+0x84>)
 8005eec:	f7ff ff3e 	bl	8005d6c <LL_GPIO_ResetOutputPin>
}
 8005ef0:	bf00      	nop
  /* USER CODE BEGIN TIM3_IRQn 1 */
	tpOn();
	PAPstepManage(&(hc.motorPap[1]));
	tpOff();
  /* USER CODE END TIM3_IRQn 1 */
}
 8005ef2:	bf00      	nop
 8005ef4:	3708      	adds	r7, #8
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}
 8005efa:	bf00      	nop
 8005efc:	40000400 	.word	0x40000400
 8005f00:	48000400 	.word	0x48000400
 8005f04:	2000066c 	.word	0x2000066c

08005f08 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b082      	sub	sp, #8
 8005f0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
	LL_TIM_ClearFlag_UPDATE(TIM4);
 8005f0e:	481e      	ldr	r0, [pc, #120]	; (8005f88 <TIM4_IRQHandler+0x80>)
 8005f10:	f7ff ff10 	bl	8005d34 <LL_TIM_ClearFlag_UPDATE>
	LL_GPIO_SetOutputPin(TP_GPIO_Port,TP_Pin);
 8005f14:	2102      	movs	r1, #2
 8005f16:	481d      	ldr	r0, [pc, #116]	; (8005f8c <TIM4_IRQHandler+0x84>)
 8005f18:	f7ff ff1a 	bl	8005d50 <LL_GPIO_SetOutputPin>
}
 8005f1c:	bf00      	nop
 8005f1e:	4b1c      	ldr	r3, [pc, #112]	; (8005f90 <TIM4_IRQHandler+0x88>)
 8005f20:	607b      	str	r3, [r7, #4]
	if(pap->pfHome() || pap->stop)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f26:	4798      	blx	r3
 8005f28:	4603      	mov	r3, r0
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d103      	bne.n	8005f36 <TIM4_IRQHandler+0x2e>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d002      	beq.n	8005f3c <TIM4_IRQHandler+0x34>
		pap->stepNeeded = 0;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	619a      	str	r2, [r3, #24]
	if(pap->stepNeeded)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	699b      	ldr	r3, [r3, #24]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d00c      	beq.n	8005f5e <TIM4_IRQHandler+0x56>
		pap->stepNeeded--;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	699b      	ldr	r3, [r3, #24]
 8005f48:	1e5a      	subs	r2, r3, #1
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	619a      	str	r2, [r3, #24]
		pap->stepPos += pap->direction;// Update position
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	695b      	ldr	r3, [r3, #20]
 8005f56:	441a      	add	r2, r3
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	615a      	str	r2, [r3, #20]
}
 8005f5c:	e009      	b.n	8005f72 <TIM4_IRQHandler+0x6a>
		pap->onePulseTIM->CR1 &= (~TIM_CR1_CEN);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f62:	681a      	ldr	r2, [r3, #0]
 8005f64:	f022 0201 	bic.w	r2, r2, #1
 8005f68:	601a      	str	r2, [r3, #0]
		pap->onePulseTIM->CNT = 0;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f6e:	2200      	movs	r2, #0
 8005f70:	625a      	str	r2, [r3, #36]	; 0x24
}
 8005f72:	bf00      	nop
	LL_GPIO_ResetOutputPin(TP_GPIO_Port,TP_Pin);
 8005f74:	2102      	movs	r1, #2
 8005f76:	4805      	ldr	r0, [pc, #20]	; (8005f8c <TIM4_IRQHandler+0x84>)
 8005f78:	f7ff fef8 	bl	8005d6c <LL_GPIO_ResetOutputPin>
}
 8005f7c:	bf00      	nop
  /* USER CODE BEGIN TIM4_IRQn 1 */
	tpOn();
	PAPstepManage(&(hc.motorPap[2]));
	tpOff();
  /* USER CODE END TIM4_IRQn 1 */
}
 8005f7e:	bf00      	nop
 8005f80:	3708      	adds	r7, #8
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}
 8005f86:	bf00      	nop
 8005f88:	40000800 	.word	0x40000800
 8005f8c:	48000400 	.word	0x48000400
 8005f90:	200006a8 	.word	0x200006a8

08005f94 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b085      	sub	sp, #20
 8005f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	if(USART1->ISR & USART_ISR_RXNE)
 8005f9a:	4b3c      	ldr	r3, [pc, #240]	; (800608c <USART1_IRQHandler+0xf8>)
 8005f9c:	69db      	ldr	r3, [r3, #28]
 8005f9e:	f003 0320 	and.w	r3, r3, #32
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d033      	beq.n	800600e <USART1_IRQHandler+0x7a>
	{
		rcAddCharToCmd(&rcPc,USART1->RDR);
 8005fa6:	4b39      	ldr	r3, [pc, #228]	; (800608c <USART1_IRQHandler+0xf8>)
 8005fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005faa:	b2da      	uxtb	r2, r3
 8005fac:	4b38      	ldr	r3, [pc, #224]	; (8006090 <USART1_IRQHandler+0xfc>)
 8005fae:	60fb      	str	r3, [r7, #12]
 8005fb0:	4613      	mov	r3, r2
 8005fb2:	72fb      	strb	r3, [r7, #11]
	rc->buffRecep[rc->ptrByteToWrite] = data;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005fba:	68fa      	ldr	r2, [r7, #12]
 8005fbc:	7af9      	ldrb	r1, [r7, #11]
 8005fbe:	54d1      	strb	r1, [r2, r3]
	rc->bytePending++;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8005fc6:	1c5a      	adds	r2, r3, #1
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	if(rc->ptrByteToWrite == MAX_BYTERECEP-1)
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005fd4:	2bf9      	cmp	r3, #249	; 0xf9
 8005fd6:	d104      	bne.n	8005fe2 <USART1_IRQHandler+0x4e>
		rc->ptrByteToWrite = 0;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
 8005fe0:	e006      	b.n	8005ff0 <USART1_IRQHandler+0x5c>
		rc->ptrByteToWrite++;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8005fe8:	1c5a      	adds	r2, r3, #1
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	if(data == rc->endCmd)
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8005ff6:	b2db      	uxtb	r3, r3
 8005ff8:	7afa      	ldrb	r2, [r7, #11]
 8005ffa:	429a      	cmp	r2, r3
 8005ffc:	d106      	bne.n	800600c <USART1_IRQHandler+0x78>
		rc->cmdPending++;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8006004:	1c5a      	adds	r2, r3, #1
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
}
 800600c:	bf00      	nop
	}
	if(USART1->ISR & USART_ISR_TXE)
 800600e:	4b1f      	ldr	r3, [pc, #124]	; (800608c <USART1_IRQHandler+0xf8>)
 8006010:	69db      	ldr	r3, [r3, #28]
 8006012:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006016:	2b00      	cmp	r3, #0
 8006018:	d031      	beq.n	800607e <USART1_IRQHandler+0xea>
 800601a:	4b1e      	ldr	r3, [pc, #120]	; (8006094 <USART1_IRQHandler+0x100>)
 800601c:	607b      	str	r3, [r7, #4]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	603b      	str	r3, [r7, #0]
 * Return 1 if buffer is void;
 */
__attribute__((always_inline))
inline unsigned char tcIsVoid(volatile transmitterController *tc)
{
	if(tc->bytePending)
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	691b      	ldr	r3, [r3, #16]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d001      	beq.n	800602e <USART1_IRQHandler+0x9a>
		return 0;
 800602a:	2300      	movs	r3, #0
 800602c:	e000      	b.n	8006030 <USART1_IRQHandler+0x9c>
	else
		return 1;
 800602e:	2301      	movs	r3, #1
 * Function called by interruption when char send is complete.
 */
__attribute__((always_inline))
static inline void tcInteruptManagement(volatile transmitterController *tc)
{
	if(!tcIsVoid(tc))  // si il reste a transmetre
 8006030:	2b00      	cmp	r3, #0
 8006032:	d11d      	bne.n	8006070 <USART1_IRQHandler+0xdc>
	{
		//tc->pfCmdSend(*(tc->ptrFifoOut));
		tc->myUsart->TDR = tc->buffEmit[tc->byteToSend];
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681a      	ldr	r2, [r3, #0]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	4413      	add	r3, r2
 800603e:	781b      	ldrb	r3, [r3, #0]
 8006040:	b2da      	uxtb	r2, r3
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	695b      	ldr	r3, [r3, #20]
 8006046:	629a      	str	r2, [r3, #40]	; 0x28
		tc->byteToSend++;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	1c5a      	adds	r2, r3, #1
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	609a      	str	r2, [r3, #8]
		if(tc->byteToSend == tc->size) tc->byteToSend = 0; //prottction contre l'overflow
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	689a      	ldr	r2, [r3, #8]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	429a      	cmp	r2, r3
 800605c:	d102      	bne.n	8006064 <USART1_IRQHandler+0xd0>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2200      	movs	r2, #0
 8006062:	609a      	str	r2, [r3, #8]
		tc->bytePending--;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	691b      	ldr	r3, [r3, #16]
 8006068:	1e5a      	subs	r2, r3, #1
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	611a      	str	r2, [r3, #16]
	}
	else
	{
		tc->myUsart->CR1 &= (~USART_CR1_TXEIE); // disable interrupt.
	}
}
 800606e:	e005      	b.n	800607c <USART1_IRQHandler+0xe8>
		tc->myUsart->CR1 &= (~USART_CR1_TXEIE); // disable interrupt.
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	695b      	ldr	r3, [r3, #20]
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800607a:	601a      	str	r2, [r3, #0]
}
 800607c:	bf00      	nop
	}
  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800607e:	bf00      	nop
 8006080:	3714      	adds	r7, #20
 8006082:	46bd      	mov	sp, r7
 8006084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006088:	4770      	bx	lr
 800608a:	bf00      	nop
 800608c:	40013800 	.word	0x40013800
 8006090:	20000510 	.word	0x20000510
 8006094:	200003ec 	.word	0x200003ec

08006098 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b082      	sub	sp, #8
 800609c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	LL_TIM_ClearFlag_UPDATE(TIM5);
 800609e:	481e      	ldr	r0, [pc, #120]	; (8006118 <TIM5_IRQHandler+0x80>)
 80060a0:	f7ff fe48 	bl	8005d34 <LL_TIM_ClearFlag_UPDATE>
	LL_GPIO_SetOutputPin(TP_GPIO_Port,TP_Pin);
 80060a4:	2102      	movs	r1, #2
 80060a6:	481d      	ldr	r0, [pc, #116]	; (800611c <TIM5_IRQHandler+0x84>)
 80060a8:	f7ff fe52 	bl	8005d50 <LL_GPIO_SetOutputPin>
}
 80060ac:	bf00      	nop
 80060ae:	4b1c      	ldr	r3, [pc, #112]	; (8006120 <TIM5_IRQHandler+0x88>)
 80060b0:	607b      	str	r3, [r7, #4]
	if(pap->pfHome() || pap->stop)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060b6:	4798      	blx	r3
 80060b8:	4603      	mov	r3, r0
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d103      	bne.n	80060c6 <TIM5_IRQHandler+0x2e>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d002      	beq.n	80060cc <TIM5_IRQHandler+0x34>
		pap->stepNeeded = 0;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2200      	movs	r2, #0
 80060ca:	619a      	str	r2, [r3, #24]
	if(pap->stepNeeded)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	699b      	ldr	r3, [r3, #24]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d00c      	beq.n	80060ee <TIM5_IRQHandler+0x56>
		pap->stepNeeded--;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	699b      	ldr	r3, [r3, #24]
 80060d8:	1e5a      	subs	r2, r3, #1
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	619a      	str	r2, [r3, #24]
		pap->stepPos += pap->direction;// Update position
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	695b      	ldr	r3, [r3, #20]
 80060e6:	441a      	add	r2, r3
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	615a      	str	r2, [r3, #20]
}
 80060ec:	e009      	b.n	8006102 <TIM5_IRQHandler+0x6a>
		pap->onePulseTIM->CR1 &= (~TIM_CR1_CEN);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060f2:	681a      	ldr	r2, [r3, #0]
 80060f4:	f022 0201 	bic.w	r2, r2, #1
 80060f8:	601a      	str	r2, [r3, #0]
		pap->onePulseTIM->CNT = 0;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060fe:	2200      	movs	r2, #0
 8006100:	625a      	str	r2, [r3, #36]	; 0x24
}
 8006102:	bf00      	nop
	LL_GPIO_ResetOutputPin(LED_GPIO_Port,LED_Pin);
 8006104:	2101      	movs	r1, #1
 8006106:	4805      	ldr	r0, [pc, #20]	; (800611c <TIM5_IRQHandler+0x84>)
 8006108:	f7ff fe30 	bl	8005d6c <LL_GPIO_ResetOutputPin>
}
 800610c:	bf00      	nop
  /* USER CODE BEGIN TIM5_IRQn 1 */
	tpOn();
	PAPstepManage(&(hc.motorPap[3]));
	ledOff();
  /* USER CODE END TIM5_IRQn 1 */
}
 800610e:	bf00      	nop
 8006110:	3708      	adds	r7, #8
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}
 8006116:	bf00      	nop
 8006118:	40000c00 	.word	0x40000c00
 800611c:	48000400 	.word	0x48000400
 8006120:	200006e4 	.word	0x200006e4

08006124 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b084      	sub	sp, #16
 8006128:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	LL_TIM_ClearFlag_UPDATE(TIM6);
 800612a:	4822      	ldr	r0, [pc, #136]	; (80061b4 <TIM6_DAC_IRQHandler+0x90>)
 800612c:	f7ff fe02 	bl	8005d34 <LL_TIM_ClearFlag_UPDATE>
 8006130:	4b21      	ldr	r3, [pc, #132]	; (80061b8 <TIM6_DAC_IRQHandler+0x94>)
 8006132:	60fb      	str	r3, [r7, #12]
}
*/
__attribute__((always_inline))
static inline void  hcAccelControl(volatile hardControl *hc)
{
	for(unsigned int i = 0 ; i< 4 ; i++)
 8006134:	2300      	movs	r3, #0
 8006136:	60bb      	str	r3, [r7, #8]
 8006138:	e025      	b.n	8006186 <TIM6_DAC_IRQHandler+0x62>
	{
		if(PAPisMoving(&(hc->motorPap[i])))
 800613a:	68ba      	ldr	r2, [r7, #8]
 800613c:	4613      	mov	r3, r2
 800613e:	011b      	lsls	r3, r3, #4
 8006140:	1a9b      	subs	r3, r3, r2
 8006142:	009b      	lsls	r3, r3, #2
 8006144:	3308      	adds	r3, #8
 8006146:	68fa      	ldr	r2, [r7, #12]
 8006148:	4413      	add	r3, r2
 800614a:	607b      	str	r3, [r7, #4]
	return pap->stepNeeded || pap->onePulseTIM->CNT;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	699b      	ldr	r3, [r3, #24]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d104      	bne.n	800615e <TIM6_DAC_IRQHandler+0x3a>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800615a:	2b00      	cmp	r3, #0
 800615c:	d001      	beq.n	8006162 <TIM6_DAC_IRQHandler+0x3e>
 800615e:	2301      	movs	r3, #1
 8006160:	e000      	b.n	8006164 <TIM6_DAC_IRQHandler+0x40>
 8006162:	2300      	movs	r3, #0
 8006164:	b2db      	uxtb	r3, r3
 8006166:	2b00      	cmp	r3, #0
 8006168:	d00a      	beq.n	8006180 <TIM6_DAC_IRQHandler+0x5c>
			PAPaccelControl(&(hc->motorPap[i]));
 800616a:	68ba      	ldr	r2, [r7, #8]
 800616c:	4613      	mov	r3, r2
 800616e:	011b      	lsls	r3, r3, #4
 8006170:	1a9b      	subs	r3, r3, r2
 8006172:	009b      	lsls	r3, r3, #2
 8006174:	3308      	adds	r3, #8
 8006176:	68fa      	ldr	r2, [r7, #12]
 8006178:	4413      	add	r3, r2
 800617a:	4618      	mov	r0, r3
 800617c:	f7ff f8dc 	bl	8005338 <PAPaccelControl>
	for(unsigned int i = 0 ; i< 4 ; i++)
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	3301      	adds	r3, #1
 8006184:	60bb      	str	r3, [r7, #8]
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	2b03      	cmp	r3, #3
 800618a:	d9d6      	bls.n	800613a <TIM6_DAC_IRQHandler+0x16>
	}
}
 800618c:	bf00      	nop

	hcAccelControl(&hc);

	userTick++;
 800618e:	4b0b      	ldr	r3, [pc, #44]	; (80061bc <TIM6_DAC_IRQHandler+0x98>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	3301      	adds	r3, #1
 8006194:	4a09      	ldr	r2, [pc, #36]	; (80061bc <TIM6_DAC_IRQHandler+0x98>)
 8006196:	6013      	str	r3, [r2, #0]
	if(I2C_timeout)
 8006198:	4b09      	ldr	r3, [pc, #36]	; (80061c0 <TIM6_DAC_IRQHandler+0x9c>)
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d004      	beq.n	80061aa <TIM6_DAC_IRQHandler+0x86>
		I2C_timeout--;
 80061a0:	4b07      	ldr	r3, [pc, #28]	; (80061c0 <TIM6_DAC_IRQHandler+0x9c>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	3b01      	subs	r3, #1
 80061a6:	4a06      	ldr	r2, [pc, #24]	; (80061c0 <TIM6_DAC_IRQHandler+0x9c>)
 80061a8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
	//ledToogle();
	//tpToogle();
  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80061aa:	bf00      	nop
 80061ac:	3710      	adds	r7, #16
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}
 80061b2:	bf00      	nop
 80061b4:	40001000 	.word	0x40001000
 80061b8:	20000628 	.word	0x20000628
 80061bc:	200002b8 	.word	0x200002b8
 80061c0:	200002b4 	.word	0x200002b4

080061c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80061c4:	b480      	push	{r7}
 80061c6:	af00      	add	r7, sp, #0
	return 1;
 80061c8:	2301      	movs	r3, #1
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr

080061d4 <_kill>:

int _kill(int pid, int sig)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b082      	sub	sp, #8
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
 80061dc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80061de:	f003 fd49 	bl	8009c74 <__errno>
 80061e2:	4603      	mov	r3, r0
 80061e4:	2216      	movs	r2, #22
 80061e6:	601a      	str	r2, [r3, #0]
	return -1;
 80061e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3708      	adds	r7, #8
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}

080061f4 <_exit>:

void _exit (int status)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b082      	sub	sp, #8
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80061fc:	f04f 31ff 	mov.w	r1, #4294967295
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f7ff ffe7 	bl	80061d4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8006206:	e7fe      	b.n	8006206 <_exit+0x12>

08006208 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b086      	sub	sp, #24
 800620c:	af00      	add	r7, sp, #0
 800620e:	60f8      	str	r0, [r7, #12]
 8006210:	60b9      	str	r1, [r7, #8]
 8006212:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006214:	2300      	movs	r3, #0
 8006216:	617b      	str	r3, [r7, #20]
 8006218:	e00a      	b.n	8006230 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800621a:	f3af 8000 	nop.w
 800621e:	4601      	mov	r1, r0
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	1c5a      	adds	r2, r3, #1
 8006224:	60ba      	str	r2, [r7, #8]
 8006226:	b2ca      	uxtb	r2, r1
 8006228:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	3301      	adds	r3, #1
 800622e:	617b      	str	r3, [r7, #20]
 8006230:	697a      	ldr	r2, [r7, #20]
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	429a      	cmp	r2, r3
 8006236:	dbf0      	blt.n	800621a <_read+0x12>
	}

return len;
 8006238:	687b      	ldr	r3, [r7, #4]
}
 800623a:	4618      	mov	r0, r3
 800623c:	3718      	adds	r7, #24
 800623e:	46bd      	mov	sp, r7
 8006240:	bd80      	pop	{r7, pc}

08006242 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006242:	b580      	push	{r7, lr}
 8006244:	b086      	sub	sp, #24
 8006246:	af00      	add	r7, sp, #0
 8006248:	60f8      	str	r0, [r7, #12]
 800624a:	60b9      	str	r1, [r7, #8]
 800624c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800624e:	2300      	movs	r3, #0
 8006250:	617b      	str	r3, [r7, #20]
 8006252:	e009      	b.n	8006268 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	1c5a      	adds	r2, r3, #1
 8006258:	60ba      	str	r2, [r7, #8]
 800625a:	781b      	ldrb	r3, [r3, #0]
 800625c:	4618      	mov	r0, r3
 800625e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	3301      	adds	r3, #1
 8006266:	617b      	str	r3, [r7, #20]
 8006268:	697a      	ldr	r2, [r7, #20]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	429a      	cmp	r2, r3
 800626e:	dbf1      	blt.n	8006254 <_write+0x12>
	}
	return len;
 8006270:	687b      	ldr	r3, [r7, #4]
}
 8006272:	4618      	mov	r0, r3
 8006274:	3718      	adds	r7, #24
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}

0800627a <_close>:

int _close(int file)
{
 800627a:	b480      	push	{r7}
 800627c:	b083      	sub	sp, #12
 800627e:	af00      	add	r7, sp, #0
 8006280:	6078      	str	r0, [r7, #4]
	return -1;
 8006282:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006286:	4618      	mov	r0, r3
 8006288:	370c      	adds	r7, #12
 800628a:	46bd      	mov	sp, r7
 800628c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006290:	4770      	bx	lr

08006292 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006292:	b480      	push	{r7}
 8006294:	b083      	sub	sp, #12
 8006296:	af00      	add	r7, sp, #0
 8006298:	6078      	str	r0, [r7, #4]
 800629a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80062a2:	605a      	str	r2, [r3, #4]
	return 0;
 80062a4:	2300      	movs	r3, #0
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	370c      	adds	r7, #12
 80062aa:	46bd      	mov	sp, r7
 80062ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b0:	4770      	bx	lr

080062b2 <_isatty>:

int _isatty(int file)
{
 80062b2:	b480      	push	{r7}
 80062b4:	b083      	sub	sp, #12
 80062b6:	af00      	add	r7, sp, #0
 80062b8:	6078      	str	r0, [r7, #4]
	return 1;
 80062ba:	2301      	movs	r3, #1
}
 80062bc:	4618      	mov	r0, r3
 80062be:	370c      	adds	r7, #12
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr

080062c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b085      	sub	sp, #20
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	60b9      	str	r1, [r7, #8]
 80062d2:	607a      	str	r2, [r7, #4]
	return 0;
 80062d4:	2300      	movs	r3, #0
}
 80062d6:	4618      	mov	r0, r3
 80062d8:	3714      	adds	r7, #20
 80062da:	46bd      	mov	sp, r7
 80062dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e0:	4770      	bx	lr
	...

080062e4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80062ec:	4b11      	ldr	r3, [pc, #68]	; (8006334 <_sbrk+0x50>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d102      	bne.n	80062fa <_sbrk+0x16>
		heap_end = &end;
 80062f4:	4b0f      	ldr	r3, [pc, #60]	; (8006334 <_sbrk+0x50>)
 80062f6:	4a10      	ldr	r2, [pc, #64]	; (8006338 <_sbrk+0x54>)
 80062f8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80062fa:	4b0e      	ldr	r3, [pc, #56]	; (8006334 <_sbrk+0x50>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8006300:	4b0c      	ldr	r3, [pc, #48]	; (8006334 <_sbrk+0x50>)
 8006302:	681a      	ldr	r2, [r3, #0]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	4413      	add	r3, r2
 8006308:	466a      	mov	r2, sp
 800630a:	4293      	cmp	r3, r2
 800630c:	d907      	bls.n	800631e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800630e:	f003 fcb1 	bl	8009c74 <__errno>
 8006312:	4603      	mov	r3, r0
 8006314:	220c      	movs	r2, #12
 8006316:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8006318:	f04f 33ff 	mov.w	r3, #4294967295
 800631c:	e006      	b.n	800632c <_sbrk+0x48>
	}

	heap_end += incr;
 800631e:	4b05      	ldr	r3, [pc, #20]	; (8006334 <_sbrk+0x50>)
 8006320:	681a      	ldr	r2, [r3, #0]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	4413      	add	r3, r2
 8006326:	4a03      	ldr	r2, [pc, #12]	; (8006334 <_sbrk+0x50>)
 8006328:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800632a:	68fb      	ldr	r3, [r7, #12]
}
 800632c:	4618      	mov	r0, r3
 800632e:	3710      	adds	r7, #16
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}
 8006334:	200002bc 	.word	0x200002bc
 8006338:	200007a8 	.word	0x200007a8

0800633c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800633c:	b480      	push	{r7}
 800633e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006340:	4b08      	ldr	r3, [pc, #32]	; (8006364 <SystemInit+0x28>)
 8006342:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006346:	4a07      	ldr	r2, [pc, #28]	; (8006364 <SystemInit+0x28>)
 8006348:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800634c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006350:	4b04      	ldr	r3, [pc, #16]	; (8006364 <SystemInit+0x28>)
 8006352:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006356:	609a      	str	r2, [r3, #8]
#endif
}
 8006358:	bf00      	nop
 800635a:	46bd      	mov	sp, r7
 800635c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006360:	4770      	bx	lr
 8006362:	bf00      	nop
 8006364:	e000ed00 	.word	0xe000ed00

08006368 <__NVIC_GetPriorityGrouping>:
{
 8006368:	b480      	push	{r7}
 800636a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800636c:	4b04      	ldr	r3, [pc, #16]	; (8006380 <__NVIC_GetPriorityGrouping+0x18>)
 800636e:	68db      	ldr	r3, [r3, #12]
 8006370:	0a1b      	lsrs	r3, r3, #8
 8006372:	f003 0307 	and.w	r3, r3, #7
}
 8006376:	4618      	mov	r0, r3
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr
 8006380:	e000ed00 	.word	0xe000ed00

08006384 <__NVIC_EnableIRQ>:
{
 8006384:	b480      	push	{r7}
 8006386:	b083      	sub	sp, #12
 8006388:	af00      	add	r7, sp, #0
 800638a:	4603      	mov	r3, r0
 800638c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800638e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006392:	2b00      	cmp	r3, #0
 8006394:	db0b      	blt.n	80063ae <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006396:	79fb      	ldrb	r3, [r7, #7]
 8006398:	f003 021f 	and.w	r2, r3, #31
 800639c:	4907      	ldr	r1, [pc, #28]	; (80063bc <__NVIC_EnableIRQ+0x38>)
 800639e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063a2:	095b      	lsrs	r3, r3, #5
 80063a4:	2001      	movs	r0, #1
 80063a6:	fa00 f202 	lsl.w	r2, r0, r2
 80063aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80063ae:	bf00      	nop
 80063b0:	370c      	adds	r7, #12
 80063b2:	46bd      	mov	sp, r7
 80063b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b8:	4770      	bx	lr
 80063ba:	bf00      	nop
 80063bc:	e000e100 	.word	0xe000e100

080063c0 <__NVIC_SetPriority>:
{
 80063c0:	b480      	push	{r7}
 80063c2:	b083      	sub	sp, #12
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	4603      	mov	r3, r0
 80063c8:	6039      	str	r1, [r7, #0]
 80063ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80063cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	db0a      	blt.n	80063ea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	b2da      	uxtb	r2, r3
 80063d8:	490c      	ldr	r1, [pc, #48]	; (800640c <__NVIC_SetPriority+0x4c>)
 80063da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063de:	0112      	lsls	r2, r2, #4
 80063e0:	b2d2      	uxtb	r2, r2
 80063e2:	440b      	add	r3, r1
 80063e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80063e8:	e00a      	b.n	8006400 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	b2da      	uxtb	r2, r3
 80063ee:	4908      	ldr	r1, [pc, #32]	; (8006410 <__NVIC_SetPriority+0x50>)
 80063f0:	79fb      	ldrb	r3, [r7, #7]
 80063f2:	f003 030f 	and.w	r3, r3, #15
 80063f6:	3b04      	subs	r3, #4
 80063f8:	0112      	lsls	r2, r2, #4
 80063fa:	b2d2      	uxtb	r2, r2
 80063fc:	440b      	add	r3, r1
 80063fe:	761a      	strb	r2, [r3, #24]
}
 8006400:	bf00      	nop
 8006402:	370c      	adds	r7, #12
 8006404:	46bd      	mov	sp, r7
 8006406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640a:	4770      	bx	lr
 800640c:	e000e100 	.word	0xe000e100
 8006410:	e000ed00 	.word	0xe000ed00

08006414 <NVIC_EncodePriority>:
{
 8006414:	b480      	push	{r7}
 8006416:	b089      	sub	sp, #36	; 0x24
 8006418:	af00      	add	r7, sp, #0
 800641a:	60f8      	str	r0, [r7, #12]
 800641c:	60b9      	str	r1, [r7, #8]
 800641e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	f003 0307 	and.w	r3, r3, #7
 8006426:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006428:	69fb      	ldr	r3, [r7, #28]
 800642a:	f1c3 0307 	rsb	r3, r3, #7
 800642e:	2b04      	cmp	r3, #4
 8006430:	bf28      	it	cs
 8006432:	2304      	movcs	r3, #4
 8006434:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006436:	69fb      	ldr	r3, [r7, #28]
 8006438:	3304      	adds	r3, #4
 800643a:	2b06      	cmp	r3, #6
 800643c:	d902      	bls.n	8006444 <NVIC_EncodePriority+0x30>
 800643e:	69fb      	ldr	r3, [r7, #28]
 8006440:	3b03      	subs	r3, #3
 8006442:	e000      	b.n	8006446 <NVIC_EncodePriority+0x32>
 8006444:	2300      	movs	r3, #0
 8006446:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006448:	f04f 32ff 	mov.w	r2, #4294967295
 800644c:	69bb      	ldr	r3, [r7, #24]
 800644e:	fa02 f303 	lsl.w	r3, r2, r3
 8006452:	43da      	mvns	r2, r3
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	401a      	ands	r2, r3
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800645c:	f04f 31ff 	mov.w	r1, #4294967295
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	fa01 f303 	lsl.w	r3, r1, r3
 8006466:	43d9      	mvns	r1, r3
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800646c:	4313      	orrs	r3, r2
}
 800646e:	4618      	mov	r0, r3
 8006470:	3724      	adds	r7, #36	; 0x24
 8006472:	46bd      	mov	sp, r7
 8006474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006478:	4770      	bx	lr
	...

0800647c <LL_AHB2_GRP1_EnableClock>:
{
 800647c:	b480      	push	{r7}
 800647e:	b085      	sub	sp, #20
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006484:	4b08      	ldr	r3, [pc, #32]	; (80064a8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006486:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006488:	4907      	ldr	r1, [pc, #28]	; (80064a8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	4313      	orrs	r3, r2
 800648e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006490:	4b05      	ldr	r3, [pc, #20]	; (80064a8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006492:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	4013      	ands	r3, r2
 8006498:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800649a:	68fb      	ldr	r3, [r7, #12]
}
 800649c:	bf00      	nop
 800649e:	3714      	adds	r7, #20
 80064a0:	46bd      	mov	sp, r7
 80064a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a6:	4770      	bx	lr
 80064a8:	40021000 	.word	0x40021000

080064ac <LL_APB1_GRP1_EnableClock>:
{
 80064ac:	b480      	push	{r7}
 80064ae:	b085      	sub	sp, #20
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80064b4:	4b08      	ldr	r3, [pc, #32]	; (80064d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80064b6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80064b8:	4907      	ldr	r1, [pc, #28]	; (80064d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	4313      	orrs	r3, r2
 80064be:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80064c0:	4b05      	ldr	r3, [pc, #20]	; (80064d8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80064c2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	4013      	ands	r3, r2
 80064c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80064ca:	68fb      	ldr	r3, [r7, #12]
}
 80064cc:	bf00      	nop
 80064ce:	3714      	adds	r7, #20
 80064d0:	46bd      	mov	sp, r7
 80064d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d6:	4770      	bx	lr
 80064d8:	40021000 	.word	0x40021000

080064dc <LL_TIM_EnableARRPreload>:
{
 80064dc:	b480      	push	{r7}
 80064de:	b083      	sub	sp, #12
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	601a      	str	r2, [r3, #0]
}
 80064f0:	bf00      	nop
 80064f2:	370c      	adds	r7, #12
 80064f4:	46bd      	mov	sp, r7
 80064f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fa:	4770      	bx	lr

080064fc <LL_TIM_OC_EnableFast>:
{
 80064fc:	b480      	push	{r7}
 80064fe:	b085      	sub	sp, #20
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
 8006504:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	2b01      	cmp	r3, #1
 800650a:	d02e      	beq.n	800656a <LL_TIM_OC_EnableFast+0x6e>
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	2b04      	cmp	r3, #4
 8006510:	d029      	beq.n	8006566 <LL_TIM_OC_EnableFast+0x6a>
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	2b10      	cmp	r3, #16
 8006516:	d024      	beq.n	8006562 <LL_TIM_OC_EnableFast+0x66>
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	2b40      	cmp	r3, #64	; 0x40
 800651c:	d01f      	beq.n	800655e <LL_TIM_OC_EnableFast+0x62>
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006524:	d019      	beq.n	800655a <LL_TIM_OC_EnableFast+0x5e>
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800652c:	d013      	beq.n	8006556 <LL_TIM_OC_EnableFast+0x5a>
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006534:	d00d      	beq.n	8006552 <LL_TIM_OC_EnableFast+0x56>
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800653c:	d007      	beq.n	800654e <LL_TIM_OC_EnableFast+0x52>
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006544:	d101      	bne.n	800654a <LL_TIM_OC_EnableFast+0x4e>
 8006546:	2308      	movs	r3, #8
 8006548:	e010      	b.n	800656c <LL_TIM_OC_EnableFast+0x70>
 800654a:	2309      	movs	r3, #9
 800654c:	e00e      	b.n	800656c <LL_TIM_OC_EnableFast+0x70>
 800654e:	2307      	movs	r3, #7
 8006550:	e00c      	b.n	800656c <LL_TIM_OC_EnableFast+0x70>
 8006552:	2306      	movs	r3, #6
 8006554:	e00a      	b.n	800656c <LL_TIM_OC_EnableFast+0x70>
 8006556:	2305      	movs	r3, #5
 8006558:	e008      	b.n	800656c <LL_TIM_OC_EnableFast+0x70>
 800655a:	2304      	movs	r3, #4
 800655c:	e006      	b.n	800656c <LL_TIM_OC_EnableFast+0x70>
 800655e:	2303      	movs	r3, #3
 8006560:	e004      	b.n	800656c <LL_TIM_OC_EnableFast+0x70>
 8006562:	2302      	movs	r3, #2
 8006564:	e002      	b.n	800656c <LL_TIM_OC_EnableFast+0x70>
 8006566:	2301      	movs	r3, #1
 8006568:	e000      	b.n	800656c <LL_TIM_OC_EnableFast+0x70>
 800656a:	2300      	movs	r3, #0
 800656c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	3318      	adds	r3, #24
 8006572:	4619      	mov	r1, r3
 8006574:	7bfb      	ldrb	r3, [r7, #15]
 8006576:	4a0a      	ldr	r2, [pc, #40]	; (80065a0 <LL_TIM_OC_EnableFast+0xa4>)
 8006578:	5cd3      	ldrb	r3, [r2, r3]
 800657a:	440b      	add	r3, r1
 800657c:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	681a      	ldr	r2, [r3, #0]
 8006582:	7bfb      	ldrb	r3, [r7, #15]
 8006584:	4907      	ldr	r1, [pc, #28]	; (80065a4 <LL_TIM_OC_EnableFast+0xa8>)
 8006586:	5ccb      	ldrb	r3, [r1, r3]
 8006588:	4619      	mov	r1, r3
 800658a:	2304      	movs	r3, #4
 800658c:	408b      	lsls	r3, r1
 800658e:	431a      	orrs	r2, r3
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	601a      	str	r2, [r3, #0]
}
 8006594:	bf00      	nop
 8006596:	3714      	adds	r7, #20
 8006598:	46bd      	mov	sp, r7
 800659a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659e:	4770      	bx	lr
 80065a0:	0800ef58 	.word	0x0800ef58
 80065a4:	0800ef64 	.word	0x0800ef64

080065a8 <LL_TIM_OC_EnablePreload>:
{
 80065a8:	b480      	push	{r7}
 80065aa:	b085      	sub	sp, #20
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
 80065b0:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	2b01      	cmp	r3, #1
 80065b6:	d02e      	beq.n	8006616 <LL_TIM_OC_EnablePreload+0x6e>
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	2b04      	cmp	r3, #4
 80065bc:	d029      	beq.n	8006612 <LL_TIM_OC_EnablePreload+0x6a>
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	2b10      	cmp	r3, #16
 80065c2:	d024      	beq.n	800660e <LL_TIM_OC_EnablePreload+0x66>
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	2b40      	cmp	r3, #64	; 0x40
 80065c8:	d01f      	beq.n	800660a <LL_TIM_OC_EnablePreload+0x62>
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065d0:	d019      	beq.n	8006606 <LL_TIM_OC_EnablePreload+0x5e>
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065d8:	d013      	beq.n	8006602 <LL_TIM_OC_EnablePreload+0x5a>
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065e0:	d00d      	beq.n	80065fe <LL_TIM_OC_EnablePreload+0x56>
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80065e8:	d007      	beq.n	80065fa <LL_TIM_OC_EnablePreload+0x52>
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80065f0:	d101      	bne.n	80065f6 <LL_TIM_OC_EnablePreload+0x4e>
 80065f2:	2308      	movs	r3, #8
 80065f4:	e010      	b.n	8006618 <LL_TIM_OC_EnablePreload+0x70>
 80065f6:	2309      	movs	r3, #9
 80065f8:	e00e      	b.n	8006618 <LL_TIM_OC_EnablePreload+0x70>
 80065fa:	2307      	movs	r3, #7
 80065fc:	e00c      	b.n	8006618 <LL_TIM_OC_EnablePreload+0x70>
 80065fe:	2306      	movs	r3, #6
 8006600:	e00a      	b.n	8006618 <LL_TIM_OC_EnablePreload+0x70>
 8006602:	2305      	movs	r3, #5
 8006604:	e008      	b.n	8006618 <LL_TIM_OC_EnablePreload+0x70>
 8006606:	2304      	movs	r3, #4
 8006608:	e006      	b.n	8006618 <LL_TIM_OC_EnablePreload+0x70>
 800660a:	2303      	movs	r3, #3
 800660c:	e004      	b.n	8006618 <LL_TIM_OC_EnablePreload+0x70>
 800660e:	2302      	movs	r3, #2
 8006610:	e002      	b.n	8006618 <LL_TIM_OC_EnablePreload+0x70>
 8006612:	2301      	movs	r3, #1
 8006614:	e000      	b.n	8006618 <LL_TIM_OC_EnablePreload+0x70>
 8006616:	2300      	movs	r3, #0
 8006618:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	3318      	adds	r3, #24
 800661e:	4619      	mov	r1, r3
 8006620:	7bfb      	ldrb	r3, [r7, #15]
 8006622:	4a0a      	ldr	r2, [pc, #40]	; (800664c <LL_TIM_OC_EnablePreload+0xa4>)
 8006624:	5cd3      	ldrb	r3, [r2, r3]
 8006626:	440b      	add	r3, r1
 8006628:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	681a      	ldr	r2, [r3, #0]
 800662e:	7bfb      	ldrb	r3, [r7, #15]
 8006630:	4907      	ldr	r1, [pc, #28]	; (8006650 <LL_TIM_OC_EnablePreload+0xa8>)
 8006632:	5ccb      	ldrb	r3, [r1, r3]
 8006634:	4619      	mov	r1, r3
 8006636:	2308      	movs	r3, #8
 8006638:	408b      	lsls	r3, r1
 800663a:	431a      	orrs	r2, r3
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	601a      	str	r2, [r3, #0]
}
 8006640:	bf00      	nop
 8006642:	3714      	adds	r7, #20
 8006644:	46bd      	mov	sp, r7
 8006646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664a:	4770      	bx	lr
 800664c:	0800ef58 	.word	0x0800ef58
 8006650:	0800ef64 	.word	0x0800ef64

08006654 <LL_TIM_SetClockSource>:
{
 8006654:	b480      	push	{r7}
 8006656:	b083      	sub	sp, #12
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
 800665c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	689b      	ldr	r3, [r3, #8]
 8006662:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8006666:	f023 0307 	bic.w	r3, r3, #7
 800666a:	683a      	ldr	r2, [r7, #0]
 800666c:	431a      	orrs	r2, r3
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	609a      	str	r2, [r3, #8]
}
 8006672:	bf00      	nop
 8006674:	370c      	adds	r7, #12
 8006676:	46bd      	mov	sp, r7
 8006678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667c:	4770      	bx	lr

0800667e <LL_TIM_SetTriggerOutput>:
{
 800667e:	b480      	push	{r7}
 8006680:	b083      	sub	sp, #12
 8006682:	af00      	add	r7, sp, #0
 8006684:	6078      	str	r0, [r7, #4]
 8006686:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	685b      	ldr	r3, [r3, #4]
 800668c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8006690:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006694:	683a      	ldr	r2, [r7, #0]
 8006696:	431a      	orrs	r2, r3
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	605a      	str	r2, [r3, #4]
}
 800669c:	bf00      	nop
 800669e:	370c      	adds	r7, #12
 80066a0:	46bd      	mov	sp, r7
 80066a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a6:	4770      	bx	lr

080066a8 <LL_TIM_DisableMasterSlaveMode>:
{
 80066a8:	b480      	push	{r7}
 80066aa:	b083      	sub	sp, #12
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	689b      	ldr	r3, [r3, #8]
 80066b4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	609a      	str	r2, [r3, #8]
}
 80066bc:	bf00      	nop
 80066be:	370c      	adds	r7, #12
 80066c0:	46bd      	mov	sp, r7
 80066c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c6:	4770      	bx	lr

080066c8 <delay_us>:

/*
 * Delais us, max = 6500uS
 */
void delay_us(unsigned short delay)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b083      	sub	sp, #12
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	4603      	mov	r3, r0
 80066d0:	80fb      	strh	r3, [r7, #6]
	TIM7->CNT = 0;
 80066d2:	4b15      	ldr	r3, [pc, #84]	; (8006728 <delay_us+0x60>)
 80066d4:	2200      	movs	r2, #0
 80066d6:	625a      	str	r2, [r3, #36]	; 0x24
	TIM7->PSC = 16;
 80066d8:	4b13      	ldr	r3, [pc, #76]	; (8006728 <delay_us+0x60>)
 80066da:	2210      	movs	r2, #16
 80066dc:	629a      	str	r2, [r3, #40]	; 0x28
	TIM7->ARR = delay * 10;
 80066de:	88fa      	ldrh	r2, [r7, #6]
 80066e0:	4613      	mov	r3, r2
 80066e2:	009b      	lsls	r3, r3, #2
 80066e4:	4413      	add	r3, r2
 80066e6:	005b      	lsls	r3, r3, #1
 80066e8:	461a      	mov	r2, r3
 80066ea:	4b0f      	ldr	r3, [pc, #60]	; (8006728 <delay_us+0x60>)
 80066ec:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM7->EGR |= TIM_EGR_UG;
 80066ee:	4b0e      	ldr	r3, [pc, #56]	; (8006728 <delay_us+0x60>)
 80066f0:	695b      	ldr	r3, [r3, #20]
 80066f2:	4a0d      	ldr	r2, [pc, #52]	; (8006728 <delay_us+0x60>)
 80066f4:	f043 0301 	orr.w	r3, r3, #1
 80066f8:	6153      	str	r3, [r2, #20]
	TIM7->SR = 0x0000;
 80066fa:	4b0b      	ldr	r3, [pc, #44]	; (8006728 <delay_us+0x60>)
 80066fc:	2200      	movs	r2, #0
 80066fe:	611a      	str	r2, [r3, #16]
	TIM7->CR1 |= TIM_CR1_CEN;
 8006700:	4b09      	ldr	r3, [pc, #36]	; (8006728 <delay_us+0x60>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4a08      	ldr	r2, [pc, #32]	; (8006728 <delay_us+0x60>)
 8006706:	f043 0301 	orr.w	r3, r3, #1
 800670a:	6013      	str	r3, [r2, #0]

	while(!(TIM7->SR & TIM_SR_UIF));
 800670c:	bf00      	nop
 800670e:	4b06      	ldr	r3, [pc, #24]	; (8006728 <delay_us+0x60>)
 8006710:	691b      	ldr	r3, [r3, #16]
 8006712:	f003 0301 	and.w	r3, r3, #1
 8006716:	2b00      	cmp	r3, #0
 8006718:	d0f9      	beq.n	800670e <delay_us+0x46>
}
 800671a:	bf00      	nop
 800671c:	bf00      	nop
 800671e:	370c      	adds	r7, #12
 8006720:	46bd      	mov	sp, r7
 8006722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006726:	4770      	bx	lr
 8006728:	40001400 	.word	0x40001400

0800672c <delay_ms>:

/*
 * Delais ms max = 1600 ms
 */
void delay_ms(unsigned short delay)
{
 800672c:	b480      	push	{r7}
 800672e:	b083      	sub	sp, #12
 8006730:	af00      	add	r7, sp, #0
 8006732:	4603      	mov	r3, r0
 8006734:	80fb      	strh	r3, [r7, #6]
	TIM7->CNT = 0;
 8006736:	4b16      	ldr	r3, [pc, #88]	; (8006790 <delay_ms+0x64>)
 8006738:	2200      	movs	r2, #0
 800673a:	625a      	str	r2, [r3, #36]	; 0x24
	TIM7->PSC = 4249;
 800673c:	4b14      	ldr	r3, [pc, #80]	; (8006790 <delay_ms+0x64>)
 800673e:	f241 0299 	movw	r2, #4249	; 0x1099
 8006742:	629a      	str	r2, [r3, #40]	; 0x28
	TIM7->ARR = delay * 40;
 8006744:	88fa      	ldrh	r2, [r7, #6]
 8006746:	4613      	mov	r3, r2
 8006748:	009b      	lsls	r3, r3, #2
 800674a:	4413      	add	r3, r2
 800674c:	00db      	lsls	r3, r3, #3
 800674e:	461a      	mov	r2, r3
 8006750:	4b0f      	ldr	r3, [pc, #60]	; (8006790 <delay_ms+0x64>)
 8006752:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM7->EGR |= TIM_EGR_UG;
 8006754:	4b0e      	ldr	r3, [pc, #56]	; (8006790 <delay_ms+0x64>)
 8006756:	695b      	ldr	r3, [r3, #20]
 8006758:	4a0d      	ldr	r2, [pc, #52]	; (8006790 <delay_ms+0x64>)
 800675a:	f043 0301 	orr.w	r3, r3, #1
 800675e:	6153      	str	r3, [r2, #20]
	TIM7->SR = 0x0000;
 8006760:	4b0b      	ldr	r3, [pc, #44]	; (8006790 <delay_ms+0x64>)
 8006762:	2200      	movs	r2, #0
 8006764:	611a      	str	r2, [r3, #16]
	TIM7->CR1 |= TIM_CR1_CEN;
 8006766:	4b0a      	ldr	r3, [pc, #40]	; (8006790 <delay_ms+0x64>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4a09      	ldr	r2, [pc, #36]	; (8006790 <delay_ms+0x64>)
 800676c:	f043 0301 	orr.w	r3, r3, #1
 8006770:	6013      	str	r3, [r2, #0]

	while(!(TIM7->SR & TIM_SR_UIF));
 8006772:	bf00      	nop
 8006774:	4b06      	ldr	r3, [pc, #24]	; (8006790 <delay_ms+0x64>)
 8006776:	691b      	ldr	r3, [r3, #16]
 8006778:	f003 0301 	and.w	r3, r3, #1
 800677c:	2b00      	cmp	r3, #0
 800677e:	d0f9      	beq.n	8006774 <delay_ms+0x48>
}
 8006780:	bf00      	nop
 8006782:	bf00      	nop
 8006784:	370c      	adds	r7, #12
 8006786:	46bd      	mov	sp, r7
 8006788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678c:	4770      	bx	lr
 800678e:	bf00      	nop
 8006790:	40001400 	.word	0x40001400

08006794 <myInitTIM>:
/*
 * Used for provide an interrupt by 1ms
 */
void myInitTIM(void)
{
 8006794:	b480      	push	{r7}
 8006796:	af00      	add	r7, sp, #0

	TIM6->DIER |= TIM_DIER_UIE;
 8006798:	4b61      	ldr	r3, [pc, #388]	; (8006920 <myInitTIM+0x18c>)
 800679a:	68db      	ldr	r3, [r3, #12]
 800679c:	4a60      	ldr	r2, [pc, #384]	; (8006920 <myInitTIM+0x18c>)
 800679e:	f043 0301 	orr.w	r3, r3, #1
 80067a2:	60d3      	str	r3, [r2, #12]
	TIM6->CR1 |= TIM_CR1_CEN;
 80067a4:	4b5e      	ldr	r3, [pc, #376]	; (8006920 <myInitTIM+0x18c>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a5d      	ldr	r2, [pc, #372]	; (8006920 <myInitTIM+0x18c>)
 80067aa:	f043 0301 	orr.w	r3, r3, #1
 80067ae:	6013      	str	r3, [r2, #0]
//49
	 // f = 340khz => fpulse = 170khz max => 1700mm/s, min => 0,051880674448768mm/s
	TIM3->PSC = 0; // f = 340khz => fpulse = 170khz max => 1700mm/s, min => 0,051880674448768mm/s
 80067b0:	4b5c      	ldr	r3, [pc, #368]	; (8006924 <myInitTIM+0x190>)
 80067b2:	2200      	movs	r2, #0
 80067b4:	629a      	str	r2, [r3, #40]	; 0x28
	TIM4->PSC = 0; // f = 340khz => fpulse = 170khz max => 1700mm/s, min => 0,051880674448768mm/s
 80067b6:	4b5c      	ldr	r3, [pc, #368]	; (8006928 <myInitTIM+0x194>)
 80067b8:	2200      	movs	r2, #0
 80067ba:	629a      	str	r2, [r3, #40]	; 0x28
	TIM5->PSC = 0; // f = 340khz => fpulse = 170khz max => 1700mm/s, min => 0,051880674448768mm/s
 80067bc:	4b5b      	ldr	r3, [pc, #364]	; (800692c <myInitTIM+0x198>)
 80067be:	2200      	movs	r2, #0
 80067c0:	629a      	str	r2, [r3, #40]	; 0x28
	 // force Update event and take account of PSC.
	TIM3->EGR |= TIM_EGR_UG; // force Update event and take account of PSC.
 80067c2:	4b58      	ldr	r3, [pc, #352]	; (8006924 <myInitTIM+0x190>)
 80067c4:	695b      	ldr	r3, [r3, #20]
 80067c6:	4a57      	ldr	r2, [pc, #348]	; (8006924 <myInitTIM+0x190>)
 80067c8:	f043 0301 	orr.w	r3, r3, #1
 80067cc:	6153      	str	r3, [r2, #20]
	TIM4->EGR |= TIM_EGR_UG; // force Update event and take account of PSC.
 80067ce:	4b56      	ldr	r3, [pc, #344]	; (8006928 <myInitTIM+0x194>)
 80067d0:	695b      	ldr	r3, [r3, #20]
 80067d2:	4a55      	ldr	r2, [pc, #340]	; (8006928 <myInitTIM+0x194>)
 80067d4:	f043 0301 	orr.w	r3, r3, #1
 80067d8:	6153      	str	r3, [r2, #20]
	TIM5->EGR |= TIM_EGR_UG; // force Update event and take account of PSC.
 80067da:	4b54      	ldr	r3, [pc, #336]	; (800692c <myInitTIM+0x198>)
 80067dc:	695b      	ldr	r3, [r3, #20]
 80067de:	4a53      	ldr	r2, [pc, #332]	; (800692c <myInitTIM+0x198>)
 80067e0:	f043 0301 	orr.w	r3, r3, #1
 80067e4:	6153      	str	r3, [r2, #20]


	TIM2->PSC = 0;
 80067e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80067ea:	2200      	movs	r2, #0
 80067ec:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->CNT = 0;
 80067ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80067f2:	2200      	movs	r2, #0
 80067f4:	625a      	str	r2, [r3, #36]	; 0x24
	TIM2->CCR1 = 0x7FFF;
 80067f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80067fa:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80067fe:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->ARR = 0xFFFF;
 8006800:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006804:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006808:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->EGR |= TIM_EGR_UG;
 800680a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800680e:	695b      	ldr	r3, [r3, #20]
 8006810:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006814:	f043 0301 	orr.w	r3, r3, #1
 8006818:	6153      	str	r3, [r2, #20]
	TIM2->CCER |= TIM_CCER_CC1E;
 800681a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800681e:	6a1b      	ldr	r3, [r3, #32]
 8006820:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006824:	f043 0301 	orr.w	r3, r3, #1
 8006828:	6213      	str	r3, [r2, #32]
	TIM2->SR = 0x000000;
 800682a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800682e:	2200      	movs	r2, #0
 8006830:	611a      	str	r2, [r3, #16]
	TIM2->DIER |= TIM_DIER_UIE;
 8006832:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006836:	68db      	ldr	r3, [r3, #12]
 8006838:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800683c:	f043 0301 	orr.w	r3, r3, #1
 8006840:	60d3      	str	r3, [r2, #12]

	TIM3->PSC = 0;
 8006842:	4b38      	ldr	r3, [pc, #224]	; (8006924 <myInitTIM+0x190>)
 8006844:	2200      	movs	r2, #0
 8006846:	629a      	str	r2, [r3, #40]	; 0x28
	TIM3->CNT = 0;
 8006848:	4b36      	ldr	r3, [pc, #216]	; (8006924 <myInitTIM+0x190>)
 800684a:	2200      	movs	r2, #0
 800684c:	625a      	str	r2, [r3, #36]	; 0x24
	TIM3->CCR1 = 0x7FFF;
 800684e:	4b35      	ldr	r3, [pc, #212]	; (8006924 <myInitTIM+0x190>)
 8006850:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8006854:	635a      	str	r2, [r3, #52]	; 0x34
	TIM3->ARR = 0xFFFF;
 8006856:	4b33      	ldr	r3, [pc, #204]	; (8006924 <myInitTIM+0x190>)
 8006858:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800685c:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM3->EGR |= TIM_EGR_UG;
 800685e:	4b31      	ldr	r3, [pc, #196]	; (8006924 <myInitTIM+0x190>)
 8006860:	695b      	ldr	r3, [r3, #20]
 8006862:	4a30      	ldr	r2, [pc, #192]	; (8006924 <myInitTIM+0x190>)
 8006864:	f043 0301 	orr.w	r3, r3, #1
 8006868:	6153      	str	r3, [r2, #20]
	TIM3->CCER |= TIM_CCER_CC1E;
 800686a:	4b2e      	ldr	r3, [pc, #184]	; (8006924 <myInitTIM+0x190>)
 800686c:	6a1b      	ldr	r3, [r3, #32]
 800686e:	4a2d      	ldr	r2, [pc, #180]	; (8006924 <myInitTIM+0x190>)
 8006870:	f043 0301 	orr.w	r3, r3, #1
 8006874:	6213      	str	r3, [r2, #32]
	TIM3->SR = 0x000000;
 8006876:	4b2b      	ldr	r3, [pc, #172]	; (8006924 <myInitTIM+0x190>)
 8006878:	2200      	movs	r2, #0
 800687a:	611a      	str	r2, [r3, #16]
	TIM3->DIER |= TIM_DIER_UIE;
 800687c:	4b29      	ldr	r3, [pc, #164]	; (8006924 <myInitTIM+0x190>)
 800687e:	68db      	ldr	r3, [r3, #12]
 8006880:	4a28      	ldr	r2, [pc, #160]	; (8006924 <myInitTIM+0x190>)
 8006882:	f043 0301 	orr.w	r3, r3, #1
 8006886:	60d3      	str	r3, [r2, #12]

	TIM4->PSC = 0;
 8006888:	4b27      	ldr	r3, [pc, #156]	; (8006928 <myInitTIM+0x194>)
 800688a:	2200      	movs	r2, #0
 800688c:	629a      	str	r2, [r3, #40]	; 0x28
	TIM4->CNT = 0;
 800688e:	4b26      	ldr	r3, [pc, #152]	; (8006928 <myInitTIM+0x194>)
 8006890:	2200      	movs	r2, #0
 8006892:	625a      	str	r2, [r3, #36]	; 0x24
	TIM4->CCR1 = 0x7FFF;
 8006894:	4b24      	ldr	r3, [pc, #144]	; (8006928 <myInitTIM+0x194>)
 8006896:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800689a:	635a      	str	r2, [r3, #52]	; 0x34
	TIM4->ARR = 0xFFFF;
 800689c:	4b22      	ldr	r3, [pc, #136]	; (8006928 <myInitTIM+0x194>)
 800689e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80068a2:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM4->EGR |= TIM_EGR_UG;
 80068a4:	4b20      	ldr	r3, [pc, #128]	; (8006928 <myInitTIM+0x194>)
 80068a6:	695b      	ldr	r3, [r3, #20]
 80068a8:	4a1f      	ldr	r2, [pc, #124]	; (8006928 <myInitTIM+0x194>)
 80068aa:	f043 0301 	orr.w	r3, r3, #1
 80068ae:	6153      	str	r3, [r2, #20]
	TIM4->CCER |= TIM_CCER_CC1E;
 80068b0:	4b1d      	ldr	r3, [pc, #116]	; (8006928 <myInitTIM+0x194>)
 80068b2:	6a1b      	ldr	r3, [r3, #32]
 80068b4:	4a1c      	ldr	r2, [pc, #112]	; (8006928 <myInitTIM+0x194>)
 80068b6:	f043 0301 	orr.w	r3, r3, #1
 80068ba:	6213      	str	r3, [r2, #32]
	TIM4->SR = 0x000000;
 80068bc:	4b1a      	ldr	r3, [pc, #104]	; (8006928 <myInitTIM+0x194>)
 80068be:	2200      	movs	r2, #0
 80068c0:	611a      	str	r2, [r3, #16]
	TIM4->DIER |= TIM_DIER_UIE;
 80068c2:	4b19      	ldr	r3, [pc, #100]	; (8006928 <myInitTIM+0x194>)
 80068c4:	68db      	ldr	r3, [r3, #12]
 80068c6:	4a18      	ldr	r2, [pc, #96]	; (8006928 <myInitTIM+0x194>)
 80068c8:	f043 0301 	orr.w	r3, r3, #1
 80068cc:	60d3      	str	r3, [r2, #12]

	TIM5->PSC = 0;
 80068ce:	4b17      	ldr	r3, [pc, #92]	; (800692c <myInitTIM+0x198>)
 80068d0:	2200      	movs	r2, #0
 80068d2:	629a      	str	r2, [r3, #40]	; 0x28
	TIM5->CNT = 0;
 80068d4:	4b15      	ldr	r3, [pc, #84]	; (800692c <myInitTIM+0x198>)
 80068d6:	2200      	movs	r2, #0
 80068d8:	625a      	str	r2, [r3, #36]	; 0x24
	TIM5->CCR1 = 0x7FFF;
 80068da:	4b14      	ldr	r3, [pc, #80]	; (800692c <myInitTIM+0x198>)
 80068dc:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80068e0:	635a      	str	r2, [r3, #52]	; 0x34
	TIM5->ARR = 0xFFFF;
 80068e2:	4b12      	ldr	r3, [pc, #72]	; (800692c <myInitTIM+0x198>)
 80068e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80068e8:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM5->EGR |= TIM_EGR_UG;
 80068ea:	4b10      	ldr	r3, [pc, #64]	; (800692c <myInitTIM+0x198>)
 80068ec:	695b      	ldr	r3, [r3, #20]
 80068ee:	4a0f      	ldr	r2, [pc, #60]	; (800692c <myInitTIM+0x198>)
 80068f0:	f043 0301 	orr.w	r3, r3, #1
 80068f4:	6153      	str	r3, [r2, #20]
	TIM5->CCER |= TIM_CCER_CC1E;
 80068f6:	4b0d      	ldr	r3, [pc, #52]	; (800692c <myInitTIM+0x198>)
 80068f8:	6a1b      	ldr	r3, [r3, #32]
 80068fa:	4a0c      	ldr	r2, [pc, #48]	; (800692c <myInitTIM+0x198>)
 80068fc:	f043 0301 	orr.w	r3, r3, #1
 8006900:	6213      	str	r3, [r2, #32]
	TIM5->SR = 0x000000;
 8006902:	4b0a      	ldr	r3, [pc, #40]	; (800692c <myInitTIM+0x198>)
 8006904:	2200      	movs	r2, #0
 8006906:	611a      	str	r2, [r3, #16]
	TIM5->DIER |= TIM_DIER_UIE;
 8006908:	4b08      	ldr	r3, [pc, #32]	; (800692c <myInitTIM+0x198>)
 800690a:	68db      	ldr	r3, [r3, #12]
 800690c:	4a07      	ldr	r2, [pc, #28]	; (800692c <myInitTIM+0x198>)
 800690e:	f043 0301 	orr.w	r3, r3, #1
 8006912:	60d3      	str	r3, [r2, #12]


}
 8006914:	bf00      	nop
 8006916:	46bd      	mov	sp, r7
 8006918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691c:	4770      	bx	lr
 800691e:	bf00      	nop
 8006920:	40001000 	.word	0x40001000
 8006924:	40000400 	.word	0x40000400
 8006928:	40000800 	.word	0x40000800
 800692c:	40000c00 	.word	0x40000c00

08006930 <MX_TIM2_Init>:

TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b094      	sub	sp, #80	; 0x50
 8006934:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8006936:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800693a:	2200      	movs	r2, #0
 800693c:	601a      	str	r2, [r3, #0]
 800693e:	605a      	str	r2, [r3, #4]
 8006940:	609a      	str	r2, [r3, #8]
 8006942:	60da      	str	r2, [r3, #12]
 8006944:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8006946:	f107 031c 	add.w	r3, r7, #28
 800694a:	2220      	movs	r2, #32
 800694c:	2100      	movs	r1, #0
 800694e:	4618      	mov	r0, r3
 8006950:	f003 f9c8 	bl	8009ce4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006954:	1d3b      	adds	r3, r7, #4
 8006956:	2200      	movs	r2, #0
 8006958:	601a      	str	r2, [r3, #0]
 800695a:	605a      	str	r2, [r3, #4]
 800695c:	609a      	str	r2, [r3, #8]
 800695e:	60da      	str	r2, [r3, #12]
 8006960:	611a      	str	r2, [r3, #16]
 8006962:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8006964:	2001      	movs	r0, #1
 8006966:	f7ff fda1 	bl	80064ac <LL_APB1_GRP1_EnableClock>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800696a:	f7ff fcfd 	bl	8006368 <__NVIC_GetPriorityGrouping>
 800696e:	4603      	mov	r3, r0
 8006970:	2200      	movs	r2, #0
 8006972:	2100      	movs	r1, #0
 8006974:	4618      	mov	r0, r3
 8006976:	f7ff fd4d 	bl	8006414 <NVIC_EncodePriority>
 800697a:	4603      	mov	r3, r0
 800697c:	4619      	mov	r1, r3
 800697e:	201c      	movs	r0, #28
 8006980:	f7ff fd1e 	bl	80063c0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 8006984:	201c      	movs	r0, #28
 8006986:	f7ff fcfd 	bl	8006384 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 800698a:	2300      	movs	r3, #0
 800698c:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800698e:	2300      	movs	r3, #0
 8006990:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 4.294967295E9;
 8006992:	f04f 33ff 	mov.w	r3, #4294967295
 8006996:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8006998:	2300      	movs	r3, #0
 800699a:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 800699c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80069a0:	4619      	mov	r1, r3
 80069a2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80069a6:	f002 fc37 	bl	8009218 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM2);
 80069aa:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80069ae:	f7ff fd95 	bl	80064dc <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 80069b2:	2100      	movs	r1, #0
 80069b4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80069b8:	f7ff fe4c 	bl	8006654 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH1);
 80069bc:	2101      	movs	r1, #1
 80069be:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80069c2:	f7ff fdf1 	bl	80065a8 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM2;
 80069c6:	2370      	movs	r3, #112	; 0x70
 80069c8:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80069ca:	2300      	movs	r3, #0
 80069cc:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80069ce:	2300      	movs	r3, #0
 80069d0:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 80069d2:	2300      	movs	r3, #0
 80069d4:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80069d6:	2300      	movs	r3, #0
 80069d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80069da:	f107 031c 	add.w	r3, r7, #28
 80069de:	461a      	mov	r2, r3
 80069e0:	2101      	movs	r1, #1
 80069e2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80069e6:	f002 fcb9 	bl	800935c <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM2, LL_TIM_CHANNEL_CH1);
 80069ea:	2101      	movs	r1, #1
 80069ec:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80069f0:	f7ff fd84 	bl	80064fc <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 80069f4:	2100      	movs	r1, #0
 80069f6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80069fa:	f7ff fe40 	bl	800667e <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 80069fe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8006a02:	f7ff fe51 	bl	80066a8 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8006a06:	2001      	movs	r0, #1
 8006a08:	f7ff fd38 	bl	800647c <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006a10:	2302      	movs	r3, #2
 8006a12:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006a14:	2300      	movs	r3, #0
 8006a16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006a18:	2300      	movs	r3, #0
 8006a1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8006a20:	2301      	movs	r3, #1
 8006a22:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006a24:	1d3b      	adds	r3, r7, #4
 8006a26:	4619      	mov	r1, r3
 8006a28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006a2c:	f001 fed5 	bl	80087da <LL_GPIO_Init>

}
 8006a30:	bf00      	nop
 8006a32:	3750      	adds	r7, #80	; 0x50
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd80      	pop	{r7, pc}

08006a38 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b094      	sub	sp, #80	; 0x50
 8006a3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8006a3e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006a42:	2200      	movs	r2, #0
 8006a44:	601a      	str	r2, [r3, #0]
 8006a46:	605a      	str	r2, [r3, #4]
 8006a48:	609a      	str	r2, [r3, #8]
 8006a4a:	60da      	str	r2, [r3, #12]
 8006a4c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8006a4e:	f107 031c 	add.w	r3, r7, #28
 8006a52:	2220      	movs	r2, #32
 8006a54:	2100      	movs	r1, #0
 8006a56:	4618      	mov	r0, r3
 8006a58:	f003 f944 	bl	8009ce4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006a5c:	1d3b      	adds	r3, r7, #4
 8006a5e:	2200      	movs	r2, #0
 8006a60:	601a      	str	r2, [r3, #0]
 8006a62:	605a      	str	r2, [r3, #4]
 8006a64:	609a      	str	r2, [r3, #8]
 8006a66:	60da      	str	r2, [r3, #12]
 8006a68:	611a      	str	r2, [r3, #16]
 8006a6a:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8006a6c:	2002      	movs	r0, #2
 8006a6e:	f7ff fd1d 	bl	80064ac <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8006a72:	f7ff fc79 	bl	8006368 <__NVIC_GetPriorityGrouping>
 8006a76:	4603      	mov	r3, r0
 8006a78:	2200      	movs	r2, #0
 8006a7a:	2100      	movs	r1, #0
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	f7ff fcc9 	bl	8006414 <NVIC_EncodePriority>
 8006a82:	4603      	mov	r3, r0
 8006a84:	4619      	mov	r1, r3
 8006a86:	201d      	movs	r0, #29
 8006a88:	f7ff fc9a 	bl	80063c0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 8006a8c:	201d      	movs	r0, #29
 8006a8e:	f7ff fc79 	bl	8006384 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8006a92:	2300      	movs	r3, #0
 8006a94:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8006a96:	2300      	movs	r3, #0
 8006a98:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 65535;
 8006a9a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006a9e:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8006aa4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006aa8:	4619      	mov	r1, r3
 8006aaa:	4821      	ldr	r0, [pc, #132]	; (8006b30 <MX_TIM3_Init+0xf8>)
 8006aac:	f002 fbb4 	bl	8009218 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 8006ab0:	481f      	ldr	r0, [pc, #124]	; (8006b30 <MX_TIM3_Init+0xf8>)
 8006ab2:	f7ff fd13 	bl	80064dc <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8006ab6:	2100      	movs	r1, #0
 8006ab8:	481d      	ldr	r0, [pc, #116]	; (8006b30 <MX_TIM3_Init+0xf8>)
 8006aba:	f7ff fdcb 	bl	8006654 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH1);
 8006abe:	2101      	movs	r1, #1
 8006ac0:	481b      	ldr	r0, [pc, #108]	; (8006b30 <MX_TIM3_Init+0xf8>)
 8006ac2:	f7ff fd71 	bl	80065a8 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM2;
 8006ac6:	2370      	movs	r3, #112	; 0x70
 8006ac8:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8006aca:	2300      	movs	r3, #0
 8006acc:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8006ace:	2300      	movs	r3, #0
 8006ad0:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8006ada:	f107 031c 	add.w	r3, r7, #28
 8006ade:	461a      	mov	r2, r3
 8006ae0:	2101      	movs	r1, #1
 8006ae2:	4813      	ldr	r0, [pc, #76]	; (8006b30 <MX_TIM3_Init+0xf8>)
 8006ae4:	f002 fc3a 	bl	800935c <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM3, LL_TIM_CHANNEL_CH1);
 8006ae8:	2101      	movs	r1, #1
 8006aea:	4811      	ldr	r0, [pc, #68]	; (8006b30 <MX_TIM3_Init+0xf8>)
 8006aec:	f7ff fd06 	bl	80064fc <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8006af0:	2100      	movs	r1, #0
 8006af2:	480f      	ldr	r0, [pc, #60]	; (8006b30 <MX_TIM3_Init+0xf8>)
 8006af4:	f7ff fdc3 	bl	800667e <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8006af8:	480d      	ldr	r0, [pc, #52]	; (8006b30 <MX_TIM3_Init+0xf8>)
 8006afa:	f7ff fdd5 	bl	80066a8 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8006afe:	2001      	movs	r0, #1
 8006b00:	f7ff fcbc 	bl	800647c <LL_AHB2_GRP1_EnableClock>
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8006b04:	2340      	movs	r3, #64	; 0x40
 8006b06:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006b08:	2302      	movs	r3, #2
 8006b0a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006b10:	2300      	movs	r3, #0
 8006b12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006b14:	2300      	movs	r3, #0
 8006b16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8006b18:	2302      	movs	r3, #2
 8006b1a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006b1c:	1d3b      	adds	r3, r7, #4
 8006b1e:	4619      	mov	r1, r3
 8006b20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006b24:	f001 fe59 	bl	80087da <LL_GPIO_Init>

}
 8006b28:	bf00      	nop
 8006b2a:	3750      	adds	r7, #80	; 0x50
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}
 8006b30:	40000400 	.word	0x40000400

08006b34 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b094      	sub	sp, #80	; 0x50
 8006b38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8006b3a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006b3e:	2200      	movs	r2, #0
 8006b40:	601a      	str	r2, [r3, #0]
 8006b42:	605a      	str	r2, [r3, #4]
 8006b44:	609a      	str	r2, [r3, #8]
 8006b46:	60da      	str	r2, [r3, #12]
 8006b48:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8006b4a:	f107 031c 	add.w	r3, r7, #28
 8006b4e:	2220      	movs	r2, #32
 8006b50:	2100      	movs	r1, #0
 8006b52:	4618      	mov	r0, r3
 8006b54:	f003 f8c6 	bl	8009ce4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b58:	1d3b      	adds	r3, r7, #4
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	601a      	str	r2, [r3, #0]
 8006b5e:	605a      	str	r2, [r3, #4]
 8006b60:	609a      	str	r2, [r3, #8]
 8006b62:	60da      	str	r2, [r3, #12]
 8006b64:	611a      	str	r2, [r3, #16]
 8006b66:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8006b68:	2004      	movs	r0, #4
 8006b6a:	f7ff fc9f 	bl	80064ac <LL_APB1_GRP1_EnableClock>

  /* TIM4 interrupt Init */
  NVIC_SetPriority(TIM4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8006b6e:	f7ff fbfb 	bl	8006368 <__NVIC_GetPriorityGrouping>
 8006b72:	4603      	mov	r3, r0
 8006b74:	2200      	movs	r2, #0
 8006b76:	2100      	movs	r1, #0
 8006b78:	4618      	mov	r0, r3
 8006b7a:	f7ff fc4b 	bl	8006414 <NVIC_EncodePriority>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	4619      	mov	r1, r3
 8006b82:	201e      	movs	r0, #30
 8006b84:	f7ff fc1c 	bl	80063c0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM4_IRQn);
 8006b88:	201e      	movs	r0, #30
 8006b8a:	f7ff fbfb 	bl	8006384 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8006b92:	2300      	movs	r3, #0
 8006b94:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 65535;
 8006b96:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006b9a:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8006ba0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006ba4:	4619      	mov	r1, r3
 8006ba6:	4822      	ldr	r0, [pc, #136]	; (8006c30 <MX_TIM4_Init+0xfc>)
 8006ba8:	f002 fb36 	bl	8009218 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM4);
 8006bac:	4820      	ldr	r0, [pc, #128]	; (8006c30 <MX_TIM4_Init+0xfc>)
 8006bae:	f7ff fc95 	bl	80064dc <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 8006bb2:	2100      	movs	r1, #0
 8006bb4:	481e      	ldr	r0, [pc, #120]	; (8006c30 <MX_TIM4_Init+0xfc>)
 8006bb6:	f7ff fd4d 	bl	8006654 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM4, LL_TIM_CHANNEL_CH1);
 8006bba:	2101      	movs	r1, #1
 8006bbc:	481c      	ldr	r0, [pc, #112]	; (8006c30 <MX_TIM4_Init+0xfc>)
 8006bbe:	f7ff fcf3 	bl	80065a8 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM2;
 8006bc2:	2370      	movs	r3, #112	; 0x70
 8006bc4:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8006bce:	2300      	movs	r3, #0
 8006bd0:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM4, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8006bd6:	f107 031c 	add.w	r3, r7, #28
 8006bda:	461a      	mov	r2, r3
 8006bdc:	2101      	movs	r1, #1
 8006bde:	4814      	ldr	r0, [pc, #80]	; (8006c30 <MX_TIM4_Init+0xfc>)
 8006be0:	f002 fbbc 	bl	800935c <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM4, LL_TIM_CHANNEL_CH1);
 8006be4:	2101      	movs	r1, #1
 8006be6:	4812      	ldr	r0, [pc, #72]	; (8006c30 <MX_TIM4_Init+0xfc>)
 8006be8:	f7ff fc88 	bl	80064fc <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8006bec:	2100      	movs	r1, #0
 8006bee:	4810      	ldr	r0, [pc, #64]	; (8006c30 <MX_TIM4_Init+0xfc>)
 8006bf0:	f7ff fd45 	bl	800667e <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8006bf4:	480e      	ldr	r0, [pc, #56]	; (8006c30 <MX_TIM4_Init+0xfc>)
 8006bf6:	f7ff fd57 	bl	80066a8 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8006bfa:	2001      	movs	r0, #1
 8006bfc:	f7ff fc3e 	bl	800647c <LL_AHB2_GRP1_EnableClock>
    /**TIM4 GPIO Configuration
    PA11     ------> TIM4_CH1
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_11;
 8006c00:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006c04:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006c06:	2302      	movs	r3, #2
 8006c08:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006c0e:	2300      	movs	r3, #0
 8006c10:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006c12:	2300      	movs	r3, #0
 8006c14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_10;
 8006c16:	230a      	movs	r3, #10
 8006c18:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c1a:	1d3b      	adds	r3, r7, #4
 8006c1c:	4619      	mov	r1, r3
 8006c1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006c22:	f001 fdda 	bl	80087da <LL_GPIO_Init>

}
 8006c26:	bf00      	nop
 8006c28:	3750      	adds	r7, #80	; 0x50
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}
 8006c2e:	bf00      	nop
 8006c30:	40000800 	.word	0x40000800

08006c34 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b094      	sub	sp, #80	; 0x50
 8006c38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8006c3a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006c3e:	2200      	movs	r2, #0
 8006c40:	601a      	str	r2, [r3, #0]
 8006c42:	605a      	str	r2, [r3, #4]
 8006c44:	609a      	str	r2, [r3, #8]
 8006c46:	60da      	str	r2, [r3, #12]
 8006c48:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8006c4a:	f107 031c 	add.w	r3, r7, #28
 8006c4e:	2220      	movs	r2, #32
 8006c50:	2100      	movs	r1, #0
 8006c52:	4618      	mov	r0, r3
 8006c54:	f003 f846 	bl	8009ce4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c58:	1d3b      	adds	r3, r7, #4
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	601a      	str	r2, [r3, #0]
 8006c5e:	605a      	str	r2, [r3, #4]
 8006c60:	609a      	str	r2, [r3, #8]
 8006c62:	60da      	str	r2, [r3, #12]
 8006c64:	611a      	str	r2, [r3, #16]
 8006c66:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 8006c68:	2008      	movs	r0, #8
 8006c6a:	f7ff fc1f 	bl	80064ac <LL_APB1_GRP1_EnableClock>

  /* TIM5 interrupt Init */
  NVIC_SetPriority(TIM5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8006c6e:	f7ff fb7b 	bl	8006368 <__NVIC_GetPriorityGrouping>
 8006c72:	4603      	mov	r3, r0
 8006c74:	2200      	movs	r2, #0
 8006c76:	2100      	movs	r1, #0
 8006c78:	4618      	mov	r0, r3
 8006c7a:	f7ff fbcb 	bl	8006414 <NVIC_EncodePriority>
 8006c7e:	4603      	mov	r3, r0
 8006c80:	4619      	mov	r1, r3
 8006c82:	2032      	movs	r0, #50	; 0x32
 8006c84:	f7ff fb9c 	bl	80063c0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM5_IRQn);
 8006c88:	2032      	movs	r0, #50	; 0x32
 8006c8a:	f7ff fb7b 	bl	8006384 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8006c8e:	2300      	movs	r3, #0
 8006c90:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8006c92:	2300      	movs	r3, #0
 8006c94:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 4.294967295E9;
 8006c96:	f04f 33ff 	mov.w	r3, #4294967295
 8006c9a:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 8006ca0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006ca4:	4619      	mov	r1, r3
 8006ca6:	4821      	ldr	r0, [pc, #132]	; (8006d2c <MX_TIM5_Init+0xf8>)
 8006ca8:	f002 fab6 	bl	8009218 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM5);
 8006cac:	481f      	ldr	r0, [pc, #124]	; (8006d2c <MX_TIM5_Init+0xf8>)
 8006cae:	f7ff fc15 	bl	80064dc <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 8006cb2:	2100      	movs	r1, #0
 8006cb4:	481d      	ldr	r0, [pc, #116]	; (8006d2c <MX_TIM5_Init+0xf8>)
 8006cb6:	f7ff fccd 	bl	8006654 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH1);
 8006cba:	2101      	movs	r1, #1
 8006cbc:	481b      	ldr	r0, [pc, #108]	; (8006d2c <MX_TIM5_Init+0xf8>)
 8006cbe:	f7ff fc73 	bl	80065a8 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM2;
 8006cc2:	2370      	movs	r3, #112	; 0x70
 8006cc4:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8006cca:	2300      	movs	r3, #0
 8006ccc:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8006cd6:	f107 031c 	add.w	r3, r7, #28
 8006cda:	461a      	mov	r2, r3
 8006cdc:	2101      	movs	r1, #1
 8006cde:	4813      	ldr	r0, [pc, #76]	; (8006d2c <MX_TIM5_Init+0xf8>)
 8006ce0:	f002 fb3c 	bl	800935c <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH1);
 8006ce4:	2101      	movs	r1, #1
 8006ce6:	4811      	ldr	r0, [pc, #68]	; (8006d2c <MX_TIM5_Init+0xf8>)
 8006ce8:	f7ff fc08 	bl	80064fc <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 8006cec:	2100      	movs	r1, #0
 8006cee:	480f      	ldr	r0, [pc, #60]	; (8006d2c <MX_TIM5_Init+0xf8>)
 8006cf0:	f7ff fcc5 	bl	800667e <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 8006cf4:	480d      	ldr	r0, [pc, #52]	; (8006d2c <MX_TIM5_Init+0xf8>)
 8006cf6:	f7ff fcd7 	bl	80066a8 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8006cfa:	2002      	movs	r0, #2
 8006cfc:	f7ff fbbe 	bl	800647c <LL_AHB2_GRP1_EnableClock>
    /**TIM5 GPIO Configuration
    PB2     ------> TIM5_CH1
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8006d00:	2304      	movs	r3, #4
 8006d02:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006d04:	2302      	movs	r3, #2
 8006d06:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006d08:	2300      	movs	r3, #0
 8006d0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006d10:	2300      	movs	r3, #0
 8006d12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8006d14:	2302      	movs	r3, #2
 8006d16:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006d18:	1d3b      	adds	r3, r7, #4
 8006d1a:	4619      	mov	r1, r3
 8006d1c:	4804      	ldr	r0, [pc, #16]	; (8006d30 <MX_TIM5_Init+0xfc>)
 8006d1e:	f001 fd5c 	bl	80087da <LL_GPIO_Init>

}
 8006d22:	bf00      	nop
 8006d24:	3750      	adds	r7, #80	; 0x50
 8006d26:	46bd      	mov	sp, r7
 8006d28:	bd80      	pop	{r7, pc}
 8006d2a:	bf00      	nop
 8006d2c:	40000c00 	.word	0x40000c00
 8006d30:	48000400 	.word	0x48000400

08006d34 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b086      	sub	sp, #24
 8006d38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8006d3a:	1d3b      	adds	r3, r7, #4
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	601a      	str	r2, [r3, #0]
 8006d40:	605a      	str	r2, [r3, #4]
 8006d42:	609a      	str	r2, [r3, #8]
 8006d44:	60da      	str	r2, [r3, #12]
 8006d46:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8006d48:	2010      	movs	r0, #16
 8006d4a:	f7ff fbaf 	bl	80064ac <LL_APB1_GRP1_EnableClock>

  /* TIM6 interrupt Init */
  NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1, 0));
 8006d4e:	f7ff fb0b 	bl	8006368 <__NVIC_GetPriorityGrouping>
 8006d52:	4603      	mov	r3, r0
 8006d54:	2200      	movs	r2, #0
 8006d56:	2101      	movs	r1, #1
 8006d58:	4618      	mov	r0, r3
 8006d5a:	f7ff fb5b 	bl	8006414 <NVIC_EncodePriority>
 8006d5e:	4603      	mov	r3, r0
 8006d60:	4619      	mov	r1, r3
 8006d62:	2036      	movs	r0, #54	; 0x36
 8006d64:	f7ff fb2c 	bl	80063c0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006d68:	2036      	movs	r0, #54	; 0x36
 8006d6a:	f7ff fb0b 	bl	8006384 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  TIM_InitStruct.Prescaler = 9;
 8006d6e:	2309      	movs	r3, #9
 8006d70:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8006d72:	2300      	movs	r3, #0
 8006d74:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 17000;
 8006d76:	f244 2368 	movw	r3, #17000	; 0x4268
 8006d7a:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8006d7c:	1d3b      	adds	r3, r7, #4
 8006d7e:	4619      	mov	r1, r3
 8006d80:	4808      	ldr	r0, [pc, #32]	; (8006da4 <MX_TIM6_Init+0x70>)
 8006d82:	f002 fa49 	bl	8009218 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM6);
 8006d86:	4807      	ldr	r0, [pc, #28]	; (8006da4 <MX_TIM6_Init+0x70>)
 8006d88:	f7ff fba8 	bl	80064dc <LL_TIM_EnableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_RESET);
 8006d8c:	2100      	movs	r1, #0
 8006d8e:	4805      	ldr	r0, [pc, #20]	; (8006da4 <MX_TIM6_Init+0x70>)
 8006d90:	f7ff fc75 	bl	800667e <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 8006d94:	4803      	ldr	r0, [pc, #12]	; (8006da4 <MX_TIM6_Init+0x70>)
 8006d96:	f7ff fc87 	bl	80066a8 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8006d9a:	bf00      	nop
 8006d9c:	3718      	adds	r7, #24
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bd80      	pop	{r7, pc}
 8006da2:	bf00      	nop
 8006da4:	40001000 	.word	0x40001000

08006da8 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b084      	sub	sp, #16
 8006dac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006dae:	1d3b      	adds	r3, r7, #4
 8006db0:	2200      	movs	r2, #0
 8006db2:	601a      	str	r2, [r3, #0]
 8006db4:	605a      	str	r2, [r3, #4]
 8006db6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8006db8:	4b19      	ldr	r3, [pc, #100]	; (8006e20 <MX_TIM7_Init+0x78>)
 8006dba:	4a1a      	ldr	r2, [pc, #104]	; (8006e24 <MX_TIM7_Init+0x7c>)
 8006dbc:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8006dbe:	4b18      	ldr	r3, [pc, #96]	; (8006e20 <MX_TIM7_Init+0x78>)
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006dc4:	4b16      	ldr	r3, [pc, #88]	; (8006e20 <MX_TIM7_Init+0x78>)
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8006dca:	4b15      	ldr	r3, [pc, #84]	; (8006e20 <MX_TIM7_Init+0x78>)
 8006dcc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006dd0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006dd2:	4b13      	ldr	r3, [pc, #76]	; (8006e20 <MX_TIM7_Init+0x78>)
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8006dd8:	4811      	ldr	r0, [pc, #68]	; (8006e20 <MX_TIM7_Init+0x78>)
 8006dda:	f001 f9c3 	bl	8008164 <HAL_TIM_Base_Init>
 8006dde:	4603      	mov	r3, r0
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d001      	beq.n	8006de8 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8006de4:	f7fe fa38 	bl	8005258 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim7, TIM_OPMODE_SINGLE) != HAL_OK)
 8006de8:	2108      	movs	r1, #8
 8006dea:	480d      	ldr	r0, [pc, #52]	; (8006e20 <MX_TIM7_Init+0x78>)
 8006dec:	f001 fa11 	bl	8008212 <HAL_TIM_OnePulse_Init>
 8006df0:	4603      	mov	r3, r0
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d001      	beq.n	8006dfa <MX_TIM7_Init+0x52>
  {
    Error_Handler();
 8006df6:	f7fe fa2f 	bl	8005258 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006dfe:	2300      	movs	r3, #0
 8006e00:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8006e02:	1d3b      	adds	r3, r7, #4
 8006e04:	4619      	mov	r1, r3
 8006e06:	4806      	ldr	r0, [pc, #24]	; (8006e20 <MX_TIM7_Init+0x78>)
 8006e08:	f001 fb06 	bl	8008418 <HAL_TIMEx_MasterConfigSynchronization>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d001      	beq.n	8006e16 <MX_TIM7_Init+0x6e>
  {
    Error_Handler();
 8006e12:	f7fe fa21 	bl	8005258 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8006e16:	bf00      	nop
 8006e18:	3710      	adds	r7, #16
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd80      	pop	{r7, pc}
 8006e1e:	bf00      	nop
 8006e20:	20000744 	.word	0x20000744
 8006e24:	40001400 	.word	0x40001400

08006e28 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	b085      	sub	sp, #20
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	4a0a      	ldr	r2, [pc, #40]	; (8006e60 <HAL_TIM_Base_MspInit+0x38>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d10b      	bne.n	8006e52 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8006e3a:	4b0a      	ldr	r3, [pc, #40]	; (8006e64 <HAL_TIM_Base_MspInit+0x3c>)
 8006e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e3e:	4a09      	ldr	r2, [pc, #36]	; (8006e64 <HAL_TIM_Base_MspInit+0x3c>)
 8006e40:	f043 0320 	orr.w	r3, r3, #32
 8006e44:	6593      	str	r3, [r2, #88]	; 0x58
 8006e46:	4b07      	ldr	r3, [pc, #28]	; (8006e64 <HAL_TIM_Base_MspInit+0x3c>)
 8006e48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e4a:	f003 0320 	and.w	r3, r3, #32
 8006e4e:	60fb      	str	r3, [r7, #12]
 8006e50:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8006e52:	bf00      	nop
 8006e54:	3714      	adds	r7, #20
 8006e56:	46bd      	mov	sp, r7
 8006e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5c:	4770      	bx	lr
 8006e5e:	bf00      	nop
 8006e60:	40001400 	.word	0x40001400
 8006e64:	40021000 	.word	0x40021000

08006e68 <__NVIC_GetPriorityGrouping>:
{
 8006e68:	b480      	push	{r7}
 8006e6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006e6c:	4b04      	ldr	r3, [pc, #16]	; (8006e80 <__NVIC_GetPriorityGrouping+0x18>)
 8006e6e:	68db      	ldr	r3, [r3, #12]
 8006e70:	0a1b      	lsrs	r3, r3, #8
 8006e72:	f003 0307 	and.w	r3, r3, #7
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7e:	4770      	bx	lr
 8006e80:	e000ed00 	.word	0xe000ed00

08006e84 <__NVIC_EnableIRQ>:
{
 8006e84:	b480      	push	{r7}
 8006e86:	b083      	sub	sp, #12
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	db0b      	blt.n	8006eae <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006e96:	79fb      	ldrb	r3, [r7, #7]
 8006e98:	f003 021f 	and.w	r2, r3, #31
 8006e9c:	4907      	ldr	r1, [pc, #28]	; (8006ebc <__NVIC_EnableIRQ+0x38>)
 8006e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ea2:	095b      	lsrs	r3, r3, #5
 8006ea4:	2001      	movs	r0, #1
 8006ea6:	fa00 f202 	lsl.w	r2, r0, r2
 8006eaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006eae:	bf00      	nop
 8006eb0:	370c      	adds	r7, #12
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb8:	4770      	bx	lr
 8006eba:	bf00      	nop
 8006ebc:	e000e100 	.word	0xe000e100

08006ec0 <__NVIC_SetPriority>:
{
 8006ec0:	b480      	push	{r7}
 8006ec2:	b083      	sub	sp, #12
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	6039      	str	r1, [r7, #0]
 8006eca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ecc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	db0a      	blt.n	8006eea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	b2da      	uxtb	r2, r3
 8006ed8:	490c      	ldr	r1, [pc, #48]	; (8006f0c <__NVIC_SetPriority+0x4c>)
 8006eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ede:	0112      	lsls	r2, r2, #4
 8006ee0:	b2d2      	uxtb	r2, r2
 8006ee2:	440b      	add	r3, r1
 8006ee4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006ee8:	e00a      	b.n	8006f00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	b2da      	uxtb	r2, r3
 8006eee:	4908      	ldr	r1, [pc, #32]	; (8006f10 <__NVIC_SetPriority+0x50>)
 8006ef0:	79fb      	ldrb	r3, [r7, #7]
 8006ef2:	f003 030f 	and.w	r3, r3, #15
 8006ef6:	3b04      	subs	r3, #4
 8006ef8:	0112      	lsls	r2, r2, #4
 8006efa:	b2d2      	uxtb	r2, r2
 8006efc:	440b      	add	r3, r1
 8006efe:	761a      	strb	r2, [r3, #24]
}
 8006f00:	bf00      	nop
 8006f02:	370c      	adds	r7, #12
 8006f04:	46bd      	mov	sp, r7
 8006f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0a:	4770      	bx	lr
 8006f0c:	e000e100 	.word	0xe000e100
 8006f10:	e000ed00 	.word	0xe000ed00

08006f14 <NVIC_EncodePriority>:
{
 8006f14:	b480      	push	{r7}
 8006f16:	b089      	sub	sp, #36	; 0x24
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	60f8      	str	r0, [r7, #12]
 8006f1c:	60b9      	str	r1, [r7, #8]
 8006f1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	f003 0307 	and.w	r3, r3, #7
 8006f26:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006f28:	69fb      	ldr	r3, [r7, #28]
 8006f2a:	f1c3 0307 	rsb	r3, r3, #7
 8006f2e:	2b04      	cmp	r3, #4
 8006f30:	bf28      	it	cs
 8006f32:	2304      	movcs	r3, #4
 8006f34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006f36:	69fb      	ldr	r3, [r7, #28]
 8006f38:	3304      	adds	r3, #4
 8006f3a:	2b06      	cmp	r3, #6
 8006f3c:	d902      	bls.n	8006f44 <NVIC_EncodePriority+0x30>
 8006f3e:	69fb      	ldr	r3, [r7, #28]
 8006f40:	3b03      	subs	r3, #3
 8006f42:	e000      	b.n	8006f46 <NVIC_EncodePriority+0x32>
 8006f44:	2300      	movs	r3, #0
 8006f46:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f48:	f04f 32ff 	mov.w	r2, #4294967295
 8006f4c:	69bb      	ldr	r3, [r7, #24]
 8006f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f52:	43da      	mvns	r2, r3
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	401a      	ands	r2, r3
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006f5c:	f04f 31ff 	mov.w	r1, #4294967295
 8006f60:	697b      	ldr	r3, [r7, #20]
 8006f62:	fa01 f303 	lsl.w	r3, r1, r3
 8006f66:	43d9      	mvns	r1, r3
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f6c:	4313      	orrs	r3, r2
}
 8006f6e:	4618      	mov	r0, r3
 8006f70:	3724      	adds	r7, #36	; 0x24
 8006f72:	46bd      	mov	sp, r7
 8006f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f78:	4770      	bx	lr
	...

08006f7c <LL_DMA_SetDataTransferDirection>:
{
 8006f7c:	b480      	push	{r7}
 8006f7e:	b087      	sub	sp, #28
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	60f8      	str	r0, [r7, #12]
 8006f84:	60b9      	str	r1, [r7, #8]
 8006f86:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8006f8c:	4a0e      	ldr	r2, [pc, #56]	; (8006fc8 <LL_DMA_SetDataTransferDirection+0x4c>)
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	4413      	add	r3, r2
 8006f92:	781b      	ldrb	r3, [r3, #0]
 8006f94:	461a      	mov	r2, r3
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	4413      	add	r3, r2
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006fa0:	f023 0310 	bic.w	r3, r3, #16
 8006fa4:	4908      	ldr	r1, [pc, #32]	; (8006fc8 <LL_DMA_SetDataTransferDirection+0x4c>)
 8006fa6:	68ba      	ldr	r2, [r7, #8]
 8006fa8:	440a      	add	r2, r1
 8006faa:	7812      	ldrb	r2, [r2, #0]
 8006fac:	4611      	mov	r1, r2
 8006fae:	697a      	ldr	r2, [r7, #20]
 8006fb0:	440a      	add	r2, r1
 8006fb2:	4611      	mov	r1, r2
 8006fb4:	687a      	ldr	r2, [r7, #4]
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	600b      	str	r3, [r1, #0]
}
 8006fba:	bf00      	nop
 8006fbc:	371c      	adds	r7, #28
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc4:	4770      	bx	lr
 8006fc6:	bf00      	nop
 8006fc8:	0800ef70 	.word	0x0800ef70

08006fcc <LL_DMA_SetMode>:
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b087      	sub	sp, #28
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	60f8      	str	r0, [r7, #12]
 8006fd4:	60b9      	str	r1, [r7, #8]
 8006fd6:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 8006fdc:	4a0d      	ldr	r2, [pc, #52]	; (8007014 <LL_DMA_SetMode+0x48>)
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	4413      	add	r3, r2
 8006fe2:	781b      	ldrb	r3, [r3, #0]
 8006fe4:	461a      	mov	r2, r3
 8006fe6:	697b      	ldr	r3, [r7, #20]
 8006fe8:	4413      	add	r3, r2
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f023 0220 	bic.w	r2, r3, #32
 8006ff0:	4908      	ldr	r1, [pc, #32]	; (8007014 <LL_DMA_SetMode+0x48>)
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	440b      	add	r3, r1
 8006ff6:	781b      	ldrb	r3, [r3, #0]
 8006ff8:	4619      	mov	r1, r3
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	440b      	add	r3, r1
 8006ffe:	4619      	mov	r1, r3
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	4313      	orrs	r3, r2
 8007004:	600b      	str	r3, [r1, #0]
}
 8007006:	bf00      	nop
 8007008:	371c      	adds	r7, #28
 800700a:	46bd      	mov	sp, r7
 800700c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007010:	4770      	bx	lr
 8007012:	bf00      	nop
 8007014:	0800ef70 	.word	0x0800ef70

08007018 <LL_DMA_SetPeriphIncMode>:
{
 8007018:	b480      	push	{r7}
 800701a:	b087      	sub	sp, #28
 800701c:	af00      	add	r7, sp, #0
 800701e:	60f8      	str	r0, [r7, #12]
 8007020:	60b9      	str	r1, [r7, #8]
 8007022:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 8007028:	4a0d      	ldr	r2, [pc, #52]	; (8007060 <LL_DMA_SetPeriphIncMode+0x48>)
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	4413      	add	r3, r2
 800702e:	781b      	ldrb	r3, [r3, #0]
 8007030:	461a      	mov	r2, r3
 8007032:	697b      	ldr	r3, [r7, #20]
 8007034:	4413      	add	r3, r2
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800703c:	4908      	ldr	r1, [pc, #32]	; (8007060 <LL_DMA_SetPeriphIncMode+0x48>)
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	440b      	add	r3, r1
 8007042:	781b      	ldrb	r3, [r3, #0]
 8007044:	4619      	mov	r1, r3
 8007046:	697b      	ldr	r3, [r7, #20]
 8007048:	440b      	add	r3, r1
 800704a:	4619      	mov	r1, r3
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	4313      	orrs	r3, r2
 8007050:	600b      	str	r3, [r1, #0]
}
 8007052:	bf00      	nop
 8007054:	371c      	adds	r7, #28
 8007056:	46bd      	mov	sp, r7
 8007058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705c:	4770      	bx	lr
 800705e:	bf00      	nop
 8007060:	0800ef70 	.word	0x0800ef70

08007064 <LL_DMA_SetMemoryIncMode>:
{
 8007064:	b480      	push	{r7}
 8007066:	b087      	sub	sp, #28
 8007068:	af00      	add	r7, sp, #0
 800706a:	60f8      	str	r0, [r7, #12]
 800706c:	60b9      	str	r1, [r7, #8]
 800706e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 8007074:	4a0d      	ldr	r2, [pc, #52]	; (80070ac <LL_DMA_SetMemoryIncMode+0x48>)
 8007076:	68bb      	ldr	r3, [r7, #8]
 8007078:	4413      	add	r3, r2
 800707a:	781b      	ldrb	r3, [r3, #0]
 800707c:	461a      	mov	r2, r3
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	4413      	add	r3, r2
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007088:	4908      	ldr	r1, [pc, #32]	; (80070ac <LL_DMA_SetMemoryIncMode+0x48>)
 800708a:	68bb      	ldr	r3, [r7, #8]
 800708c:	440b      	add	r3, r1
 800708e:	781b      	ldrb	r3, [r3, #0]
 8007090:	4619      	mov	r1, r3
 8007092:	697b      	ldr	r3, [r7, #20]
 8007094:	440b      	add	r3, r1
 8007096:	4619      	mov	r1, r3
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	4313      	orrs	r3, r2
 800709c:	600b      	str	r3, [r1, #0]
}
 800709e:	bf00      	nop
 80070a0:	371c      	adds	r7, #28
 80070a2:	46bd      	mov	sp, r7
 80070a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a8:	4770      	bx	lr
 80070aa:	bf00      	nop
 80070ac:	0800ef70 	.word	0x0800ef70

080070b0 <LL_DMA_SetPeriphSize>:
{
 80070b0:	b480      	push	{r7}
 80070b2:	b087      	sub	sp, #28
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	60f8      	str	r0, [r7, #12]
 80070b8:	60b9      	str	r1, [r7, #8]
 80070ba:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 80070c0:	4a0d      	ldr	r2, [pc, #52]	; (80070f8 <LL_DMA_SetPeriphSize+0x48>)
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	4413      	add	r3, r2
 80070c6:	781b      	ldrb	r3, [r3, #0]
 80070c8:	461a      	mov	r2, r3
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	4413      	add	r3, r2
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80070d4:	4908      	ldr	r1, [pc, #32]	; (80070f8 <LL_DMA_SetPeriphSize+0x48>)
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	440b      	add	r3, r1
 80070da:	781b      	ldrb	r3, [r3, #0]
 80070dc:	4619      	mov	r1, r3
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	440b      	add	r3, r1
 80070e2:	4619      	mov	r1, r3
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	4313      	orrs	r3, r2
 80070e8:	600b      	str	r3, [r1, #0]
}
 80070ea:	bf00      	nop
 80070ec:	371c      	adds	r7, #28
 80070ee:	46bd      	mov	sp, r7
 80070f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f4:	4770      	bx	lr
 80070f6:	bf00      	nop
 80070f8:	0800ef70 	.word	0x0800ef70

080070fc <LL_DMA_SetMemorySize>:
{
 80070fc:	b480      	push	{r7}
 80070fe:	b087      	sub	sp, #28
 8007100:	af00      	add	r7, sp, #0
 8007102:	60f8      	str	r0, [r7, #12]
 8007104:	60b9      	str	r1, [r7, #8]
 8007106:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 800710c:	4a0d      	ldr	r2, [pc, #52]	; (8007144 <LL_DMA_SetMemorySize+0x48>)
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	4413      	add	r3, r2
 8007112:	781b      	ldrb	r3, [r3, #0]
 8007114:	461a      	mov	r2, r3
 8007116:	697b      	ldr	r3, [r7, #20]
 8007118:	4413      	add	r3, r2
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007120:	4908      	ldr	r1, [pc, #32]	; (8007144 <LL_DMA_SetMemorySize+0x48>)
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	440b      	add	r3, r1
 8007126:	781b      	ldrb	r3, [r3, #0]
 8007128:	4619      	mov	r1, r3
 800712a:	697b      	ldr	r3, [r7, #20]
 800712c:	440b      	add	r3, r1
 800712e:	4619      	mov	r1, r3
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	4313      	orrs	r3, r2
 8007134:	600b      	str	r3, [r1, #0]
}
 8007136:	bf00      	nop
 8007138:	371c      	adds	r7, #28
 800713a:	46bd      	mov	sp, r7
 800713c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007140:	4770      	bx	lr
 8007142:	bf00      	nop
 8007144:	0800ef70 	.word	0x0800ef70

08007148 <LL_DMA_SetChannelPriorityLevel>:
{
 8007148:	b480      	push	{r7}
 800714a:	b087      	sub	sp, #28
 800714c:	af00      	add	r7, sp, #0
 800714e:	60f8      	str	r0, [r7, #12]
 8007150:	60b9      	str	r1, [r7, #8]
 8007152:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 8007158:	4a0d      	ldr	r2, [pc, #52]	; (8007190 <LL_DMA_SetChannelPriorityLevel+0x48>)
 800715a:	68bb      	ldr	r3, [r7, #8]
 800715c:	4413      	add	r3, r2
 800715e:	781b      	ldrb	r3, [r3, #0]
 8007160:	461a      	mov	r2, r3
 8007162:	697b      	ldr	r3, [r7, #20]
 8007164:	4413      	add	r3, r2
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800716c:	4908      	ldr	r1, [pc, #32]	; (8007190 <LL_DMA_SetChannelPriorityLevel+0x48>)
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	440b      	add	r3, r1
 8007172:	781b      	ldrb	r3, [r3, #0]
 8007174:	4619      	mov	r1, r3
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	440b      	add	r3, r1
 800717a:	4619      	mov	r1, r3
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	4313      	orrs	r3, r2
 8007180:	600b      	str	r3, [r1, #0]
}
 8007182:	bf00      	nop
 8007184:	371c      	adds	r7, #28
 8007186:	46bd      	mov	sp, r7
 8007188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718c:	4770      	bx	lr
 800718e:	bf00      	nop
 8007190:	0800ef70 	.word	0x0800ef70

08007194 <LL_DMA_SetPeriphRequest>:
{
 8007194:	b480      	push	{r7}
 8007196:	b087      	sub	sp, #28
 8007198:	af00      	add	r7, sp, #0
 800719a:	60f8      	str	r0, [r7, #12]
 800719c:	60b9      	str	r1, [r7, #8]
 800719e:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	0a9b      	lsrs	r3, r3, #10
 80071a4:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80071a8:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 80071ac:	00db      	lsls	r3, r3, #3
 80071ae:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 80071b0:	68ba      	ldr	r2, [r7, #8]
 80071b2:	697b      	ldr	r3, [r7, #20]
 80071b4:	4413      	add	r3, r2
 80071b6:	009b      	lsls	r3, r3, #2
 80071b8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80071bc:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80071c6:	68ba      	ldr	r2, [r7, #8]
 80071c8:	697b      	ldr	r3, [r7, #20]
 80071ca:	4413      	add	r3, r2
 80071cc:	009b      	lsls	r3, r3, #2
 80071ce:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80071d2:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80071d6:	687a      	ldr	r2, [r7, #4]
 80071d8:	430a      	orrs	r2, r1
 80071da:	601a      	str	r2, [r3, #0]
}
 80071dc:	bf00      	nop
 80071de:	371c      	adds	r7, #28
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr

080071e8 <LL_RCC_SetUSARTClockSource>:
{
 80071e8:	b480      	push	{r7}
 80071ea:	b083      	sub	sp, #12
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 80071f0:	4b09      	ldr	r3, [pc, #36]	; (8007218 <LL_RCC_SetUSARTClockSource+0x30>)
 80071f2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	0c1b      	lsrs	r3, r3, #16
 80071fa:	43db      	mvns	r3, r3
 80071fc:	401a      	ands	r2, r3
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	b29b      	uxth	r3, r3
 8007202:	4905      	ldr	r1, [pc, #20]	; (8007218 <LL_RCC_SetUSARTClockSource+0x30>)
 8007204:	4313      	orrs	r3, r2
 8007206:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800720a:	bf00      	nop
 800720c:	370c      	adds	r7, #12
 800720e:	46bd      	mov	sp, r7
 8007210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007214:	4770      	bx	lr
 8007216:	bf00      	nop
 8007218:	40021000 	.word	0x40021000

0800721c <LL_AHB2_GRP1_EnableClock>:
{
 800721c:	b480      	push	{r7}
 800721e:	b085      	sub	sp, #20
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8007224:	4b08      	ldr	r3, [pc, #32]	; (8007248 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007226:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007228:	4907      	ldr	r1, [pc, #28]	; (8007248 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	4313      	orrs	r3, r2
 800722e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8007230:	4b05      	ldr	r3, [pc, #20]	; (8007248 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8007232:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	4013      	ands	r3, r2
 8007238:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800723a:	68fb      	ldr	r3, [r7, #12]
}
 800723c:	bf00      	nop
 800723e:	3714      	adds	r7, #20
 8007240:	46bd      	mov	sp, r7
 8007242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007246:	4770      	bx	lr
 8007248:	40021000 	.word	0x40021000

0800724c <LL_APB2_GRP1_EnableClock>:
{
 800724c:	b480      	push	{r7}
 800724e:	b085      	sub	sp, #20
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8007254:	4b08      	ldr	r3, [pc, #32]	; (8007278 <LL_APB2_GRP1_EnableClock+0x2c>)
 8007256:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007258:	4907      	ldr	r1, [pc, #28]	; (8007278 <LL_APB2_GRP1_EnableClock+0x2c>)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	4313      	orrs	r3, r2
 800725e:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8007260:	4b05      	ldr	r3, [pc, #20]	; (8007278 <LL_APB2_GRP1_EnableClock+0x2c>)
 8007262:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	4013      	ands	r3, r2
 8007268:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800726a:	68fb      	ldr	r3, [r7, #12]
}
 800726c:	bf00      	nop
 800726e:	3714      	adds	r7, #20
 8007270:	46bd      	mov	sp, r7
 8007272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007276:	4770      	bx	lr
 8007278:	40021000 	.word	0x40021000

0800727c <LL_USART_Enable>:
{
 800727c:	b480      	push	{r7}
 800727e:	b083      	sub	sp, #12
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f043 0201 	orr.w	r2, r3, #1
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	601a      	str	r2, [r3, #0]
}
 8007290:	bf00      	nop
 8007292:	370c      	adds	r7, #12
 8007294:	46bd      	mov	sp, r7
 8007296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729a:	4770      	bx	lr

0800729c <LL_USART_DisableFIFO>:
{
 800729c:	b480      	push	{r7}
 800729e:	b083      	sub	sp, #12
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	601a      	str	r2, [r3, #0]
}
 80072b0:	bf00      	nop
 80072b2:	370c      	adds	r7, #12
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr

080072bc <LL_USART_SetTXFIFOThreshold>:
{
 80072bc:	b480      	push	{r7}
 80072be:	b089      	sub	sp, #36	; 0x24
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
 80072c4:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	3308      	adds	r3, #8
 80072ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	e853 3f00 	ldrex	r3, [r3]
 80072d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	075b      	lsls	r3, r3, #29
 80072de:	4313      	orrs	r3, r2
 80072e0:	61fb      	str	r3, [r7, #28]
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	3308      	adds	r3, #8
 80072e6:	69fa      	ldr	r2, [r7, #28]
 80072e8:	61ba      	str	r2, [r7, #24]
 80072ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ec:	6979      	ldr	r1, [r7, #20]
 80072ee:	69ba      	ldr	r2, [r7, #24]
 80072f0:	e841 2300 	strex	r3, r2, [r1]
 80072f4:	613b      	str	r3, [r7, #16]
   return(result);
 80072f6:	693b      	ldr	r3, [r7, #16]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d1e4      	bne.n	80072c6 <LL_USART_SetTXFIFOThreshold+0xa>
}
 80072fc:	bf00      	nop
 80072fe:	bf00      	nop
 8007300:	3724      	adds	r7, #36	; 0x24
 8007302:	46bd      	mov	sp, r7
 8007304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007308:	4770      	bx	lr

0800730a <LL_USART_SetRXFIFOThreshold>:
{
 800730a:	b480      	push	{r7}
 800730c:	b089      	sub	sp, #36	; 0x24
 800730e:	af00      	add	r7, sp, #0
 8007310:	6078      	str	r0, [r7, #4]
 8007312:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	3308      	adds	r3, #8
 8007318:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	e853 3f00 	ldrex	r3, [r3]
 8007320:	60bb      	str	r3, [r7, #8]
   return(result);
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	065b      	lsls	r3, r3, #25
 800732c:	4313      	orrs	r3, r2
 800732e:	61fb      	str	r3, [r7, #28]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	3308      	adds	r3, #8
 8007334:	69fa      	ldr	r2, [r7, #28]
 8007336:	61ba      	str	r2, [r7, #24]
 8007338:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733a:	6979      	ldr	r1, [r7, #20]
 800733c:	69ba      	ldr	r2, [r7, #24]
 800733e:	e841 2300 	strex	r3, r2, [r1]
 8007342:	613b      	str	r3, [r7, #16]
   return(result);
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d1e4      	bne.n	8007314 <LL_USART_SetRXFIFOThreshold+0xa>
}
 800734a:	bf00      	nop
 800734c:	bf00      	nop
 800734e:	3724      	adds	r7, #36	; 0x24
 8007350:	46bd      	mov	sp, r7
 8007352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007356:	4770      	bx	lr

08007358 <LL_USART_ConfigAsyncMode>:
{
 8007358:	b480      	push	{r7}
 800735a:	b083      	sub	sp, #12
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	689b      	ldr	r3, [r3, #8]
 8007370:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	609a      	str	r2, [r3, #8]
}
 8007378:	bf00      	nop
 800737a:	370c      	adds	r7, #12
 800737c:	46bd      	mov	sp, r7
 800737e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007382:	4770      	bx	lr

08007384 <LL_USART_IsActiveFlag_TEACK>:
{
 8007384:	b480      	push	{r7}
 8007386:	b083      	sub	sp, #12
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	69db      	ldr	r3, [r3, #28]
 8007390:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007394:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007398:	d101      	bne.n	800739e <LL_USART_IsActiveFlag_TEACK+0x1a>
 800739a:	2301      	movs	r3, #1
 800739c:	e000      	b.n	80073a0 <LL_USART_IsActiveFlag_TEACK+0x1c>
 800739e:	2300      	movs	r3, #0
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	370c      	adds	r7, #12
 80073a4:	46bd      	mov	sp, r7
 80073a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073aa:	4770      	bx	lr

080073ac <LL_USART_IsActiveFlag_REACK>:
{
 80073ac:	b480      	push	{r7}
 80073ae:	b083      	sub	sp, #12
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	69db      	ldr	r3, [r3, #28]
 80073b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80073bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80073c0:	d101      	bne.n	80073c6 <LL_USART_IsActiveFlag_REACK+0x1a>
 80073c2:	2301      	movs	r3, #1
 80073c4:	e000      	b.n	80073c8 <LL_USART_IsActiveFlag_REACK+0x1c>
 80073c6:	2300      	movs	r3, #0
}
 80073c8:	4618      	mov	r0, r3
 80073ca:	370c      	adds	r7, #12
 80073cc:	46bd      	mov	sp, r7
 80073ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d2:	4770      	bx	lr

080073d4 <myUsartInit>:
/* Includes ------------------------------------------------------------------*/
#include "usart.h"

/* USER CODE BEGIN 0 */
void myUsartInit(void)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	af00      	add	r7, sp, #0

	USART1->CR1 &= (~USART_CR1_UE);
 80073d8:	4b1d      	ldr	r3, [pc, #116]	; (8007450 <myUsartInit+0x7c>)
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a1c      	ldr	r2, [pc, #112]	; (8007450 <myUsartInit+0x7c>)
 80073de:	f023 0301 	bic.w	r3, r3, #1
 80073e2:	6013      	str	r3, [r2, #0]
	//USART1->CR3 |= USART_CR3_OVRDIS;
	USART1->CR1 |= USART_CR1_RXNEIE;
 80073e4:	4b1a      	ldr	r3, [pc, #104]	; (8007450 <myUsartInit+0x7c>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	4a19      	ldr	r2, [pc, #100]	; (8007450 <myUsartInit+0x7c>)
 80073ea:	f043 0320 	orr.w	r3, r3, #32
 80073ee:	6013      	str	r3, [r2, #0]
	USART1->CR1 |= USART_CR1_UE;
 80073f0:	4b17      	ldr	r3, [pc, #92]	; (8007450 <myUsartInit+0x7c>)
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4a16      	ldr	r2, [pc, #88]	; (8007450 <myUsartInit+0x7c>)
 80073f6:	f043 0301 	orr.w	r3, r3, #1
 80073fa:	6013      	str	r3, [r2, #0]
	  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_USART1_TX);
 80073fc:	2219      	movs	r2, #25
 80073fe:	2100      	movs	r1, #0
 8007400:	4814      	ldr	r0, [pc, #80]	; (8007454 <myUsartInit+0x80>)
 8007402:	f7ff fec7 	bl	8007194 <LL_DMA_SetPeriphRequest>

	  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8007406:	2210      	movs	r2, #16
 8007408:	2100      	movs	r1, #0
 800740a:	4812      	ldr	r0, [pc, #72]	; (8007454 <myUsartInit+0x80>)
 800740c:	f7ff fdb6 	bl	8006f7c <LL_DMA_SetDataTransferDirection>

	  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 8007410:	2200      	movs	r2, #0
 8007412:	2100      	movs	r1, #0
 8007414:	480f      	ldr	r0, [pc, #60]	; (8007454 <myUsartInit+0x80>)
 8007416:	f7ff fe97 	bl	8007148 <LL_DMA_SetChannelPriorityLevel>

	  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 800741a:	2200      	movs	r2, #0
 800741c:	2100      	movs	r1, #0
 800741e:	480d      	ldr	r0, [pc, #52]	; (8007454 <myUsartInit+0x80>)
 8007420:	f7ff fdd4 	bl	8006fcc <LL_DMA_SetMode>

	  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 8007424:	2200      	movs	r2, #0
 8007426:	2100      	movs	r1, #0
 8007428:	480a      	ldr	r0, [pc, #40]	; (8007454 <myUsartInit+0x80>)
 800742a:	f7ff fdf5 	bl	8007018 <LL_DMA_SetPeriphIncMode>

	  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 800742e:	2280      	movs	r2, #128	; 0x80
 8007430:	2100      	movs	r1, #0
 8007432:	4808      	ldr	r0, [pc, #32]	; (8007454 <myUsartInit+0x80>)
 8007434:	f7ff fe16 	bl	8007064 <LL_DMA_SetMemoryIncMode>

	  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 8007438:	2200      	movs	r2, #0
 800743a:	2100      	movs	r1, #0
 800743c:	4805      	ldr	r0, [pc, #20]	; (8007454 <myUsartInit+0x80>)
 800743e:	f7ff fe37 	bl	80070b0 <LL_DMA_SetPeriphSize>

	  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 8007442:	2200      	movs	r2, #0
 8007444:	2100      	movs	r1, #0
 8007446:	4803      	ldr	r0, [pc, #12]	; (8007454 <myUsartInit+0x80>)
 8007448:	f7ff fe58 	bl	80070fc <LL_DMA_SetMemorySize>

}
 800744c:	bf00      	nop
 800744e:	bd80      	pop	{r7, pc}
 8007450:	40013800 	.word	0x40013800
 8007454:	40020000 	.word	0x40020000

08007458 <MX_USART1_UART_Init>:
/* USER CODE END 0 */

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b08e      	sub	sp, #56	; 0x38
 800745c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800745e:	f107 0318 	add.w	r3, r7, #24
 8007462:	2220      	movs	r2, #32
 8007464:	2100      	movs	r1, #0
 8007466:	4618      	mov	r0, r3
 8007468:	f002 fc3c 	bl	8009ce4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800746c:	463b      	mov	r3, r7
 800746e:	2200      	movs	r2, #0
 8007470:	601a      	str	r2, [r3, #0]
 8007472:	605a      	str	r2, [r3, #4]
 8007474:	609a      	str	r2, [r3, #8]
 8007476:	60da      	str	r2, [r3, #12]
 8007478:	611a      	str	r2, [r3, #16]
 800747a:	615a      	str	r2, [r3, #20]

  LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK2);
 800747c:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8007480:	f7ff feb2 	bl	80071e8 <LL_RCC_SetUSARTClockSource>

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8007484:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007488:	f7ff fee0 	bl	800724c <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800748c:	2001      	movs	r0, #1
 800748e:	f7ff fec5 	bl	800721c <LL_AHB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8007492:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007496:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8007498:	2302      	movs	r3, #2
 800749a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800749c:	2300      	movs	r3, #0
 800749e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80074a0:	2300      	movs	r3, #0
 80074a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80074a4:	2300      	movs	r3, #0
 80074a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80074a8:	2307      	movs	r3, #7
 80074aa:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80074ac:	463b      	mov	r3, r7
 80074ae:	4619      	mov	r1, r3
 80074b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80074b4:	f001 f991 	bl	80087da <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 80074b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074bc:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80074be:	2302      	movs	r3, #2
 80074c0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80074c2:	2300      	movs	r3, #0
 80074c4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80074c6:	2300      	movs	r3, #0
 80074c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80074ca:	2300      	movs	r3, #0
 80074cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80074ce:	2307      	movs	r3, #7
 80074d0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80074d2:	463b      	mov	r3, r7
 80074d4:	4619      	mov	r1, r3
 80074d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80074da:	f001 f97e 	bl	80087da <LL_GPIO_Init>

  /* USART1 DMA Init */

  /* USART1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_USART1_TX);
 80074de:	2219      	movs	r2, #25
 80074e0:	2100      	movs	r1, #0
 80074e2:	4838      	ldr	r0, [pc, #224]	; (80075c4 <MX_USART1_UART_Init+0x16c>)
 80074e4:	f7ff fe56 	bl	8007194 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80074e8:	2210      	movs	r2, #16
 80074ea:	2100      	movs	r1, #0
 80074ec:	4835      	ldr	r0, [pc, #212]	; (80075c4 <MX_USART1_UART_Init+0x16c>)
 80074ee:	f7ff fd45 	bl	8006f7c <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 80074f2:	2200      	movs	r2, #0
 80074f4:	2100      	movs	r1, #0
 80074f6:	4833      	ldr	r0, [pc, #204]	; (80075c4 <MX_USART1_UART_Init+0x16c>)
 80074f8:	f7ff fe26 	bl	8007148 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 80074fc:	2200      	movs	r2, #0
 80074fe:	2100      	movs	r1, #0
 8007500:	4830      	ldr	r0, [pc, #192]	; (80075c4 <MX_USART1_UART_Init+0x16c>)
 8007502:	f7ff fd63 	bl	8006fcc <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 8007506:	2200      	movs	r2, #0
 8007508:	2100      	movs	r1, #0
 800750a:	482e      	ldr	r0, [pc, #184]	; (80075c4 <MX_USART1_UART_Init+0x16c>)
 800750c:	f7ff fd84 	bl	8007018 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 8007510:	2280      	movs	r2, #128	; 0x80
 8007512:	2100      	movs	r1, #0
 8007514:	482b      	ldr	r0, [pc, #172]	; (80075c4 <MX_USART1_UART_Init+0x16c>)
 8007516:	f7ff fda5 	bl	8007064 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 800751a:	2200      	movs	r2, #0
 800751c:	2100      	movs	r1, #0
 800751e:	4829      	ldr	r0, [pc, #164]	; (80075c4 <MX_USART1_UART_Init+0x16c>)
 8007520:	f7ff fdc6 	bl	80070b0 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 8007524:	2200      	movs	r2, #0
 8007526:	2100      	movs	r1, #0
 8007528:	4826      	ldr	r0, [pc, #152]	; (80075c4 <MX_USART1_UART_Init+0x16c>)
 800752a:	f7ff fde7 	bl	80070fc <LL_DMA_SetMemorySize>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),2, 0));
 800752e:	f7ff fc9b 	bl	8006e68 <__NVIC_GetPriorityGrouping>
 8007532:	4603      	mov	r3, r0
 8007534:	2200      	movs	r2, #0
 8007536:	2102      	movs	r1, #2
 8007538:	4618      	mov	r0, r3
 800753a:	f7ff fceb 	bl	8006f14 <NVIC_EncodePriority>
 800753e:	4603      	mov	r3, r0
 8007540:	4619      	mov	r1, r3
 8007542:	2025      	movs	r0, #37	; 0x25
 8007544:	f7ff fcbc 	bl	8006ec0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8007548:	2025      	movs	r0, #37	; 0x25
 800754a:	f7ff fc9b 	bl	8006e84 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 800754e:	2300      	movs	r3, #0
 8007550:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.BaudRate = 115200;
 8007552:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8007556:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8007558:	2300      	movs	r3, #0
 800755a:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800755c:	2300      	movs	r3, #0
 800755e:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8007560:	2300      	movs	r3, #0
 8007562:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8007564:	230c      	movs	r3, #12
 8007566:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8007568:	2300      	movs	r3, #0
 800756a:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800756c:	2300      	movs	r3, #0
 800756e:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 8007570:	f107 0318 	add.w	r3, r7, #24
 8007574:	4619      	mov	r1, r3
 8007576:	4814      	ldr	r0, [pc, #80]	; (80075c8 <MX_USART1_UART_Init+0x170>)
 8007578:	f002 fae6 	bl	8009b48 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 800757c:	2100      	movs	r1, #0
 800757e:	4812      	ldr	r0, [pc, #72]	; (80075c8 <MX_USART1_UART_Init+0x170>)
 8007580:	f7ff fe9c 	bl	80072bc <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 8007584:	2100      	movs	r1, #0
 8007586:	4810      	ldr	r0, [pc, #64]	; (80075c8 <MX_USART1_UART_Init+0x170>)
 8007588:	f7ff febf 	bl	800730a <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART1);
 800758c:	480e      	ldr	r0, [pc, #56]	; (80075c8 <MX_USART1_UART_Init+0x170>)
 800758e:	f7ff fe85 	bl	800729c <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART1);
 8007592:	480d      	ldr	r0, [pc, #52]	; (80075c8 <MX_USART1_UART_Init+0x170>)
 8007594:	f7ff fee0 	bl	8007358 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART1 */

  /* USER CODE END WKUPType USART1 */

  LL_USART_Enable(USART1);
 8007598:	480b      	ldr	r0, [pc, #44]	; (80075c8 <MX_USART1_UART_Init+0x170>)
 800759a:	f7ff fe6f 	bl	800727c <LL_USART_Enable>

  /* Polling USART1 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART1))) || (!(LL_USART_IsActiveFlag_REACK(USART1))))
 800759e:	bf00      	nop
 80075a0:	4809      	ldr	r0, [pc, #36]	; (80075c8 <MX_USART1_UART_Init+0x170>)
 80075a2:	f7ff feef 	bl	8007384 <LL_USART_IsActiveFlag_TEACK>
 80075a6:	4603      	mov	r3, r0
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d0f9      	beq.n	80075a0 <MX_USART1_UART_Init+0x148>
 80075ac:	4806      	ldr	r0, [pc, #24]	; (80075c8 <MX_USART1_UART_Init+0x170>)
 80075ae:	f7ff fefd 	bl	80073ac <LL_USART_IsActiveFlag_REACK>
 80075b2:	4603      	mov	r3, r0
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d0f3      	beq.n	80075a0 <MX_USART1_UART_Init+0x148>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80075b8:	bf00      	nop
 80075ba:	bf00      	nop
 80075bc:	3738      	adds	r7, #56	; 0x38
 80075be:	46bd      	mov	sp, r7
 80075c0:	bd80      	pop	{r7, pc}
 80075c2:	bf00      	nop
 80075c4:	40020000 	.word	0x40020000
 80075c8:	40013800 	.word	0x40013800

080075cc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80075cc:	480d      	ldr	r0, [pc, #52]	; (8007604 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80075ce:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80075d0:	480d      	ldr	r0, [pc, #52]	; (8007608 <LoopForever+0x6>)
  ldr r1, =_edata
 80075d2:	490e      	ldr	r1, [pc, #56]	; (800760c <LoopForever+0xa>)
  ldr r2, =_sidata
 80075d4:	4a0e      	ldr	r2, [pc, #56]	; (8007610 <LoopForever+0xe>)
  movs r3, #0
 80075d6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80075d8:	e002      	b.n	80075e0 <LoopCopyDataInit>

080075da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80075da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80075dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80075de:	3304      	adds	r3, #4

080075e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80075e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80075e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80075e4:	d3f9      	bcc.n	80075da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80075e6:	4a0b      	ldr	r2, [pc, #44]	; (8007614 <LoopForever+0x12>)
  ldr r4, =_ebss
 80075e8:	4c0b      	ldr	r4, [pc, #44]	; (8007618 <LoopForever+0x16>)
  movs r3, #0
 80075ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80075ec:	e001      	b.n	80075f2 <LoopFillZerobss>

080075ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80075ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80075f0:	3204      	adds	r2, #4

080075f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80075f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80075f4:	d3fb      	bcc.n	80075ee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80075f6:	f7fe fea1 	bl	800633c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80075fa:	f002 fb41 	bl	8009c80 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80075fe:	f7fd fd93 	bl	8005128 <main>

08007602 <LoopForever>:

LoopForever:
    b LoopForever
 8007602:	e7fe      	b.n	8007602 <LoopForever>
  ldr   r0, =_estack
 8007604:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8007608:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800760c:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8007610:	0800f47c 	.word	0x0800f47c
  ldr r2, =_sbss
 8007614:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 8007618:	200007a4 	.word	0x200007a4

0800761c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800761c:	e7fe      	b.n	800761c <ADC1_2_IRQHandler>

0800761e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800761e:	b580      	push	{r7, lr}
 8007620:	b082      	sub	sp, #8
 8007622:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8007624:	2300      	movs	r3, #0
 8007626:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007628:	2003      	movs	r0, #3
 800762a:	f000 f91b 	bl	8007864 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800762e:	2000      	movs	r0, #0
 8007630:	f000 f80e 	bl	8007650 <HAL_InitTick>
 8007634:	4603      	mov	r3, r0
 8007636:	2b00      	cmp	r3, #0
 8007638:	d002      	beq.n	8007640 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800763a:	2301      	movs	r3, #1
 800763c:	71fb      	strb	r3, [r7, #7]
 800763e:	e001      	b.n	8007644 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8007640:	f7fe fb54 	bl	8005cec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8007644:	79fb      	ldrb	r3, [r7, #7]

}
 8007646:	4618      	mov	r0, r3
 8007648:	3708      	adds	r7, #8
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}
	...

08007650 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b084      	sub	sp, #16
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8007658:	2300      	movs	r3, #0
 800765a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800765c:	4b16      	ldr	r3, [pc, #88]	; (80076b8 <HAL_InitTick+0x68>)
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d022      	beq.n	80076aa <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8007664:	4b15      	ldr	r3, [pc, #84]	; (80076bc <HAL_InitTick+0x6c>)
 8007666:	681a      	ldr	r2, [r3, #0]
 8007668:	4b13      	ldr	r3, [pc, #76]	; (80076b8 <HAL_InitTick+0x68>)
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007670:	fbb1 f3f3 	udiv	r3, r1, r3
 8007674:	fbb2 f3f3 	udiv	r3, r2, r3
 8007678:	4618      	mov	r0, r3
 800767a:	f000 f918 	bl	80078ae <HAL_SYSTICK_Config>
 800767e:	4603      	mov	r3, r0
 8007680:	2b00      	cmp	r3, #0
 8007682:	d10f      	bne.n	80076a4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2b0f      	cmp	r3, #15
 8007688:	d809      	bhi.n	800769e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800768a:	2200      	movs	r2, #0
 800768c:	6879      	ldr	r1, [r7, #4]
 800768e:	f04f 30ff 	mov.w	r0, #4294967295
 8007692:	f000 f8f2 	bl	800787a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007696:	4a0a      	ldr	r2, [pc, #40]	; (80076c0 <HAL_InitTick+0x70>)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6013      	str	r3, [r2, #0]
 800769c:	e007      	b.n	80076ae <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800769e:	2301      	movs	r3, #1
 80076a0:	73fb      	strb	r3, [r7, #15]
 80076a2:	e004      	b.n	80076ae <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80076a4:	2301      	movs	r3, #1
 80076a6:	73fb      	strb	r3, [r7, #15]
 80076a8:	e001      	b.n	80076ae <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80076aa:	2301      	movs	r3, #1
 80076ac:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80076ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80076b0:	4618      	mov	r0, r3
 80076b2:	3710      	adds	r7, #16
 80076b4:	46bd      	mov	sp, r7
 80076b6:	bd80      	pop	{r7, pc}
 80076b8:	2000000c 	.word	0x2000000c
 80076bc:	20000004 	.word	0x20000004
 80076c0:	20000008 	.word	0x20000008

080076c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80076c4:	b480      	push	{r7}
 80076c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80076c8:	4b05      	ldr	r3, [pc, #20]	; (80076e0 <HAL_IncTick+0x1c>)
 80076ca:	681a      	ldr	r2, [r3, #0]
 80076cc:	4b05      	ldr	r3, [pc, #20]	; (80076e4 <HAL_IncTick+0x20>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4413      	add	r3, r2
 80076d2:	4a03      	ldr	r2, [pc, #12]	; (80076e0 <HAL_IncTick+0x1c>)
 80076d4:	6013      	str	r3, [r2, #0]
}
 80076d6:	bf00      	nop
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr
 80076e0:	20000790 	.word	0x20000790
 80076e4:	2000000c 	.word	0x2000000c

080076e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80076e8:	b480      	push	{r7}
 80076ea:	af00      	add	r7, sp, #0
  return uwTick;
 80076ec:	4b03      	ldr	r3, [pc, #12]	; (80076fc <HAL_GetTick+0x14>)
 80076ee:	681b      	ldr	r3, [r3, #0]
}
 80076f0:	4618      	mov	r0, r3
 80076f2:	46bd      	mov	sp, r7
 80076f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f8:	4770      	bx	lr
 80076fa:	bf00      	nop
 80076fc:	20000790 	.word	0x20000790

08007700 <__NVIC_SetPriorityGrouping>:
{
 8007700:	b480      	push	{r7}
 8007702:	b085      	sub	sp, #20
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	f003 0307 	and.w	r3, r3, #7
 800770e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007710:	4b0c      	ldr	r3, [pc, #48]	; (8007744 <__NVIC_SetPriorityGrouping+0x44>)
 8007712:	68db      	ldr	r3, [r3, #12]
 8007714:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007716:	68ba      	ldr	r2, [r7, #8]
 8007718:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800771c:	4013      	ands	r3, r2
 800771e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007728:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800772c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007730:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007732:	4a04      	ldr	r2, [pc, #16]	; (8007744 <__NVIC_SetPriorityGrouping+0x44>)
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	60d3      	str	r3, [r2, #12]
}
 8007738:	bf00      	nop
 800773a:	3714      	adds	r7, #20
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr
 8007744:	e000ed00 	.word	0xe000ed00

08007748 <__NVIC_GetPriorityGrouping>:
{
 8007748:	b480      	push	{r7}
 800774a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800774c:	4b04      	ldr	r3, [pc, #16]	; (8007760 <__NVIC_GetPriorityGrouping+0x18>)
 800774e:	68db      	ldr	r3, [r3, #12]
 8007750:	0a1b      	lsrs	r3, r3, #8
 8007752:	f003 0307 	and.w	r3, r3, #7
}
 8007756:	4618      	mov	r0, r3
 8007758:	46bd      	mov	sp, r7
 800775a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775e:	4770      	bx	lr
 8007760:	e000ed00 	.word	0xe000ed00

08007764 <__NVIC_SetPriority>:
{
 8007764:	b480      	push	{r7}
 8007766:	b083      	sub	sp, #12
 8007768:	af00      	add	r7, sp, #0
 800776a:	4603      	mov	r3, r0
 800776c:	6039      	str	r1, [r7, #0]
 800776e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007770:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007774:	2b00      	cmp	r3, #0
 8007776:	db0a      	blt.n	800778e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	b2da      	uxtb	r2, r3
 800777c:	490c      	ldr	r1, [pc, #48]	; (80077b0 <__NVIC_SetPriority+0x4c>)
 800777e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007782:	0112      	lsls	r2, r2, #4
 8007784:	b2d2      	uxtb	r2, r2
 8007786:	440b      	add	r3, r1
 8007788:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800778c:	e00a      	b.n	80077a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	b2da      	uxtb	r2, r3
 8007792:	4908      	ldr	r1, [pc, #32]	; (80077b4 <__NVIC_SetPriority+0x50>)
 8007794:	79fb      	ldrb	r3, [r7, #7]
 8007796:	f003 030f 	and.w	r3, r3, #15
 800779a:	3b04      	subs	r3, #4
 800779c:	0112      	lsls	r2, r2, #4
 800779e:	b2d2      	uxtb	r2, r2
 80077a0:	440b      	add	r3, r1
 80077a2:	761a      	strb	r2, [r3, #24]
}
 80077a4:	bf00      	nop
 80077a6:	370c      	adds	r7, #12
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr
 80077b0:	e000e100 	.word	0xe000e100
 80077b4:	e000ed00 	.word	0xe000ed00

080077b8 <NVIC_EncodePriority>:
{
 80077b8:	b480      	push	{r7}
 80077ba:	b089      	sub	sp, #36	; 0x24
 80077bc:	af00      	add	r7, sp, #0
 80077be:	60f8      	str	r0, [r7, #12]
 80077c0:	60b9      	str	r1, [r7, #8]
 80077c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	f003 0307 	and.w	r3, r3, #7
 80077ca:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80077cc:	69fb      	ldr	r3, [r7, #28]
 80077ce:	f1c3 0307 	rsb	r3, r3, #7
 80077d2:	2b04      	cmp	r3, #4
 80077d4:	bf28      	it	cs
 80077d6:	2304      	movcs	r3, #4
 80077d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80077da:	69fb      	ldr	r3, [r7, #28]
 80077dc:	3304      	adds	r3, #4
 80077de:	2b06      	cmp	r3, #6
 80077e0:	d902      	bls.n	80077e8 <NVIC_EncodePriority+0x30>
 80077e2:	69fb      	ldr	r3, [r7, #28]
 80077e4:	3b03      	subs	r3, #3
 80077e6:	e000      	b.n	80077ea <NVIC_EncodePriority+0x32>
 80077e8:	2300      	movs	r3, #0
 80077ea:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80077ec:	f04f 32ff 	mov.w	r2, #4294967295
 80077f0:	69bb      	ldr	r3, [r7, #24]
 80077f2:	fa02 f303 	lsl.w	r3, r2, r3
 80077f6:	43da      	mvns	r2, r3
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	401a      	ands	r2, r3
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007800:	f04f 31ff 	mov.w	r1, #4294967295
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	fa01 f303 	lsl.w	r3, r1, r3
 800780a:	43d9      	mvns	r1, r3
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007810:	4313      	orrs	r3, r2
}
 8007812:	4618      	mov	r0, r3
 8007814:	3724      	adds	r7, #36	; 0x24
 8007816:	46bd      	mov	sp, r7
 8007818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781c:	4770      	bx	lr
	...

08007820 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b082      	sub	sp, #8
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	3b01      	subs	r3, #1
 800782c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007830:	d301      	bcc.n	8007836 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007832:	2301      	movs	r3, #1
 8007834:	e00f      	b.n	8007856 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007836:	4a0a      	ldr	r2, [pc, #40]	; (8007860 <SysTick_Config+0x40>)
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	3b01      	subs	r3, #1
 800783c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800783e:	210f      	movs	r1, #15
 8007840:	f04f 30ff 	mov.w	r0, #4294967295
 8007844:	f7ff ff8e 	bl	8007764 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007848:	4b05      	ldr	r3, [pc, #20]	; (8007860 <SysTick_Config+0x40>)
 800784a:	2200      	movs	r2, #0
 800784c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800784e:	4b04      	ldr	r3, [pc, #16]	; (8007860 <SysTick_Config+0x40>)
 8007850:	2207      	movs	r2, #7
 8007852:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007854:	2300      	movs	r3, #0
}
 8007856:	4618      	mov	r0, r3
 8007858:	3708      	adds	r7, #8
 800785a:	46bd      	mov	sp, r7
 800785c:	bd80      	pop	{r7, pc}
 800785e:	bf00      	nop
 8007860:	e000e010 	.word	0xe000e010

08007864 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b082      	sub	sp, #8
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f7ff ff47 	bl	8007700 <__NVIC_SetPriorityGrouping>
}
 8007872:	bf00      	nop
 8007874:	3708      	adds	r7, #8
 8007876:	46bd      	mov	sp, r7
 8007878:	bd80      	pop	{r7, pc}

0800787a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800787a:	b580      	push	{r7, lr}
 800787c:	b086      	sub	sp, #24
 800787e:	af00      	add	r7, sp, #0
 8007880:	4603      	mov	r3, r0
 8007882:	60b9      	str	r1, [r7, #8]
 8007884:	607a      	str	r2, [r7, #4]
 8007886:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007888:	f7ff ff5e 	bl	8007748 <__NVIC_GetPriorityGrouping>
 800788c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800788e:	687a      	ldr	r2, [r7, #4]
 8007890:	68b9      	ldr	r1, [r7, #8]
 8007892:	6978      	ldr	r0, [r7, #20]
 8007894:	f7ff ff90 	bl	80077b8 <NVIC_EncodePriority>
 8007898:	4602      	mov	r2, r0
 800789a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800789e:	4611      	mov	r1, r2
 80078a0:	4618      	mov	r0, r3
 80078a2:	f7ff ff5f 	bl	8007764 <__NVIC_SetPriority>
}
 80078a6:	bf00      	nop
 80078a8:	3718      	adds	r7, #24
 80078aa:	46bd      	mov	sp, r7
 80078ac:	bd80      	pop	{r7, pc}

080078ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80078ae:	b580      	push	{r7, lr}
 80078b0:	b082      	sub	sp, #8
 80078b2:	af00      	add	r7, sp, #0
 80078b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80078b6:	6878      	ldr	r0, [r7, #4]
 80078b8:	f7ff ffb2 	bl	8007820 <SysTick_Config>
 80078bc:	4603      	mov	r3, r0
}
 80078be:	4618      	mov	r0, r3
 80078c0:	3708      	adds	r7, #8
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bd80      	pop	{r7, pc}
	...

080078c8 <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b086      	sub	sp, #24
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	60f8      	str	r0, [r7, #12]
 80078d0:	60b9      	str	r1, [r7, #8]
 80078d2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 80078d6:	2300      	movs	r3, #0
 80078d8:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80078da:	4b24      	ldr	r3, [pc, #144]	; (800796c <HAL_FLASH_Program+0xa4>)
 80078dc:	781b      	ldrb	r3, [r3, #0]
 80078de:	2b01      	cmp	r3, #1
 80078e0:	d101      	bne.n	80078e6 <HAL_FLASH_Program+0x1e>
 80078e2:	2302      	movs	r3, #2
 80078e4:	e03e      	b.n	8007964 <HAL_FLASH_Program+0x9c>
 80078e6:	4b21      	ldr	r3, [pc, #132]	; (800796c <HAL_FLASH_Program+0xa4>)
 80078e8:	2201      	movs	r2, #1
 80078ea:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80078ec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80078f0:	f000 f87c 	bl	80079ec <FLASH_WaitForLastOperation>
 80078f4:	4603      	mov	r3, r0
 80078f6:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80078f8:	7dfb      	ldrb	r3, [r7, #23]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d12e      	bne.n	800795c <HAL_FLASH_Program+0x94>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80078fe:	4b1b      	ldr	r3, [pc, #108]	; (800796c <HAL_FLASH_Program+0xa4>)
 8007900:	2200      	movs	r2, #0
 8007902:	605a      	str	r2, [r3, #4]

    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d107      	bne.n	800791a <HAL_FLASH_Program+0x52>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 800790a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800790e:	68b8      	ldr	r0, [r7, #8]
 8007910:	f000 f8c0 	bl	8007a94 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8007914:	2301      	movs	r3, #1
 8007916:	613b      	str	r3, [r7, #16]
 8007918:	e010      	b.n	800793c <HAL_FLASH_Program+0x74>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2b01      	cmp	r3, #1
 800791e:	d002      	beq.n	8007926 <HAL_FLASH_Program+0x5e>
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	2b02      	cmp	r3, #2
 8007924:	d10a      	bne.n	800793c <HAL_FLASH_Program+0x74>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	4619      	mov	r1, r3
 800792a:	68b8      	ldr	r0, [r7, #8]
 800792c:	f000 f8d8 	bl	8007ae0 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	2b02      	cmp	r3, #2
 8007934:	d102      	bne.n	800793c <HAL_FLASH_Program+0x74>
      {
        prog_bit = FLASH_CR_FSTPG;
 8007936:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800793a:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800793c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007940:	f000 f854 	bl	80079ec <FLASH_WaitForLastOperation>
 8007944:	4603      	mov	r3, r0
 8007946:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8007948:	693b      	ldr	r3, [r7, #16]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d006      	beq.n	800795c <HAL_FLASH_Program+0x94>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 800794e:	4b08      	ldr	r3, [pc, #32]	; (8007970 <HAL_FLASH_Program+0xa8>)
 8007950:	695a      	ldr	r2, [r3, #20]
 8007952:	693b      	ldr	r3, [r7, #16]
 8007954:	43db      	mvns	r3, r3
 8007956:	4906      	ldr	r1, [pc, #24]	; (8007970 <HAL_FLASH_Program+0xa8>)
 8007958:	4013      	ands	r3, r2
 800795a:	614b      	str	r3, [r1, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800795c:	4b03      	ldr	r3, [pc, #12]	; (800796c <HAL_FLASH_Program+0xa4>)
 800795e:	2200      	movs	r2, #0
 8007960:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8007962:	7dfb      	ldrb	r3, [r7, #23]
}
 8007964:	4618      	mov	r0, r3
 8007966:	3718      	adds	r7, #24
 8007968:	46bd      	mov	sp, r7
 800796a:	bd80      	pop	{r7, pc}
 800796c:	20000010 	.word	0x20000010
 8007970:	40022000 	.word	0x40022000

08007974 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8007974:	b480      	push	{r7}
 8007976:	b083      	sub	sp, #12
 8007978:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800797a:	2300      	movs	r3, #0
 800797c:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800797e:	4b0b      	ldr	r3, [pc, #44]	; (80079ac <HAL_FLASH_Unlock+0x38>)
 8007980:	695b      	ldr	r3, [r3, #20]
 8007982:	2b00      	cmp	r3, #0
 8007984:	da0b      	bge.n	800799e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8007986:	4b09      	ldr	r3, [pc, #36]	; (80079ac <HAL_FLASH_Unlock+0x38>)
 8007988:	4a09      	ldr	r2, [pc, #36]	; (80079b0 <HAL_FLASH_Unlock+0x3c>)
 800798a:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800798c:	4b07      	ldr	r3, [pc, #28]	; (80079ac <HAL_FLASH_Unlock+0x38>)
 800798e:	4a09      	ldr	r2, [pc, #36]	; (80079b4 <HAL_FLASH_Unlock+0x40>)
 8007990:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8007992:	4b06      	ldr	r3, [pc, #24]	; (80079ac <HAL_FLASH_Unlock+0x38>)
 8007994:	695b      	ldr	r3, [r3, #20]
 8007996:	2b00      	cmp	r3, #0
 8007998:	da01      	bge.n	800799e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800799a:	2301      	movs	r3, #1
 800799c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800799e:	79fb      	ldrb	r3, [r7, #7]
}
 80079a0:	4618      	mov	r0, r3
 80079a2:	370c      	adds	r7, #12
 80079a4:	46bd      	mov	sp, r7
 80079a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079aa:	4770      	bx	lr
 80079ac:	40022000 	.word	0x40022000
 80079b0:	45670123 	.word	0x45670123
 80079b4:	cdef89ab 	.word	0xcdef89ab

080079b8 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b083      	sub	sp, #12
 80079bc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 80079be:	2301      	movs	r3, #1
 80079c0:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80079c2:	4b09      	ldr	r3, [pc, #36]	; (80079e8 <HAL_FLASH_Lock+0x30>)
 80079c4:	695b      	ldr	r3, [r3, #20]
 80079c6:	4a08      	ldr	r2, [pc, #32]	; (80079e8 <HAL_FLASH_Lock+0x30>)
 80079c8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80079cc:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80079ce:	4b06      	ldr	r3, [pc, #24]	; (80079e8 <HAL_FLASH_Lock+0x30>)
 80079d0:	695b      	ldr	r3, [r3, #20]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	da01      	bge.n	80079da <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 80079d6:	2300      	movs	r3, #0
 80079d8:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80079da:	79fb      	ldrb	r3, [r7, #7]
}
 80079dc:	4618      	mov	r0, r3
 80079de:	370c      	adds	r7, #12
 80079e0:	46bd      	mov	sp, r7
 80079e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e6:	4770      	bx	lr
 80079e8:	40022000 	.word	0x40022000

080079ec <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b084      	sub	sp, #16
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 80079f4:	f7ff fe78 	bl	80076e8 <HAL_GetTick>
 80079f8:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80079fa:	e009      	b.n	8007a10 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 80079fc:	f7ff fe74 	bl	80076e8 <HAL_GetTick>
 8007a00:	4602      	mov	r2, r0
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	1ad3      	subs	r3, r2, r3
 8007a06:	687a      	ldr	r2, [r7, #4]
 8007a08:	429a      	cmp	r2, r3
 8007a0a:	d201      	bcs.n	8007a10 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8007a0c:	2303      	movs	r3, #3
 8007a0e:	e038      	b.n	8007a82 <FLASH_WaitForLastOperation+0x96>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8007a10:	4b1e      	ldr	r3, [pc, #120]	; (8007a8c <FLASH_WaitForLastOperation+0xa0>)
 8007a12:	691b      	ldr	r3, [r3, #16]
 8007a14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a1c:	d0ee      	beq.n	80079fc <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8007a1e:	4b1b      	ldr	r3, [pc, #108]	; (8007a8c <FLASH_WaitForLastOperation+0xa0>)
 8007a20:	691a      	ldr	r2, [r3, #16]
 8007a22:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8007a26:	4013      	ands	r3, r2
 8007a28:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 8007a2a:	68bb      	ldr	r3, [r7, #8]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d01e      	beq.n	8007a6e <FLASH_WaitForLastOperation+0x82>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 8007a30:	4b17      	ldr	r3, [pc, #92]	; (8007a90 <FLASH_WaitForLastOperation+0xa4>)
 8007a32:	685a      	ldr	r2, [r3, #4]
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	4313      	orrs	r3, r2
 8007a38:	4a15      	ldr	r2, [pc, #84]	; (8007a90 <FLASH_WaitForLastOperation+0xa4>)
 8007a3a:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d007      	beq.n	8007a56 <FLASH_WaitForLastOperation+0x6a>
 8007a46:	4b11      	ldr	r3, [pc, #68]	; (8007a8c <FLASH_WaitForLastOperation+0xa0>)
 8007a48:	699a      	ldr	r2, [r3, #24]
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007a50:	490e      	ldr	r1, [pc, #56]	; (8007a8c <FLASH_WaitForLastOperation+0xa0>)
 8007a52:	4313      	orrs	r3, r2
 8007a54:	618b      	str	r3, [r1, #24]
 8007a56:	68bb      	ldr	r3, [r7, #8]
 8007a58:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d004      	beq.n	8007a6a <FLASH_WaitForLastOperation+0x7e>
 8007a60:	4a0a      	ldr	r2, [pc, #40]	; (8007a8c <FLASH_WaitForLastOperation+0xa0>)
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007a68:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	e009      	b.n	8007a82 <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8007a6e:	4b07      	ldr	r3, [pc, #28]	; (8007a8c <FLASH_WaitForLastOperation+0xa0>)
 8007a70:	691b      	ldr	r3, [r3, #16]
 8007a72:	f003 0301 	and.w	r3, r3, #1
 8007a76:	2b01      	cmp	r3, #1
 8007a78:	d102      	bne.n	8007a80 <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8007a7a:	4b04      	ldr	r3, [pc, #16]	; (8007a8c <FLASH_WaitForLastOperation+0xa0>)
 8007a7c:	2201      	movs	r2, #1
 8007a7e:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8007a80:	2300      	movs	r3, #0
}
 8007a82:	4618      	mov	r0, r3
 8007a84:	3710      	adds	r7, #16
 8007a86:	46bd      	mov	sp, r7
 8007a88:	bd80      	pop	{r7, pc}
 8007a8a:	bf00      	nop
 8007a8c:	40022000 	.word	0x40022000
 8007a90:	20000010 	.word	0x20000010

08007a94 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b085      	sub	sp, #20
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	60f8      	str	r0, [r7, #12]
 8007a9c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8007aa0:	4b0e      	ldr	r3, [pc, #56]	; (8007adc <FLASH_Program_DoubleWord+0x48>)
 8007aa2:	695b      	ldr	r3, [r3, #20]
 8007aa4:	4a0d      	ldr	r2, [pc, #52]	; (8007adc <FLASH_Program_DoubleWord+0x48>)
 8007aa6:	f043 0301 	orr.w	r3, r3, #1
 8007aaa:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	683a      	ldr	r2, [r7, #0]
 8007ab0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8007ab2:	f3bf 8f6f 	isb	sy
}
 8007ab6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8007ab8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007abc:	f04f 0200 	mov.w	r2, #0
 8007ac0:	f04f 0300 	mov.w	r3, #0
 8007ac4:	000a      	movs	r2, r1
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	68f9      	ldr	r1, [r7, #12]
 8007aca:	3104      	adds	r1, #4
 8007acc:	4613      	mov	r3, r2
 8007ace:	600b      	str	r3, [r1, #0]
}
 8007ad0:	bf00      	nop
 8007ad2:	3714      	adds	r7, #20
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ada:	4770      	bx	lr
 8007adc:	40022000 	.word	0x40022000

08007ae0 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b089      	sub	sp, #36	; 0x24
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
 8007ae8:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8007aea:	2340      	movs	r3, #64	; 0x40
 8007aec:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8007af6:	4b14      	ldr	r3, [pc, #80]	; (8007b48 <FLASH_Program_Fast+0x68>)
 8007af8:	695b      	ldr	r3, [r3, #20]
 8007afa:	4a13      	ldr	r2, [pc, #76]	; (8007b48 <FLASH_Program_Fast+0x68>)
 8007afc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007b00:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b02:	f3ef 8310 	mrs	r3, PRIMASK
 8007b06:	60fb      	str	r3, [r7, #12]
  return(result);
 8007b08:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8007b0a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8007b0c:	b672      	cpsid	i
}
 8007b0e:	bf00      	nop
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 8007b10:	697b      	ldr	r3, [r7, #20]
 8007b12:	681a      	ldr	r2, [r3, #0]
 8007b14:	69bb      	ldr	r3, [r7, #24]
 8007b16:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8007b18:	69bb      	ldr	r3, [r7, #24]
 8007b1a:	3304      	adds	r3, #4
 8007b1c:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	3304      	adds	r3, #4
 8007b22:	617b      	str	r3, [r7, #20]
    row_index--;
 8007b24:	7ffb      	ldrb	r3, [r7, #31]
 8007b26:	3b01      	subs	r3, #1
 8007b28:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 8007b2a:	7ffb      	ldrb	r3, [r7, #31]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d1ef      	bne.n	8007b10 <FLASH_Program_Fast+0x30>
 8007b30:	693b      	ldr	r3, [r7, #16]
 8007b32:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	f383 8810 	msr	PRIMASK, r3
}
 8007b3a:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8007b3c:	bf00      	nop
 8007b3e:	3724      	adds	r7, #36	; 0x24
 8007b40:	46bd      	mov	sp, r7
 8007b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b46:	4770      	bx	lr
 8007b48:	40022000 	.word	0x40022000

08007b4c <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b084      	sub	sp, #16
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
 8007b54:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8007b56:	4b49      	ldr	r3, [pc, #292]	; (8007c7c <HAL_FLASHEx_Erase+0x130>)
 8007b58:	781b      	ldrb	r3, [r3, #0]
 8007b5a:	2b01      	cmp	r3, #1
 8007b5c:	d101      	bne.n	8007b62 <HAL_FLASHEx_Erase+0x16>
 8007b5e:	2302      	movs	r3, #2
 8007b60:	e087      	b.n	8007c72 <HAL_FLASHEx_Erase+0x126>
 8007b62:	4b46      	ldr	r3, [pc, #280]	; (8007c7c <HAL_FLASHEx_Erase+0x130>)
 8007b64:	2201      	movs	r2, #1
 8007b66:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007b68:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007b6c:	f7ff ff3e 	bl	80079ec <FLASH_WaitForLastOperation>
 8007b70:	4603      	mov	r3, r0
 8007b72:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8007b74:	7bfb      	ldrb	r3, [r7, #15]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d177      	bne.n	8007c6a <HAL_FLASHEx_Erase+0x11e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8007b7a:	4b40      	ldr	r3, [pc, #256]	; (8007c7c <HAL_FLASHEx_Erase+0x130>)
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8007b80:	4b3f      	ldr	r3, [pc, #252]	; (8007c80 <HAL_FLASHEx_Erase+0x134>)
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d013      	beq.n	8007bb4 <HAL_FLASHEx_Erase+0x68>
    {
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8007b8c:	4b3c      	ldr	r3, [pc, #240]	; (8007c80 <HAL_FLASHEx_Erase+0x134>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d009      	beq.n	8007bac <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8007b98:	4b39      	ldr	r3, [pc, #228]	; (8007c80 <HAL_FLASHEx_Erase+0x134>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	4a38      	ldr	r2, [pc, #224]	; (8007c80 <HAL_FLASHEx_Erase+0x134>)
 8007b9e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007ba2:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8007ba4:	4b35      	ldr	r3, [pc, #212]	; (8007c7c <HAL_FLASHEx_Erase+0x130>)
 8007ba6:	2203      	movs	r2, #3
 8007ba8:	771a      	strb	r2, [r3, #28]
 8007baa:	e016      	b.n	8007bda <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8007bac:	4b33      	ldr	r3, [pc, #204]	; (8007c7c <HAL_FLASHEx_Erase+0x130>)
 8007bae:	2201      	movs	r2, #1
 8007bb0:	771a      	strb	r2, [r3, #28]
 8007bb2:	e012      	b.n	8007bda <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8007bb4:	4b32      	ldr	r3, [pc, #200]	; (8007c80 <HAL_FLASHEx_Erase+0x134>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d009      	beq.n	8007bd4 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8007bc0:	4b2f      	ldr	r3, [pc, #188]	; (8007c80 <HAL_FLASHEx_Erase+0x134>)
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	4a2e      	ldr	r2, [pc, #184]	; (8007c80 <HAL_FLASHEx_Erase+0x134>)
 8007bc6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007bca:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8007bcc:	4b2b      	ldr	r3, [pc, #172]	; (8007c7c <HAL_FLASHEx_Erase+0x130>)
 8007bce:	2202      	movs	r2, #2
 8007bd0:	771a      	strb	r2, [r3, #28]
 8007bd2:	e002      	b.n	8007bda <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8007bd4:	4b29      	ldr	r3, [pc, #164]	; (8007c7c <HAL_FLASHEx_Erase+0x130>)
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	2b01      	cmp	r3, #1
 8007be0:	d113      	bne.n	8007c0a <HAL_FLASHEx_Erase+0xbe>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	685b      	ldr	r3, [r3, #4]
 8007be6:	4618      	mov	r0, r3
 8007be8:	f000 f84c 	bl	8007c84 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007bec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007bf0:	f7ff fefc 	bl	80079ec <FLASH_WaitForLastOperation>
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	73fb      	strb	r3, [r7, #15]

#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8007bf8:	4b21      	ldr	r3, [pc, #132]	; (8007c80 <HAL_FLASHEx_Erase+0x134>)
 8007bfa:	695b      	ldr	r3, [r3, #20]
 8007bfc:	4a20      	ldr	r2, [pc, #128]	; (8007c80 <HAL_FLASHEx_Erase+0x134>)
 8007bfe:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007c02:	f023 0304 	bic.w	r3, r3, #4
 8007c06:	6153      	str	r3, [r2, #20]
 8007c08:	e02d      	b.n	8007c66 <HAL_FLASHEx_Erase+0x11a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	f04f 32ff 	mov.w	r2, #4294967295
 8007c10:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	689b      	ldr	r3, [r3, #8]
 8007c16:	60bb      	str	r3, [r7, #8]
 8007c18:	e01d      	b.n	8007c56 <HAL_FLASHEx_Erase+0x10a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	685b      	ldr	r3, [r3, #4]
 8007c1e:	4619      	mov	r1, r3
 8007c20:	68b8      	ldr	r0, [r7, #8]
 8007c22:	f000 f867 	bl	8007cf4 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007c26:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007c2a:	f7ff fedf 	bl	80079ec <FLASH_WaitForLastOperation>
 8007c2e:	4603      	mov	r3, r0
 8007c30:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8007c32:	4b13      	ldr	r3, [pc, #76]	; (8007c80 <HAL_FLASHEx_Erase+0x134>)
 8007c34:	695b      	ldr	r3, [r3, #20]
 8007c36:	4a12      	ldr	r2, [pc, #72]	; (8007c80 <HAL_FLASHEx_Erase+0x134>)
 8007c38:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8007c3c:	f023 0302 	bic.w	r3, r3, #2
 8007c40:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8007c42:	7bfb      	ldrb	r3, [r7, #15]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d003      	beq.n	8007c50 <HAL_FLASHEx_Erase+0x104>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	68ba      	ldr	r2, [r7, #8]
 8007c4c:	601a      	str	r2, [r3, #0]
          break;
 8007c4e:	e00a      	b.n	8007c66 <HAL_FLASHEx_Erase+0x11a>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	3301      	adds	r3, #1
 8007c54:	60bb      	str	r3, [r7, #8]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	689a      	ldr	r2, [r3, #8]
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	68db      	ldr	r3, [r3, #12]
 8007c5e:	4413      	add	r3, r2
 8007c60:	68ba      	ldr	r2, [r7, #8]
 8007c62:	429a      	cmp	r2, r3
 8007c64:	d3d9      	bcc.n	8007c1a <HAL_FLASHEx_Erase+0xce>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8007c66:	f000 f889 	bl	8007d7c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8007c6a:	4b04      	ldr	r3, [pc, #16]	; (8007c7c <HAL_FLASHEx_Erase+0x130>)
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	701a      	strb	r2, [r3, #0]

  return status;
 8007c70:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c72:	4618      	mov	r0, r3
 8007c74:	3710      	adds	r7, #16
 8007c76:	46bd      	mov	sp, r7
 8007c78:	bd80      	pop	{r7, pc}
 8007c7a:	bf00      	nop
 8007c7c:	20000010 	.word	0x20000010
 8007c80:	40022000 	.word	0x40022000

08007c84 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b083      	sub	sp, #12
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
#if defined (FLASH_OPTR_DBANK)
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U)
 8007c8c:	4b18      	ldr	r3, [pc, #96]	; (8007cf0 <FLASH_MassErase+0x6c>)
 8007c8e:	6a1b      	ldr	r3, [r3, #32]
 8007c90:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d016      	beq.n	8007cc6 <FLASH_MassErase+0x42>
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f003 0301 	and.w	r3, r3, #1
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d005      	beq.n	8007cae <FLASH_MassErase+0x2a>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8007ca2:	4b13      	ldr	r3, [pc, #76]	; (8007cf0 <FLASH_MassErase+0x6c>)
 8007ca4:	695b      	ldr	r3, [r3, #20]
 8007ca6:	4a12      	ldr	r2, [pc, #72]	; (8007cf0 <FLASH_MassErase+0x6c>)
 8007ca8:	f043 0304 	orr.w	r3, r3, #4
 8007cac:	6153      	str	r3, [r2, #20]
    }

#if defined (FLASH_OPTR_DBANK)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if ((Banks & FLASH_BANK_2) != 0U)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	f003 0302 	and.w	r3, r3, #2
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d00e      	beq.n	8007cd6 <FLASH_MassErase+0x52>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 8007cb8:	4b0d      	ldr	r3, [pc, #52]	; (8007cf0 <FLASH_MassErase+0x6c>)
 8007cba:	695b      	ldr	r3, [r3, #20]
 8007cbc:	4a0c      	ldr	r2, [pc, #48]	; (8007cf0 <FLASH_MassErase+0x6c>)
 8007cbe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007cc2:	6153      	str	r3, [r2, #20]
 8007cc4:	e007      	b.n	8007cd6 <FLASH_MassErase+0x52>
#endif
  }
#if defined (FLASH_OPTR_DBANK)
  else
  {
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8007cc6:	4b0a      	ldr	r3, [pc, #40]	; (8007cf0 <FLASH_MassErase+0x6c>)
 8007cc8:	695b      	ldr	r3, [r3, #20]
 8007cca:	4a09      	ldr	r2, [pc, #36]	; (8007cf0 <FLASH_MassErase+0x6c>)
 8007ccc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007cd0:	f043 0304 	orr.w	r3, r3, #4
 8007cd4:	6153      	str	r3, [r2, #20]
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8007cd6:	4b06      	ldr	r3, [pc, #24]	; (8007cf0 <FLASH_MassErase+0x6c>)
 8007cd8:	695b      	ldr	r3, [r3, #20]
 8007cda:	4a05      	ldr	r2, [pc, #20]	; (8007cf0 <FLASH_MassErase+0x6c>)
 8007cdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007ce0:	6153      	str	r3, [r2, #20]
}
 8007ce2:	bf00      	nop
 8007ce4:	370c      	adds	r7, #12
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cec:	4770      	bx	lr
 8007cee:	bf00      	nop
 8007cf0:	40022000 	.word	0x40022000

08007cf4 <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b083      	sub	sp, #12
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
 8007cfc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));

#if defined (FLASH_OPTR_DBANK)
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 8007cfe:	4b1e      	ldr	r3, [pc, #120]	; (8007d78 <FLASH_PageErase+0x84>)
 8007d00:	6a1b      	ldr	r3, [r3, #32]
 8007d02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d106      	bne.n	8007d18 <FLASH_PageErase+0x24>
  {
    CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8007d0a:	4b1b      	ldr	r3, [pc, #108]	; (8007d78 <FLASH_PageErase+0x84>)
 8007d0c:	695b      	ldr	r3, [r3, #20]
 8007d0e:	4a1a      	ldr	r2, [pc, #104]	; (8007d78 <FLASH_PageErase+0x84>)
 8007d10:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007d14:	6153      	str	r3, [r2, #20]
 8007d16:	e011      	b.n	8007d3c <FLASH_PageErase+0x48>
  }
  else
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if ((Banks & FLASH_BANK_1) != 0U)
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	f003 0301 	and.w	r3, r3, #1
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d006      	beq.n	8007d30 <FLASH_PageErase+0x3c>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8007d22:	4b15      	ldr	r3, [pc, #84]	; (8007d78 <FLASH_PageErase+0x84>)
 8007d24:	695b      	ldr	r3, [r3, #20]
 8007d26:	4a14      	ldr	r2, [pc, #80]	; (8007d78 <FLASH_PageErase+0x84>)
 8007d28:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007d2c:	6153      	str	r3, [r2, #20]
 8007d2e:	e005      	b.n	8007d3c <FLASH_PageErase+0x48>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 8007d30:	4b11      	ldr	r3, [pc, #68]	; (8007d78 <FLASH_PageErase+0x84>)
 8007d32:	695b      	ldr	r3, [r3, #20]
 8007d34:	4a10      	ldr	r2, [pc, #64]	; (8007d78 <FLASH_PageErase+0x84>)
 8007d36:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007d3a:	6153      	str	r3, [r2, #20]
    }
  }
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8007d3c:	4b0e      	ldr	r3, [pc, #56]	; (8007d78 <FLASH_PageErase+0x84>)
 8007d3e:	695b      	ldr	r3, [r3, #20]
 8007d40:	f423 727e 	bic.w	r2, r3, #1016	; 0x3f8
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	00db      	lsls	r3, r3, #3
 8007d48:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 8007d4c:	490a      	ldr	r1, [pc, #40]	; (8007d78 <FLASH_PageErase+0x84>)
 8007d4e:	4313      	orrs	r3, r2
 8007d50:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8007d52:	4b09      	ldr	r3, [pc, #36]	; (8007d78 <FLASH_PageErase+0x84>)
 8007d54:	695b      	ldr	r3, [r3, #20]
 8007d56:	4a08      	ldr	r2, [pc, #32]	; (8007d78 <FLASH_PageErase+0x84>)
 8007d58:	f043 0302 	orr.w	r3, r3, #2
 8007d5c:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8007d5e:	4b06      	ldr	r3, [pc, #24]	; (8007d78 <FLASH_PageErase+0x84>)
 8007d60:	695b      	ldr	r3, [r3, #20]
 8007d62:	4a05      	ldr	r2, [pc, #20]	; (8007d78 <FLASH_PageErase+0x84>)
 8007d64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d68:	6153      	str	r3, [r2, #20]
}
 8007d6a:	bf00      	nop
 8007d6c:	370c      	adds	r7, #12
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d74:	4770      	bx	lr
 8007d76:	bf00      	nop
 8007d78:	40022000 	.word	0x40022000

08007d7c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	b083      	sub	sp, #12
 8007d80:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8007d82:	4b21      	ldr	r3, [pc, #132]	; (8007e08 <FLASH_FlushCaches+0x8c>)
 8007d84:	7f1b      	ldrb	r3, [r3, #28]
 8007d86:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8007d88:	79fb      	ldrb	r3, [r7, #7]
 8007d8a:	2b01      	cmp	r3, #1
 8007d8c:	d002      	beq.n	8007d94 <FLASH_FlushCaches+0x18>
 8007d8e:	79fb      	ldrb	r3, [r7, #7]
 8007d90:	2b03      	cmp	r3, #3
 8007d92:	d117      	bne.n	8007dc4 <FLASH_FlushCaches+0x48>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8007d94:	4b1d      	ldr	r3, [pc, #116]	; (8007e0c <FLASH_FlushCaches+0x90>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	4a1c      	ldr	r2, [pc, #112]	; (8007e0c <FLASH_FlushCaches+0x90>)
 8007d9a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007d9e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8007da0:	4b1a      	ldr	r3, [pc, #104]	; (8007e0c <FLASH_FlushCaches+0x90>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	4a19      	ldr	r2, [pc, #100]	; (8007e0c <FLASH_FlushCaches+0x90>)
 8007da6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007daa:	6013      	str	r3, [r2, #0]
 8007dac:	4b17      	ldr	r3, [pc, #92]	; (8007e0c <FLASH_FlushCaches+0x90>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4a16      	ldr	r2, [pc, #88]	; (8007e0c <FLASH_FlushCaches+0x90>)
 8007db2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007db6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007db8:	4b14      	ldr	r3, [pc, #80]	; (8007e0c <FLASH_FlushCaches+0x90>)
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	4a13      	ldr	r2, [pc, #76]	; (8007e0c <FLASH_FlushCaches+0x90>)
 8007dbe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007dc2:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8007dc4:	79fb      	ldrb	r3, [r7, #7]
 8007dc6:	2b02      	cmp	r3, #2
 8007dc8:	d002      	beq.n	8007dd0 <FLASH_FlushCaches+0x54>
 8007dca:	79fb      	ldrb	r3, [r7, #7]
 8007dcc:	2b03      	cmp	r3, #3
 8007dce:	d111      	bne.n	8007df4 <FLASH_FlushCaches+0x78>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8007dd0:	4b0e      	ldr	r3, [pc, #56]	; (8007e0c <FLASH_FlushCaches+0x90>)
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a0d      	ldr	r2, [pc, #52]	; (8007e0c <FLASH_FlushCaches+0x90>)
 8007dd6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007dda:	6013      	str	r3, [r2, #0]
 8007ddc:	4b0b      	ldr	r3, [pc, #44]	; (8007e0c <FLASH_FlushCaches+0x90>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4a0a      	ldr	r2, [pc, #40]	; (8007e0c <FLASH_FlushCaches+0x90>)
 8007de2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007de6:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8007de8:	4b08      	ldr	r3, [pc, #32]	; (8007e0c <FLASH_FlushCaches+0x90>)
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	4a07      	ldr	r2, [pc, #28]	; (8007e0c <FLASH_FlushCaches+0x90>)
 8007dee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007df2:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8007df4:	4b04      	ldr	r3, [pc, #16]	; (8007e08 <FLASH_FlushCaches+0x8c>)
 8007df6:	2200      	movs	r2, #0
 8007df8:	771a      	strb	r2, [r3, #28]
}
 8007dfa:	bf00      	nop
 8007dfc:	370c      	adds	r7, #12
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e04:	4770      	bx	lr
 8007e06:	bf00      	nop
 8007e08:	20000010 	.word	0x20000010
 8007e0c:	40022000 	.word	0x40022000

08007e10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007e10:	b480      	push	{r7}
 8007e12:	b087      	sub	sp, #28
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
 8007e18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007e1e:	e15a      	b.n	80080d6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	681a      	ldr	r2, [r3, #0]
 8007e24:	2101      	movs	r1, #1
 8007e26:	697b      	ldr	r3, [r7, #20]
 8007e28:	fa01 f303 	lsl.w	r3, r1, r3
 8007e2c:	4013      	ands	r3, r2
 8007e2e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	f000 814c 	beq.w	80080d0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	685b      	ldr	r3, [r3, #4]
 8007e3c:	f003 0303 	and.w	r3, r3, #3
 8007e40:	2b01      	cmp	r3, #1
 8007e42:	d005      	beq.n	8007e50 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	685b      	ldr	r3, [r3, #4]
 8007e48:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007e4c:	2b02      	cmp	r3, #2
 8007e4e:	d130      	bne.n	8007eb2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	689b      	ldr	r3, [r3, #8]
 8007e54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007e56:	697b      	ldr	r3, [r7, #20]
 8007e58:	005b      	lsls	r3, r3, #1
 8007e5a:	2203      	movs	r2, #3
 8007e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8007e60:	43db      	mvns	r3, r3
 8007e62:	693a      	ldr	r2, [r7, #16]
 8007e64:	4013      	ands	r3, r2
 8007e66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	68da      	ldr	r2, [r3, #12]
 8007e6c:	697b      	ldr	r3, [r7, #20]
 8007e6e:	005b      	lsls	r3, r3, #1
 8007e70:	fa02 f303 	lsl.w	r3, r2, r3
 8007e74:	693a      	ldr	r2, [r7, #16]
 8007e76:	4313      	orrs	r3, r2
 8007e78:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	693a      	ldr	r2, [r7, #16]
 8007e7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	685b      	ldr	r3, [r3, #4]
 8007e84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007e86:	2201      	movs	r2, #1
 8007e88:	697b      	ldr	r3, [r7, #20]
 8007e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8007e8e:	43db      	mvns	r3, r3
 8007e90:	693a      	ldr	r2, [r7, #16]
 8007e92:	4013      	ands	r3, r2
 8007e94:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	685b      	ldr	r3, [r3, #4]
 8007e9a:	091b      	lsrs	r3, r3, #4
 8007e9c:	f003 0201 	and.w	r2, r3, #1
 8007ea0:	697b      	ldr	r3, [r7, #20]
 8007ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ea6:	693a      	ldr	r2, [r7, #16]
 8007ea8:	4313      	orrs	r3, r2
 8007eaa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	693a      	ldr	r2, [r7, #16]
 8007eb0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	685b      	ldr	r3, [r3, #4]
 8007eb6:	f003 0303 	and.w	r3, r3, #3
 8007eba:	2b03      	cmp	r3, #3
 8007ebc:	d017      	beq.n	8007eee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	68db      	ldr	r3, [r3, #12]
 8007ec2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	005b      	lsls	r3, r3, #1
 8007ec8:	2203      	movs	r2, #3
 8007eca:	fa02 f303 	lsl.w	r3, r2, r3
 8007ece:	43db      	mvns	r3, r3
 8007ed0:	693a      	ldr	r2, [r7, #16]
 8007ed2:	4013      	ands	r3, r2
 8007ed4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	689a      	ldr	r2, [r3, #8]
 8007eda:	697b      	ldr	r3, [r7, #20]
 8007edc:	005b      	lsls	r3, r3, #1
 8007ede:	fa02 f303 	lsl.w	r3, r2, r3
 8007ee2:	693a      	ldr	r2, [r7, #16]
 8007ee4:	4313      	orrs	r3, r2
 8007ee6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	693a      	ldr	r2, [r7, #16]
 8007eec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	685b      	ldr	r3, [r3, #4]
 8007ef2:	f003 0303 	and.w	r3, r3, #3
 8007ef6:	2b02      	cmp	r3, #2
 8007ef8:	d123      	bne.n	8007f42 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	08da      	lsrs	r2, r3, #3
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	3208      	adds	r2, #8
 8007f02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f06:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007f08:	697b      	ldr	r3, [r7, #20]
 8007f0a:	f003 0307 	and.w	r3, r3, #7
 8007f0e:	009b      	lsls	r3, r3, #2
 8007f10:	220f      	movs	r2, #15
 8007f12:	fa02 f303 	lsl.w	r3, r2, r3
 8007f16:	43db      	mvns	r3, r3
 8007f18:	693a      	ldr	r2, [r7, #16]
 8007f1a:	4013      	ands	r3, r2
 8007f1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	691a      	ldr	r2, [r3, #16]
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	f003 0307 	and.w	r3, r3, #7
 8007f28:	009b      	lsls	r3, r3, #2
 8007f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8007f2e:	693a      	ldr	r2, [r7, #16]
 8007f30:	4313      	orrs	r3, r2
 8007f32:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007f34:	697b      	ldr	r3, [r7, #20]
 8007f36:	08da      	lsrs	r2, r3, #3
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	3208      	adds	r2, #8
 8007f3c:	6939      	ldr	r1, [r7, #16]
 8007f3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	005b      	lsls	r3, r3, #1
 8007f4c:	2203      	movs	r2, #3
 8007f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8007f52:	43db      	mvns	r3, r3
 8007f54:	693a      	ldr	r2, [r7, #16]
 8007f56:	4013      	ands	r3, r2
 8007f58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	685b      	ldr	r3, [r3, #4]
 8007f5e:	f003 0203 	and.w	r2, r3, #3
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	005b      	lsls	r3, r3, #1
 8007f66:	fa02 f303 	lsl.w	r3, r2, r3
 8007f6a:	693a      	ldr	r2, [r7, #16]
 8007f6c:	4313      	orrs	r3, r2
 8007f6e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	693a      	ldr	r2, [r7, #16]
 8007f74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	685b      	ldr	r3, [r3, #4]
 8007f7a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	f000 80a6 	beq.w	80080d0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007f84:	4b5b      	ldr	r3, [pc, #364]	; (80080f4 <HAL_GPIO_Init+0x2e4>)
 8007f86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f88:	4a5a      	ldr	r2, [pc, #360]	; (80080f4 <HAL_GPIO_Init+0x2e4>)
 8007f8a:	f043 0301 	orr.w	r3, r3, #1
 8007f8e:	6613      	str	r3, [r2, #96]	; 0x60
 8007f90:	4b58      	ldr	r3, [pc, #352]	; (80080f4 <HAL_GPIO_Init+0x2e4>)
 8007f92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f94:	f003 0301 	and.w	r3, r3, #1
 8007f98:	60bb      	str	r3, [r7, #8]
 8007f9a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007f9c:	4a56      	ldr	r2, [pc, #344]	; (80080f8 <HAL_GPIO_Init+0x2e8>)
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	089b      	lsrs	r3, r3, #2
 8007fa2:	3302      	adds	r3, #2
 8007fa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007fa8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007faa:	697b      	ldr	r3, [r7, #20]
 8007fac:	f003 0303 	and.w	r3, r3, #3
 8007fb0:	009b      	lsls	r3, r3, #2
 8007fb2:	220f      	movs	r2, #15
 8007fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8007fb8:	43db      	mvns	r3, r3
 8007fba:	693a      	ldr	r2, [r7, #16]
 8007fbc:	4013      	ands	r3, r2
 8007fbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007fc6:	d01f      	beq.n	8008008 <HAL_GPIO_Init+0x1f8>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	4a4c      	ldr	r2, [pc, #304]	; (80080fc <HAL_GPIO_Init+0x2ec>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d019      	beq.n	8008004 <HAL_GPIO_Init+0x1f4>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	4a4b      	ldr	r2, [pc, #300]	; (8008100 <HAL_GPIO_Init+0x2f0>)
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	d013      	beq.n	8008000 <HAL_GPIO_Init+0x1f0>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	4a4a      	ldr	r2, [pc, #296]	; (8008104 <HAL_GPIO_Init+0x2f4>)
 8007fdc:	4293      	cmp	r3, r2
 8007fde:	d00d      	beq.n	8007ffc <HAL_GPIO_Init+0x1ec>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	4a49      	ldr	r2, [pc, #292]	; (8008108 <HAL_GPIO_Init+0x2f8>)
 8007fe4:	4293      	cmp	r3, r2
 8007fe6:	d007      	beq.n	8007ff8 <HAL_GPIO_Init+0x1e8>
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	4a48      	ldr	r2, [pc, #288]	; (800810c <HAL_GPIO_Init+0x2fc>)
 8007fec:	4293      	cmp	r3, r2
 8007fee:	d101      	bne.n	8007ff4 <HAL_GPIO_Init+0x1e4>
 8007ff0:	2305      	movs	r3, #5
 8007ff2:	e00a      	b.n	800800a <HAL_GPIO_Init+0x1fa>
 8007ff4:	2306      	movs	r3, #6
 8007ff6:	e008      	b.n	800800a <HAL_GPIO_Init+0x1fa>
 8007ff8:	2304      	movs	r3, #4
 8007ffa:	e006      	b.n	800800a <HAL_GPIO_Init+0x1fa>
 8007ffc:	2303      	movs	r3, #3
 8007ffe:	e004      	b.n	800800a <HAL_GPIO_Init+0x1fa>
 8008000:	2302      	movs	r3, #2
 8008002:	e002      	b.n	800800a <HAL_GPIO_Init+0x1fa>
 8008004:	2301      	movs	r3, #1
 8008006:	e000      	b.n	800800a <HAL_GPIO_Init+0x1fa>
 8008008:	2300      	movs	r3, #0
 800800a:	697a      	ldr	r2, [r7, #20]
 800800c:	f002 0203 	and.w	r2, r2, #3
 8008010:	0092      	lsls	r2, r2, #2
 8008012:	4093      	lsls	r3, r2
 8008014:	693a      	ldr	r2, [r7, #16]
 8008016:	4313      	orrs	r3, r2
 8008018:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800801a:	4937      	ldr	r1, [pc, #220]	; (80080f8 <HAL_GPIO_Init+0x2e8>)
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	089b      	lsrs	r3, r3, #2
 8008020:	3302      	adds	r3, #2
 8008022:	693a      	ldr	r2, [r7, #16]
 8008024:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008028:	4b39      	ldr	r3, [pc, #228]	; (8008110 <HAL_GPIO_Init+0x300>)
 800802a:	689b      	ldr	r3, [r3, #8]
 800802c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	43db      	mvns	r3, r3
 8008032:	693a      	ldr	r2, [r7, #16]
 8008034:	4013      	ands	r3, r2
 8008036:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	685b      	ldr	r3, [r3, #4]
 800803c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008040:	2b00      	cmp	r3, #0
 8008042:	d003      	beq.n	800804c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8008044:	693a      	ldr	r2, [r7, #16]
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	4313      	orrs	r3, r2
 800804a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800804c:	4a30      	ldr	r2, [pc, #192]	; (8008110 <HAL_GPIO_Init+0x300>)
 800804e:	693b      	ldr	r3, [r7, #16]
 8008050:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8008052:	4b2f      	ldr	r3, [pc, #188]	; (8008110 <HAL_GPIO_Init+0x300>)
 8008054:	68db      	ldr	r3, [r3, #12]
 8008056:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	43db      	mvns	r3, r3
 800805c:	693a      	ldr	r2, [r7, #16]
 800805e:	4013      	ands	r3, r2
 8008060:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	685b      	ldr	r3, [r3, #4]
 8008066:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800806a:	2b00      	cmp	r3, #0
 800806c:	d003      	beq.n	8008076 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800806e:	693a      	ldr	r2, [r7, #16]
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	4313      	orrs	r3, r2
 8008074:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008076:	4a26      	ldr	r2, [pc, #152]	; (8008110 <HAL_GPIO_Init+0x300>)
 8008078:	693b      	ldr	r3, [r7, #16]
 800807a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800807c:	4b24      	ldr	r3, [pc, #144]	; (8008110 <HAL_GPIO_Init+0x300>)
 800807e:	685b      	ldr	r3, [r3, #4]
 8008080:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	43db      	mvns	r3, r3
 8008086:	693a      	ldr	r2, [r7, #16]
 8008088:	4013      	ands	r3, r2
 800808a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	685b      	ldr	r3, [r3, #4]
 8008090:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008094:	2b00      	cmp	r3, #0
 8008096:	d003      	beq.n	80080a0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8008098:	693a      	ldr	r2, [r7, #16]
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	4313      	orrs	r3, r2
 800809e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80080a0:	4a1b      	ldr	r2, [pc, #108]	; (8008110 <HAL_GPIO_Init+0x300>)
 80080a2:	693b      	ldr	r3, [r7, #16]
 80080a4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80080a6:	4b1a      	ldr	r3, [pc, #104]	; (8008110 <HAL_GPIO_Init+0x300>)
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	43db      	mvns	r3, r3
 80080b0:	693a      	ldr	r2, [r7, #16]
 80080b2:	4013      	ands	r3, r2
 80080b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	685b      	ldr	r3, [r3, #4]
 80080ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d003      	beq.n	80080ca <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80080c2:	693a      	ldr	r2, [r7, #16]
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	4313      	orrs	r3, r2
 80080c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80080ca:	4a11      	ldr	r2, [pc, #68]	; (8008110 <HAL_GPIO_Init+0x300>)
 80080cc:	693b      	ldr	r3, [r7, #16]
 80080ce:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80080d0:	697b      	ldr	r3, [r7, #20]
 80080d2:	3301      	adds	r3, #1
 80080d4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	681a      	ldr	r2, [r3, #0]
 80080da:	697b      	ldr	r3, [r7, #20]
 80080dc:	fa22 f303 	lsr.w	r3, r2, r3
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	f47f ae9d 	bne.w	8007e20 <HAL_GPIO_Init+0x10>
  }
}
 80080e6:	bf00      	nop
 80080e8:	bf00      	nop
 80080ea:	371c      	adds	r7, #28
 80080ec:	46bd      	mov	sp, r7
 80080ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f2:	4770      	bx	lr
 80080f4:	40021000 	.word	0x40021000
 80080f8:	40010000 	.word	0x40010000
 80080fc:	48000400 	.word	0x48000400
 8008100:	48000800 	.word	0x48000800
 8008104:	48000c00 	.word	0x48000c00
 8008108:	48001000 	.word	0x48001000
 800810c:	48001400 	.word	0x48001400
 8008110:	40010400 	.word	0x40010400

08008114 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008114:	b480      	push	{r7}
 8008116:	b083      	sub	sp, #12
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
 800811c:	460b      	mov	r3, r1
 800811e:	807b      	strh	r3, [r7, #2]
 8008120:	4613      	mov	r3, r2
 8008122:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008124:	787b      	ldrb	r3, [r7, #1]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d003      	beq.n	8008132 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800812a:	887a      	ldrh	r2, [r7, #2]
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008130:	e002      	b.n	8008138 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008132:	887a      	ldrh	r2, [r7, #2]
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008138:	bf00      	nop
 800813a:	370c      	adds	r7, #12
 800813c:	46bd      	mov	sp, r7
 800813e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008142:	4770      	bx	lr

08008144 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008144:	b480      	push	{r7}
 8008146:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8008148:	4b05      	ldr	r3, [pc, #20]	; (8008160 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800814a:	689b      	ldr	r3, [r3, #8]
 800814c:	4a04      	ldr	r2, [pc, #16]	; (8008160 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800814e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008152:	6093      	str	r3, [r2, #8]
}
 8008154:	bf00      	nop
 8008156:	46bd      	mov	sp, r7
 8008158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815c:	4770      	bx	lr
 800815e:	bf00      	nop
 8008160:	40007000 	.word	0x40007000

08008164 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b082      	sub	sp, #8
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d101      	bne.n	8008176 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008172:	2301      	movs	r3, #1
 8008174:	e049      	b.n	800820a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800817c:	b2db      	uxtb	r3, r3
 800817e:	2b00      	cmp	r3, #0
 8008180:	d106      	bne.n	8008190 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2200      	movs	r2, #0
 8008186:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	f7fe fe4c 	bl	8006e28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2202      	movs	r2, #2
 8008194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681a      	ldr	r2, [r3, #0]
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	3304      	adds	r3, #4
 80081a0:	4619      	mov	r1, r3
 80081a2:	4610      	mov	r0, r2
 80081a4:	f000 f890 	bl	80082c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2201      	movs	r2, #1
 80081ac:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2201      	movs	r2, #1
 80081b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2201      	movs	r2, #1
 80081bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2201      	movs	r2, #1
 80081c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2201      	movs	r2, #1
 80081cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2201      	movs	r2, #1
 80081d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2201      	movs	r2, #1
 80081dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2201      	movs	r2, #1
 80081e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2201      	movs	r2, #1
 80081ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2201      	movs	r2, #1
 80081f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2201      	movs	r2, #1
 80081fc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2201      	movs	r2, #1
 8008204:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008208:	2300      	movs	r3, #0
}
 800820a:	4618      	mov	r0, r3
 800820c:	3708      	adds	r7, #8
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}

08008212 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8008212:	b580      	push	{r7, lr}
 8008214:	b082      	sub	sp, #8
 8008216:	af00      	add	r7, sp, #0
 8008218:	6078      	str	r0, [r7, #4]
 800821a:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d101      	bne.n	8008226 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8008222:	2301      	movs	r3, #1
 8008224:	e041      	b.n	80082aa <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800822c:	b2db      	uxtb	r3, r3
 800822e:	2b00      	cmp	r3, #0
 8008230:	d106      	bne.n	8008240 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2200      	movs	r2, #0
 8008236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f000 f839 	bl	80082b2 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2202      	movs	r2, #2
 8008244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681a      	ldr	r2, [r3, #0]
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	3304      	adds	r3, #4
 8008250:	4619      	mov	r1, r3
 8008252:	4610      	mov	r0, r2
 8008254:	f000 f838 	bl	80082c8 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	681a      	ldr	r2, [r3, #0]
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	f022 0208 	bic.w	r2, r2, #8
 8008266:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	6819      	ldr	r1, [r3, #0]
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	683a      	ldr	r2, [r7, #0]
 8008274:	430a      	orrs	r2, r1
 8008276:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2201      	movs	r2, #1
 800827c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2201      	movs	r2, #1
 8008284:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2201      	movs	r2, #1
 800828c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2201      	movs	r2, #1
 8008294:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2201      	movs	r2, #1
 800829c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2201      	movs	r2, #1
 80082a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80082a8:	2300      	movs	r3, #0
}
 80082aa:	4618      	mov	r0, r3
 80082ac:	3708      	adds	r7, #8
 80082ae:	46bd      	mov	sp, r7
 80082b0:	bd80      	pop	{r7, pc}

080082b2 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 80082b2:	b480      	push	{r7}
 80082b4:	b083      	sub	sp, #12
 80082b6:	af00      	add	r7, sp, #0
 80082b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 80082ba:	bf00      	nop
 80082bc:	370c      	adds	r7, #12
 80082be:	46bd      	mov	sp, r7
 80082c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c4:	4770      	bx	lr
	...

080082c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80082c8:	b480      	push	{r7}
 80082ca:	b085      	sub	sp, #20
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
 80082d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	4a46      	ldr	r2, [pc, #280]	; (80083f4 <TIM_Base_SetConfig+0x12c>)
 80082dc:	4293      	cmp	r3, r2
 80082de:	d017      	beq.n	8008310 <TIM_Base_SetConfig+0x48>
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082e6:	d013      	beq.n	8008310 <TIM_Base_SetConfig+0x48>
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	4a43      	ldr	r2, [pc, #268]	; (80083f8 <TIM_Base_SetConfig+0x130>)
 80082ec:	4293      	cmp	r3, r2
 80082ee:	d00f      	beq.n	8008310 <TIM_Base_SetConfig+0x48>
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	4a42      	ldr	r2, [pc, #264]	; (80083fc <TIM_Base_SetConfig+0x134>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d00b      	beq.n	8008310 <TIM_Base_SetConfig+0x48>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	4a41      	ldr	r2, [pc, #260]	; (8008400 <TIM_Base_SetConfig+0x138>)
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d007      	beq.n	8008310 <TIM_Base_SetConfig+0x48>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	4a40      	ldr	r2, [pc, #256]	; (8008404 <TIM_Base_SetConfig+0x13c>)
 8008304:	4293      	cmp	r3, r2
 8008306:	d003      	beq.n	8008310 <TIM_Base_SetConfig+0x48>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	4a3f      	ldr	r2, [pc, #252]	; (8008408 <TIM_Base_SetConfig+0x140>)
 800830c:	4293      	cmp	r3, r2
 800830e:	d108      	bne.n	8008322 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008316:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	685b      	ldr	r3, [r3, #4]
 800831c:	68fa      	ldr	r2, [r7, #12]
 800831e:	4313      	orrs	r3, r2
 8008320:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	4a33      	ldr	r2, [pc, #204]	; (80083f4 <TIM_Base_SetConfig+0x12c>)
 8008326:	4293      	cmp	r3, r2
 8008328:	d023      	beq.n	8008372 <TIM_Base_SetConfig+0xaa>
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008330:	d01f      	beq.n	8008372 <TIM_Base_SetConfig+0xaa>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	4a30      	ldr	r2, [pc, #192]	; (80083f8 <TIM_Base_SetConfig+0x130>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d01b      	beq.n	8008372 <TIM_Base_SetConfig+0xaa>
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	4a2f      	ldr	r2, [pc, #188]	; (80083fc <TIM_Base_SetConfig+0x134>)
 800833e:	4293      	cmp	r3, r2
 8008340:	d017      	beq.n	8008372 <TIM_Base_SetConfig+0xaa>
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	4a2e      	ldr	r2, [pc, #184]	; (8008400 <TIM_Base_SetConfig+0x138>)
 8008346:	4293      	cmp	r3, r2
 8008348:	d013      	beq.n	8008372 <TIM_Base_SetConfig+0xaa>
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	4a2d      	ldr	r2, [pc, #180]	; (8008404 <TIM_Base_SetConfig+0x13c>)
 800834e:	4293      	cmp	r3, r2
 8008350:	d00f      	beq.n	8008372 <TIM_Base_SetConfig+0xaa>
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	4a2d      	ldr	r2, [pc, #180]	; (800840c <TIM_Base_SetConfig+0x144>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d00b      	beq.n	8008372 <TIM_Base_SetConfig+0xaa>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	4a2c      	ldr	r2, [pc, #176]	; (8008410 <TIM_Base_SetConfig+0x148>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d007      	beq.n	8008372 <TIM_Base_SetConfig+0xaa>
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	4a2b      	ldr	r2, [pc, #172]	; (8008414 <TIM_Base_SetConfig+0x14c>)
 8008366:	4293      	cmp	r3, r2
 8008368:	d003      	beq.n	8008372 <TIM_Base_SetConfig+0xaa>
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	4a26      	ldr	r2, [pc, #152]	; (8008408 <TIM_Base_SetConfig+0x140>)
 800836e:	4293      	cmp	r3, r2
 8008370:	d108      	bne.n	8008384 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008378:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	68db      	ldr	r3, [r3, #12]
 800837e:	68fa      	ldr	r2, [r7, #12]
 8008380:	4313      	orrs	r3, r2
 8008382:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	695b      	ldr	r3, [r3, #20]
 800838e:	4313      	orrs	r3, r2
 8008390:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	68fa      	ldr	r2, [r7, #12]
 8008396:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	689a      	ldr	r2, [r3, #8]
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	681a      	ldr	r2, [r3, #0]
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	4a12      	ldr	r2, [pc, #72]	; (80083f4 <TIM_Base_SetConfig+0x12c>)
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d013      	beq.n	80083d8 <TIM_Base_SetConfig+0x110>
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	4a14      	ldr	r2, [pc, #80]	; (8008404 <TIM_Base_SetConfig+0x13c>)
 80083b4:	4293      	cmp	r3, r2
 80083b6:	d00f      	beq.n	80083d8 <TIM_Base_SetConfig+0x110>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	4a14      	ldr	r2, [pc, #80]	; (800840c <TIM_Base_SetConfig+0x144>)
 80083bc:	4293      	cmp	r3, r2
 80083be:	d00b      	beq.n	80083d8 <TIM_Base_SetConfig+0x110>
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	4a13      	ldr	r2, [pc, #76]	; (8008410 <TIM_Base_SetConfig+0x148>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d007      	beq.n	80083d8 <TIM_Base_SetConfig+0x110>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	4a12      	ldr	r2, [pc, #72]	; (8008414 <TIM_Base_SetConfig+0x14c>)
 80083cc:	4293      	cmp	r3, r2
 80083ce:	d003      	beq.n	80083d8 <TIM_Base_SetConfig+0x110>
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	4a0d      	ldr	r2, [pc, #52]	; (8008408 <TIM_Base_SetConfig+0x140>)
 80083d4:	4293      	cmp	r3, r2
 80083d6:	d103      	bne.n	80083e0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	691a      	ldr	r2, [r3, #16]
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2201      	movs	r2, #1
 80083e4:	615a      	str	r2, [r3, #20]
}
 80083e6:	bf00      	nop
 80083e8:	3714      	adds	r7, #20
 80083ea:	46bd      	mov	sp, r7
 80083ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f0:	4770      	bx	lr
 80083f2:	bf00      	nop
 80083f4:	40012c00 	.word	0x40012c00
 80083f8:	40000400 	.word	0x40000400
 80083fc:	40000800 	.word	0x40000800
 8008400:	40000c00 	.word	0x40000c00
 8008404:	40013400 	.word	0x40013400
 8008408:	40015000 	.word	0x40015000
 800840c:	40014000 	.word	0x40014000
 8008410:	40014400 	.word	0x40014400
 8008414:	40014800 	.word	0x40014800

08008418 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008418:	b480      	push	{r7}
 800841a:	b085      	sub	sp, #20
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
 8008420:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008428:	2b01      	cmp	r3, #1
 800842a:	d101      	bne.n	8008430 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800842c:	2302      	movs	r3, #2
 800842e:	e074      	b.n	800851a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2201      	movs	r2, #1
 8008434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2202      	movs	r2, #2
 800843c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	685b      	ldr	r3, [r3, #4]
 8008446:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	689b      	ldr	r3, [r3, #8]
 800844e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	4a34      	ldr	r2, [pc, #208]	; (8008528 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008456:	4293      	cmp	r3, r2
 8008458:	d009      	beq.n	800846e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	4a33      	ldr	r2, [pc, #204]	; (800852c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d004      	beq.n	800846e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	4a31      	ldr	r2, [pc, #196]	; (8008530 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800846a:	4293      	cmp	r3, r2
 800846c:	d108      	bne.n	8008480 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008474:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	685b      	ldr	r3, [r3, #4]
 800847a:	68fa      	ldr	r2, [r7, #12]
 800847c:	4313      	orrs	r3, r2
 800847e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008486:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800848a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	68fa      	ldr	r2, [r7, #12]
 8008492:	4313      	orrs	r3, r2
 8008494:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	68fa      	ldr	r2, [r7, #12]
 800849c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	4a21      	ldr	r2, [pc, #132]	; (8008528 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80084a4:	4293      	cmp	r3, r2
 80084a6:	d022      	beq.n	80084ee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084b0:	d01d      	beq.n	80084ee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	4a1f      	ldr	r2, [pc, #124]	; (8008534 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d018      	beq.n	80084ee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a1d      	ldr	r2, [pc, #116]	; (8008538 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d013      	beq.n	80084ee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4a1c      	ldr	r2, [pc, #112]	; (800853c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d00e      	beq.n	80084ee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4a15      	ldr	r2, [pc, #84]	; (800852c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d009      	beq.n	80084ee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	4a18      	ldr	r2, [pc, #96]	; (8008540 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d004      	beq.n	80084ee <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4a11      	ldr	r2, [pc, #68]	; (8008530 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d10c      	bne.n	8008508 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80084ee:	68bb      	ldr	r3, [r7, #8]
 80084f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80084f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	689b      	ldr	r3, [r3, #8]
 80084fa:	68ba      	ldr	r2, [r7, #8]
 80084fc:	4313      	orrs	r3, r2
 80084fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	68ba      	ldr	r2, [r7, #8]
 8008506:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2201      	movs	r2, #1
 800850c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	2200      	movs	r2, #0
 8008514:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008518:	2300      	movs	r3, #0
}
 800851a:	4618      	mov	r0, r3
 800851c:	3714      	adds	r7, #20
 800851e:	46bd      	mov	sp, r7
 8008520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008524:	4770      	bx	lr
 8008526:	bf00      	nop
 8008528:	40012c00 	.word	0x40012c00
 800852c:	40013400 	.word	0x40013400
 8008530:	40015000 	.word	0x40015000
 8008534:	40000400 	.word	0x40000400
 8008538:	40000800 	.word	0x40000800
 800853c:	40000c00 	.word	0x40000c00
 8008540:	40014000 	.word	0x40014000

08008544 <LL_GPIO_SetPinMode>:
{
 8008544:	b480      	push	{r7}
 8008546:	b08b      	sub	sp, #44	; 0x2c
 8008548:	af00      	add	r7, sp, #0
 800854a:	60f8      	str	r0, [r7, #12]
 800854c:	60b9      	str	r1, [r7, #8]
 800854e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	681a      	ldr	r2, [r3, #0]
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	fa93 f3a3 	rbit	r3, r3
 800855e:	613b      	str	r3, [r7, #16]
  return result;
 8008560:	693b      	ldr	r3, [r7, #16]
 8008562:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008564:	69bb      	ldr	r3, [r7, #24]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d101      	bne.n	800856e <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800856a:	2320      	movs	r3, #32
 800856c:	e003      	b.n	8008576 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800856e:	69bb      	ldr	r3, [r7, #24]
 8008570:	fab3 f383 	clz	r3, r3
 8008574:	b2db      	uxtb	r3, r3
 8008576:	005b      	lsls	r3, r3, #1
 8008578:	2103      	movs	r1, #3
 800857a:	fa01 f303 	lsl.w	r3, r1, r3
 800857e:	43db      	mvns	r3, r3
 8008580:	401a      	ands	r2, r3
 8008582:	68bb      	ldr	r3, [r7, #8]
 8008584:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008586:	6a3b      	ldr	r3, [r7, #32]
 8008588:	fa93 f3a3 	rbit	r3, r3
 800858c:	61fb      	str	r3, [r7, #28]
  return result;
 800858e:	69fb      	ldr	r3, [r7, #28]
 8008590:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8008592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008594:	2b00      	cmp	r3, #0
 8008596:	d101      	bne.n	800859c <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8008598:	2320      	movs	r3, #32
 800859a:	e003      	b.n	80085a4 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800859c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800859e:	fab3 f383 	clz	r3, r3
 80085a2:	b2db      	uxtb	r3, r3
 80085a4:	005b      	lsls	r3, r3, #1
 80085a6:	6879      	ldr	r1, [r7, #4]
 80085a8:	fa01 f303 	lsl.w	r3, r1, r3
 80085ac:	431a      	orrs	r2, r3
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	601a      	str	r2, [r3, #0]
}
 80085b2:	bf00      	nop
 80085b4:	372c      	adds	r7, #44	; 0x2c
 80085b6:	46bd      	mov	sp, r7
 80085b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085bc:	4770      	bx	lr

080085be <LL_GPIO_SetPinOutputType>:
{
 80085be:	b480      	push	{r7}
 80085c0:	b085      	sub	sp, #20
 80085c2:	af00      	add	r7, sp, #0
 80085c4:	60f8      	str	r0, [r7, #12]
 80085c6:	60b9      	str	r1, [r7, #8]
 80085c8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	685a      	ldr	r2, [r3, #4]
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	43db      	mvns	r3, r3
 80085d2:	401a      	ands	r2, r3
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	6879      	ldr	r1, [r7, #4]
 80085d8:	fb01 f303 	mul.w	r3, r1, r3
 80085dc:	431a      	orrs	r2, r3
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	605a      	str	r2, [r3, #4]
}
 80085e2:	bf00      	nop
 80085e4:	3714      	adds	r7, #20
 80085e6:	46bd      	mov	sp, r7
 80085e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ec:	4770      	bx	lr

080085ee <LL_GPIO_SetPinSpeed>:
{
 80085ee:	b480      	push	{r7}
 80085f0:	b08b      	sub	sp, #44	; 0x2c
 80085f2:	af00      	add	r7, sp, #0
 80085f4:	60f8      	str	r0, [r7, #12]
 80085f6:	60b9      	str	r1, [r7, #8]
 80085f8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	689a      	ldr	r2, [r3, #8]
 80085fe:	68bb      	ldr	r3, [r7, #8]
 8008600:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008602:	697b      	ldr	r3, [r7, #20]
 8008604:	fa93 f3a3 	rbit	r3, r3
 8008608:	613b      	str	r3, [r7, #16]
  return result;
 800860a:	693b      	ldr	r3, [r7, #16]
 800860c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800860e:	69bb      	ldr	r3, [r7, #24]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d101      	bne.n	8008618 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8008614:	2320      	movs	r3, #32
 8008616:	e003      	b.n	8008620 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8008618:	69bb      	ldr	r3, [r7, #24]
 800861a:	fab3 f383 	clz	r3, r3
 800861e:	b2db      	uxtb	r3, r3
 8008620:	005b      	lsls	r3, r3, #1
 8008622:	2103      	movs	r1, #3
 8008624:	fa01 f303 	lsl.w	r3, r1, r3
 8008628:	43db      	mvns	r3, r3
 800862a:	401a      	ands	r2, r3
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008630:	6a3b      	ldr	r3, [r7, #32]
 8008632:	fa93 f3a3 	rbit	r3, r3
 8008636:	61fb      	str	r3, [r7, #28]
  return result;
 8008638:	69fb      	ldr	r3, [r7, #28]
 800863a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800863c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800863e:	2b00      	cmp	r3, #0
 8008640:	d101      	bne.n	8008646 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8008642:	2320      	movs	r3, #32
 8008644:	e003      	b.n	800864e <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8008646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008648:	fab3 f383 	clz	r3, r3
 800864c:	b2db      	uxtb	r3, r3
 800864e:	005b      	lsls	r3, r3, #1
 8008650:	6879      	ldr	r1, [r7, #4]
 8008652:	fa01 f303 	lsl.w	r3, r1, r3
 8008656:	431a      	orrs	r2, r3
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	609a      	str	r2, [r3, #8]
}
 800865c:	bf00      	nop
 800865e:	372c      	adds	r7, #44	; 0x2c
 8008660:	46bd      	mov	sp, r7
 8008662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008666:	4770      	bx	lr

08008668 <LL_GPIO_SetPinPull>:
{
 8008668:	b480      	push	{r7}
 800866a:	b08b      	sub	sp, #44	; 0x2c
 800866c:	af00      	add	r7, sp, #0
 800866e:	60f8      	str	r0, [r7, #12]
 8008670:	60b9      	str	r1, [r7, #8]
 8008672:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	68da      	ldr	r2, [r3, #12]
 8008678:	68bb      	ldr	r3, [r7, #8]
 800867a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800867c:	697b      	ldr	r3, [r7, #20]
 800867e:	fa93 f3a3 	rbit	r3, r3
 8008682:	613b      	str	r3, [r7, #16]
  return result;
 8008684:	693b      	ldr	r3, [r7, #16]
 8008686:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008688:	69bb      	ldr	r3, [r7, #24]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d101      	bne.n	8008692 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800868e:	2320      	movs	r3, #32
 8008690:	e003      	b.n	800869a <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8008692:	69bb      	ldr	r3, [r7, #24]
 8008694:	fab3 f383 	clz	r3, r3
 8008698:	b2db      	uxtb	r3, r3
 800869a:	005b      	lsls	r3, r3, #1
 800869c:	2103      	movs	r1, #3
 800869e:	fa01 f303 	lsl.w	r3, r1, r3
 80086a2:	43db      	mvns	r3, r3
 80086a4:	401a      	ands	r2, r3
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80086aa:	6a3b      	ldr	r3, [r7, #32]
 80086ac:	fa93 f3a3 	rbit	r3, r3
 80086b0:	61fb      	str	r3, [r7, #28]
  return result;
 80086b2:	69fb      	ldr	r3, [r7, #28]
 80086b4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80086b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d101      	bne.n	80086c0 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80086bc:	2320      	movs	r3, #32
 80086be:	e003      	b.n	80086c8 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80086c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086c2:	fab3 f383 	clz	r3, r3
 80086c6:	b2db      	uxtb	r3, r3
 80086c8:	005b      	lsls	r3, r3, #1
 80086ca:	6879      	ldr	r1, [r7, #4]
 80086cc:	fa01 f303 	lsl.w	r3, r1, r3
 80086d0:	431a      	orrs	r2, r3
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	60da      	str	r2, [r3, #12]
}
 80086d6:	bf00      	nop
 80086d8:	372c      	adds	r7, #44	; 0x2c
 80086da:	46bd      	mov	sp, r7
 80086dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e0:	4770      	bx	lr

080086e2 <LL_GPIO_SetAFPin_0_7>:
{
 80086e2:	b480      	push	{r7}
 80086e4:	b08b      	sub	sp, #44	; 0x2c
 80086e6:	af00      	add	r7, sp, #0
 80086e8:	60f8      	str	r0, [r7, #12]
 80086ea:	60b9      	str	r1, [r7, #8]
 80086ec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	6a1a      	ldr	r2, [r3, #32]
 80086f2:	68bb      	ldr	r3, [r7, #8]
 80086f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80086f6:	697b      	ldr	r3, [r7, #20]
 80086f8:	fa93 f3a3 	rbit	r3, r3
 80086fc:	613b      	str	r3, [r7, #16]
  return result;
 80086fe:	693b      	ldr	r3, [r7, #16]
 8008700:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008702:	69bb      	ldr	r3, [r7, #24]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d101      	bne.n	800870c <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8008708:	2320      	movs	r3, #32
 800870a:	e003      	b.n	8008714 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800870c:	69bb      	ldr	r3, [r7, #24]
 800870e:	fab3 f383 	clz	r3, r3
 8008712:	b2db      	uxtb	r3, r3
 8008714:	009b      	lsls	r3, r3, #2
 8008716:	210f      	movs	r1, #15
 8008718:	fa01 f303 	lsl.w	r3, r1, r3
 800871c:	43db      	mvns	r3, r3
 800871e:	401a      	ands	r2, r3
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008724:	6a3b      	ldr	r3, [r7, #32]
 8008726:	fa93 f3a3 	rbit	r3, r3
 800872a:	61fb      	str	r3, [r7, #28]
  return result;
 800872c:	69fb      	ldr	r3, [r7, #28]
 800872e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8008730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008732:	2b00      	cmp	r3, #0
 8008734:	d101      	bne.n	800873a <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8008736:	2320      	movs	r3, #32
 8008738:	e003      	b.n	8008742 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800873a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800873c:	fab3 f383 	clz	r3, r3
 8008740:	b2db      	uxtb	r3, r3
 8008742:	009b      	lsls	r3, r3, #2
 8008744:	6879      	ldr	r1, [r7, #4]
 8008746:	fa01 f303 	lsl.w	r3, r1, r3
 800874a:	431a      	orrs	r2, r3
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	621a      	str	r2, [r3, #32]
}
 8008750:	bf00      	nop
 8008752:	372c      	adds	r7, #44	; 0x2c
 8008754:	46bd      	mov	sp, r7
 8008756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875a:	4770      	bx	lr

0800875c <LL_GPIO_SetAFPin_8_15>:
{
 800875c:	b480      	push	{r7}
 800875e:	b08b      	sub	sp, #44	; 0x2c
 8008760:	af00      	add	r7, sp, #0
 8008762:	60f8      	str	r0, [r7, #12]
 8008764:	60b9      	str	r1, [r7, #8]
 8008766:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	0a1b      	lsrs	r3, r3, #8
 8008770:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008772:	697b      	ldr	r3, [r7, #20]
 8008774:	fa93 f3a3 	rbit	r3, r3
 8008778:	613b      	str	r3, [r7, #16]
  return result;
 800877a:	693b      	ldr	r3, [r7, #16]
 800877c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800877e:	69bb      	ldr	r3, [r7, #24]
 8008780:	2b00      	cmp	r3, #0
 8008782:	d101      	bne.n	8008788 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8008784:	2320      	movs	r3, #32
 8008786:	e003      	b.n	8008790 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8008788:	69bb      	ldr	r3, [r7, #24]
 800878a:	fab3 f383 	clz	r3, r3
 800878e:	b2db      	uxtb	r3, r3
 8008790:	009b      	lsls	r3, r3, #2
 8008792:	210f      	movs	r1, #15
 8008794:	fa01 f303 	lsl.w	r3, r1, r3
 8008798:	43db      	mvns	r3, r3
 800879a:	401a      	ands	r2, r3
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	0a1b      	lsrs	r3, r3, #8
 80087a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087a2:	6a3b      	ldr	r3, [r7, #32]
 80087a4:	fa93 f3a3 	rbit	r3, r3
 80087a8:	61fb      	str	r3, [r7, #28]
  return result;
 80087aa:	69fb      	ldr	r3, [r7, #28]
 80087ac:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80087ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d101      	bne.n	80087b8 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80087b4:	2320      	movs	r3, #32
 80087b6:	e003      	b.n	80087c0 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80087b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ba:	fab3 f383 	clz	r3, r3
 80087be:	b2db      	uxtb	r3, r3
 80087c0:	009b      	lsls	r3, r3, #2
 80087c2:	6879      	ldr	r1, [r7, #4]
 80087c4:	fa01 f303 	lsl.w	r3, r1, r3
 80087c8:	431a      	orrs	r2, r3
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	625a      	str	r2, [r3, #36]	; 0x24
}
 80087ce:	bf00      	nop
 80087d0:	372c      	adds	r7, #44	; 0x2c
 80087d2:	46bd      	mov	sp, r7
 80087d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d8:	4770      	bx	lr

080087da <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80087da:	b580      	push	{r7, lr}
 80087dc:	b088      	sub	sp, #32
 80087de:	af00      	add	r7, sp, #0
 80087e0:	6078      	str	r0, [r7, #4]
 80087e2:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	fa93 f3a3 	rbit	r3, r3
 80087f0:	60fb      	str	r3, [r7, #12]
  return result;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80087f6:	697b      	ldr	r3, [r7, #20]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d101      	bne.n	8008800 <LL_GPIO_Init+0x26>
    return 32U;
 80087fc:	2320      	movs	r3, #32
 80087fe:	e003      	b.n	8008808 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8008800:	697b      	ldr	r3, [r7, #20]
 8008802:	fab3 f383 	clz	r3, r3
 8008806:	b2db      	uxtb	r3, r3
 8008808:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800880a:	e048      	b.n	800889e <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	681a      	ldr	r2, [r3, #0]
 8008810:	2101      	movs	r1, #1
 8008812:	69fb      	ldr	r3, [r7, #28]
 8008814:	fa01 f303 	lsl.w	r3, r1, r3
 8008818:	4013      	ands	r3, r2
 800881a:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 800881c:	69bb      	ldr	r3, [r7, #24]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d03a      	beq.n	8008898 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	685b      	ldr	r3, [r3, #4]
 8008826:	2b01      	cmp	r3, #1
 8008828:	d003      	beq.n	8008832 <LL_GPIO_Init+0x58>
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	685b      	ldr	r3, [r3, #4]
 800882e:	2b02      	cmp	r3, #2
 8008830:	d10e      	bne.n	8008850 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	689b      	ldr	r3, [r3, #8]
 8008836:	461a      	mov	r2, r3
 8008838:	69b9      	ldr	r1, [r7, #24]
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f7ff fed7 	bl	80085ee <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8008840:	683b      	ldr	r3, [r7, #0]
 8008842:	6819      	ldr	r1, [r3, #0]
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	68db      	ldr	r3, [r3, #12]
 8008848:	461a      	mov	r2, r3
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f7ff feb7 	bl	80085be <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	691b      	ldr	r3, [r3, #16]
 8008854:	461a      	mov	r2, r3
 8008856:	69b9      	ldr	r1, [r7, #24]
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f7ff ff05 	bl	8008668 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	685b      	ldr	r3, [r3, #4]
 8008862:	2b02      	cmp	r3, #2
 8008864:	d111      	bne.n	800888a <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8008866:	69bb      	ldr	r3, [r7, #24]
 8008868:	2bff      	cmp	r3, #255	; 0xff
 800886a:	d807      	bhi.n	800887c <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	695b      	ldr	r3, [r3, #20]
 8008870:	461a      	mov	r2, r3
 8008872:	69b9      	ldr	r1, [r7, #24]
 8008874:	6878      	ldr	r0, [r7, #4]
 8008876:	f7ff ff34 	bl	80086e2 <LL_GPIO_SetAFPin_0_7>
 800887a:	e006      	b.n	800888a <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800887c:	683b      	ldr	r3, [r7, #0]
 800887e:	695b      	ldr	r3, [r3, #20]
 8008880:	461a      	mov	r2, r3
 8008882:	69b9      	ldr	r1, [r7, #24]
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	f7ff ff69 	bl	800875c <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	685b      	ldr	r3, [r3, #4]
 800888e:	461a      	mov	r2, r3
 8008890:	69b9      	ldr	r1, [r7, #24]
 8008892:	6878      	ldr	r0, [r7, #4]
 8008894:	f7ff fe56 	bl	8008544 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8008898:	69fb      	ldr	r3, [r7, #28]
 800889a:	3301      	adds	r3, #1
 800889c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	681a      	ldr	r2, [r3, #0]
 80088a2:	69fb      	ldr	r3, [r7, #28]
 80088a4:	fa22 f303 	lsr.w	r3, r2, r3
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d1af      	bne.n	800880c <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 80088ac:	2300      	movs	r3, #0
}
 80088ae:	4618      	mov	r0, r3
 80088b0:	3720      	adds	r7, #32
 80088b2:	46bd      	mov	sp, r7
 80088b4:	bd80      	pop	{r7, pc}

080088b6 <LL_I2C_Enable>:
{
 80088b6:	b480      	push	{r7}
 80088b8:	b083      	sub	sp, #12
 80088ba:	af00      	add	r7, sp, #0
 80088bc:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f043 0201 	orr.w	r2, r3, #1
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	601a      	str	r2, [r3, #0]
}
 80088ca:	bf00      	nop
 80088cc:	370c      	adds	r7, #12
 80088ce:	46bd      	mov	sp, r7
 80088d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d4:	4770      	bx	lr

080088d6 <LL_I2C_Disable>:
{
 80088d6:	b480      	push	{r7}
 80088d8:	b083      	sub	sp, #12
 80088da:	af00      	add	r7, sp, #0
 80088dc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	f023 0201 	bic.w	r2, r3, #1
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	601a      	str	r2, [r3, #0]
}
 80088ea:	bf00      	nop
 80088ec:	370c      	adds	r7, #12
 80088ee:	46bd      	mov	sp, r7
 80088f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f4:	4770      	bx	lr

080088f6 <LL_I2C_ConfigFilters>:
{
 80088f6:	b480      	push	{r7}
 80088f8:	b085      	sub	sp, #20
 80088fa:	af00      	add	r7, sp, #0
 80088fc:	60f8      	str	r0, [r7, #12]
 80088fe:	60b9      	str	r1, [r7, #8]
 8008900:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	0219      	lsls	r1, r3, #8
 800890e:	68bb      	ldr	r3, [r7, #8]
 8008910:	430b      	orrs	r3, r1
 8008912:	431a      	orrs	r2, r3
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	601a      	str	r2, [r3, #0]
}
 8008918:	bf00      	nop
 800891a:	3714      	adds	r7, #20
 800891c:	46bd      	mov	sp, r7
 800891e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008922:	4770      	bx	lr

08008924 <LL_I2C_SetOwnAddress1>:
{
 8008924:	b480      	push	{r7}
 8008926:	b085      	sub	sp, #20
 8008928:	af00      	add	r7, sp, #0
 800892a:	60f8      	str	r0, [r7, #12]
 800892c:	60b9      	str	r1, [r7, #8]
 800892e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	689b      	ldr	r3, [r3, #8]
 8008934:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008938:	f023 0307 	bic.w	r3, r3, #7
 800893c:	68b9      	ldr	r1, [r7, #8]
 800893e:	687a      	ldr	r2, [r7, #4]
 8008940:	430a      	orrs	r2, r1
 8008942:	431a      	orrs	r2, r3
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	609a      	str	r2, [r3, #8]
}
 8008948:	bf00      	nop
 800894a:	3714      	adds	r7, #20
 800894c:	46bd      	mov	sp, r7
 800894e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008952:	4770      	bx	lr

08008954 <LL_I2C_EnableOwnAddress1>:
{
 8008954:	b480      	push	{r7}
 8008956:	b083      	sub	sp, #12
 8008958:	af00      	add	r7, sp, #0
 800895a:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	689b      	ldr	r3, [r3, #8]
 8008960:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	609a      	str	r2, [r3, #8]
}
 8008968:	bf00      	nop
 800896a:	370c      	adds	r7, #12
 800896c:	46bd      	mov	sp, r7
 800896e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008972:	4770      	bx	lr

08008974 <LL_I2C_DisableOwnAddress1>:
{
 8008974:	b480      	push	{r7}
 8008976:	b083      	sub	sp, #12
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	689b      	ldr	r3, [r3, #8]
 8008980:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	609a      	str	r2, [r3, #8]
}
 8008988:	bf00      	nop
 800898a:	370c      	adds	r7, #12
 800898c:	46bd      	mov	sp, r7
 800898e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008992:	4770      	bx	lr

08008994 <LL_I2C_SetTiming>:
{
 8008994:	b480      	push	{r7}
 8008996:	b083      	sub	sp, #12
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
 800899c:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	683a      	ldr	r2, [r7, #0]
 80089a2:	611a      	str	r2, [r3, #16]
}
 80089a4:	bf00      	nop
 80089a6:	370c      	adds	r7, #12
 80089a8:	46bd      	mov	sp, r7
 80089aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ae:	4770      	bx	lr

080089b0 <LL_I2C_SetMode>:
{
 80089b0:	b480      	push	{r7}
 80089b2:	b083      	sub	sp, #12
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
 80089b8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	431a      	orrs	r2, r3
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	601a      	str	r2, [r3, #0]
}
 80089ca:	bf00      	nop
 80089cc:	370c      	adds	r7, #12
 80089ce:	46bd      	mov	sp, r7
 80089d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d4:	4770      	bx	lr

080089d6 <LL_I2C_AcknowledgeNextData>:
{
 80089d6:	b480      	push	{r7}
 80089d8:	b083      	sub	sp, #12
 80089da:	af00      	add	r7, sp, #0
 80089dc:	6078      	str	r0, [r7, #4]
 80089de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	685b      	ldr	r3, [r3, #4]
 80089e4:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	431a      	orrs	r2, r3
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	605a      	str	r2, [r3, #4]
}
 80089f0:	bf00      	nop
 80089f2:	370c      	adds	r7, #12
 80089f4:	46bd      	mov	sp, r7
 80089f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fa:	4770      	bx	lr

080089fc <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b082      	sub	sp, #8
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
 8008a04:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	f7ff ff65 	bl	80088d6 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	6899      	ldr	r1, [r3, #8]
 8008a10:	683b      	ldr	r3, [r7, #0]
 8008a12:	68db      	ldr	r3, [r3, #12]
 8008a14:	461a      	mov	r2, r3
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	f7ff ff6d 	bl	80088f6 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	685b      	ldr	r3, [r3, #4]
 8008a20:	4619      	mov	r1, r3
 8008a22:	6878      	ldr	r0, [r7, #4]
 8008a24:	f7ff ffb6 	bl	8008994 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8008a28:	6878      	ldr	r0, [r7, #4]
 8008a2a:	f7ff ff44 	bl	80088b6 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 8008a2e:	6878      	ldr	r0, [r7, #4]
 8008a30:	f7ff ffa0 	bl	8008974 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8008a34:	683b      	ldr	r3, [r7, #0]
 8008a36:	6919      	ldr	r1, [r3, #16]
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	699b      	ldr	r3, [r3, #24]
 8008a3c:	461a      	mov	r2, r3
 8008a3e:	6878      	ldr	r0, [r7, #4]
 8008a40:	f7ff ff70 	bl	8008924 <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	691b      	ldr	r3, [r3, #16]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d002      	beq.n	8008a52 <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 8008a4c:	6878      	ldr	r0, [r7, #4]
 8008a4e:	f7ff ff81 	bl	8008954 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	4619      	mov	r1, r3
 8008a58:	6878      	ldr	r0, [r7, #4]
 8008a5a:	f7ff ffa9 	bl	80089b0 <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	695b      	ldr	r3, [r3, #20]
 8008a62:	4619      	mov	r1, r3
 8008a64:	6878      	ldr	r0, [r7, #4]
 8008a66:	f7ff ffb6 	bl	80089d6 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8008a6a:	2300      	movs	r3, #0
}
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	3708      	adds	r7, #8
 8008a70:	46bd      	mov	sp, r7
 8008a72:	bd80      	pop	{r7, pc}

08008a74 <LL_RCC_HSI_IsReady>:
{
 8008a74:	b480      	push	{r7}
 8008a76:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8008a78:	4b07      	ldr	r3, [pc, #28]	; (8008a98 <LL_RCC_HSI_IsReady+0x24>)
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008a80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008a84:	d101      	bne.n	8008a8a <LL_RCC_HSI_IsReady+0x16>
 8008a86:	2301      	movs	r3, #1
 8008a88:	e000      	b.n	8008a8c <LL_RCC_HSI_IsReady+0x18>
 8008a8a:	2300      	movs	r3, #0
}
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a94:	4770      	bx	lr
 8008a96:	bf00      	nop
 8008a98:	40021000 	.word	0x40021000

08008a9c <LL_RCC_LSE_IsReady>:
{
 8008a9c:	b480      	push	{r7}
 8008a9e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8008aa0:	4b07      	ldr	r3, [pc, #28]	; (8008ac0 <LL_RCC_LSE_IsReady+0x24>)
 8008aa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008aa6:	f003 0302 	and.w	r3, r3, #2
 8008aaa:	2b02      	cmp	r3, #2
 8008aac:	d101      	bne.n	8008ab2 <LL_RCC_LSE_IsReady+0x16>
 8008aae:	2301      	movs	r3, #1
 8008ab0:	e000      	b.n	8008ab4 <LL_RCC_LSE_IsReady+0x18>
 8008ab2:	2300      	movs	r3, #0
}
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abc:	4770      	bx	lr
 8008abe:	bf00      	nop
 8008ac0:	40021000 	.word	0x40021000

08008ac4 <LL_RCC_GetSysClkSource>:
{
 8008ac4:	b480      	push	{r7}
 8008ac6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8008ac8:	4b04      	ldr	r3, [pc, #16]	; (8008adc <LL_RCC_GetSysClkSource+0x18>)
 8008aca:	689b      	ldr	r3, [r3, #8]
 8008acc:	f003 030c 	and.w	r3, r3, #12
}
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad8:	4770      	bx	lr
 8008ada:	bf00      	nop
 8008adc:	40021000 	.word	0x40021000

08008ae0 <LL_RCC_GetAHBPrescaler>:
{
 8008ae0:	b480      	push	{r7}
 8008ae2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8008ae4:	4b04      	ldr	r3, [pc, #16]	; (8008af8 <LL_RCC_GetAHBPrescaler+0x18>)
 8008ae6:	689b      	ldr	r3, [r3, #8]
 8008ae8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8008aec:	4618      	mov	r0, r3
 8008aee:	46bd      	mov	sp, r7
 8008af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop
 8008af8:	40021000 	.word	0x40021000

08008afc <LL_RCC_GetAPB1Prescaler>:
{
 8008afc:	b480      	push	{r7}
 8008afe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8008b00:	4b04      	ldr	r3, [pc, #16]	; (8008b14 <LL_RCC_GetAPB1Prescaler+0x18>)
 8008b02:	689b      	ldr	r3, [r3, #8]
 8008b04:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8008b08:	4618      	mov	r0, r3
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b10:	4770      	bx	lr
 8008b12:	bf00      	nop
 8008b14:	40021000 	.word	0x40021000

08008b18 <LL_RCC_GetAPB2Prescaler>:
{
 8008b18:	b480      	push	{r7}
 8008b1a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8008b1c:	4b04      	ldr	r3, [pc, #16]	; (8008b30 <LL_RCC_GetAPB2Prescaler+0x18>)
 8008b1e:	689b      	ldr	r3, [r3, #8]
 8008b20:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8008b24:	4618      	mov	r0, r3
 8008b26:	46bd      	mov	sp, r7
 8008b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2c:	4770      	bx	lr
 8008b2e:	bf00      	nop
 8008b30:	40021000 	.word	0x40021000

08008b34 <LL_RCC_GetUSARTClockSource>:
{
 8008b34:	b480      	push	{r7}
 8008b36:	b083      	sub	sp, #12
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8008b3c:	4b06      	ldr	r3, [pc, #24]	; (8008b58 <LL_RCC_GetUSARTClockSource+0x24>)
 8008b3e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	401a      	ands	r2, r3
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	041b      	lsls	r3, r3, #16
 8008b4a:	4313      	orrs	r3, r2
}
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	370c      	adds	r7, #12
 8008b50:	46bd      	mov	sp, r7
 8008b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b56:	4770      	bx	lr
 8008b58:	40021000 	.word	0x40021000

08008b5c <LL_RCC_GetUARTClockSource>:
{
 8008b5c:	b480      	push	{r7}
 8008b5e:	b083      	sub	sp, #12
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8008b64:	4b06      	ldr	r3, [pc, #24]	; (8008b80 <LL_RCC_GetUARTClockSource+0x24>)
 8008b66:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	401a      	ands	r2, r3
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	041b      	lsls	r3, r3, #16
 8008b72:	4313      	orrs	r3, r2
}
 8008b74:	4618      	mov	r0, r3
 8008b76:	370c      	adds	r7, #12
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7e:	4770      	bx	lr
 8008b80:	40021000 	.word	0x40021000

08008b84 <LL_RCC_PLL_GetMainSource>:
{
 8008b84:	b480      	push	{r7}
 8008b86:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8008b88:	4b04      	ldr	r3, [pc, #16]	; (8008b9c <LL_RCC_PLL_GetMainSource+0x18>)
 8008b8a:	68db      	ldr	r3, [r3, #12]
 8008b8c:	f003 0303 	and.w	r3, r3, #3
}
 8008b90:	4618      	mov	r0, r3
 8008b92:	46bd      	mov	sp, r7
 8008b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b98:	4770      	bx	lr
 8008b9a:	bf00      	nop
 8008b9c:	40021000 	.word	0x40021000

08008ba0 <LL_RCC_PLL_GetN>:
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8008ba4:	4b04      	ldr	r3, [pc, #16]	; (8008bb8 <LL_RCC_PLL_GetN+0x18>)
 8008ba6:	68db      	ldr	r3, [r3, #12]
 8008ba8:	0a1b      	lsrs	r3, r3, #8
 8008baa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8008bae:	4618      	mov	r0, r3
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb6:	4770      	bx	lr
 8008bb8:	40021000 	.word	0x40021000

08008bbc <LL_RCC_PLL_GetR>:
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8008bc0:	4b04      	ldr	r3, [pc, #16]	; (8008bd4 <LL_RCC_PLL_GetR+0x18>)
 8008bc2:	68db      	ldr	r3, [r3, #12]
 8008bc4:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8008bc8:	4618      	mov	r0, r3
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd0:	4770      	bx	lr
 8008bd2:	bf00      	nop
 8008bd4:	40021000 	.word	0x40021000

08008bd8 <LL_RCC_PLL_GetDivider>:
{
 8008bd8:	b480      	push	{r7}
 8008bda:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8008bdc:	4b04      	ldr	r3, [pc, #16]	; (8008bf0 <LL_RCC_PLL_GetDivider+0x18>)
 8008bde:	68db      	ldr	r3, [r3, #12]
 8008be0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8008be4:	4618      	mov	r0, r3
 8008be6:	46bd      	mov	sp, r7
 8008be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bec:	4770      	bx	lr
 8008bee:	bf00      	nop
 8008bf0:	40021000 	.word	0x40021000

08008bf4 <LL_RCC_GetUSARTClockFreq>:
  *
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b084      	sub	sp, #16
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2b03      	cmp	r3, #3
 8008c04:	d132      	bne.n	8008c6c <LL_RCC_GetUSARTClockFreq+0x78>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f7ff ff94 	bl	8008b34 <LL_RCC_GetUSARTClockSource>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8008c12:	d016      	beq.n	8008c42 <LL_RCC_GetUSARTClockFreq+0x4e>
 8008c14:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8008c18:	d81c      	bhi.n	8008c54 <LL_RCC_GetUSARTClockFreq+0x60>
 8008c1a:	4a52      	ldr	r2, [pc, #328]	; (8008d64 <LL_RCC_GetUSARTClockFreq+0x170>)
 8008c1c:	4293      	cmp	r3, r2
 8008c1e:	d003      	beq.n	8008c28 <LL_RCC_GetUSARTClockFreq+0x34>
 8008c20:	4a51      	ldr	r2, [pc, #324]	; (8008d68 <LL_RCC_GetUSARTClockFreq+0x174>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d004      	beq.n	8008c30 <LL_RCC_GetUSARTClockFreq+0x3c>
 8008c26:	e015      	b.n	8008c54 <LL_RCC_GetUSARTClockFreq+0x60>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8008c28:	f000 f934 	bl	8008e94 <RCC_GetSystemClockFreq>
 8008c2c:	60f8      	str	r0, [r7, #12]
        break;
 8008c2e:	e094      	b.n	8008d5a <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8008c30:	f7ff ff20 	bl	8008a74 <LL_RCC_HSI_IsReady>
 8008c34:	4603      	mov	r3, r0
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	f000 8082 	beq.w	8008d40 <LL_RCC_GetUSARTClockFreq+0x14c>
        {
          usart_frequency = HSI_VALUE;
 8008c3c:	4b4b      	ldr	r3, [pc, #300]	; (8008d6c <LL_RCC_GetUSARTClockFreq+0x178>)
 8008c3e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8008c40:	e07e      	b.n	8008d40 <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8008c42:	f7ff ff2b 	bl	8008a9c <LL_RCC_LSE_IsReady>
 8008c46:	4603      	mov	r3, r0
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d07b      	beq.n	8008d44 <LL_RCC_GetUSARTClockFreq+0x150>
        {
          usart_frequency = LSE_VALUE;
 8008c4c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008c50:	60fb      	str	r3, [r7, #12]
        }
        break;
 8008c52:	e077      	b.n	8008d44 <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8008c54:	f000 f91e 	bl	8008e94 <RCC_GetSystemClockFreq>
 8008c58:	4603      	mov	r3, r0
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	f000 f940 	bl	8008ee0 <RCC_GetHCLKClockFreq>
 8008c60:	4603      	mov	r3, r0
 8008c62:	4618      	mov	r0, r3
 8008c64:	f000 f96a 	bl	8008f3c <RCC_GetPCLK2ClockFreq>
 8008c68:	60f8      	str	r0, [r7, #12]
        break;
 8008c6a:	e076      	b.n	8008d5a <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2b0c      	cmp	r3, #12
 8008c70:	d131      	bne.n	8008cd6 <LL_RCC_GetUSARTClockFreq+0xe2>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8008c72:	6878      	ldr	r0, [r7, #4]
 8008c74:	f7ff ff5e 	bl	8008b34 <LL_RCC_GetUSARTClockSource>
 8008c78:	4603      	mov	r3, r0
 8008c7a:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8008c7e:	d015      	beq.n	8008cac <LL_RCC_GetUSARTClockFreq+0xb8>
 8008c80:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8008c84:	d81b      	bhi.n	8008cbe <LL_RCC_GetUSARTClockFreq+0xca>
 8008c86:	4a3a      	ldr	r2, [pc, #232]	; (8008d70 <LL_RCC_GetUSARTClockFreq+0x17c>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d003      	beq.n	8008c94 <LL_RCC_GetUSARTClockFreq+0xa0>
 8008c8c:	4a39      	ldr	r2, [pc, #228]	; (8008d74 <LL_RCC_GetUSARTClockFreq+0x180>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d004      	beq.n	8008c9c <LL_RCC_GetUSARTClockFreq+0xa8>
 8008c92:	e014      	b.n	8008cbe <LL_RCC_GetUSARTClockFreq+0xca>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8008c94:	f000 f8fe 	bl	8008e94 <RCC_GetSystemClockFreq>
 8008c98:	60f8      	str	r0, [r7, #12]
        break;
 8008c9a:	e05e      	b.n	8008d5a <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8008c9c:	f7ff feea 	bl	8008a74 <LL_RCC_HSI_IsReady>
 8008ca0:	4603      	mov	r3, r0
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d050      	beq.n	8008d48 <LL_RCC_GetUSARTClockFreq+0x154>
        {
          usart_frequency = HSI_VALUE;
 8008ca6:	4b31      	ldr	r3, [pc, #196]	; (8008d6c <LL_RCC_GetUSARTClockFreq+0x178>)
 8008ca8:	60fb      	str	r3, [r7, #12]
        }
        break;
 8008caa:	e04d      	b.n	8008d48 <LL_RCC_GetUSARTClockFreq+0x154>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8008cac:	f7ff fef6 	bl	8008a9c <LL_RCC_LSE_IsReady>
 8008cb0:	4603      	mov	r3, r0
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d04a      	beq.n	8008d4c <LL_RCC_GetUSARTClockFreq+0x158>
        {
          usart_frequency = LSE_VALUE;
 8008cb6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008cba:	60fb      	str	r3, [r7, #12]
        }
        break;
 8008cbc:	e046      	b.n	8008d4c <LL_RCC_GetUSARTClockFreq+0x158>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8008cbe:	f000 f8e9 	bl	8008e94 <RCC_GetSystemClockFreq>
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	f000 f90b 	bl	8008ee0 <RCC_GetHCLKClockFreq>
 8008cca:	4603      	mov	r3, r0
 8008ccc:	4618      	mov	r0, r3
 8008cce:	f000 f91f 	bl	8008f10 <RCC_GetPCLK1ClockFreq>
 8008cd2:	60f8      	str	r0, [r7, #12]
        break;
 8008cd4:	e041      	b.n	8008d5a <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2b30      	cmp	r3, #48	; 0x30
 8008cda:	d139      	bne.n	8008d50 <LL_RCC_GetUSARTClockFreq+0x15c>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f7ff ff29 	bl	8008b34 <LL_RCC_GetUSARTClockSource>
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8008ce8:	d015      	beq.n	8008d16 <LL_RCC_GetUSARTClockFreq+0x122>
 8008cea:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8008cee:	d81b      	bhi.n	8008d28 <LL_RCC_GetUSARTClockFreq+0x134>
 8008cf0:	4a21      	ldr	r2, [pc, #132]	; (8008d78 <LL_RCC_GetUSARTClockFreq+0x184>)
 8008cf2:	4293      	cmp	r3, r2
 8008cf4:	d003      	beq.n	8008cfe <LL_RCC_GetUSARTClockFreq+0x10a>
 8008cf6:	4a21      	ldr	r2, [pc, #132]	; (8008d7c <LL_RCC_GetUSARTClockFreq+0x188>)
 8008cf8:	4293      	cmp	r3, r2
 8008cfa:	d004      	beq.n	8008d06 <LL_RCC_GetUSARTClockFreq+0x112>
 8008cfc:	e014      	b.n	8008d28 <LL_RCC_GetUSARTClockFreq+0x134>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8008cfe:	f000 f8c9 	bl	8008e94 <RCC_GetSystemClockFreq>
 8008d02:	60f8      	str	r0, [r7, #12]
          break;
 8008d04:	e029      	b.n	8008d5a <LL_RCC_GetUSARTClockFreq+0x166>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 8008d06:	f7ff feb5 	bl	8008a74 <LL_RCC_HSI_IsReady>
 8008d0a:	4603      	mov	r3, r0
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d021      	beq.n	8008d54 <LL_RCC_GetUSARTClockFreq+0x160>
          {
            usart_frequency = HSI_VALUE;
 8008d10:	4b16      	ldr	r3, [pc, #88]	; (8008d6c <LL_RCC_GetUSARTClockFreq+0x178>)
 8008d12:	60fb      	str	r3, [r7, #12]
          }
          break;
 8008d14:	e01e      	b.n	8008d54 <LL_RCC_GetUSARTClockFreq+0x160>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 8008d16:	f7ff fec1 	bl	8008a9c <LL_RCC_LSE_IsReady>
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d01b      	beq.n	8008d58 <LL_RCC_GetUSARTClockFreq+0x164>
          {
            usart_frequency = LSE_VALUE;
 8008d20:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008d24:	60fb      	str	r3, [r7, #12]
          }
          break;
 8008d26:	e017      	b.n	8008d58 <LL_RCC_GetUSARTClockFreq+0x164>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8008d28:	f000 f8b4 	bl	8008e94 <RCC_GetSystemClockFreq>
 8008d2c:	4603      	mov	r3, r0
 8008d2e:	4618      	mov	r0, r3
 8008d30:	f000 f8d6 	bl	8008ee0 <RCC_GetHCLKClockFreq>
 8008d34:	4603      	mov	r3, r0
 8008d36:	4618      	mov	r0, r3
 8008d38:	f000 f8ea 	bl	8008f10 <RCC_GetPCLK1ClockFreq>
 8008d3c:	60f8      	str	r0, [r7, #12]
          break;
 8008d3e:	e00c      	b.n	8008d5a <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8008d40:	bf00      	nop
 8008d42:	e00a      	b.n	8008d5a <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8008d44:	bf00      	nop
 8008d46:	e008      	b.n	8008d5a <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8008d48:	bf00      	nop
 8008d4a:	e006      	b.n	8008d5a <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8008d4c:	bf00      	nop
 8008d4e:	e004      	b.n	8008d5a <LL_RCC_GetUSARTClockFreq+0x166>
      }
    }
 8008d50:	bf00      	nop
 8008d52:	e002      	b.n	8008d5a <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 8008d54:	bf00      	nop
 8008d56:	e000      	b.n	8008d5a <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 8008d58:	bf00      	nop
  }
  return usart_frequency;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
}
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	3710      	adds	r7, #16
 8008d60:	46bd      	mov	sp, r7
 8008d62:	bd80      	pop	{r7, pc}
 8008d64:	00030001 	.word	0x00030001
 8008d68:	00030002 	.word	0x00030002
 8008d6c:	00f42400 	.word	0x00f42400
 8008d70:	000c0004 	.word	0x000c0004
 8008d74:	000c0008 	.word	0x000c0008
 8008d78:	00300010 	.word	0x00300010
 8008d7c:	00300020 	.word	0x00300020

08008d80 <LL_RCC_GetUARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b084      	sub	sp, #16
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8008d88:	2300      	movs	r3, #0
 8008d8a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2bc0      	cmp	r3, #192	; 0xc0
 8008d90:	d131      	bne.n	8008df6 <LL_RCC_GetUARTClockFreq+0x76>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8008d92:	6878      	ldr	r0, [r7, #4]
 8008d94:	f7ff fee2 	bl	8008b5c <LL_RCC_GetUARTClockSource>
 8008d98:	4603      	mov	r3, r0
 8008d9a:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8008d9e:	d015      	beq.n	8008dcc <LL_RCC_GetUARTClockFreq+0x4c>
 8008da0:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8008da4:	d81b      	bhi.n	8008dde <LL_RCC_GetUARTClockFreq+0x5e>
 8008da6:	4a36      	ldr	r2, [pc, #216]	; (8008e80 <LL_RCC_GetUARTClockFreq+0x100>)
 8008da8:	4293      	cmp	r3, r2
 8008daa:	d003      	beq.n	8008db4 <LL_RCC_GetUARTClockFreq+0x34>
 8008dac:	4a35      	ldr	r2, [pc, #212]	; (8008e84 <LL_RCC_GetUARTClockFreq+0x104>)
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d004      	beq.n	8008dbc <LL_RCC_GetUARTClockFreq+0x3c>
 8008db2:	e014      	b.n	8008dde <LL_RCC_GetUARTClockFreq+0x5e>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8008db4:	f000 f86e 	bl	8008e94 <RCC_GetSystemClockFreq>
 8008db8:	60f8      	str	r0, [r7, #12]
        break;
 8008dba:	e021      	b.n	8008e00 <LL_RCC_GetUARTClockFreq+0x80>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8008dbc:	f7ff fe5a 	bl	8008a74 <LL_RCC_HSI_IsReady>
 8008dc0:	4603      	mov	r3, r0
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d019      	beq.n	8008dfa <LL_RCC_GetUARTClockFreq+0x7a>
        {
          uart_frequency = HSI_VALUE;
 8008dc6:	4b30      	ldr	r3, [pc, #192]	; (8008e88 <LL_RCC_GetUARTClockFreq+0x108>)
 8008dc8:	60fb      	str	r3, [r7, #12]
        }
        break;
 8008dca:	e016      	b.n	8008dfa <LL_RCC_GetUARTClockFreq+0x7a>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8008dcc:	f7ff fe66 	bl	8008a9c <LL_RCC_LSE_IsReady>
 8008dd0:	4603      	mov	r3, r0
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d013      	beq.n	8008dfe <LL_RCC_GetUARTClockFreq+0x7e>
        {
          uart_frequency = LSE_VALUE;
 8008dd6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008dda:	60fb      	str	r3, [r7, #12]
        }
        break;
 8008ddc:	e00f      	b.n	8008dfe <LL_RCC_GetUARTClockFreq+0x7e>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8008dde:	f000 f859 	bl	8008e94 <RCC_GetSystemClockFreq>
 8008de2:	4603      	mov	r3, r0
 8008de4:	4618      	mov	r0, r3
 8008de6:	f000 f87b 	bl	8008ee0 <RCC_GetHCLKClockFreq>
 8008dea:	4603      	mov	r3, r0
 8008dec:	4618      	mov	r0, r3
 8008dee:	f000 f88f 	bl	8008f10 <RCC_GetPCLK1ClockFreq>
 8008df2:	60f8      	str	r0, [r7, #12]
        break;
 8008df4:	e004      	b.n	8008e00 <LL_RCC_GetUARTClockFreq+0x80>
    }
  }
 8008df6:	bf00      	nop
 8008df8:	e002      	b.n	8008e00 <LL_RCC_GetUARTClockFreq+0x80>
        break;
 8008dfa:	bf00      	nop
 8008dfc:	e000      	b.n	8008e00 <LL_RCC_GetUARTClockFreq+0x80>
        break;
 8008dfe:	bf00      	nop

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008e06:	d131      	bne.n	8008e6c <LL_RCC_GetUARTClockFreq+0xec>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8008e08:	6878      	ldr	r0, [r7, #4]
 8008e0a:	f7ff fea7 	bl	8008b5c <LL_RCC_GetUARTClockSource>
 8008e0e:	4603      	mov	r3, r0
 8008e10:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 8008e14:	d015      	beq.n	8008e42 <LL_RCC_GetUARTClockFreq+0xc2>
 8008e16:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 8008e1a:	d81b      	bhi.n	8008e54 <LL_RCC_GetUARTClockFreq+0xd4>
 8008e1c:	4a1b      	ldr	r2, [pc, #108]	; (8008e8c <LL_RCC_GetUARTClockFreq+0x10c>)
 8008e1e:	4293      	cmp	r3, r2
 8008e20:	d003      	beq.n	8008e2a <LL_RCC_GetUARTClockFreq+0xaa>
 8008e22:	4a1b      	ldr	r2, [pc, #108]	; (8008e90 <LL_RCC_GetUARTClockFreq+0x110>)
 8008e24:	4293      	cmp	r3, r2
 8008e26:	d004      	beq.n	8008e32 <LL_RCC_GetUARTClockFreq+0xb2>
 8008e28:	e014      	b.n	8008e54 <LL_RCC_GetUARTClockFreq+0xd4>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8008e2a:	f000 f833 	bl	8008e94 <RCC_GetSystemClockFreq>
 8008e2e:	60f8      	str	r0, [r7, #12]
        break;
 8008e30:	e021      	b.n	8008e76 <LL_RCC_GetUARTClockFreq+0xf6>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8008e32:	f7ff fe1f 	bl	8008a74 <LL_RCC_HSI_IsReady>
 8008e36:	4603      	mov	r3, r0
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d019      	beq.n	8008e70 <LL_RCC_GetUARTClockFreq+0xf0>
        {
          uart_frequency = HSI_VALUE;
 8008e3c:	4b12      	ldr	r3, [pc, #72]	; (8008e88 <LL_RCC_GetUARTClockFreq+0x108>)
 8008e3e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8008e40:	e016      	b.n	8008e70 <LL_RCC_GetUARTClockFreq+0xf0>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8008e42:	f7ff fe2b 	bl	8008a9c <LL_RCC_LSE_IsReady>
 8008e46:	4603      	mov	r3, r0
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d013      	beq.n	8008e74 <LL_RCC_GetUARTClockFreq+0xf4>
        {
          uart_frequency = LSE_VALUE;
 8008e4c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008e50:	60fb      	str	r3, [r7, #12]
        }
        break;
 8008e52:	e00f      	b.n	8008e74 <LL_RCC_GetUARTClockFreq+0xf4>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8008e54:	f000 f81e 	bl	8008e94 <RCC_GetSystemClockFreq>
 8008e58:	4603      	mov	r3, r0
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	f000 f840 	bl	8008ee0 <RCC_GetHCLKClockFreq>
 8008e60:	4603      	mov	r3, r0
 8008e62:	4618      	mov	r0, r3
 8008e64:	f000 f854 	bl	8008f10 <RCC_GetPCLK1ClockFreq>
 8008e68:	60f8      	str	r0, [r7, #12]
        break;
 8008e6a:	e004      	b.n	8008e76 <LL_RCC_GetUARTClockFreq+0xf6>
    }
  }
 8008e6c:	bf00      	nop
 8008e6e:	e002      	b.n	8008e76 <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 8008e70:	bf00      	nop
 8008e72:	e000      	b.n	8008e76 <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 8008e74:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 8008e76:	68fb      	ldr	r3, [r7, #12]
}
 8008e78:	4618      	mov	r0, r3
 8008e7a:	3710      	adds	r7, #16
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	bd80      	pop	{r7, pc}
 8008e80:	00c00040 	.word	0x00c00040
 8008e84:	00c00080 	.word	0x00c00080
 8008e88:	00f42400 	.word	0x00f42400
 8008e8c:	03000100 	.word	0x03000100
 8008e90:	03000200 	.word	0x03000200

08008e94 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b082      	sub	sp, #8
 8008e98:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8008e9a:	f7ff fe13 	bl	8008ac4 <LL_RCC_GetSysClkSource>
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	2b0c      	cmp	r3, #12
 8008ea2:	d00c      	beq.n	8008ebe <RCC_GetSystemClockFreq+0x2a>
 8008ea4:	2b0c      	cmp	r3, #12
 8008ea6:	d80e      	bhi.n	8008ec6 <RCC_GetSystemClockFreq+0x32>
 8008ea8:	2b04      	cmp	r3, #4
 8008eaa:	d002      	beq.n	8008eb2 <RCC_GetSystemClockFreq+0x1e>
 8008eac:	2b08      	cmp	r3, #8
 8008eae:	d003      	beq.n	8008eb8 <RCC_GetSystemClockFreq+0x24>
 8008eb0:	e009      	b.n	8008ec6 <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8008eb2:	4b09      	ldr	r3, [pc, #36]	; (8008ed8 <RCC_GetSystemClockFreq+0x44>)
 8008eb4:	607b      	str	r3, [r7, #4]
      break;
 8008eb6:	e009      	b.n	8008ecc <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8008eb8:	4b08      	ldr	r3, [pc, #32]	; (8008edc <RCC_GetSystemClockFreq+0x48>)
 8008eba:	607b      	str	r3, [r7, #4]
      break;
 8008ebc:	e006      	b.n	8008ecc <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8008ebe:	f000 f853 	bl	8008f68 <RCC_PLL_GetFreqDomain_SYS>
 8008ec2:	6078      	str	r0, [r7, #4]
      break;
 8008ec4:	e002      	b.n	8008ecc <RCC_GetSystemClockFreq+0x38>

    default:
      frequency = HSI_VALUE;
 8008ec6:	4b04      	ldr	r3, [pc, #16]	; (8008ed8 <RCC_GetSystemClockFreq+0x44>)
 8008ec8:	607b      	str	r3, [r7, #4]
      break;
 8008eca:	bf00      	nop
  }

  return frequency;
 8008ecc:	687b      	ldr	r3, [r7, #4]
}
 8008ece:	4618      	mov	r0, r3
 8008ed0:	3708      	adds	r7, #8
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	bd80      	pop	{r7, pc}
 8008ed6:	bf00      	nop
 8008ed8:	00f42400 	.word	0x00f42400
 8008edc:	007a1200 	.word	0x007a1200

08008ee0 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b082      	sub	sp, #8
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8008ee8:	f7ff fdfa 	bl	8008ae0 <LL_RCC_GetAHBPrescaler>
 8008eec:	4603      	mov	r3, r0
 8008eee:	091b      	lsrs	r3, r3, #4
 8008ef0:	f003 030f 	and.w	r3, r3, #15
 8008ef4:	4a05      	ldr	r2, [pc, #20]	; (8008f0c <RCC_GetHCLKClockFreq+0x2c>)
 8008ef6:	5cd3      	ldrb	r3, [r2, r3]
 8008ef8:	f003 031f 	and.w	r3, r3, #31
 8008efc:	687a      	ldr	r2, [r7, #4]
 8008efe:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008f02:	4618      	mov	r0, r3
 8008f04:	3708      	adds	r7, #8
 8008f06:	46bd      	mov	sp, r7
 8008f08:	bd80      	pop	{r7, pc}
 8008f0a:	bf00      	nop
 8008f0c:	0800ef40 	.word	0x0800ef40

08008f10 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8008f10:	b580      	push	{r7, lr}
 8008f12:	b082      	sub	sp, #8
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8008f18:	f7ff fdf0 	bl	8008afc <LL_RCC_GetAPB1Prescaler>
 8008f1c:	4603      	mov	r3, r0
 8008f1e:	0a1b      	lsrs	r3, r3, #8
 8008f20:	4a05      	ldr	r2, [pc, #20]	; (8008f38 <RCC_GetPCLK1ClockFreq+0x28>)
 8008f22:	5cd3      	ldrb	r3, [r2, r3]
 8008f24:	f003 031f 	and.w	r3, r3, #31
 8008f28:	687a      	ldr	r2, [r7, #4]
 8008f2a:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008f2e:	4618      	mov	r0, r3
 8008f30:	3708      	adds	r7, #8
 8008f32:	46bd      	mov	sp, r7
 8008f34:	bd80      	pop	{r7, pc}
 8008f36:	bf00      	nop
 8008f38:	0800ef50 	.word	0x0800ef50

08008f3c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8008f3c:	b580      	push	{r7, lr}
 8008f3e:	b082      	sub	sp, #8
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8008f44:	f7ff fde8 	bl	8008b18 <LL_RCC_GetAPB2Prescaler>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	0adb      	lsrs	r3, r3, #11
 8008f4c:	4a05      	ldr	r2, [pc, #20]	; (8008f64 <RCC_GetPCLK2ClockFreq+0x28>)
 8008f4e:	5cd3      	ldrb	r3, [r2, r3]
 8008f50:	f003 031f 	and.w	r3, r3, #31
 8008f54:	687a      	ldr	r2, [r7, #4]
 8008f56:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	3708      	adds	r7, #8
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	bd80      	pop	{r7, pc}
 8008f62:	bf00      	nop
 8008f64:	0800ef50 	.word	0x0800ef50

08008f68 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8008f68:	b590      	push	{r4, r7, lr}
 8008f6a:	b083      	sub	sp, #12
 8008f6c:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8008f6e:	f7ff fe09 	bl	8008b84 <LL_RCC_PLL_GetMainSource>
 8008f72:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	2b02      	cmp	r3, #2
 8008f78:	d003      	beq.n	8008f82 <RCC_PLL_GetFreqDomain_SYS+0x1a>
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	2b03      	cmp	r3, #3
 8008f7e:	d003      	beq.n	8008f88 <RCC_PLL_GetFreqDomain_SYS+0x20>
 8008f80:	e005      	b.n	8008f8e <RCC_PLL_GetFreqDomain_SYS+0x26>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8008f82:	4b11      	ldr	r3, [pc, #68]	; (8008fc8 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8008f84:	607b      	str	r3, [r7, #4]
      break;
 8008f86:	e005      	b.n	8008f94 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8008f88:	4b10      	ldr	r3, [pc, #64]	; (8008fcc <RCC_PLL_GetFreqDomain_SYS+0x64>)
 8008f8a:	607b      	str	r3, [r7, #4]
      break;
 8008f8c:	e002      	b.n	8008f94 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    default:
      pllinputfreq = HSI_VALUE;
 8008f8e:	4b0e      	ldr	r3, [pc, #56]	; (8008fc8 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8008f90:	607b      	str	r3, [r7, #4]
      break;
 8008f92:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8008f94:	f7ff fe04 	bl	8008ba0 <LL_RCC_PLL_GetN>
 8008f98:	4602      	mov	r2, r0
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	fb03 f402 	mul.w	r4, r3, r2
 8008fa0:	f7ff fe1a 	bl	8008bd8 <LL_RCC_PLL_GetDivider>
 8008fa4:	4603      	mov	r3, r0
 8008fa6:	091b      	lsrs	r3, r3, #4
 8008fa8:	3301      	adds	r3, #1
 8008faa:	fbb4 f4f3 	udiv	r4, r4, r3
 8008fae:	f7ff fe05 	bl	8008bbc <LL_RCC_PLL_GetR>
 8008fb2:	4603      	mov	r3, r0
 8008fb4:	0e5b      	lsrs	r3, r3, #25
 8008fb6:	3301      	adds	r3, #1
 8008fb8:	005b      	lsls	r3, r3, #1
 8008fba:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	370c      	adds	r7, #12
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	bd90      	pop	{r4, r7, pc}
 8008fc6:	bf00      	nop
 8008fc8:	00f42400 	.word	0x00f42400
 8008fcc:	007a1200 	.word	0x007a1200

08008fd0 <LL_SPI_IsEnabled>:
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	b083      	sub	sp, #12
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fe0:	2b40      	cmp	r3, #64	; 0x40
 8008fe2:	d101      	bne.n	8008fe8 <LL_SPI_IsEnabled+0x18>
 8008fe4:	2301      	movs	r3, #1
 8008fe6:	e000      	b.n	8008fea <LL_SPI_IsEnabled+0x1a>
 8008fe8:	2300      	movs	r3, #0
}
 8008fea:	4618      	mov	r0, r3
 8008fec:	370c      	adds	r7, #12
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff4:	4770      	bx	lr

08008ff6 <LL_SPI_SetRxFIFOThreshold>:
{
 8008ff6:	b480      	push	{r7}
 8008ff8:	b083      	sub	sp, #12
 8008ffa:	af00      	add	r7, sp, #0
 8008ffc:	6078      	str	r0, [r7, #4]
 8008ffe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	685b      	ldr	r3, [r3, #4]
 8009004:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	431a      	orrs	r2, r3
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	605a      	str	r2, [r3, #4]
}
 8009010:	bf00      	nop
 8009012:	370c      	adds	r7, #12
 8009014:	46bd      	mov	sp, r7
 8009016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901a:	4770      	bx	lr

0800901c <LL_SPI_SetCRCPolynomial>:
{
 800901c:	b480      	push	{r7}
 800901e:	b083      	sub	sp, #12
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
 8009024:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	b29b      	uxth	r3, r3
 800902a:	461a      	mov	r2, r3
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	611a      	str	r2, [r3, #16]
}
 8009030:	bf00      	nop
 8009032:	370c      	adds	r7, #12
 8009034:	46bd      	mov	sp, r7
 8009036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903a:	4770      	bx	lr

0800903c <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b084      	sub	sp, #16
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
 8009044:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8009046:	2301      	movs	r3, #1
 8009048:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 800904a:	6878      	ldr	r0, [r7, #4]
 800904c:	f7ff ffc0 	bl	8008fd0 <LL_SPI_IsEnabled>
 8009050:	4603      	mov	r3, r0
 8009052:	2b00      	cmp	r3, #0
 8009054:	d145      	bne.n	80090e2 <LL_SPI_Init+0xa6>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800905e:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8009062:	683a      	ldr	r2, [r7, #0]
 8009064:	6811      	ldr	r1, [r2, #0]
 8009066:	683a      	ldr	r2, [r7, #0]
 8009068:	6852      	ldr	r2, [r2, #4]
 800906a:	4311      	orrs	r1, r2
 800906c:	683a      	ldr	r2, [r7, #0]
 800906e:	68d2      	ldr	r2, [r2, #12]
 8009070:	4311      	orrs	r1, r2
 8009072:	683a      	ldr	r2, [r7, #0]
 8009074:	6912      	ldr	r2, [r2, #16]
 8009076:	4311      	orrs	r1, r2
 8009078:	683a      	ldr	r2, [r7, #0]
 800907a:	6952      	ldr	r2, [r2, #20]
 800907c:	4311      	orrs	r1, r2
 800907e:	683a      	ldr	r2, [r7, #0]
 8009080:	6992      	ldr	r2, [r2, #24]
 8009082:	4311      	orrs	r1, r2
 8009084:	683a      	ldr	r2, [r7, #0]
 8009086:	69d2      	ldr	r2, [r2, #28]
 8009088:	4311      	orrs	r1, r2
 800908a:	683a      	ldr	r2, [r7, #0]
 800908c:	6a12      	ldr	r2, [r2, #32]
 800908e:	430a      	orrs	r2, r1
 8009090:	431a      	orrs	r2, r3
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	685b      	ldr	r3, [r3, #4]
 800909a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800909e:	f023 0304 	bic.w	r3, r3, #4
 80090a2:	683a      	ldr	r2, [r7, #0]
 80090a4:	6891      	ldr	r1, [r2, #8]
 80090a6:	683a      	ldr	r2, [r7, #0]
 80090a8:	6952      	ldr	r2, [r2, #20]
 80090aa:	0c12      	lsrs	r2, r2, #16
 80090ac:	430a      	orrs	r2, r1
 80090ae:	431a      	orrs	r2, r3
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	605a      	str	r2, [r3, #4]
               SPI_CR2_DS | SPI_CR2_SSOE,
               SPI_InitStruct->DataWidth | (SPI_InitStruct->NSS >> 16U));

    /* Set Rx FIFO to Quarter (1 Byte) in case of 8 Bits mode. No DataPacking by default */
    if (SPI_InitStruct->DataWidth < LL_SPI_DATAWIDTH_9BIT)
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	689b      	ldr	r3, [r3, #8]
 80090b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80090bc:	d204      	bcs.n	80090c8 <LL_SPI_Init+0x8c>
    {
      LL_SPI_SetRxFIFOThreshold(SPIx, LL_SPI_RX_FIFO_TH_QUARTER);
 80090be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80090c2:	6878      	ldr	r0, [r7, #4]
 80090c4:	f7ff ff97 	bl	8008ff6 <LL_SPI_SetRxFIFOThreshold>

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	6a1b      	ldr	r3, [r3, #32]
 80090cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80090d0:	d105      	bne.n	80090de <LL_SPI_Init+0xa2>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090d6:	4619      	mov	r1, r3
 80090d8:	6878      	ldr	r0, [r7, #4]
 80090da:	f7ff ff9f 	bl	800901c <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 80090de:	2300      	movs	r3, #0
 80090e0:	73fb      	strb	r3, [r7, #15]
  }

#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	69db      	ldr	r3, [r3, #28]
 80090e6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2S_SUPPORT */
  return status;
 80090ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80090f0:	4618      	mov	r0, r3
 80090f2:	3710      	adds	r7, #16
 80090f4:	46bd      	mov	sp, r7
 80090f6:	bd80      	pop	{r7, pc}

080090f8 <LL_TIM_SetPrescaler>:
{
 80090f8:	b480      	push	{r7}
 80090fa:	b083      	sub	sp, #12
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
 8009100:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	683a      	ldr	r2, [r7, #0]
 8009106:	629a      	str	r2, [r3, #40]	; 0x28
}
 8009108:	bf00      	nop
 800910a:	370c      	adds	r7, #12
 800910c:	46bd      	mov	sp, r7
 800910e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009112:	4770      	bx	lr

08009114 <LL_TIM_SetAutoReload>:
{
 8009114:	b480      	push	{r7}
 8009116:	b083      	sub	sp, #12
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
 800911c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	683a      	ldr	r2, [r7, #0]
 8009122:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8009124:	bf00      	nop
 8009126:	370c      	adds	r7, #12
 8009128:	46bd      	mov	sp, r7
 800912a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912e:	4770      	bx	lr

08009130 <LL_TIM_SetRepetitionCounter>:
{
 8009130:	b480      	push	{r7}
 8009132:	b083      	sub	sp, #12
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
 8009138:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	683a      	ldr	r2, [r7, #0]
 800913e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009140:	bf00      	nop
 8009142:	370c      	adds	r7, #12
 8009144:	46bd      	mov	sp, r7
 8009146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914a:	4770      	bx	lr

0800914c <LL_TIM_OC_SetCompareCH1>:
{
 800914c:	b480      	push	{r7}
 800914e:	b083      	sub	sp, #12
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
 8009154:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	683a      	ldr	r2, [r7, #0]
 800915a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800915c:	bf00      	nop
 800915e:	370c      	adds	r7, #12
 8009160:	46bd      	mov	sp, r7
 8009162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009166:	4770      	bx	lr

08009168 <LL_TIM_OC_SetCompareCH2>:
{
 8009168:	b480      	push	{r7}
 800916a:	b083      	sub	sp, #12
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]
 8009170:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	683a      	ldr	r2, [r7, #0]
 8009176:	639a      	str	r2, [r3, #56]	; 0x38
}
 8009178:	bf00      	nop
 800917a:	370c      	adds	r7, #12
 800917c:	46bd      	mov	sp, r7
 800917e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009182:	4770      	bx	lr

08009184 <LL_TIM_OC_SetCompareCH3>:
{
 8009184:	b480      	push	{r7}
 8009186:	b083      	sub	sp, #12
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
 800918c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	683a      	ldr	r2, [r7, #0]
 8009192:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8009194:	bf00      	nop
 8009196:	370c      	adds	r7, #12
 8009198:	46bd      	mov	sp, r7
 800919a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919e:	4770      	bx	lr

080091a0 <LL_TIM_OC_SetCompareCH4>:
{
 80091a0:	b480      	push	{r7}
 80091a2:	b083      	sub	sp, #12
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
 80091a8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	683a      	ldr	r2, [r7, #0]
 80091ae:	641a      	str	r2, [r3, #64]	; 0x40
}
 80091b0:	bf00      	nop
 80091b2:	370c      	adds	r7, #12
 80091b4:	46bd      	mov	sp, r7
 80091b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ba:	4770      	bx	lr

080091bc <LL_TIM_OC_SetCompareCH5>:
{
 80091bc:	b480      	push	{r7}
 80091be:	b083      	sub	sp, #12
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
 80091c4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	683a      	ldr	r2, [r7, #0]
 80091ce:	649a      	str	r2, [r3, #72]	; 0x48
}
 80091d0:	bf00      	nop
 80091d2:	370c      	adds	r7, #12
 80091d4:	46bd      	mov	sp, r7
 80091d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091da:	4770      	bx	lr

080091dc <LL_TIM_OC_SetCompareCH6>:
{
 80091dc:	b480      	push	{r7}
 80091de:	b083      	sub	sp, #12
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
 80091e4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	683a      	ldr	r2, [r7, #0]
 80091ea:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80091ec:	bf00      	nop
 80091ee:	370c      	adds	r7, #12
 80091f0:	46bd      	mov	sp, r7
 80091f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f6:	4770      	bx	lr

080091f8 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80091f8:	b480      	push	{r7}
 80091fa:	b083      	sub	sp, #12
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	695b      	ldr	r3, [r3, #20]
 8009204:	f043 0201 	orr.w	r2, r3, #1
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	615a      	str	r2, [r3, #20]
}
 800920c:	bf00      	nop
 800920e:	370c      	adds	r7, #12
 8009210:	46bd      	mov	sp, r7
 8009212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009216:	4770      	bx	lr

08009218 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8009218:	b580      	push	{r7, lr}
 800921a:	b084      	sub	sp, #16
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
 8009220:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	4a43      	ldr	r2, [pc, #268]	; (8009338 <LL_TIM_Init+0x120>)
 800922c:	4293      	cmp	r3, r2
 800922e:	d017      	beq.n	8009260 <LL_TIM_Init+0x48>
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009236:	d013      	beq.n	8009260 <LL_TIM_Init+0x48>
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	4a40      	ldr	r2, [pc, #256]	; (800933c <LL_TIM_Init+0x124>)
 800923c:	4293      	cmp	r3, r2
 800923e:	d00f      	beq.n	8009260 <LL_TIM_Init+0x48>
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	4a3f      	ldr	r2, [pc, #252]	; (8009340 <LL_TIM_Init+0x128>)
 8009244:	4293      	cmp	r3, r2
 8009246:	d00b      	beq.n	8009260 <LL_TIM_Init+0x48>
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	4a3e      	ldr	r2, [pc, #248]	; (8009344 <LL_TIM_Init+0x12c>)
 800924c:	4293      	cmp	r3, r2
 800924e:	d007      	beq.n	8009260 <LL_TIM_Init+0x48>
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	4a3d      	ldr	r2, [pc, #244]	; (8009348 <LL_TIM_Init+0x130>)
 8009254:	4293      	cmp	r3, r2
 8009256:	d003      	beq.n	8009260 <LL_TIM_Init+0x48>
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	4a3c      	ldr	r2, [pc, #240]	; (800934c <LL_TIM_Init+0x134>)
 800925c:	4293      	cmp	r3, r2
 800925e:	d106      	bne.n	800926e <LL_TIM_Init+0x56>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	685b      	ldr	r3, [r3, #4]
 800926a:	4313      	orrs	r3, r2
 800926c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	4a31      	ldr	r2, [pc, #196]	; (8009338 <LL_TIM_Init+0x120>)
 8009272:	4293      	cmp	r3, r2
 8009274:	d023      	beq.n	80092be <LL_TIM_Init+0xa6>
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800927c:	d01f      	beq.n	80092be <LL_TIM_Init+0xa6>
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	4a2e      	ldr	r2, [pc, #184]	; (800933c <LL_TIM_Init+0x124>)
 8009282:	4293      	cmp	r3, r2
 8009284:	d01b      	beq.n	80092be <LL_TIM_Init+0xa6>
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	4a2d      	ldr	r2, [pc, #180]	; (8009340 <LL_TIM_Init+0x128>)
 800928a:	4293      	cmp	r3, r2
 800928c:	d017      	beq.n	80092be <LL_TIM_Init+0xa6>
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	4a2c      	ldr	r2, [pc, #176]	; (8009344 <LL_TIM_Init+0x12c>)
 8009292:	4293      	cmp	r3, r2
 8009294:	d013      	beq.n	80092be <LL_TIM_Init+0xa6>
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	4a2b      	ldr	r2, [pc, #172]	; (8009348 <LL_TIM_Init+0x130>)
 800929a:	4293      	cmp	r3, r2
 800929c:	d00f      	beq.n	80092be <LL_TIM_Init+0xa6>
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	4a2b      	ldr	r2, [pc, #172]	; (8009350 <LL_TIM_Init+0x138>)
 80092a2:	4293      	cmp	r3, r2
 80092a4:	d00b      	beq.n	80092be <LL_TIM_Init+0xa6>
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	4a2a      	ldr	r2, [pc, #168]	; (8009354 <LL_TIM_Init+0x13c>)
 80092aa:	4293      	cmp	r3, r2
 80092ac:	d007      	beq.n	80092be <LL_TIM_Init+0xa6>
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	4a29      	ldr	r2, [pc, #164]	; (8009358 <LL_TIM_Init+0x140>)
 80092b2:	4293      	cmp	r3, r2
 80092b4:	d003      	beq.n	80092be <LL_TIM_Init+0xa6>
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	4a24      	ldr	r2, [pc, #144]	; (800934c <LL_TIM_Init+0x134>)
 80092ba:	4293      	cmp	r3, r2
 80092bc:	d106      	bne.n	80092cc <LL_TIM_Init+0xb4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	68db      	ldr	r3, [r3, #12]
 80092c8:	4313      	orrs	r3, r2
 80092ca:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	68fa      	ldr	r2, [r7, #12]
 80092d0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	689b      	ldr	r3, [r3, #8]
 80092d6:	4619      	mov	r1, r3
 80092d8:	6878      	ldr	r0, [r7, #4]
 80092da:	f7ff ff1b 	bl	8009114 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	881b      	ldrh	r3, [r3, #0]
 80092e2:	4619      	mov	r1, r3
 80092e4:	6878      	ldr	r0, [r7, #4]
 80092e6:	f7ff ff07 	bl	80090f8 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	4a12      	ldr	r2, [pc, #72]	; (8009338 <LL_TIM_Init+0x120>)
 80092ee:	4293      	cmp	r3, r2
 80092f0:	d013      	beq.n	800931a <LL_TIM_Init+0x102>
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	4a14      	ldr	r2, [pc, #80]	; (8009348 <LL_TIM_Init+0x130>)
 80092f6:	4293      	cmp	r3, r2
 80092f8:	d00f      	beq.n	800931a <LL_TIM_Init+0x102>
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	4a14      	ldr	r2, [pc, #80]	; (8009350 <LL_TIM_Init+0x138>)
 80092fe:	4293      	cmp	r3, r2
 8009300:	d00b      	beq.n	800931a <LL_TIM_Init+0x102>
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	4a13      	ldr	r2, [pc, #76]	; (8009354 <LL_TIM_Init+0x13c>)
 8009306:	4293      	cmp	r3, r2
 8009308:	d007      	beq.n	800931a <LL_TIM_Init+0x102>
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	4a12      	ldr	r2, [pc, #72]	; (8009358 <LL_TIM_Init+0x140>)
 800930e:	4293      	cmp	r3, r2
 8009310:	d003      	beq.n	800931a <LL_TIM_Init+0x102>
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	4a0d      	ldr	r2, [pc, #52]	; (800934c <LL_TIM_Init+0x134>)
 8009316:	4293      	cmp	r3, r2
 8009318:	d105      	bne.n	8009326 <LL_TIM_Init+0x10e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	691b      	ldr	r3, [r3, #16]
 800931e:	4619      	mov	r1, r3
 8009320:	6878      	ldr	r0, [r7, #4]
 8009322:	f7ff ff05 	bl	8009130 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8009326:	6878      	ldr	r0, [r7, #4]
 8009328:	f7ff ff66 	bl	80091f8 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800932c:	2300      	movs	r3, #0
}
 800932e:	4618      	mov	r0, r3
 8009330:	3710      	adds	r7, #16
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}
 8009336:	bf00      	nop
 8009338:	40012c00 	.word	0x40012c00
 800933c:	40000400 	.word	0x40000400
 8009340:	40000800 	.word	0x40000800
 8009344:	40000c00 	.word	0x40000c00
 8009348:	40013400 	.word	0x40013400
 800934c:	40015000 	.word	0x40015000
 8009350:	40014000 	.word	0x40014000
 8009354:	40014400 	.word	0x40014400
 8009358:	40014800 	.word	0x40014800

0800935c <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b086      	sub	sp, #24
 8009360:	af00      	add	r7, sp, #0
 8009362:	60f8      	str	r0, [r7, #12]
 8009364:	60b9      	str	r1, [r7, #8]
 8009366:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8009368:	2301      	movs	r3, #1
 800936a:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 800936c:	68bb      	ldr	r3, [r7, #8]
 800936e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009372:	d045      	beq.n	8009400 <LL_TIM_OC_Init+0xa4>
 8009374:	68bb      	ldr	r3, [r7, #8]
 8009376:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800937a:	d848      	bhi.n	800940e <LL_TIM_OC_Init+0xb2>
 800937c:	68bb      	ldr	r3, [r7, #8]
 800937e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009382:	d036      	beq.n	80093f2 <LL_TIM_OC_Init+0x96>
 8009384:	68bb      	ldr	r3, [r7, #8]
 8009386:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800938a:	d840      	bhi.n	800940e <LL_TIM_OC_Init+0xb2>
 800938c:	68bb      	ldr	r3, [r7, #8]
 800938e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009392:	d027      	beq.n	80093e4 <LL_TIM_OC_Init+0x88>
 8009394:	68bb      	ldr	r3, [r7, #8]
 8009396:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800939a:	d838      	bhi.n	800940e <LL_TIM_OC_Init+0xb2>
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80093a2:	d018      	beq.n	80093d6 <LL_TIM_OC_Init+0x7a>
 80093a4:	68bb      	ldr	r3, [r7, #8]
 80093a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80093aa:	d830      	bhi.n	800940e <LL_TIM_OC_Init+0xb2>
 80093ac:	68bb      	ldr	r3, [r7, #8]
 80093ae:	2b01      	cmp	r3, #1
 80093b0:	d003      	beq.n	80093ba <LL_TIM_OC_Init+0x5e>
 80093b2:	68bb      	ldr	r3, [r7, #8]
 80093b4:	2b10      	cmp	r3, #16
 80093b6:	d007      	beq.n	80093c8 <LL_TIM_OC_Init+0x6c>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 80093b8:	e029      	b.n	800940e <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 80093ba:	6879      	ldr	r1, [r7, #4]
 80093bc:	68f8      	ldr	r0, [r7, #12]
 80093be:	f000 f82d 	bl	800941c <OC1Config>
 80093c2:	4603      	mov	r3, r0
 80093c4:	75fb      	strb	r3, [r7, #23]
      break;
 80093c6:	e023      	b.n	8009410 <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 80093c8:	6879      	ldr	r1, [r7, #4]
 80093ca:	68f8      	ldr	r0, [r7, #12]
 80093cc:	f000 f8ac 	bl	8009528 <OC2Config>
 80093d0:	4603      	mov	r3, r0
 80093d2:	75fb      	strb	r3, [r7, #23]
      break;
 80093d4:	e01c      	b.n	8009410 <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 80093d6:	6879      	ldr	r1, [r7, #4]
 80093d8:	68f8      	ldr	r0, [r7, #12]
 80093da:	f000 f92f 	bl	800963c <OC3Config>
 80093de:	4603      	mov	r3, r0
 80093e0:	75fb      	strb	r3, [r7, #23]
      break;
 80093e2:	e015      	b.n	8009410 <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 80093e4:	6879      	ldr	r1, [r7, #4]
 80093e6:	68f8      	ldr	r0, [r7, #12]
 80093e8:	f000 f9b2 	bl	8009750 <OC4Config>
 80093ec:	4603      	mov	r3, r0
 80093ee:	75fb      	strb	r3, [r7, #23]
      break;
 80093f0:	e00e      	b.n	8009410 <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 80093f2:	6879      	ldr	r1, [r7, #4]
 80093f4:	68f8      	ldr	r0, [r7, #12]
 80093f6:	f000 fa35 	bl	8009864 <OC5Config>
 80093fa:	4603      	mov	r3, r0
 80093fc:	75fb      	strb	r3, [r7, #23]
      break;
 80093fe:	e007      	b.n	8009410 <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 8009400:	6879      	ldr	r1, [r7, #4]
 8009402:	68f8      	ldr	r0, [r7, #12]
 8009404:	f000 fa98 	bl	8009938 <OC6Config>
 8009408:	4603      	mov	r3, r0
 800940a:	75fb      	strb	r3, [r7, #23]
      break;
 800940c:	e000      	b.n	8009410 <LL_TIM_OC_Init+0xb4>
      break;
 800940e:	bf00      	nop
  }

  return result;
 8009410:	7dfb      	ldrb	r3, [r7, #23]
}
 8009412:	4618      	mov	r0, r3
 8009414:	3718      	adds	r7, #24
 8009416:	46bd      	mov	sp, r7
 8009418:	bd80      	pop	{r7, pc}
	...

0800941c <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b086      	sub	sp, #24
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
 8009424:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	6a1b      	ldr	r3, [r3, #32]
 800942a:	f023 0201 	bic.w	r2, r3, #1
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	6a1b      	ldr	r3, [r3, #32]
 8009436:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	685b      	ldr	r3, [r3, #4]
 800943c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	699b      	ldr	r3, [r3, #24]
 8009442:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	f023 0303 	bic.w	r3, r3, #3
 800944a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009452:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009456:	683a      	ldr	r2, [r7, #0]
 8009458:	6812      	ldr	r2, [r2, #0]
 800945a:	4313      	orrs	r3, r2
 800945c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800945e:	697b      	ldr	r3, [r7, #20]
 8009460:	f023 0202 	bic.w	r2, r3, #2
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	691b      	ldr	r3, [r3, #16]
 8009468:	4313      	orrs	r3, r2
 800946a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800946c:	697b      	ldr	r3, [r7, #20]
 800946e:	f023 0201 	bic.w	r2, r3, #1
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	685b      	ldr	r3, [r3, #4]
 8009476:	4313      	orrs	r3, r2
 8009478:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	4a24      	ldr	r2, [pc, #144]	; (8009510 <OC1Config+0xf4>)
 800947e:	4293      	cmp	r3, r2
 8009480:	d013      	beq.n	80094aa <OC1Config+0x8e>
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	4a23      	ldr	r2, [pc, #140]	; (8009514 <OC1Config+0xf8>)
 8009486:	4293      	cmp	r3, r2
 8009488:	d00f      	beq.n	80094aa <OC1Config+0x8e>
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	4a22      	ldr	r2, [pc, #136]	; (8009518 <OC1Config+0xfc>)
 800948e:	4293      	cmp	r3, r2
 8009490:	d00b      	beq.n	80094aa <OC1Config+0x8e>
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	4a21      	ldr	r2, [pc, #132]	; (800951c <OC1Config+0x100>)
 8009496:	4293      	cmp	r3, r2
 8009498:	d007      	beq.n	80094aa <OC1Config+0x8e>
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	4a20      	ldr	r2, [pc, #128]	; (8009520 <OC1Config+0x104>)
 800949e:	4293      	cmp	r3, r2
 80094a0:	d003      	beq.n	80094aa <OC1Config+0x8e>
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	4a1f      	ldr	r2, [pc, #124]	; (8009524 <OC1Config+0x108>)
 80094a6:	4293      	cmp	r3, r2
 80094a8:	d11e      	bne.n	80094e8 <OC1Config+0xcc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80094aa:	697b      	ldr	r3, [r7, #20]
 80094ac:	f023 0208 	bic.w	r2, r3, #8
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	695b      	ldr	r3, [r3, #20]
 80094b4:	009b      	lsls	r3, r3, #2
 80094b6:	4313      	orrs	r3, r2
 80094b8:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80094ba:	697b      	ldr	r3, [r7, #20]
 80094bc:	f023 0204 	bic.w	r2, r3, #4
 80094c0:	683b      	ldr	r3, [r7, #0]
 80094c2:	689b      	ldr	r3, [r3, #8]
 80094c4:	009b      	lsls	r3, r3, #2
 80094c6:	4313      	orrs	r3, r2
 80094c8:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80094ca:	693b      	ldr	r3, [r7, #16]
 80094cc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	699b      	ldr	r3, [r3, #24]
 80094d4:	4313      	orrs	r3, r2
 80094d6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80094d8:	693b      	ldr	r3, [r7, #16]
 80094da:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80094de:	683b      	ldr	r3, [r7, #0]
 80094e0:	69db      	ldr	r3, [r3, #28]
 80094e2:	005b      	lsls	r3, r3, #1
 80094e4:	4313      	orrs	r3, r2
 80094e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	693a      	ldr	r2, [r7, #16]
 80094ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	68fa      	ldr	r2, [r7, #12]
 80094f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	68db      	ldr	r3, [r3, #12]
 80094f8:	4619      	mov	r1, r3
 80094fa:	6878      	ldr	r0, [r7, #4]
 80094fc:	f7ff fe26 	bl	800914c <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	697a      	ldr	r2, [r7, #20]
 8009504:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8009506:	2300      	movs	r3, #0
}
 8009508:	4618      	mov	r0, r3
 800950a:	3718      	adds	r7, #24
 800950c:	46bd      	mov	sp, r7
 800950e:	bd80      	pop	{r7, pc}
 8009510:	40012c00 	.word	0x40012c00
 8009514:	40013400 	.word	0x40013400
 8009518:	40014000 	.word	0x40014000
 800951c:	40014400 	.word	0x40014400
 8009520:	40014800 	.word	0x40014800
 8009524:	40015000 	.word	0x40015000

08009528 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8009528:	b580      	push	{r7, lr}
 800952a:	b086      	sub	sp, #24
 800952c:	af00      	add	r7, sp, #0
 800952e:	6078      	str	r0, [r7, #4]
 8009530:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	6a1b      	ldr	r3, [r3, #32]
 8009536:	f023 0210 	bic.w	r2, r3, #16
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6a1b      	ldr	r3, [r3, #32]
 8009542:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	685b      	ldr	r3, [r3, #4]
 8009548:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	699b      	ldr	r3, [r3, #24]
 800954e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009556:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800955e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009562:	683a      	ldr	r2, [r7, #0]
 8009564:	6812      	ldr	r2, [r2, #0]
 8009566:	0212      	lsls	r2, r2, #8
 8009568:	4313      	orrs	r3, r2
 800956a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 800956c:	697b      	ldr	r3, [r7, #20]
 800956e:	f023 0220 	bic.w	r2, r3, #32
 8009572:	683b      	ldr	r3, [r7, #0]
 8009574:	691b      	ldr	r3, [r3, #16]
 8009576:	011b      	lsls	r3, r3, #4
 8009578:	4313      	orrs	r3, r2
 800957a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 800957c:	697b      	ldr	r3, [r7, #20]
 800957e:	f023 0210 	bic.w	r2, r3, #16
 8009582:	683b      	ldr	r3, [r7, #0]
 8009584:	685b      	ldr	r3, [r3, #4]
 8009586:	011b      	lsls	r3, r3, #4
 8009588:	4313      	orrs	r3, r2
 800958a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	4a25      	ldr	r2, [pc, #148]	; (8009624 <OC2Config+0xfc>)
 8009590:	4293      	cmp	r3, r2
 8009592:	d013      	beq.n	80095bc <OC2Config+0x94>
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	4a24      	ldr	r2, [pc, #144]	; (8009628 <OC2Config+0x100>)
 8009598:	4293      	cmp	r3, r2
 800959a:	d00f      	beq.n	80095bc <OC2Config+0x94>
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	4a23      	ldr	r2, [pc, #140]	; (800962c <OC2Config+0x104>)
 80095a0:	4293      	cmp	r3, r2
 80095a2:	d00b      	beq.n	80095bc <OC2Config+0x94>
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	4a22      	ldr	r2, [pc, #136]	; (8009630 <OC2Config+0x108>)
 80095a8:	4293      	cmp	r3, r2
 80095aa:	d007      	beq.n	80095bc <OC2Config+0x94>
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	4a21      	ldr	r2, [pc, #132]	; (8009634 <OC2Config+0x10c>)
 80095b0:	4293      	cmp	r3, r2
 80095b2:	d003      	beq.n	80095bc <OC2Config+0x94>
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	4a20      	ldr	r2, [pc, #128]	; (8009638 <OC2Config+0x110>)
 80095b8:	4293      	cmp	r3, r2
 80095ba:	d11f      	bne.n	80095fc <OC2Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 80095bc:	697b      	ldr	r3, [r7, #20]
 80095be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	695b      	ldr	r3, [r3, #20]
 80095c6:	019b      	lsls	r3, r3, #6
 80095c8:	4313      	orrs	r3, r2
 80095ca:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 80095cc:	697b      	ldr	r3, [r7, #20]
 80095ce:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80095d2:	683b      	ldr	r3, [r7, #0]
 80095d4:	689b      	ldr	r3, [r3, #8]
 80095d6:	019b      	lsls	r3, r3, #6
 80095d8:	4313      	orrs	r3, r2
 80095da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80095dc:	693b      	ldr	r3, [r7, #16]
 80095de:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	699b      	ldr	r3, [r3, #24]
 80095e6:	009b      	lsls	r3, r3, #2
 80095e8:	4313      	orrs	r3, r2
 80095ea:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80095ec:	693b      	ldr	r3, [r7, #16]
 80095ee:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	69db      	ldr	r3, [r3, #28]
 80095f6:	00db      	lsls	r3, r3, #3
 80095f8:	4313      	orrs	r3, r2
 80095fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	693a      	ldr	r2, [r7, #16]
 8009600:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	68fa      	ldr	r2, [r7, #12]
 8009606:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8009608:	683b      	ldr	r3, [r7, #0]
 800960a:	68db      	ldr	r3, [r3, #12]
 800960c:	4619      	mov	r1, r3
 800960e:	6878      	ldr	r0, [r7, #4]
 8009610:	f7ff fdaa 	bl	8009168 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	697a      	ldr	r2, [r7, #20]
 8009618:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800961a:	2300      	movs	r3, #0
}
 800961c:	4618      	mov	r0, r3
 800961e:	3718      	adds	r7, #24
 8009620:	46bd      	mov	sp, r7
 8009622:	bd80      	pop	{r7, pc}
 8009624:	40012c00 	.word	0x40012c00
 8009628:	40013400 	.word	0x40013400
 800962c:	40014000 	.word	0x40014000
 8009630:	40014400 	.word	0x40014400
 8009634:	40014800 	.word	0x40014800
 8009638:	40015000 	.word	0x40015000

0800963c <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b086      	sub	sp, #24
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
 8009644:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	6a1b      	ldr	r3, [r3, #32]
 800964a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	6a1b      	ldr	r3, [r3, #32]
 8009656:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	685b      	ldr	r3, [r3, #4]
 800965c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	69db      	ldr	r3, [r3, #28]
 8009662:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	f023 0303 	bic.w	r3, r3, #3
 800966a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009672:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009676:	683a      	ldr	r2, [r7, #0]
 8009678:	6812      	ldr	r2, [r2, #0]
 800967a:	4313      	orrs	r3, r2
 800967c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800967e:	697b      	ldr	r3, [r7, #20]
 8009680:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	691b      	ldr	r3, [r3, #16]
 8009688:	021b      	lsls	r3, r3, #8
 800968a:	4313      	orrs	r3, r2
 800968c:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800968e:	697b      	ldr	r3, [r7, #20]
 8009690:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	685b      	ldr	r3, [r3, #4]
 8009698:	021b      	lsls	r3, r3, #8
 800969a:	4313      	orrs	r3, r2
 800969c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	4a25      	ldr	r2, [pc, #148]	; (8009738 <OC3Config+0xfc>)
 80096a2:	4293      	cmp	r3, r2
 80096a4:	d013      	beq.n	80096ce <OC3Config+0x92>
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	4a24      	ldr	r2, [pc, #144]	; (800973c <OC3Config+0x100>)
 80096aa:	4293      	cmp	r3, r2
 80096ac:	d00f      	beq.n	80096ce <OC3Config+0x92>
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	4a23      	ldr	r2, [pc, #140]	; (8009740 <OC3Config+0x104>)
 80096b2:	4293      	cmp	r3, r2
 80096b4:	d00b      	beq.n	80096ce <OC3Config+0x92>
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	4a22      	ldr	r2, [pc, #136]	; (8009744 <OC3Config+0x108>)
 80096ba:	4293      	cmp	r3, r2
 80096bc:	d007      	beq.n	80096ce <OC3Config+0x92>
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	4a21      	ldr	r2, [pc, #132]	; (8009748 <OC3Config+0x10c>)
 80096c2:	4293      	cmp	r3, r2
 80096c4:	d003      	beq.n	80096ce <OC3Config+0x92>
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	4a20      	ldr	r2, [pc, #128]	; (800974c <OC3Config+0x110>)
 80096ca:	4293      	cmp	r3, r2
 80096cc:	d11f      	bne.n	800970e <OC3Config+0xd2>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80096ce:	697b      	ldr	r3, [r7, #20]
 80096d0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	695b      	ldr	r3, [r3, #20]
 80096d8:	029b      	lsls	r3, r3, #10
 80096da:	4313      	orrs	r3, r2
 80096dc:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80096de:	697b      	ldr	r3, [r7, #20]
 80096e0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	689b      	ldr	r3, [r3, #8]
 80096e8:	029b      	lsls	r3, r3, #10
 80096ea:	4313      	orrs	r3, r2
 80096ec:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80096ee:	693b      	ldr	r3, [r7, #16]
 80096f0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	699b      	ldr	r3, [r3, #24]
 80096f8:	011b      	lsls	r3, r3, #4
 80096fa:	4313      	orrs	r3, r2
 80096fc:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80096fe:	693b      	ldr	r3, [r7, #16]
 8009700:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	69db      	ldr	r3, [r3, #28]
 8009708:	015b      	lsls	r3, r3, #5
 800970a:	4313      	orrs	r3, r2
 800970c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	693a      	ldr	r2, [r7, #16]
 8009712:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	68fa      	ldr	r2, [r7, #12]
 8009718:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	68db      	ldr	r3, [r3, #12]
 800971e:	4619      	mov	r1, r3
 8009720:	6878      	ldr	r0, [r7, #4]
 8009722:	f7ff fd2f 	bl	8009184 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	697a      	ldr	r2, [r7, #20]
 800972a:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800972c:	2300      	movs	r3, #0
}
 800972e:	4618      	mov	r0, r3
 8009730:	3718      	adds	r7, #24
 8009732:	46bd      	mov	sp, r7
 8009734:	bd80      	pop	{r7, pc}
 8009736:	bf00      	nop
 8009738:	40012c00 	.word	0x40012c00
 800973c:	40013400 	.word	0x40013400
 8009740:	40014000 	.word	0x40014000
 8009744:	40014400 	.word	0x40014400
 8009748:	40014800 	.word	0x40014800
 800974c:	40015000 	.word	0x40015000

08009750 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8009750:	b580      	push	{r7, lr}
 8009752:	b086      	sub	sp, #24
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
 8009758:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	6a1b      	ldr	r3, [r3, #32]
 800975e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	6a1b      	ldr	r3, [r3, #32]
 800976a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	685b      	ldr	r3, [r3, #4]
 8009770:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	69db      	ldr	r3, [r3, #28]
 8009776:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800977e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009786:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800978a:	683a      	ldr	r2, [r7, #0]
 800978c:	6812      	ldr	r2, [r2, #0]
 800978e:	0212      	lsls	r2, r2, #8
 8009790:	4313      	orrs	r3, r2
 8009792:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8009794:	697b      	ldr	r3, [r7, #20]
 8009796:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	691b      	ldr	r3, [r3, #16]
 800979e:	031b      	lsls	r3, r3, #12
 80097a0:	4313      	orrs	r3, r2
 80097a2:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80097a4:	697b      	ldr	r3, [r7, #20]
 80097a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80097aa:	683b      	ldr	r3, [r7, #0]
 80097ac:	685b      	ldr	r3, [r3, #4]
 80097ae:	031b      	lsls	r3, r3, #12
 80097b0:	4313      	orrs	r3, r2
 80097b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	4a25      	ldr	r2, [pc, #148]	; (800984c <OC4Config+0xfc>)
 80097b8:	4293      	cmp	r3, r2
 80097ba:	d013      	beq.n	80097e4 <OC4Config+0x94>
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	4a24      	ldr	r2, [pc, #144]	; (8009850 <OC4Config+0x100>)
 80097c0:	4293      	cmp	r3, r2
 80097c2:	d00f      	beq.n	80097e4 <OC4Config+0x94>
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	4a23      	ldr	r2, [pc, #140]	; (8009854 <OC4Config+0x104>)
 80097c8:	4293      	cmp	r3, r2
 80097ca:	d00b      	beq.n	80097e4 <OC4Config+0x94>
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	4a22      	ldr	r2, [pc, #136]	; (8009858 <OC4Config+0x108>)
 80097d0:	4293      	cmp	r3, r2
 80097d2:	d007      	beq.n	80097e4 <OC4Config+0x94>
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	4a21      	ldr	r2, [pc, #132]	; (800985c <OC4Config+0x10c>)
 80097d8:	4293      	cmp	r3, r2
 80097da:	d003      	beq.n	80097e4 <OC4Config+0x94>
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	4a20      	ldr	r2, [pc, #128]	; (8009860 <OC4Config+0x110>)
 80097e0:	4293      	cmp	r3, r2
 80097e2:	d11f      	bne.n	8009824 <OC4Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 80097e4:	697b      	ldr	r3, [r7, #20]
 80097e6:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	695b      	ldr	r3, [r3, #20]
 80097ee:	039b      	lsls	r3, r3, #14
 80097f0:	4313      	orrs	r3, r2
 80097f2:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 80097f4:	697b      	ldr	r3, [r7, #20]
 80097f6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	689b      	ldr	r3, [r3, #8]
 80097fe:	039b      	lsls	r3, r3, #14
 8009800:	4313      	orrs	r3, r2
 8009802:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8009804:	693b      	ldr	r3, [r7, #16]
 8009806:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	699b      	ldr	r3, [r3, #24]
 800980e:	019b      	lsls	r3, r3, #6
 8009810:	4313      	orrs	r3, r2
 8009812:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 8009814:	693b      	ldr	r3, [r7, #16]
 8009816:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800981a:	683b      	ldr	r3, [r7, #0]
 800981c:	69db      	ldr	r3, [r3, #28]
 800981e:	01db      	lsls	r3, r3, #7
 8009820:	4313      	orrs	r3, r2
 8009822:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	693a      	ldr	r2, [r7, #16]
 8009828:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	68fa      	ldr	r2, [r7, #12]
 800982e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	68db      	ldr	r3, [r3, #12]
 8009834:	4619      	mov	r1, r3
 8009836:	6878      	ldr	r0, [r7, #4]
 8009838:	f7ff fcb2 	bl	80091a0 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	697a      	ldr	r2, [r7, #20]
 8009840:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8009842:	2300      	movs	r3, #0
}
 8009844:	4618      	mov	r0, r3
 8009846:	3718      	adds	r7, #24
 8009848:	46bd      	mov	sp, r7
 800984a:	bd80      	pop	{r7, pc}
 800984c:	40012c00 	.word	0x40012c00
 8009850:	40013400 	.word	0x40013400
 8009854:	40014000 	.word	0x40014000
 8009858:	40014400 	.word	0x40014400
 800985c:	40014800 	.word	0x40014800
 8009860:	40015000 	.word	0x40015000

08009864 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8009864:	b580      	push	{r7, lr}
 8009866:	b084      	sub	sp, #16
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
 800986c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	6a1b      	ldr	r3, [r3, #32]
 8009872:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	6a1b      	ldr	r3, [r3, #32]
 800987e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009884:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8009886:	68bb      	ldr	r3, [r7, #8]
 8009888:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800988c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009890:	683a      	ldr	r2, [r7, #0]
 8009892:	6812      	ldr	r2, [r2, #0]
 8009894:	4313      	orrs	r3, r2
 8009896:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800989e:	683b      	ldr	r3, [r7, #0]
 80098a0:	691b      	ldr	r3, [r3, #16]
 80098a2:	041b      	lsls	r3, r3, #16
 80098a4:	4313      	orrs	r3, r2
 80098a6:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	685b      	ldr	r3, [r3, #4]
 80098b2:	041b      	lsls	r3, r3, #16
 80098b4:	4313      	orrs	r3, r2
 80098b6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	4a19      	ldr	r2, [pc, #100]	; (8009920 <OC5Config+0xbc>)
 80098bc:	4293      	cmp	r3, r2
 80098be:	d013      	beq.n	80098e8 <OC5Config+0x84>
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	4a18      	ldr	r2, [pc, #96]	; (8009924 <OC5Config+0xc0>)
 80098c4:	4293      	cmp	r3, r2
 80098c6:	d00f      	beq.n	80098e8 <OC5Config+0x84>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	4a17      	ldr	r2, [pc, #92]	; (8009928 <OC5Config+0xc4>)
 80098cc:	4293      	cmp	r3, r2
 80098ce:	d00b      	beq.n	80098e8 <OC5Config+0x84>
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	4a16      	ldr	r2, [pc, #88]	; (800992c <OC5Config+0xc8>)
 80098d4:	4293      	cmp	r3, r2
 80098d6:	d007      	beq.n	80098e8 <OC5Config+0x84>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	4a15      	ldr	r2, [pc, #84]	; (8009930 <OC5Config+0xcc>)
 80098dc:	4293      	cmp	r3, r2
 80098de:	d003      	beq.n	80098e8 <OC5Config+0x84>
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	4a14      	ldr	r2, [pc, #80]	; (8009934 <OC5Config+0xd0>)
 80098e4:	4293      	cmp	r3, r2
 80098e6:	d109      	bne.n	80098fc <OC5Config+0x98>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	685b      	ldr	r3, [r3, #4]
 80098ec:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80098f0:	683b      	ldr	r3, [r7, #0]
 80098f2:	699b      	ldr	r3, [r3, #24]
 80098f4:	021b      	lsls	r3, r3, #8
 80098f6:	431a      	orrs	r2, r3
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	68ba      	ldr	r2, [r7, #8]
 8009900:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	68db      	ldr	r3, [r3, #12]
 8009906:	4619      	mov	r1, r3
 8009908:	6878      	ldr	r0, [r7, #4]
 800990a:	f7ff fc57 	bl	80091bc <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	68fa      	ldr	r2, [r7, #12]
 8009912:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8009914:	2300      	movs	r3, #0
}
 8009916:	4618      	mov	r0, r3
 8009918:	3710      	adds	r7, #16
 800991a:	46bd      	mov	sp, r7
 800991c:	bd80      	pop	{r7, pc}
 800991e:	bf00      	nop
 8009920:	40012c00 	.word	0x40012c00
 8009924:	40013400 	.word	0x40013400
 8009928:	40014000 	.word	0x40014000
 800992c:	40014400 	.word	0x40014400
 8009930:	40014800 	.word	0x40014800
 8009934:	40015000 	.word	0x40015000

08009938 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8009938:	b580      	push	{r7, lr}
 800993a:	b084      	sub	sp, #16
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
 8009940:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	6a1b      	ldr	r3, [r3, #32]
 8009946:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	6a1b      	ldr	r3, [r3, #32]
 8009952:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009958:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 800995a:	68bb      	ldr	r3, [r7, #8]
 800995c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009960:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009964:	683a      	ldr	r2, [r7, #0]
 8009966:	6812      	ldr	r2, [r2, #0]
 8009968:	0212      	lsls	r2, r2, #8
 800996a:	4313      	orrs	r3, r2
 800996c:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	691b      	ldr	r3, [r3, #16]
 8009978:	051b      	lsls	r3, r3, #20
 800997a:	4313      	orrs	r3, r2
 800997c:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009984:	683b      	ldr	r3, [r7, #0]
 8009986:	685b      	ldr	r3, [r3, #4]
 8009988:	051b      	lsls	r3, r3, #20
 800998a:	4313      	orrs	r3, r2
 800998c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	4a18      	ldr	r2, [pc, #96]	; (80099f4 <OC6Config+0xbc>)
 8009992:	4293      	cmp	r3, r2
 8009994:	d013      	beq.n	80099be <OC6Config+0x86>
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	4a17      	ldr	r2, [pc, #92]	; (80099f8 <OC6Config+0xc0>)
 800999a:	4293      	cmp	r3, r2
 800999c:	d00f      	beq.n	80099be <OC6Config+0x86>
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	4a16      	ldr	r2, [pc, #88]	; (80099fc <OC6Config+0xc4>)
 80099a2:	4293      	cmp	r3, r2
 80099a4:	d00b      	beq.n	80099be <OC6Config+0x86>
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	4a15      	ldr	r2, [pc, #84]	; (8009a00 <OC6Config+0xc8>)
 80099aa:	4293      	cmp	r3, r2
 80099ac:	d007      	beq.n	80099be <OC6Config+0x86>
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	4a14      	ldr	r2, [pc, #80]	; (8009a04 <OC6Config+0xcc>)
 80099b2:	4293      	cmp	r3, r2
 80099b4:	d003      	beq.n	80099be <OC6Config+0x86>
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	4a13      	ldr	r2, [pc, #76]	; (8009a08 <OC6Config+0xd0>)
 80099ba:	4293      	cmp	r3, r2
 80099bc:	d109      	bne.n	80099d2 <OC6Config+0x9a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	685b      	ldr	r3, [r3, #4]
 80099c2:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80099c6:	683b      	ldr	r3, [r7, #0]
 80099c8:	699b      	ldr	r3, [r3, #24]
 80099ca:	029b      	lsls	r3, r3, #10
 80099cc:	431a      	orrs	r2, r3
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	68ba      	ldr	r2, [r7, #8]
 80099d6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 80099d8:	683b      	ldr	r3, [r7, #0]
 80099da:	68db      	ldr	r3, [r3, #12]
 80099dc:	4619      	mov	r1, r3
 80099de:	6878      	ldr	r0, [r7, #4]
 80099e0:	f7ff fbfc 	bl	80091dc <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	68fa      	ldr	r2, [r7, #12]
 80099e8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80099ea:	2300      	movs	r3, #0
}
 80099ec:	4618      	mov	r0, r3
 80099ee:	3710      	adds	r7, #16
 80099f0:	46bd      	mov	sp, r7
 80099f2:	bd80      	pop	{r7, pc}
 80099f4:	40012c00 	.word	0x40012c00
 80099f8:	40013400 	.word	0x40013400
 80099fc:	40014000 	.word	0x40014000
 8009a00:	40014400 	.word	0x40014400
 8009a04:	40014800 	.word	0x40014800
 8009a08:	40015000 	.word	0x40015000

08009a0c <LL_USART_IsEnabled>:
{
 8009a0c:	b480      	push	{r7}
 8009a0e:	b083      	sub	sp, #12
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	f003 0301 	and.w	r3, r3, #1
 8009a1c:	2b01      	cmp	r3, #1
 8009a1e:	d101      	bne.n	8009a24 <LL_USART_IsEnabled+0x18>
 8009a20:	2301      	movs	r3, #1
 8009a22:	e000      	b.n	8009a26 <LL_USART_IsEnabled+0x1a>
 8009a24:	2300      	movs	r3, #0
}
 8009a26:	4618      	mov	r0, r3
 8009a28:	370c      	adds	r7, #12
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a30:	4770      	bx	lr

08009a32 <LL_USART_SetPrescaler>:
{
 8009a32:	b480      	push	{r7}
 8009a34:	b083      	sub	sp, #12
 8009a36:	af00      	add	r7, sp, #0
 8009a38:	6078      	str	r0, [r7, #4]
 8009a3a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a40:	f023 030f 	bic.w	r3, r3, #15
 8009a44:	683a      	ldr	r2, [r7, #0]
 8009a46:	b292      	uxth	r2, r2
 8009a48:	431a      	orrs	r2, r3
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8009a4e:	bf00      	nop
 8009a50:	370c      	adds	r7, #12
 8009a52:	46bd      	mov	sp, r7
 8009a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a58:	4770      	bx	lr

08009a5a <LL_USART_SetStopBitsLength>:
{
 8009a5a:	b480      	push	{r7}
 8009a5c:	b083      	sub	sp, #12
 8009a5e:	af00      	add	r7, sp, #0
 8009a60:	6078      	str	r0, [r7, #4]
 8009a62:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	685b      	ldr	r3, [r3, #4]
 8009a68:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	431a      	orrs	r2, r3
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	605a      	str	r2, [r3, #4]
}
 8009a74:	bf00      	nop
 8009a76:	370c      	adds	r7, #12
 8009a78:	46bd      	mov	sp, r7
 8009a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7e:	4770      	bx	lr

08009a80 <LL_USART_SetHWFlowCtrl>:
{
 8009a80:	b480      	push	{r7}
 8009a82:	b083      	sub	sp, #12
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
 8009a88:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	689b      	ldr	r3, [r3, #8]
 8009a8e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	431a      	orrs	r2, r3
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	609a      	str	r2, [r3, #8]
}
 8009a9a:	bf00      	nop
 8009a9c:	370c      	adds	r7, #12
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa4:	4770      	bx	lr
	...

08009aa8 <LL_USART_SetBaudRate>:
{
 8009aa8:	b480      	push	{r7}
 8009aaa:	b087      	sub	sp, #28
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	60f8      	str	r0, [r7, #12]
 8009ab0:	60b9      	str	r1, [r7, #8]
 8009ab2:	607a      	str	r2, [r7, #4]
 8009ab4:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	2b0b      	cmp	r3, #11
 8009aba:	d83c      	bhi.n	8009b36 <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 8009abc:	6a3b      	ldr	r3, [r7, #32]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d039      	beq.n	8009b36 <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8009ac2:	683b      	ldr	r3, [r7, #0]
 8009ac4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009ac8:	d122      	bne.n	8009b10 <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	b2db      	uxtb	r3, r3
 8009ace:	461a      	mov	r2, r3
 8009ad0:	4b1c      	ldr	r3, [pc, #112]	; (8009b44 <LL_USART_SetBaudRate+0x9c>)
 8009ad2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ad6:	68ba      	ldr	r2, [r7, #8]
 8009ad8:	fbb2 f3f3 	udiv	r3, r2, r3
 8009adc:	005a      	lsls	r2, r3, #1
 8009ade:	6a3b      	ldr	r3, [r7, #32]
 8009ae0:	085b      	lsrs	r3, r3, #1
 8009ae2:	441a      	add	r2, r3
 8009ae4:	6a3b      	ldr	r3, [r7, #32]
 8009ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009aea:	b29b      	uxth	r3, r3
 8009aec:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8009aee:	697a      	ldr	r2, [r7, #20]
 8009af0:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8009af4:	4013      	ands	r3, r2
 8009af6:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009af8:	697b      	ldr	r3, [r7, #20]
 8009afa:	085b      	lsrs	r3, r3, #1
 8009afc:	b29b      	uxth	r3, r3
 8009afe:	f003 0307 	and.w	r3, r3, #7
 8009b02:	693a      	ldr	r2, [r7, #16]
 8009b04:	4313      	orrs	r3, r2
 8009b06:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	693a      	ldr	r2, [r7, #16]
 8009b0c:	60da      	str	r2, [r3, #12]
}
 8009b0e:	e012      	b.n	8009b36 <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	b2db      	uxtb	r3, r3
 8009b14:	461a      	mov	r2, r3
 8009b16:	4b0b      	ldr	r3, [pc, #44]	; (8009b44 <LL_USART_SetBaudRate+0x9c>)
 8009b18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b1c:	68ba      	ldr	r2, [r7, #8]
 8009b1e:	fbb2 f2f3 	udiv	r2, r2, r3
 8009b22:	6a3b      	ldr	r3, [r7, #32]
 8009b24:	085b      	lsrs	r3, r3, #1
 8009b26:	441a      	add	r2, r3
 8009b28:	6a3b      	ldr	r3, [r7, #32]
 8009b2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b2e:	b29b      	uxth	r3, r3
 8009b30:	461a      	mov	r2, r3
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	60da      	str	r2, [r3, #12]
}
 8009b36:	bf00      	nop
 8009b38:	371c      	adds	r7, #28
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b40:	4770      	bx	lr
 8009b42:	bf00      	nop
 8009b44:	0800ef78 	.word	0x0800ef78

08009b48 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b086      	sub	sp, #24
 8009b4c:	af02      	add	r7, sp, #8
 8009b4e:	6078      	str	r0, [r7, #4]
 8009b50:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8009b52:	2301      	movs	r3, #1
 8009b54:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8009b56:	2300      	movs	r3, #0
 8009b58:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8009b5a:	6878      	ldr	r0, [r7, #4]
 8009b5c:	f7ff ff56 	bl	8009a0c <LL_USART_IsEnabled>
 8009b60:	4603      	mov	r3, r0
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d165      	bne.n	8009c32 <LL_USART_Init+0xea>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681a      	ldr	r2, [r3, #0]
 8009b6a:	4b34      	ldr	r3, [pc, #208]	; (8009c3c <LL_USART_Init+0xf4>)
 8009b6c:	4013      	ands	r3, r2
 8009b6e:	683a      	ldr	r2, [r7, #0]
 8009b70:	6891      	ldr	r1, [r2, #8]
 8009b72:	683a      	ldr	r2, [r7, #0]
 8009b74:	6912      	ldr	r2, [r2, #16]
 8009b76:	4311      	orrs	r1, r2
 8009b78:	683a      	ldr	r2, [r7, #0]
 8009b7a:	6952      	ldr	r2, [r2, #20]
 8009b7c:	4311      	orrs	r1, r2
 8009b7e:	683a      	ldr	r2, [r7, #0]
 8009b80:	69d2      	ldr	r2, [r2, #28]
 8009b82:	430a      	orrs	r2, r1
 8009b84:	431a      	orrs	r2, r3
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8009b8a:	683b      	ldr	r3, [r7, #0]
 8009b8c:	68db      	ldr	r3, [r3, #12]
 8009b8e:	4619      	mov	r1, r3
 8009b90:	6878      	ldr	r0, [r7, #4]
 8009b92:	f7ff ff62 	bl	8009a5a <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8009b96:	683b      	ldr	r3, [r7, #0]
 8009b98:	699b      	ldr	r3, [r3, #24]
 8009b9a:	4619      	mov	r1, r3
 8009b9c:	6878      	ldr	r0, [r7, #4]
 8009b9e:	f7ff ff6f 	bl	8009a80 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	4a26      	ldr	r2, [pc, #152]	; (8009c40 <LL_USART_Init+0xf8>)
 8009ba6:	4293      	cmp	r3, r2
 8009ba8:	d104      	bne.n	8009bb4 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8009baa:	2003      	movs	r0, #3
 8009bac:	f7ff f822 	bl	8008bf4 <LL_RCC_GetUSARTClockFreq>
 8009bb0:	60b8      	str	r0, [r7, #8]
 8009bb2:	e023      	b.n	8009bfc <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	4a23      	ldr	r2, [pc, #140]	; (8009c44 <LL_USART_Init+0xfc>)
 8009bb8:	4293      	cmp	r3, r2
 8009bba:	d104      	bne.n	8009bc6 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8009bbc:	200c      	movs	r0, #12
 8009bbe:	f7ff f819 	bl	8008bf4 <LL_RCC_GetUSARTClockFreq>
 8009bc2:	60b8      	str	r0, [r7, #8]
 8009bc4:	e01a      	b.n	8009bfc <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART3)
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	4a1f      	ldr	r2, [pc, #124]	; (8009c48 <LL_USART_Init+0x100>)
 8009bca:	4293      	cmp	r3, r2
 8009bcc:	d104      	bne.n	8009bd8 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8009bce:	2030      	movs	r0, #48	; 0x30
 8009bd0:	f7ff f810 	bl	8008bf4 <LL_RCC_GetUSARTClockFreq>
 8009bd4:	60b8      	str	r0, [r7, #8]
 8009bd6:	e011      	b.n	8009bfc <LL_USART_Init+0xb4>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	4a1c      	ldr	r2, [pc, #112]	; (8009c4c <LL_USART_Init+0x104>)
 8009bdc:	4293      	cmp	r3, r2
 8009bde:	d104      	bne.n	8009bea <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8009be0:	20c0      	movs	r0, #192	; 0xc0
 8009be2:	f7ff f8cd 	bl	8008d80 <LL_RCC_GetUARTClockFreq>
 8009be6:	60b8      	str	r0, [r7, #8]
 8009be8:	e008      	b.n	8009bfc <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	4a18      	ldr	r2, [pc, #96]	; (8009c50 <LL_USART_Init+0x108>)
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d104      	bne.n	8009bfc <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 8009bf2:	f44f 7040 	mov.w	r0, #768	; 0x300
 8009bf6:	f7ff f8c3 	bl	8008d80 <LL_RCC_GetUARTClockFreq>
 8009bfa:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8009bfc:	68bb      	ldr	r3, [r7, #8]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d011      	beq.n	8009c26 <LL_USART_Init+0xde>
        && (USART_InitStruct->BaudRate != 0U))
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	685b      	ldr	r3, [r3, #4]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d00d      	beq.n	8009c26 <LL_USART_Init+0xde>
    {
      status = SUCCESS;
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	681a      	ldr	r2, [r3, #0]
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	69d9      	ldr	r1, [r3, #28]
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	685b      	ldr	r3, [r3, #4]
 8009c1a:	9300      	str	r3, [sp, #0]
 8009c1c:	460b      	mov	r3, r1
 8009c1e:	68b9      	ldr	r1, [r7, #8]
 8009c20:	6878      	ldr	r0, [r7, #4]
 8009c22:	f7ff ff41 	bl	8009aa8 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 8009c26:	683b      	ldr	r3, [r7, #0]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	4619      	mov	r1, r3
 8009c2c:	6878      	ldr	r0, [r7, #4]
 8009c2e:	f7ff ff00 	bl	8009a32 <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8009c32:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c34:	4618      	mov	r0, r3
 8009c36:	3710      	adds	r7, #16
 8009c38:	46bd      	mov	sp, r7
 8009c3a:	bd80      	pop	{r7, pc}
 8009c3c:	efff69f3 	.word	0xefff69f3
 8009c40:	40013800 	.word	0x40013800
 8009c44:	40004400 	.word	0x40004400
 8009c48:	40004800 	.word	0x40004800
 8009c4c:	40004c00 	.word	0x40004c00
 8009c50:	40005000 	.word	0x40005000

08009c54 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8009c54:	b480      	push	{r7}
 8009c56:	b083      	sub	sp, #12
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8009c5c:	4a04      	ldr	r2, [pc, #16]	; (8009c70 <LL_SetSystemCoreClock+0x1c>)
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	6013      	str	r3, [r2, #0]
}
 8009c62:	bf00      	nop
 8009c64:	370c      	adds	r7, #12
 8009c66:	46bd      	mov	sp, r7
 8009c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6c:	4770      	bx	lr
 8009c6e:	bf00      	nop
 8009c70:	20000004 	.word	0x20000004

08009c74 <__errno>:
 8009c74:	4b01      	ldr	r3, [pc, #4]	; (8009c7c <__errno+0x8>)
 8009c76:	6818      	ldr	r0, [r3, #0]
 8009c78:	4770      	bx	lr
 8009c7a:	bf00      	nop
 8009c7c:	20000030 	.word	0x20000030

08009c80 <__libc_init_array>:
 8009c80:	b570      	push	{r4, r5, r6, lr}
 8009c82:	4d0d      	ldr	r5, [pc, #52]	; (8009cb8 <__libc_init_array+0x38>)
 8009c84:	4c0d      	ldr	r4, [pc, #52]	; (8009cbc <__libc_init_array+0x3c>)
 8009c86:	1b64      	subs	r4, r4, r5
 8009c88:	10a4      	asrs	r4, r4, #2
 8009c8a:	2600      	movs	r6, #0
 8009c8c:	42a6      	cmp	r6, r4
 8009c8e:	d109      	bne.n	8009ca4 <__libc_init_array+0x24>
 8009c90:	4d0b      	ldr	r5, [pc, #44]	; (8009cc0 <__libc_init_array+0x40>)
 8009c92:	4c0c      	ldr	r4, [pc, #48]	; (8009cc4 <__libc_init_array+0x44>)
 8009c94:	f005 f8ac 	bl	800edf0 <_init>
 8009c98:	1b64      	subs	r4, r4, r5
 8009c9a:	10a4      	asrs	r4, r4, #2
 8009c9c:	2600      	movs	r6, #0
 8009c9e:	42a6      	cmp	r6, r4
 8009ca0:	d105      	bne.n	8009cae <__libc_init_array+0x2e>
 8009ca2:	bd70      	pop	{r4, r5, r6, pc}
 8009ca4:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ca8:	4798      	blx	r3
 8009caa:	3601      	adds	r6, #1
 8009cac:	e7ee      	b.n	8009c8c <__libc_init_array+0xc>
 8009cae:	f855 3b04 	ldr.w	r3, [r5], #4
 8009cb2:	4798      	blx	r3
 8009cb4:	3601      	adds	r6, #1
 8009cb6:	e7f2      	b.n	8009c9e <__libc_init_array+0x1e>
 8009cb8:	0800f474 	.word	0x0800f474
 8009cbc:	0800f474 	.word	0x0800f474
 8009cc0:	0800f474 	.word	0x0800f474
 8009cc4:	0800f478 	.word	0x0800f478

08009cc8 <memcmp>:
 8009cc8:	b530      	push	{r4, r5, lr}
 8009cca:	3901      	subs	r1, #1
 8009ccc:	2400      	movs	r4, #0
 8009cce:	42a2      	cmp	r2, r4
 8009cd0:	d101      	bne.n	8009cd6 <memcmp+0xe>
 8009cd2:	2000      	movs	r0, #0
 8009cd4:	e005      	b.n	8009ce2 <memcmp+0x1a>
 8009cd6:	5d03      	ldrb	r3, [r0, r4]
 8009cd8:	3401      	adds	r4, #1
 8009cda:	5d0d      	ldrb	r5, [r1, r4]
 8009cdc:	42ab      	cmp	r3, r5
 8009cde:	d0f6      	beq.n	8009cce <memcmp+0x6>
 8009ce0:	1b58      	subs	r0, r3, r5
 8009ce2:	bd30      	pop	{r4, r5, pc}

08009ce4 <memset>:
 8009ce4:	4402      	add	r2, r0
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	4293      	cmp	r3, r2
 8009cea:	d100      	bne.n	8009cee <memset+0xa>
 8009cec:	4770      	bx	lr
 8009cee:	f803 1b01 	strb.w	r1, [r3], #1
 8009cf2:	e7f9      	b.n	8009ce8 <memset+0x4>

08009cf4 <__cvt>:
 8009cf4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009cf8:	ec55 4b10 	vmov	r4, r5, d0
 8009cfc:	2d00      	cmp	r5, #0
 8009cfe:	460e      	mov	r6, r1
 8009d00:	4619      	mov	r1, r3
 8009d02:	462b      	mov	r3, r5
 8009d04:	bfbb      	ittet	lt
 8009d06:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009d0a:	461d      	movlt	r5, r3
 8009d0c:	2300      	movge	r3, #0
 8009d0e:	232d      	movlt	r3, #45	; 0x2d
 8009d10:	700b      	strb	r3, [r1, #0]
 8009d12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d14:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009d18:	4691      	mov	r9, r2
 8009d1a:	f023 0820 	bic.w	r8, r3, #32
 8009d1e:	bfbc      	itt	lt
 8009d20:	4622      	movlt	r2, r4
 8009d22:	4614      	movlt	r4, r2
 8009d24:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009d28:	d005      	beq.n	8009d36 <__cvt+0x42>
 8009d2a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009d2e:	d100      	bne.n	8009d32 <__cvt+0x3e>
 8009d30:	3601      	adds	r6, #1
 8009d32:	2102      	movs	r1, #2
 8009d34:	e000      	b.n	8009d38 <__cvt+0x44>
 8009d36:	2103      	movs	r1, #3
 8009d38:	ab03      	add	r3, sp, #12
 8009d3a:	9301      	str	r3, [sp, #4]
 8009d3c:	ab02      	add	r3, sp, #8
 8009d3e:	9300      	str	r3, [sp, #0]
 8009d40:	ec45 4b10 	vmov	d0, r4, r5
 8009d44:	4653      	mov	r3, sl
 8009d46:	4632      	mov	r2, r6
 8009d48:	f001 fe62 	bl	800ba10 <_dtoa_r>
 8009d4c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009d50:	4607      	mov	r7, r0
 8009d52:	d102      	bne.n	8009d5a <__cvt+0x66>
 8009d54:	f019 0f01 	tst.w	r9, #1
 8009d58:	d022      	beq.n	8009da0 <__cvt+0xac>
 8009d5a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009d5e:	eb07 0906 	add.w	r9, r7, r6
 8009d62:	d110      	bne.n	8009d86 <__cvt+0x92>
 8009d64:	783b      	ldrb	r3, [r7, #0]
 8009d66:	2b30      	cmp	r3, #48	; 0x30
 8009d68:	d10a      	bne.n	8009d80 <__cvt+0x8c>
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	4620      	mov	r0, r4
 8009d70:	4629      	mov	r1, r5
 8009d72:	f7f6 fed1 	bl	8000b18 <__aeabi_dcmpeq>
 8009d76:	b918      	cbnz	r0, 8009d80 <__cvt+0x8c>
 8009d78:	f1c6 0601 	rsb	r6, r6, #1
 8009d7c:	f8ca 6000 	str.w	r6, [sl]
 8009d80:	f8da 3000 	ldr.w	r3, [sl]
 8009d84:	4499      	add	r9, r3
 8009d86:	2200      	movs	r2, #0
 8009d88:	2300      	movs	r3, #0
 8009d8a:	4620      	mov	r0, r4
 8009d8c:	4629      	mov	r1, r5
 8009d8e:	f7f6 fec3 	bl	8000b18 <__aeabi_dcmpeq>
 8009d92:	b108      	cbz	r0, 8009d98 <__cvt+0xa4>
 8009d94:	f8cd 900c 	str.w	r9, [sp, #12]
 8009d98:	2230      	movs	r2, #48	; 0x30
 8009d9a:	9b03      	ldr	r3, [sp, #12]
 8009d9c:	454b      	cmp	r3, r9
 8009d9e:	d307      	bcc.n	8009db0 <__cvt+0xbc>
 8009da0:	9b03      	ldr	r3, [sp, #12]
 8009da2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009da4:	1bdb      	subs	r3, r3, r7
 8009da6:	4638      	mov	r0, r7
 8009da8:	6013      	str	r3, [r2, #0]
 8009daa:	b004      	add	sp, #16
 8009dac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009db0:	1c59      	adds	r1, r3, #1
 8009db2:	9103      	str	r1, [sp, #12]
 8009db4:	701a      	strb	r2, [r3, #0]
 8009db6:	e7f0      	b.n	8009d9a <__cvt+0xa6>

08009db8 <__exponent>:
 8009db8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009dba:	4603      	mov	r3, r0
 8009dbc:	2900      	cmp	r1, #0
 8009dbe:	bfb8      	it	lt
 8009dc0:	4249      	neglt	r1, r1
 8009dc2:	f803 2b02 	strb.w	r2, [r3], #2
 8009dc6:	bfb4      	ite	lt
 8009dc8:	222d      	movlt	r2, #45	; 0x2d
 8009dca:	222b      	movge	r2, #43	; 0x2b
 8009dcc:	2909      	cmp	r1, #9
 8009dce:	7042      	strb	r2, [r0, #1]
 8009dd0:	dd2a      	ble.n	8009e28 <__exponent+0x70>
 8009dd2:	f10d 0407 	add.w	r4, sp, #7
 8009dd6:	46a4      	mov	ip, r4
 8009dd8:	270a      	movs	r7, #10
 8009dda:	46a6      	mov	lr, r4
 8009ddc:	460a      	mov	r2, r1
 8009dde:	fb91 f6f7 	sdiv	r6, r1, r7
 8009de2:	fb07 1516 	mls	r5, r7, r6, r1
 8009de6:	3530      	adds	r5, #48	; 0x30
 8009de8:	2a63      	cmp	r2, #99	; 0x63
 8009dea:	f104 34ff 	add.w	r4, r4, #4294967295
 8009dee:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009df2:	4631      	mov	r1, r6
 8009df4:	dcf1      	bgt.n	8009dda <__exponent+0x22>
 8009df6:	3130      	adds	r1, #48	; 0x30
 8009df8:	f1ae 0502 	sub.w	r5, lr, #2
 8009dfc:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009e00:	1c44      	adds	r4, r0, #1
 8009e02:	4629      	mov	r1, r5
 8009e04:	4561      	cmp	r1, ip
 8009e06:	d30a      	bcc.n	8009e1e <__exponent+0x66>
 8009e08:	f10d 0209 	add.w	r2, sp, #9
 8009e0c:	eba2 020e 	sub.w	r2, r2, lr
 8009e10:	4565      	cmp	r5, ip
 8009e12:	bf88      	it	hi
 8009e14:	2200      	movhi	r2, #0
 8009e16:	4413      	add	r3, r2
 8009e18:	1a18      	subs	r0, r3, r0
 8009e1a:	b003      	add	sp, #12
 8009e1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009e22:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009e26:	e7ed      	b.n	8009e04 <__exponent+0x4c>
 8009e28:	2330      	movs	r3, #48	; 0x30
 8009e2a:	3130      	adds	r1, #48	; 0x30
 8009e2c:	7083      	strb	r3, [r0, #2]
 8009e2e:	70c1      	strb	r1, [r0, #3]
 8009e30:	1d03      	adds	r3, r0, #4
 8009e32:	e7f1      	b.n	8009e18 <__exponent+0x60>

08009e34 <_printf_float>:
 8009e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e38:	ed2d 8b02 	vpush	{d8}
 8009e3c:	b08d      	sub	sp, #52	; 0x34
 8009e3e:	460c      	mov	r4, r1
 8009e40:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009e44:	4616      	mov	r6, r2
 8009e46:	461f      	mov	r7, r3
 8009e48:	4605      	mov	r5, r0
 8009e4a:	f002 ff3d 	bl	800ccc8 <_localeconv_r>
 8009e4e:	f8d0 a000 	ldr.w	sl, [r0]
 8009e52:	4650      	mov	r0, sl
 8009e54:	f7f6 f9e4 	bl	8000220 <strlen>
 8009e58:	2300      	movs	r3, #0
 8009e5a:	930a      	str	r3, [sp, #40]	; 0x28
 8009e5c:	6823      	ldr	r3, [r4, #0]
 8009e5e:	9305      	str	r3, [sp, #20]
 8009e60:	f8d8 3000 	ldr.w	r3, [r8]
 8009e64:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009e68:	3307      	adds	r3, #7
 8009e6a:	f023 0307 	bic.w	r3, r3, #7
 8009e6e:	f103 0208 	add.w	r2, r3, #8
 8009e72:	f8c8 2000 	str.w	r2, [r8]
 8009e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e7a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009e7e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009e82:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009e86:	9307      	str	r3, [sp, #28]
 8009e88:	f8cd 8018 	str.w	r8, [sp, #24]
 8009e8c:	ee08 0a10 	vmov	s16, r0
 8009e90:	4b9f      	ldr	r3, [pc, #636]	; (800a110 <_printf_float+0x2dc>)
 8009e92:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009e96:	f04f 32ff 	mov.w	r2, #4294967295
 8009e9a:	f7f6 fe6f 	bl	8000b7c <__aeabi_dcmpun>
 8009e9e:	bb88      	cbnz	r0, 8009f04 <_printf_float+0xd0>
 8009ea0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009ea4:	4b9a      	ldr	r3, [pc, #616]	; (800a110 <_printf_float+0x2dc>)
 8009ea6:	f04f 32ff 	mov.w	r2, #4294967295
 8009eaa:	f7f6 fe49 	bl	8000b40 <__aeabi_dcmple>
 8009eae:	bb48      	cbnz	r0, 8009f04 <_printf_float+0xd0>
 8009eb0:	2200      	movs	r2, #0
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	4640      	mov	r0, r8
 8009eb6:	4649      	mov	r1, r9
 8009eb8:	f7f6 fe38 	bl	8000b2c <__aeabi_dcmplt>
 8009ebc:	b110      	cbz	r0, 8009ec4 <_printf_float+0x90>
 8009ebe:	232d      	movs	r3, #45	; 0x2d
 8009ec0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ec4:	4b93      	ldr	r3, [pc, #588]	; (800a114 <_printf_float+0x2e0>)
 8009ec6:	4894      	ldr	r0, [pc, #592]	; (800a118 <_printf_float+0x2e4>)
 8009ec8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009ecc:	bf94      	ite	ls
 8009ece:	4698      	movls	r8, r3
 8009ed0:	4680      	movhi	r8, r0
 8009ed2:	2303      	movs	r3, #3
 8009ed4:	6123      	str	r3, [r4, #16]
 8009ed6:	9b05      	ldr	r3, [sp, #20]
 8009ed8:	f023 0204 	bic.w	r2, r3, #4
 8009edc:	6022      	str	r2, [r4, #0]
 8009ede:	f04f 0900 	mov.w	r9, #0
 8009ee2:	9700      	str	r7, [sp, #0]
 8009ee4:	4633      	mov	r3, r6
 8009ee6:	aa0b      	add	r2, sp, #44	; 0x2c
 8009ee8:	4621      	mov	r1, r4
 8009eea:	4628      	mov	r0, r5
 8009eec:	f000 f9d8 	bl	800a2a0 <_printf_common>
 8009ef0:	3001      	adds	r0, #1
 8009ef2:	f040 8090 	bne.w	800a016 <_printf_float+0x1e2>
 8009ef6:	f04f 30ff 	mov.w	r0, #4294967295
 8009efa:	b00d      	add	sp, #52	; 0x34
 8009efc:	ecbd 8b02 	vpop	{d8}
 8009f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f04:	4642      	mov	r2, r8
 8009f06:	464b      	mov	r3, r9
 8009f08:	4640      	mov	r0, r8
 8009f0a:	4649      	mov	r1, r9
 8009f0c:	f7f6 fe36 	bl	8000b7c <__aeabi_dcmpun>
 8009f10:	b140      	cbz	r0, 8009f24 <_printf_float+0xf0>
 8009f12:	464b      	mov	r3, r9
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	bfbc      	itt	lt
 8009f18:	232d      	movlt	r3, #45	; 0x2d
 8009f1a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009f1e:	487f      	ldr	r0, [pc, #508]	; (800a11c <_printf_float+0x2e8>)
 8009f20:	4b7f      	ldr	r3, [pc, #508]	; (800a120 <_printf_float+0x2ec>)
 8009f22:	e7d1      	b.n	8009ec8 <_printf_float+0x94>
 8009f24:	6863      	ldr	r3, [r4, #4]
 8009f26:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009f2a:	9206      	str	r2, [sp, #24]
 8009f2c:	1c5a      	adds	r2, r3, #1
 8009f2e:	d13f      	bne.n	8009fb0 <_printf_float+0x17c>
 8009f30:	2306      	movs	r3, #6
 8009f32:	6063      	str	r3, [r4, #4]
 8009f34:	9b05      	ldr	r3, [sp, #20]
 8009f36:	6861      	ldr	r1, [r4, #4]
 8009f38:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	9303      	str	r3, [sp, #12]
 8009f40:	ab0a      	add	r3, sp, #40	; 0x28
 8009f42:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009f46:	ab09      	add	r3, sp, #36	; 0x24
 8009f48:	ec49 8b10 	vmov	d0, r8, r9
 8009f4c:	9300      	str	r3, [sp, #0]
 8009f4e:	6022      	str	r2, [r4, #0]
 8009f50:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009f54:	4628      	mov	r0, r5
 8009f56:	f7ff fecd 	bl	8009cf4 <__cvt>
 8009f5a:	9b06      	ldr	r3, [sp, #24]
 8009f5c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009f5e:	2b47      	cmp	r3, #71	; 0x47
 8009f60:	4680      	mov	r8, r0
 8009f62:	d108      	bne.n	8009f76 <_printf_float+0x142>
 8009f64:	1cc8      	adds	r0, r1, #3
 8009f66:	db02      	blt.n	8009f6e <_printf_float+0x13a>
 8009f68:	6863      	ldr	r3, [r4, #4]
 8009f6a:	4299      	cmp	r1, r3
 8009f6c:	dd41      	ble.n	8009ff2 <_printf_float+0x1be>
 8009f6e:	f1ab 0b02 	sub.w	fp, fp, #2
 8009f72:	fa5f fb8b 	uxtb.w	fp, fp
 8009f76:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009f7a:	d820      	bhi.n	8009fbe <_printf_float+0x18a>
 8009f7c:	3901      	subs	r1, #1
 8009f7e:	465a      	mov	r2, fp
 8009f80:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009f84:	9109      	str	r1, [sp, #36]	; 0x24
 8009f86:	f7ff ff17 	bl	8009db8 <__exponent>
 8009f8a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009f8c:	1813      	adds	r3, r2, r0
 8009f8e:	2a01      	cmp	r2, #1
 8009f90:	4681      	mov	r9, r0
 8009f92:	6123      	str	r3, [r4, #16]
 8009f94:	dc02      	bgt.n	8009f9c <_printf_float+0x168>
 8009f96:	6822      	ldr	r2, [r4, #0]
 8009f98:	07d2      	lsls	r2, r2, #31
 8009f9a:	d501      	bpl.n	8009fa0 <_printf_float+0x16c>
 8009f9c:	3301      	adds	r3, #1
 8009f9e:	6123      	str	r3, [r4, #16]
 8009fa0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d09c      	beq.n	8009ee2 <_printf_float+0xae>
 8009fa8:	232d      	movs	r3, #45	; 0x2d
 8009faa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009fae:	e798      	b.n	8009ee2 <_printf_float+0xae>
 8009fb0:	9a06      	ldr	r2, [sp, #24]
 8009fb2:	2a47      	cmp	r2, #71	; 0x47
 8009fb4:	d1be      	bne.n	8009f34 <_printf_float+0x100>
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d1bc      	bne.n	8009f34 <_printf_float+0x100>
 8009fba:	2301      	movs	r3, #1
 8009fbc:	e7b9      	b.n	8009f32 <_printf_float+0xfe>
 8009fbe:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009fc2:	d118      	bne.n	8009ff6 <_printf_float+0x1c2>
 8009fc4:	2900      	cmp	r1, #0
 8009fc6:	6863      	ldr	r3, [r4, #4]
 8009fc8:	dd0b      	ble.n	8009fe2 <_printf_float+0x1ae>
 8009fca:	6121      	str	r1, [r4, #16]
 8009fcc:	b913      	cbnz	r3, 8009fd4 <_printf_float+0x1a0>
 8009fce:	6822      	ldr	r2, [r4, #0]
 8009fd0:	07d0      	lsls	r0, r2, #31
 8009fd2:	d502      	bpl.n	8009fda <_printf_float+0x1a6>
 8009fd4:	3301      	adds	r3, #1
 8009fd6:	440b      	add	r3, r1
 8009fd8:	6123      	str	r3, [r4, #16]
 8009fda:	65a1      	str	r1, [r4, #88]	; 0x58
 8009fdc:	f04f 0900 	mov.w	r9, #0
 8009fe0:	e7de      	b.n	8009fa0 <_printf_float+0x16c>
 8009fe2:	b913      	cbnz	r3, 8009fea <_printf_float+0x1b6>
 8009fe4:	6822      	ldr	r2, [r4, #0]
 8009fe6:	07d2      	lsls	r2, r2, #31
 8009fe8:	d501      	bpl.n	8009fee <_printf_float+0x1ba>
 8009fea:	3302      	adds	r3, #2
 8009fec:	e7f4      	b.n	8009fd8 <_printf_float+0x1a4>
 8009fee:	2301      	movs	r3, #1
 8009ff0:	e7f2      	b.n	8009fd8 <_printf_float+0x1a4>
 8009ff2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009ff6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ff8:	4299      	cmp	r1, r3
 8009ffa:	db05      	blt.n	800a008 <_printf_float+0x1d4>
 8009ffc:	6823      	ldr	r3, [r4, #0]
 8009ffe:	6121      	str	r1, [r4, #16]
 800a000:	07d8      	lsls	r0, r3, #31
 800a002:	d5ea      	bpl.n	8009fda <_printf_float+0x1a6>
 800a004:	1c4b      	adds	r3, r1, #1
 800a006:	e7e7      	b.n	8009fd8 <_printf_float+0x1a4>
 800a008:	2900      	cmp	r1, #0
 800a00a:	bfd4      	ite	le
 800a00c:	f1c1 0202 	rsble	r2, r1, #2
 800a010:	2201      	movgt	r2, #1
 800a012:	4413      	add	r3, r2
 800a014:	e7e0      	b.n	8009fd8 <_printf_float+0x1a4>
 800a016:	6823      	ldr	r3, [r4, #0]
 800a018:	055a      	lsls	r2, r3, #21
 800a01a:	d407      	bmi.n	800a02c <_printf_float+0x1f8>
 800a01c:	6923      	ldr	r3, [r4, #16]
 800a01e:	4642      	mov	r2, r8
 800a020:	4631      	mov	r1, r6
 800a022:	4628      	mov	r0, r5
 800a024:	47b8      	blx	r7
 800a026:	3001      	adds	r0, #1
 800a028:	d12c      	bne.n	800a084 <_printf_float+0x250>
 800a02a:	e764      	b.n	8009ef6 <_printf_float+0xc2>
 800a02c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a030:	f240 80e0 	bls.w	800a1f4 <_printf_float+0x3c0>
 800a034:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a038:	2200      	movs	r2, #0
 800a03a:	2300      	movs	r3, #0
 800a03c:	f7f6 fd6c 	bl	8000b18 <__aeabi_dcmpeq>
 800a040:	2800      	cmp	r0, #0
 800a042:	d034      	beq.n	800a0ae <_printf_float+0x27a>
 800a044:	4a37      	ldr	r2, [pc, #220]	; (800a124 <_printf_float+0x2f0>)
 800a046:	2301      	movs	r3, #1
 800a048:	4631      	mov	r1, r6
 800a04a:	4628      	mov	r0, r5
 800a04c:	47b8      	blx	r7
 800a04e:	3001      	adds	r0, #1
 800a050:	f43f af51 	beq.w	8009ef6 <_printf_float+0xc2>
 800a054:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a058:	429a      	cmp	r2, r3
 800a05a:	db02      	blt.n	800a062 <_printf_float+0x22e>
 800a05c:	6823      	ldr	r3, [r4, #0]
 800a05e:	07d8      	lsls	r0, r3, #31
 800a060:	d510      	bpl.n	800a084 <_printf_float+0x250>
 800a062:	ee18 3a10 	vmov	r3, s16
 800a066:	4652      	mov	r2, sl
 800a068:	4631      	mov	r1, r6
 800a06a:	4628      	mov	r0, r5
 800a06c:	47b8      	blx	r7
 800a06e:	3001      	adds	r0, #1
 800a070:	f43f af41 	beq.w	8009ef6 <_printf_float+0xc2>
 800a074:	f04f 0800 	mov.w	r8, #0
 800a078:	f104 091a 	add.w	r9, r4, #26
 800a07c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a07e:	3b01      	subs	r3, #1
 800a080:	4543      	cmp	r3, r8
 800a082:	dc09      	bgt.n	800a098 <_printf_float+0x264>
 800a084:	6823      	ldr	r3, [r4, #0]
 800a086:	079b      	lsls	r3, r3, #30
 800a088:	f100 8105 	bmi.w	800a296 <_printf_float+0x462>
 800a08c:	68e0      	ldr	r0, [r4, #12]
 800a08e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a090:	4298      	cmp	r0, r3
 800a092:	bfb8      	it	lt
 800a094:	4618      	movlt	r0, r3
 800a096:	e730      	b.n	8009efa <_printf_float+0xc6>
 800a098:	2301      	movs	r3, #1
 800a09a:	464a      	mov	r2, r9
 800a09c:	4631      	mov	r1, r6
 800a09e:	4628      	mov	r0, r5
 800a0a0:	47b8      	blx	r7
 800a0a2:	3001      	adds	r0, #1
 800a0a4:	f43f af27 	beq.w	8009ef6 <_printf_float+0xc2>
 800a0a8:	f108 0801 	add.w	r8, r8, #1
 800a0ac:	e7e6      	b.n	800a07c <_printf_float+0x248>
 800a0ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	dc39      	bgt.n	800a128 <_printf_float+0x2f4>
 800a0b4:	4a1b      	ldr	r2, [pc, #108]	; (800a124 <_printf_float+0x2f0>)
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	4631      	mov	r1, r6
 800a0ba:	4628      	mov	r0, r5
 800a0bc:	47b8      	blx	r7
 800a0be:	3001      	adds	r0, #1
 800a0c0:	f43f af19 	beq.w	8009ef6 <_printf_float+0xc2>
 800a0c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a0c8:	4313      	orrs	r3, r2
 800a0ca:	d102      	bne.n	800a0d2 <_printf_float+0x29e>
 800a0cc:	6823      	ldr	r3, [r4, #0]
 800a0ce:	07d9      	lsls	r1, r3, #31
 800a0d0:	d5d8      	bpl.n	800a084 <_printf_float+0x250>
 800a0d2:	ee18 3a10 	vmov	r3, s16
 800a0d6:	4652      	mov	r2, sl
 800a0d8:	4631      	mov	r1, r6
 800a0da:	4628      	mov	r0, r5
 800a0dc:	47b8      	blx	r7
 800a0de:	3001      	adds	r0, #1
 800a0e0:	f43f af09 	beq.w	8009ef6 <_printf_float+0xc2>
 800a0e4:	f04f 0900 	mov.w	r9, #0
 800a0e8:	f104 0a1a 	add.w	sl, r4, #26
 800a0ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0ee:	425b      	negs	r3, r3
 800a0f0:	454b      	cmp	r3, r9
 800a0f2:	dc01      	bgt.n	800a0f8 <_printf_float+0x2c4>
 800a0f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0f6:	e792      	b.n	800a01e <_printf_float+0x1ea>
 800a0f8:	2301      	movs	r3, #1
 800a0fa:	4652      	mov	r2, sl
 800a0fc:	4631      	mov	r1, r6
 800a0fe:	4628      	mov	r0, r5
 800a100:	47b8      	blx	r7
 800a102:	3001      	adds	r0, #1
 800a104:	f43f aef7 	beq.w	8009ef6 <_printf_float+0xc2>
 800a108:	f109 0901 	add.w	r9, r9, #1
 800a10c:	e7ee      	b.n	800a0ec <_printf_float+0x2b8>
 800a10e:	bf00      	nop
 800a110:	7fefffff 	.word	0x7fefffff
 800a114:	0800efac 	.word	0x0800efac
 800a118:	0800efb0 	.word	0x0800efb0
 800a11c:	0800efb8 	.word	0x0800efb8
 800a120:	0800efb4 	.word	0x0800efb4
 800a124:	0800f3c1 	.word	0x0800f3c1
 800a128:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a12a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a12c:	429a      	cmp	r2, r3
 800a12e:	bfa8      	it	ge
 800a130:	461a      	movge	r2, r3
 800a132:	2a00      	cmp	r2, #0
 800a134:	4691      	mov	r9, r2
 800a136:	dc37      	bgt.n	800a1a8 <_printf_float+0x374>
 800a138:	f04f 0b00 	mov.w	fp, #0
 800a13c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a140:	f104 021a 	add.w	r2, r4, #26
 800a144:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a146:	9305      	str	r3, [sp, #20]
 800a148:	eba3 0309 	sub.w	r3, r3, r9
 800a14c:	455b      	cmp	r3, fp
 800a14e:	dc33      	bgt.n	800a1b8 <_printf_float+0x384>
 800a150:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a154:	429a      	cmp	r2, r3
 800a156:	db3b      	blt.n	800a1d0 <_printf_float+0x39c>
 800a158:	6823      	ldr	r3, [r4, #0]
 800a15a:	07da      	lsls	r2, r3, #31
 800a15c:	d438      	bmi.n	800a1d0 <_printf_float+0x39c>
 800a15e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a160:	9b05      	ldr	r3, [sp, #20]
 800a162:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a164:	1ad3      	subs	r3, r2, r3
 800a166:	eba2 0901 	sub.w	r9, r2, r1
 800a16a:	4599      	cmp	r9, r3
 800a16c:	bfa8      	it	ge
 800a16e:	4699      	movge	r9, r3
 800a170:	f1b9 0f00 	cmp.w	r9, #0
 800a174:	dc35      	bgt.n	800a1e2 <_printf_float+0x3ae>
 800a176:	f04f 0800 	mov.w	r8, #0
 800a17a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a17e:	f104 0a1a 	add.w	sl, r4, #26
 800a182:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a186:	1a9b      	subs	r3, r3, r2
 800a188:	eba3 0309 	sub.w	r3, r3, r9
 800a18c:	4543      	cmp	r3, r8
 800a18e:	f77f af79 	ble.w	800a084 <_printf_float+0x250>
 800a192:	2301      	movs	r3, #1
 800a194:	4652      	mov	r2, sl
 800a196:	4631      	mov	r1, r6
 800a198:	4628      	mov	r0, r5
 800a19a:	47b8      	blx	r7
 800a19c:	3001      	adds	r0, #1
 800a19e:	f43f aeaa 	beq.w	8009ef6 <_printf_float+0xc2>
 800a1a2:	f108 0801 	add.w	r8, r8, #1
 800a1a6:	e7ec      	b.n	800a182 <_printf_float+0x34e>
 800a1a8:	4613      	mov	r3, r2
 800a1aa:	4631      	mov	r1, r6
 800a1ac:	4642      	mov	r2, r8
 800a1ae:	4628      	mov	r0, r5
 800a1b0:	47b8      	blx	r7
 800a1b2:	3001      	adds	r0, #1
 800a1b4:	d1c0      	bne.n	800a138 <_printf_float+0x304>
 800a1b6:	e69e      	b.n	8009ef6 <_printf_float+0xc2>
 800a1b8:	2301      	movs	r3, #1
 800a1ba:	4631      	mov	r1, r6
 800a1bc:	4628      	mov	r0, r5
 800a1be:	9205      	str	r2, [sp, #20]
 800a1c0:	47b8      	blx	r7
 800a1c2:	3001      	adds	r0, #1
 800a1c4:	f43f ae97 	beq.w	8009ef6 <_printf_float+0xc2>
 800a1c8:	9a05      	ldr	r2, [sp, #20]
 800a1ca:	f10b 0b01 	add.w	fp, fp, #1
 800a1ce:	e7b9      	b.n	800a144 <_printf_float+0x310>
 800a1d0:	ee18 3a10 	vmov	r3, s16
 800a1d4:	4652      	mov	r2, sl
 800a1d6:	4631      	mov	r1, r6
 800a1d8:	4628      	mov	r0, r5
 800a1da:	47b8      	blx	r7
 800a1dc:	3001      	adds	r0, #1
 800a1de:	d1be      	bne.n	800a15e <_printf_float+0x32a>
 800a1e0:	e689      	b.n	8009ef6 <_printf_float+0xc2>
 800a1e2:	9a05      	ldr	r2, [sp, #20]
 800a1e4:	464b      	mov	r3, r9
 800a1e6:	4442      	add	r2, r8
 800a1e8:	4631      	mov	r1, r6
 800a1ea:	4628      	mov	r0, r5
 800a1ec:	47b8      	blx	r7
 800a1ee:	3001      	adds	r0, #1
 800a1f0:	d1c1      	bne.n	800a176 <_printf_float+0x342>
 800a1f2:	e680      	b.n	8009ef6 <_printf_float+0xc2>
 800a1f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a1f6:	2a01      	cmp	r2, #1
 800a1f8:	dc01      	bgt.n	800a1fe <_printf_float+0x3ca>
 800a1fa:	07db      	lsls	r3, r3, #31
 800a1fc:	d538      	bpl.n	800a270 <_printf_float+0x43c>
 800a1fe:	2301      	movs	r3, #1
 800a200:	4642      	mov	r2, r8
 800a202:	4631      	mov	r1, r6
 800a204:	4628      	mov	r0, r5
 800a206:	47b8      	blx	r7
 800a208:	3001      	adds	r0, #1
 800a20a:	f43f ae74 	beq.w	8009ef6 <_printf_float+0xc2>
 800a20e:	ee18 3a10 	vmov	r3, s16
 800a212:	4652      	mov	r2, sl
 800a214:	4631      	mov	r1, r6
 800a216:	4628      	mov	r0, r5
 800a218:	47b8      	blx	r7
 800a21a:	3001      	adds	r0, #1
 800a21c:	f43f ae6b 	beq.w	8009ef6 <_printf_float+0xc2>
 800a220:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a224:	2200      	movs	r2, #0
 800a226:	2300      	movs	r3, #0
 800a228:	f7f6 fc76 	bl	8000b18 <__aeabi_dcmpeq>
 800a22c:	b9d8      	cbnz	r0, 800a266 <_printf_float+0x432>
 800a22e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a230:	f108 0201 	add.w	r2, r8, #1
 800a234:	3b01      	subs	r3, #1
 800a236:	4631      	mov	r1, r6
 800a238:	4628      	mov	r0, r5
 800a23a:	47b8      	blx	r7
 800a23c:	3001      	adds	r0, #1
 800a23e:	d10e      	bne.n	800a25e <_printf_float+0x42a>
 800a240:	e659      	b.n	8009ef6 <_printf_float+0xc2>
 800a242:	2301      	movs	r3, #1
 800a244:	4652      	mov	r2, sl
 800a246:	4631      	mov	r1, r6
 800a248:	4628      	mov	r0, r5
 800a24a:	47b8      	blx	r7
 800a24c:	3001      	adds	r0, #1
 800a24e:	f43f ae52 	beq.w	8009ef6 <_printf_float+0xc2>
 800a252:	f108 0801 	add.w	r8, r8, #1
 800a256:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a258:	3b01      	subs	r3, #1
 800a25a:	4543      	cmp	r3, r8
 800a25c:	dcf1      	bgt.n	800a242 <_printf_float+0x40e>
 800a25e:	464b      	mov	r3, r9
 800a260:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a264:	e6dc      	b.n	800a020 <_printf_float+0x1ec>
 800a266:	f04f 0800 	mov.w	r8, #0
 800a26a:	f104 0a1a 	add.w	sl, r4, #26
 800a26e:	e7f2      	b.n	800a256 <_printf_float+0x422>
 800a270:	2301      	movs	r3, #1
 800a272:	4642      	mov	r2, r8
 800a274:	e7df      	b.n	800a236 <_printf_float+0x402>
 800a276:	2301      	movs	r3, #1
 800a278:	464a      	mov	r2, r9
 800a27a:	4631      	mov	r1, r6
 800a27c:	4628      	mov	r0, r5
 800a27e:	47b8      	blx	r7
 800a280:	3001      	adds	r0, #1
 800a282:	f43f ae38 	beq.w	8009ef6 <_printf_float+0xc2>
 800a286:	f108 0801 	add.w	r8, r8, #1
 800a28a:	68e3      	ldr	r3, [r4, #12]
 800a28c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a28e:	1a5b      	subs	r3, r3, r1
 800a290:	4543      	cmp	r3, r8
 800a292:	dcf0      	bgt.n	800a276 <_printf_float+0x442>
 800a294:	e6fa      	b.n	800a08c <_printf_float+0x258>
 800a296:	f04f 0800 	mov.w	r8, #0
 800a29a:	f104 0919 	add.w	r9, r4, #25
 800a29e:	e7f4      	b.n	800a28a <_printf_float+0x456>

0800a2a0 <_printf_common>:
 800a2a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a2a4:	4616      	mov	r6, r2
 800a2a6:	4699      	mov	r9, r3
 800a2a8:	688a      	ldr	r2, [r1, #8]
 800a2aa:	690b      	ldr	r3, [r1, #16]
 800a2ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a2b0:	4293      	cmp	r3, r2
 800a2b2:	bfb8      	it	lt
 800a2b4:	4613      	movlt	r3, r2
 800a2b6:	6033      	str	r3, [r6, #0]
 800a2b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a2bc:	4607      	mov	r7, r0
 800a2be:	460c      	mov	r4, r1
 800a2c0:	b10a      	cbz	r2, 800a2c6 <_printf_common+0x26>
 800a2c2:	3301      	adds	r3, #1
 800a2c4:	6033      	str	r3, [r6, #0]
 800a2c6:	6823      	ldr	r3, [r4, #0]
 800a2c8:	0699      	lsls	r1, r3, #26
 800a2ca:	bf42      	ittt	mi
 800a2cc:	6833      	ldrmi	r3, [r6, #0]
 800a2ce:	3302      	addmi	r3, #2
 800a2d0:	6033      	strmi	r3, [r6, #0]
 800a2d2:	6825      	ldr	r5, [r4, #0]
 800a2d4:	f015 0506 	ands.w	r5, r5, #6
 800a2d8:	d106      	bne.n	800a2e8 <_printf_common+0x48>
 800a2da:	f104 0a19 	add.w	sl, r4, #25
 800a2de:	68e3      	ldr	r3, [r4, #12]
 800a2e0:	6832      	ldr	r2, [r6, #0]
 800a2e2:	1a9b      	subs	r3, r3, r2
 800a2e4:	42ab      	cmp	r3, r5
 800a2e6:	dc26      	bgt.n	800a336 <_printf_common+0x96>
 800a2e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a2ec:	1e13      	subs	r3, r2, #0
 800a2ee:	6822      	ldr	r2, [r4, #0]
 800a2f0:	bf18      	it	ne
 800a2f2:	2301      	movne	r3, #1
 800a2f4:	0692      	lsls	r2, r2, #26
 800a2f6:	d42b      	bmi.n	800a350 <_printf_common+0xb0>
 800a2f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a2fc:	4649      	mov	r1, r9
 800a2fe:	4638      	mov	r0, r7
 800a300:	47c0      	blx	r8
 800a302:	3001      	adds	r0, #1
 800a304:	d01e      	beq.n	800a344 <_printf_common+0xa4>
 800a306:	6823      	ldr	r3, [r4, #0]
 800a308:	68e5      	ldr	r5, [r4, #12]
 800a30a:	6832      	ldr	r2, [r6, #0]
 800a30c:	f003 0306 	and.w	r3, r3, #6
 800a310:	2b04      	cmp	r3, #4
 800a312:	bf08      	it	eq
 800a314:	1aad      	subeq	r5, r5, r2
 800a316:	68a3      	ldr	r3, [r4, #8]
 800a318:	6922      	ldr	r2, [r4, #16]
 800a31a:	bf0c      	ite	eq
 800a31c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a320:	2500      	movne	r5, #0
 800a322:	4293      	cmp	r3, r2
 800a324:	bfc4      	itt	gt
 800a326:	1a9b      	subgt	r3, r3, r2
 800a328:	18ed      	addgt	r5, r5, r3
 800a32a:	2600      	movs	r6, #0
 800a32c:	341a      	adds	r4, #26
 800a32e:	42b5      	cmp	r5, r6
 800a330:	d11a      	bne.n	800a368 <_printf_common+0xc8>
 800a332:	2000      	movs	r0, #0
 800a334:	e008      	b.n	800a348 <_printf_common+0xa8>
 800a336:	2301      	movs	r3, #1
 800a338:	4652      	mov	r2, sl
 800a33a:	4649      	mov	r1, r9
 800a33c:	4638      	mov	r0, r7
 800a33e:	47c0      	blx	r8
 800a340:	3001      	adds	r0, #1
 800a342:	d103      	bne.n	800a34c <_printf_common+0xac>
 800a344:	f04f 30ff 	mov.w	r0, #4294967295
 800a348:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a34c:	3501      	adds	r5, #1
 800a34e:	e7c6      	b.n	800a2de <_printf_common+0x3e>
 800a350:	18e1      	adds	r1, r4, r3
 800a352:	1c5a      	adds	r2, r3, #1
 800a354:	2030      	movs	r0, #48	; 0x30
 800a356:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a35a:	4422      	add	r2, r4
 800a35c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a360:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a364:	3302      	adds	r3, #2
 800a366:	e7c7      	b.n	800a2f8 <_printf_common+0x58>
 800a368:	2301      	movs	r3, #1
 800a36a:	4622      	mov	r2, r4
 800a36c:	4649      	mov	r1, r9
 800a36e:	4638      	mov	r0, r7
 800a370:	47c0      	blx	r8
 800a372:	3001      	adds	r0, #1
 800a374:	d0e6      	beq.n	800a344 <_printf_common+0xa4>
 800a376:	3601      	adds	r6, #1
 800a378:	e7d9      	b.n	800a32e <_printf_common+0x8e>
	...

0800a37c <_printf_i>:
 800a37c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a380:	460c      	mov	r4, r1
 800a382:	4691      	mov	r9, r2
 800a384:	7e27      	ldrb	r7, [r4, #24]
 800a386:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a388:	2f78      	cmp	r7, #120	; 0x78
 800a38a:	4680      	mov	r8, r0
 800a38c:	469a      	mov	sl, r3
 800a38e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a392:	d807      	bhi.n	800a3a4 <_printf_i+0x28>
 800a394:	2f62      	cmp	r7, #98	; 0x62
 800a396:	d80a      	bhi.n	800a3ae <_printf_i+0x32>
 800a398:	2f00      	cmp	r7, #0
 800a39a:	f000 80d8 	beq.w	800a54e <_printf_i+0x1d2>
 800a39e:	2f58      	cmp	r7, #88	; 0x58
 800a3a0:	f000 80a3 	beq.w	800a4ea <_printf_i+0x16e>
 800a3a4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a3a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a3ac:	e03a      	b.n	800a424 <_printf_i+0xa8>
 800a3ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a3b2:	2b15      	cmp	r3, #21
 800a3b4:	d8f6      	bhi.n	800a3a4 <_printf_i+0x28>
 800a3b6:	a001      	add	r0, pc, #4	; (adr r0, 800a3bc <_printf_i+0x40>)
 800a3b8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a3bc:	0800a415 	.word	0x0800a415
 800a3c0:	0800a429 	.word	0x0800a429
 800a3c4:	0800a3a5 	.word	0x0800a3a5
 800a3c8:	0800a3a5 	.word	0x0800a3a5
 800a3cc:	0800a3a5 	.word	0x0800a3a5
 800a3d0:	0800a3a5 	.word	0x0800a3a5
 800a3d4:	0800a429 	.word	0x0800a429
 800a3d8:	0800a3a5 	.word	0x0800a3a5
 800a3dc:	0800a3a5 	.word	0x0800a3a5
 800a3e0:	0800a3a5 	.word	0x0800a3a5
 800a3e4:	0800a3a5 	.word	0x0800a3a5
 800a3e8:	0800a535 	.word	0x0800a535
 800a3ec:	0800a459 	.word	0x0800a459
 800a3f0:	0800a517 	.word	0x0800a517
 800a3f4:	0800a3a5 	.word	0x0800a3a5
 800a3f8:	0800a3a5 	.word	0x0800a3a5
 800a3fc:	0800a557 	.word	0x0800a557
 800a400:	0800a3a5 	.word	0x0800a3a5
 800a404:	0800a459 	.word	0x0800a459
 800a408:	0800a3a5 	.word	0x0800a3a5
 800a40c:	0800a3a5 	.word	0x0800a3a5
 800a410:	0800a51f 	.word	0x0800a51f
 800a414:	680b      	ldr	r3, [r1, #0]
 800a416:	1d1a      	adds	r2, r3, #4
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	600a      	str	r2, [r1, #0]
 800a41c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a420:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a424:	2301      	movs	r3, #1
 800a426:	e0a3      	b.n	800a570 <_printf_i+0x1f4>
 800a428:	6825      	ldr	r5, [r4, #0]
 800a42a:	6808      	ldr	r0, [r1, #0]
 800a42c:	062e      	lsls	r6, r5, #24
 800a42e:	f100 0304 	add.w	r3, r0, #4
 800a432:	d50a      	bpl.n	800a44a <_printf_i+0xce>
 800a434:	6805      	ldr	r5, [r0, #0]
 800a436:	600b      	str	r3, [r1, #0]
 800a438:	2d00      	cmp	r5, #0
 800a43a:	da03      	bge.n	800a444 <_printf_i+0xc8>
 800a43c:	232d      	movs	r3, #45	; 0x2d
 800a43e:	426d      	negs	r5, r5
 800a440:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a444:	485e      	ldr	r0, [pc, #376]	; (800a5c0 <_printf_i+0x244>)
 800a446:	230a      	movs	r3, #10
 800a448:	e019      	b.n	800a47e <_printf_i+0x102>
 800a44a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a44e:	6805      	ldr	r5, [r0, #0]
 800a450:	600b      	str	r3, [r1, #0]
 800a452:	bf18      	it	ne
 800a454:	b22d      	sxthne	r5, r5
 800a456:	e7ef      	b.n	800a438 <_printf_i+0xbc>
 800a458:	680b      	ldr	r3, [r1, #0]
 800a45a:	6825      	ldr	r5, [r4, #0]
 800a45c:	1d18      	adds	r0, r3, #4
 800a45e:	6008      	str	r0, [r1, #0]
 800a460:	0628      	lsls	r0, r5, #24
 800a462:	d501      	bpl.n	800a468 <_printf_i+0xec>
 800a464:	681d      	ldr	r5, [r3, #0]
 800a466:	e002      	b.n	800a46e <_printf_i+0xf2>
 800a468:	0669      	lsls	r1, r5, #25
 800a46a:	d5fb      	bpl.n	800a464 <_printf_i+0xe8>
 800a46c:	881d      	ldrh	r5, [r3, #0]
 800a46e:	4854      	ldr	r0, [pc, #336]	; (800a5c0 <_printf_i+0x244>)
 800a470:	2f6f      	cmp	r7, #111	; 0x6f
 800a472:	bf0c      	ite	eq
 800a474:	2308      	moveq	r3, #8
 800a476:	230a      	movne	r3, #10
 800a478:	2100      	movs	r1, #0
 800a47a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a47e:	6866      	ldr	r6, [r4, #4]
 800a480:	60a6      	str	r6, [r4, #8]
 800a482:	2e00      	cmp	r6, #0
 800a484:	bfa2      	ittt	ge
 800a486:	6821      	ldrge	r1, [r4, #0]
 800a488:	f021 0104 	bicge.w	r1, r1, #4
 800a48c:	6021      	strge	r1, [r4, #0]
 800a48e:	b90d      	cbnz	r5, 800a494 <_printf_i+0x118>
 800a490:	2e00      	cmp	r6, #0
 800a492:	d04d      	beq.n	800a530 <_printf_i+0x1b4>
 800a494:	4616      	mov	r6, r2
 800a496:	fbb5 f1f3 	udiv	r1, r5, r3
 800a49a:	fb03 5711 	mls	r7, r3, r1, r5
 800a49e:	5dc7      	ldrb	r7, [r0, r7]
 800a4a0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a4a4:	462f      	mov	r7, r5
 800a4a6:	42bb      	cmp	r3, r7
 800a4a8:	460d      	mov	r5, r1
 800a4aa:	d9f4      	bls.n	800a496 <_printf_i+0x11a>
 800a4ac:	2b08      	cmp	r3, #8
 800a4ae:	d10b      	bne.n	800a4c8 <_printf_i+0x14c>
 800a4b0:	6823      	ldr	r3, [r4, #0]
 800a4b2:	07df      	lsls	r7, r3, #31
 800a4b4:	d508      	bpl.n	800a4c8 <_printf_i+0x14c>
 800a4b6:	6923      	ldr	r3, [r4, #16]
 800a4b8:	6861      	ldr	r1, [r4, #4]
 800a4ba:	4299      	cmp	r1, r3
 800a4bc:	bfde      	ittt	le
 800a4be:	2330      	movle	r3, #48	; 0x30
 800a4c0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a4c4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a4c8:	1b92      	subs	r2, r2, r6
 800a4ca:	6122      	str	r2, [r4, #16]
 800a4cc:	f8cd a000 	str.w	sl, [sp]
 800a4d0:	464b      	mov	r3, r9
 800a4d2:	aa03      	add	r2, sp, #12
 800a4d4:	4621      	mov	r1, r4
 800a4d6:	4640      	mov	r0, r8
 800a4d8:	f7ff fee2 	bl	800a2a0 <_printf_common>
 800a4dc:	3001      	adds	r0, #1
 800a4de:	d14c      	bne.n	800a57a <_printf_i+0x1fe>
 800a4e0:	f04f 30ff 	mov.w	r0, #4294967295
 800a4e4:	b004      	add	sp, #16
 800a4e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4ea:	4835      	ldr	r0, [pc, #212]	; (800a5c0 <_printf_i+0x244>)
 800a4ec:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a4f0:	6823      	ldr	r3, [r4, #0]
 800a4f2:	680e      	ldr	r6, [r1, #0]
 800a4f4:	061f      	lsls	r7, r3, #24
 800a4f6:	f856 5b04 	ldr.w	r5, [r6], #4
 800a4fa:	600e      	str	r6, [r1, #0]
 800a4fc:	d514      	bpl.n	800a528 <_printf_i+0x1ac>
 800a4fe:	07d9      	lsls	r1, r3, #31
 800a500:	bf44      	itt	mi
 800a502:	f043 0320 	orrmi.w	r3, r3, #32
 800a506:	6023      	strmi	r3, [r4, #0]
 800a508:	b91d      	cbnz	r5, 800a512 <_printf_i+0x196>
 800a50a:	6823      	ldr	r3, [r4, #0]
 800a50c:	f023 0320 	bic.w	r3, r3, #32
 800a510:	6023      	str	r3, [r4, #0]
 800a512:	2310      	movs	r3, #16
 800a514:	e7b0      	b.n	800a478 <_printf_i+0xfc>
 800a516:	6823      	ldr	r3, [r4, #0]
 800a518:	f043 0320 	orr.w	r3, r3, #32
 800a51c:	6023      	str	r3, [r4, #0]
 800a51e:	2378      	movs	r3, #120	; 0x78
 800a520:	4828      	ldr	r0, [pc, #160]	; (800a5c4 <_printf_i+0x248>)
 800a522:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a526:	e7e3      	b.n	800a4f0 <_printf_i+0x174>
 800a528:	065e      	lsls	r6, r3, #25
 800a52a:	bf48      	it	mi
 800a52c:	b2ad      	uxthmi	r5, r5
 800a52e:	e7e6      	b.n	800a4fe <_printf_i+0x182>
 800a530:	4616      	mov	r6, r2
 800a532:	e7bb      	b.n	800a4ac <_printf_i+0x130>
 800a534:	680b      	ldr	r3, [r1, #0]
 800a536:	6826      	ldr	r6, [r4, #0]
 800a538:	6960      	ldr	r0, [r4, #20]
 800a53a:	1d1d      	adds	r5, r3, #4
 800a53c:	600d      	str	r5, [r1, #0]
 800a53e:	0635      	lsls	r5, r6, #24
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	d501      	bpl.n	800a548 <_printf_i+0x1cc>
 800a544:	6018      	str	r0, [r3, #0]
 800a546:	e002      	b.n	800a54e <_printf_i+0x1d2>
 800a548:	0671      	lsls	r1, r6, #25
 800a54a:	d5fb      	bpl.n	800a544 <_printf_i+0x1c8>
 800a54c:	8018      	strh	r0, [r3, #0]
 800a54e:	2300      	movs	r3, #0
 800a550:	6123      	str	r3, [r4, #16]
 800a552:	4616      	mov	r6, r2
 800a554:	e7ba      	b.n	800a4cc <_printf_i+0x150>
 800a556:	680b      	ldr	r3, [r1, #0]
 800a558:	1d1a      	adds	r2, r3, #4
 800a55a:	600a      	str	r2, [r1, #0]
 800a55c:	681e      	ldr	r6, [r3, #0]
 800a55e:	6862      	ldr	r2, [r4, #4]
 800a560:	2100      	movs	r1, #0
 800a562:	4630      	mov	r0, r6
 800a564:	f7f5 fe64 	bl	8000230 <memchr>
 800a568:	b108      	cbz	r0, 800a56e <_printf_i+0x1f2>
 800a56a:	1b80      	subs	r0, r0, r6
 800a56c:	6060      	str	r0, [r4, #4]
 800a56e:	6863      	ldr	r3, [r4, #4]
 800a570:	6123      	str	r3, [r4, #16]
 800a572:	2300      	movs	r3, #0
 800a574:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a578:	e7a8      	b.n	800a4cc <_printf_i+0x150>
 800a57a:	6923      	ldr	r3, [r4, #16]
 800a57c:	4632      	mov	r2, r6
 800a57e:	4649      	mov	r1, r9
 800a580:	4640      	mov	r0, r8
 800a582:	47d0      	blx	sl
 800a584:	3001      	adds	r0, #1
 800a586:	d0ab      	beq.n	800a4e0 <_printf_i+0x164>
 800a588:	6823      	ldr	r3, [r4, #0]
 800a58a:	079b      	lsls	r3, r3, #30
 800a58c:	d413      	bmi.n	800a5b6 <_printf_i+0x23a>
 800a58e:	68e0      	ldr	r0, [r4, #12]
 800a590:	9b03      	ldr	r3, [sp, #12]
 800a592:	4298      	cmp	r0, r3
 800a594:	bfb8      	it	lt
 800a596:	4618      	movlt	r0, r3
 800a598:	e7a4      	b.n	800a4e4 <_printf_i+0x168>
 800a59a:	2301      	movs	r3, #1
 800a59c:	4632      	mov	r2, r6
 800a59e:	4649      	mov	r1, r9
 800a5a0:	4640      	mov	r0, r8
 800a5a2:	47d0      	blx	sl
 800a5a4:	3001      	adds	r0, #1
 800a5a6:	d09b      	beq.n	800a4e0 <_printf_i+0x164>
 800a5a8:	3501      	adds	r5, #1
 800a5aa:	68e3      	ldr	r3, [r4, #12]
 800a5ac:	9903      	ldr	r1, [sp, #12]
 800a5ae:	1a5b      	subs	r3, r3, r1
 800a5b0:	42ab      	cmp	r3, r5
 800a5b2:	dcf2      	bgt.n	800a59a <_printf_i+0x21e>
 800a5b4:	e7eb      	b.n	800a58e <_printf_i+0x212>
 800a5b6:	2500      	movs	r5, #0
 800a5b8:	f104 0619 	add.w	r6, r4, #25
 800a5bc:	e7f5      	b.n	800a5aa <_printf_i+0x22e>
 800a5be:	bf00      	nop
 800a5c0:	0800efbc 	.word	0x0800efbc
 800a5c4:	0800efcd 	.word	0x0800efcd

0800a5c8 <_scanf_float>:
 800a5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5cc:	b087      	sub	sp, #28
 800a5ce:	4617      	mov	r7, r2
 800a5d0:	9303      	str	r3, [sp, #12]
 800a5d2:	688b      	ldr	r3, [r1, #8]
 800a5d4:	1e5a      	subs	r2, r3, #1
 800a5d6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a5da:	bf83      	ittte	hi
 800a5dc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a5e0:	195b      	addhi	r3, r3, r5
 800a5e2:	9302      	strhi	r3, [sp, #8]
 800a5e4:	2300      	movls	r3, #0
 800a5e6:	bf86      	itte	hi
 800a5e8:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a5ec:	608b      	strhi	r3, [r1, #8]
 800a5ee:	9302      	strls	r3, [sp, #8]
 800a5f0:	680b      	ldr	r3, [r1, #0]
 800a5f2:	468b      	mov	fp, r1
 800a5f4:	2500      	movs	r5, #0
 800a5f6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800a5fa:	f84b 3b1c 	str.w	r3, [fp], #28
 800a5fe:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a602:	4680      	mov	r8, r0
 800a604:	460c      	mov	r4, r1
 800a606:	465e      	mov	r6, fp
 800a608:	46aa      	mov	sl, r5
 800a60a:	46a9      	mov	r9, r5
 800a60c:	9501      	str	r5, [sp, #4]
 800a60e:	68a2      	ldr	r2, [r4, #8]
 800a610:	b152      	cbz	r2, 800a628 <_scanf_float+0x60>
 800a612:	683b      	ldr	r3, [r7, #0]
 800a614:	781b      	ldrb	r3, [r3, #0]
 800a616:	2b4e      	cmp	r3, #78	; 0x4e
 800a618:	d864      	bhi.n	800a6e4 <_scanf_float+0x11c>
 800a61a:	2b40      	cmp	r3, #64	; 0x40
 800a61c:	d83c      	bhi.n	800a698 <_scanf_float+0xd0>
 800a61e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800a622:	b2c8      	uxtb	r0, r1
 800a624:	280e      	cmp	r0, #14
 800a626:	d93a      	bls.n	800a69e <_scanf_float+0xd6>
 800a628:	f1b9 0f00 	cmp.w	r9, #0
 800a62c:	d003      	beq.n	800a636 <_scanf_float+0x6e>
 800a62e:	6823      	ldr	r3, [r4, #0]
 800a630:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a634:	6023      	str	r3, [r4, #0]
 800a636:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a63a:	f1ba 0f01 	cmp.w	sl, #1
 800a63e:	f200 8113 	bhi.w	800a868 <_scanf_float+0x2a0>
 800a642:	455e      	cmp	r6, fp
 800a644:	f200 8105 	bhi.w	800a852 <_scanf_float+0x28a>
 800a648:	2501      	movs	r5, #1
 800a64a:	4628      	mov	r0, r5
 800a64c:	b007      	add	sp, #28
 800a64e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a652:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800a656:	2a0d      	cmp	r2, #13
 800a658:	d8e6      	bhi.n	800a628 <_scanf_float+0x60>
 800a65a:	a101      	add	r1, pc, #4	; (adr r1, 800a660 <_scanf_float+0x98>)
 800a65c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a660:	0800a79f 	.word	0x0800a79f
 800a664:	0800a629 	.word	0x0800a629
 800a668:	0800a629 	.word	0x0800a629
 800a66c:	0800a629 	.word	0x0800a629
 800a670:	0800a7ff 	.word	0x0800a7ff
 800a674:	0800a7d7 	.word	0x0800a7d7
 800a678:	0800a629 	.word	0x0800a629
 800a67c:	0800a629 	.word	0x0800a629
 800a680:	0800a7ad 	.word	0x0800a7ad
 800a684:	0800a629 	.word	0x0800a629
 800a688:	0800a629 	.word	0x0800a629
 800a68c:	0800a629 	.word	0x0800a629
 800a690:	0800a629 	.word	0x0800a629
 800a694:	0800a765 	.word	0x0800a765
 800a698:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800a69c:	e7db      	b.n	800a656 <_scanf_float+0x8e>
 800a69e:	290e      	cmp	r1, #14
 800a6a0:	d8c2      	bhi.n	800a628 <_scanf_float+0x60>
 800a6a2:	a001      	add	r0, pc, #4	; (adr r0, 800a6a8 <_scanf_float+0xe0>)
 800a6a4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a6a8:	0800a757 	.word	0x0800a757
 800a6ac:	0800a629 	.word	0x0800a629
 800a6b0:	0800a757 	.word	0x0800a757
 800a6b4:	0800a7eb 	.word	0x0800a7eb
 800a6b8:	0800a629 	.word	0x0800a629
 800a6bc:	0800a705 	.word	0x0800a705
 800a6c0:	0800a741 	.word	0x0800a741
 800a6c4:	0800a741 	.word	0x0800a741
 800a6c8:	0800a741 	.word	0x0800a741
 800a6cc:	0800a741 	.word	0x0800a741
 800a6d0:	0800a741 	.word	0x0800a741
 800a6d4:	0800a741 	.word	0x0800a741
 800a6d8:	0800a741 	.word	0x0800a741
 800a6dc:	0800a741 	.word	0x0800a741
 800a6e0:	0800a741 	.word	0x0800a741
 800a6e4:	2b6e      	cmp	r3, #110	; 0x6e
 800a6e6:	d809      	bhi.n	800a6fc <_scanf_float+0x134>
 800a6e8:	2b60      	cmp	r3, #96	; 0x60
 800a6ea:	d8b2      	bhi.n	800a652 <_scanf_float+0x8a>
 800a6ec:	2b54      	cmp	r3, #84	; 0x54
 800a6ee:	d077      	beq.n	800a7e0 <_scanf_float+0x218>
 800a6f0:	2b59      	cmp	r3, #89	; 0x59
 800a6f2:	d199      	bne.n	800a628 <_scanf_float+0x60>
 800a6f4:	2d07      	cmp	r5, #7
 800a6f6:	d197      	bne.n	800a628 <_scanf_float+0x60>
 800a6f8:	2508      	movs	r5, #8
 800a6fa:	e029      	b.n	800a750 <_scanf_float+0x188>
 800a6fc:	2b74      	cmp	r3, #116	; 0x74
 800a6fe:	d06f      	beq.n	800a7e0 <_scanf_float+0x218>
 800a700:	2b79      	cmp	r3, #121	; 0x79
 800a702:	e7f6      	b.n	800a6f2 <_scanf_float+0x12a>
 800a704:	6821      	ldr	r1, [r4, #0]
 800a706:	05c8      	lsls	r0, r1, #23
 800a708:	d51a      	bpl.n	800a740 <_scanf_float+0x178>
 800a70a:	9b02      	ldr	r3, [sp, #8]
 800a70c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800a710:	6021      	str	r1, [r4, #0]
 800a712:	f109 0901 	add.w	r9, r9, #1
 800a716:	b11b      	cbz	r3, 800a720 <_scanf_float+0x158>
 800a718:	3b01      	subs	r3, #1
 800a71a:	3201      	adds	r2, #1
 800a71c:	9302      	str	r3, [sp, #8]
 800a71e:	60a2      	str	r2, [r4, #8]
 800a720:	68a3      	ldr	r3, [r4, #8]
 800a722:	3b01      	subs	r3, #1
 800a724:	60a3      	str	r3, [r4, #8]
 800a726:	6923      	ldr	r3, [r4, #16]
 800a728:	3301      	adds	r3, #1
 800a72a:	6123      	str	r3, [r4, #16]
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	3b01      	subs	r3, #1
 800a730:	2b00      	cmp	r3, #0
 800a732:	607b      	str	r3, [r7, #4]
 800a734:	f340 8084 	ble.w	800a840 <_scanf_float+0x278>
 800a738:	683b      	ldr	r3, [r7, #0]
 800a73a:	3301      	adds	r3, #1
 800a73c:	603b      	str	r3, [r7, #0]
 800a73e:	e766      	b.n	800a60e <_scanf_float+0x46>
 800a740:	eb1a 0f05 	cmn.w	sl, r5
 800a744:	f47f af70 	bne.w	800a628 <_scanf_float+0x60>
 800a748:	6822      	ldr	r2, [r4, #0]
 800a74a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800a74e:	6022      	str	r2, [r4, #0]
 800a750:	f806 3b01 	strb.w	r3, [r6], #1
 800a754:	e7e4      	b.n	800a720 <_scanf_float+0x158>
 800a756:	6822      	ldr	r2, [r4, #0]
 800a758:	0610      	lsls	r0, r2, #24
 800a75a:	f57f af65 	bpl.w	800a628 <_scanf_float+0x60>
 800a75e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a762:	e7f4      	b.n	800a74e <_scanf_float+0x186>
 800a764:	f1ba 0f00 	cmp.w	sl, #0
 800a768:	d10e      	bne.n	800a788 <_scanf_float+0x1c0>
 800a76a:	f1b9 0f00 	cmp.w	r9, #0
 800a76e:	d10e      	bne.n	800a78e <_scanf_float+0x1c6>
 800a770:	6822      	ldr	r2, [r4, #0]
 800a772:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a776:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a77a:	d108      	bne.n	800a78e <_scanf_float+0x1c6>
 800a77c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a780:	6022      	str	r2, [r4, #0]
 800a782:	f04f 0a01 	mov.w	sl, #1
 800a786:	e7e3      	b.n	800a750 <_scanf_float+0x188>
 800a788:	f1ba 0f02 	cmp.w	sl, #2
 800a78c:	d055      	beq.n	800a83a <_scanf_float+0x272>
 800a78e:	2d01      	cmp	r5, #1
 800a790:	d002      	beq.n	800a798 <_scanf_float+0x1d0>
 800a792:	2d04      	cmp	r5, #4
 800a794:	f47f af48 	bne.w	800a628 <_scanf_float+0x60>
 800a798:	3501      	adds	r5, #1
 800a79a:	b2ed      	uxtb	r5, r5
 800a79c:	e7d8      	b.n	800a750 <_scanf_float+0x188>
 800a79e:	f1ba 0f01 	cmp.w	sl, #1
 800a7a2:	f47f af41 	bne.w	800a628 <_scanf_float+0x60>
 800a7a6:	f04f 0a02 	mov.w	sl, #2
 800a7aa:	e7d1      	b.n	800a750 <_scanf_float+0x188>
 800a7ac:	b97d      	cbnz	r5, 800a7ce <_scanf_float+0x206>
 800a7ae:	f1b9 0f00 	cmp.w	r9, #0
 800a7b2:	f47f af3c 	bne.w	800a62e <_scanf_float+0x66>
 800a7b6:	6822      	ldr	r2, [r4, #0]
 800a7b8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a7bc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a7c0:	f47f af39 	bne.w	800a636 <_scanf_float+0x6e>
 800a7c4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a7c8:	6022      	str	r2, [r4, #0]
 800a7ca:	2501      	movs	r5, #1
 800a7cc:	e7c0      	b.n	800a750 <_scanf_float+0x188>
 800a7ce:	2d03      	cmp	r5, #3
 800a7d0:	d0e2      	beq.n	800a798 <_scanf_float+0x1d0>
 800a7d2:	2d05      	cmp	r5, #5
 800a7d4:	e7de      	b.n	800a794 <_scanf_float+0x1cc>
 800a7d6:	2d02      	cmp	r5, #2
 800a7d8:	f47f af26 	bne.w	800a628 <_scanf_float+0x60>
 800a7dc:	2503      	movs	r5, #3
 800a7de:	e7b7      	b.n	800a750 <_scanf_float+0x188>
 800a7e0:	2d06      	cmp	r5, #6
 800a7e2:	f47f af21 	bne.w	800a628 <_scanf_float+0x60>
 800a7e6:	2507      	movs	r5, #7
 800a7e8:	e7b2      	b.n	800a750 <_scanf_float+0x188>
 800a7ea:	6822      	ldr	r2, [r4, #0]
 800a7ec:	0591      	lsls	r1, r2, #22
 800a7ee:	f57f af1b 	bpl.w	800a628 <_scanf_float+0x60>
 800a7f2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800a7f6:	6022      	str	r2, [r4, #0]
 800a7f8:	f8cd 9004 	str.w	r9, [sp, #4]
 800a7fc:	e7a8      	b.n	800a750 <_scanf_float+0x188>
 800a7fe:	6822      	ldr	r2, [r4, #0]
 800a800:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800a804:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a808:	d006      	beq.n	800a818 <_scanf_float+0x250>
 800a80a:	0550      	lsls	r0, r2, #21
 800a80c:	f57f af0c 	bpl.w	800a628 <_scanf_float+0x60>
 800a810:	f1b9 0f00 	cmp.w	r9, #0
 800a814:	f43f af0f 	beq.w	800a636 <_scanf_float+0x6e>
 800a818:	0591      	lsls	r1, r2, #22
 800a81a:	bf58      	it	pl
 800a81c:	9901      	ldrpl	r1, [sp, #4]
 800a81e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a822:	bf58      	it	pl
 800a824:	eba9 0101 	subpl.w	r1, r9, r1
 800a828:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800a82c:	bf58      	it	pl
 800a82e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a832:	6022      	str	r2, [r4, #0]
 800a834:	f04f 0900 	mov.w	r9, #0
 800a838:	e78a      	b.n	800a750 <_scanf_float+0x188>
 800a83a:	f04f 0a03 	mov.w	sl, #3
 800a83e:	e787      	b.n	800a750 <_scanf_float+0x188>
 800a840:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a844:	4639      	mov	r1, r7
 800a846:	4640      	mov	r0, r8
 800a848:	4798      	blx	r3
 800a84a:	2800      	cmp	r0, #0
 800a84c:	f43f aedf 	beq.w	800a60e <_scanf_float+0x46>
 800a850:	e6ea      	b.n	800a628 <_scanf_float+0x60>
 800a852:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a856:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a85a:	463a      	mov	r2, r7
 800a85c:	4640      	mov	r0, r8
 800a85e:	4798      	blx	r3
 800a860:	6923      	ldr	r3, [r4, #16]
 800a862:	3b01      	subs	r3, #1
 800a864:	6123      	str	r3, [r4, #16]
 800a866:	e6ec      	b.n	800a642 <_scanf_float+0x7a>
 800a868:	1e6b      	subs	r3, r5, #1
 800a86a:	2b06      	cmp	r3, #6
 800a86c:	d825      	bhi.n	800a8ba <_scanf_float+0x2f2>
 800a86e:	2d02      	cmp	r5, #2
 800a870:	d836      	bhi.n	800a8e0 <_scanf_float+0x318>
 800a872:	455e      	cmp	r6, fp
 800a874:	f67f aee8 	bls.w	800a648 <_scanf_float+0x80>
 800a878:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a87c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a880:	463a      	mov	r2, r7
 800a882:	4640      	mov	r0, r8
 800a884:	4798      	blx	r3
 800a886:	6923      	ldr	r3, [r4, #16]
 800a888:	3b01      	subs	r3, #1
 800a88a:	6123      	str	r3, [r4, #16]
 800a88c:	e7f1      	b.n	800a872 <_scanf_float+0x2aa>
 800a88e:	9802      	ldr	r0, [sp, #8]
 800a890:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a894:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800a898:	9002      	str	r0, [sp, #8]
 800a89a:	463a      	mov	r2, r7
 800a89c:	4640      	mov	r0, r8
 800a89e:	4798      	blx	r3
 800a8a0:	6923      	ldr	r3, [r4, #16]
 800a8a2:	3b01      	subs	r3, #1
 800a8a4:	6123      	str	r3, [r4, #16]
 800a8a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a8aa:	fa5f fa8a 	uxtb.w	sl, sl
 800a8ae:	f1ba 0f02 	cmp.w	sl, #2
 800a8b2:	d1ec      	bne.n	800a88e <_scanf_float+0x2c6>
 800a8b4:	3d03      	subs	r5, #3
 800a8b6:	b2ed      	uxtb	r5, r5
 800a8b8:	1b76      	subs	r6, r6, r5
 800a8ba:	6823      	ldr	r3, [r4, #0]
 800a8bc:	05da      	lsls	r2, r3, #23
 800a8be:	d52f      	bpl.n	800a920 <_scanf_float+0x358>
 800a8c0:	055b      	lsls	r3, r3, #21
 800a8c2:	d510      	bpl.n	800a8e6 <_scanf_float+0x31e>
 800a8c4:	455e      	cmp	r6, fp
 800a8c6:	f67f aebf 	bls.w	800a648 <_scanf_float+0x80>
 800a8ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a8ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a8d2:	463a      	mov	r2, r7
 800a8d4:	4640      	mov	r0, r8
 800a8d6:	4798      	blx	r3
 800a8d8:	6923      	ldr	r3, [r4, #16]
 800a8da:	3b01      	subs	r3, #1
 800a8dc:	6123      	str	r3, [r4, #16]
 800a8de:	e7f1      	b.n	800a8c4 <_scanf_float+0x2fc>
 800a8e0:	46aa      	mov	sl, r5
 800a8e2:	9602      	str	r6, [sp, #8]
 800a8e4:	e7df      	b.n	800a8a6 <_scanf_float+0x2de>
 800a8e6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a8ea:	6923      	ldr	r3, [r4, #16]
 800a8ec:	2965      	cmp	r1, #101	; 0x65
 800a8ee:	f103 33ff 	add.w	r3, r3, #4294967295
 800a8f2:	f106 35ff 	add.w	r5, r6, #4294967295
 800a8f6:	6123      	str	r3, [r4, #16]
 800a8f8:	d00c      	beq.n	800a914 <_scanf_float+0x34c>
 800a8fa:	2945      	cmp	r1, #69	; 0x45
 800a8fc:	d00a      	beq.n	800a914 <_scanf_float+0x34c>
 800a8fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a902:	463a      	mov	r2, r7
 800a904:	4640      	mov	r0, r8
 800a906:	4798      	blx	r3
 800a908:	6923      	ldr	r3, [r4, #16]
 800a90a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a90e:	3b01      	subs	r3, #1
 800a910:	1eb5      	subs	r5, r6, #2
 800a912:	6123      	str	r3, [r4, #16]
 800a914:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a918:	463a      	mov	r2, r7
 800a91a:	4640      	mov	r0, r8
 800a91c:	4798      	blx	r3
 800a91e:	462e      	mov	r6, r5
 800a920:	6825      	ldr	r5, [r4, #0]
 800a922:	f015 0510 	ands.w	r5, r5, #16
 800a926:	d158      	bne.n	800a9da <_scanf_float+0x412>
 800a928:	7035      	strb	r5, [r6, #0]
 800a92a:	6823      	ldr	r3, [r4, #0]
 800a92c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a930:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a934:	d11c      	bne.n	800a970 <_scanf_float+0x3a8>
 800a936:	9b01      	ldr	r3, [sp, #4]
 800a938:	454b      	cmp	r3, r9
 800a93a:	eba3 0209 	sub.w	r2, r3, r9
 800a93e:	d124      	bne.n	800a98a <_scanf_float+0x3c2>
 800a940:	2200      	movs	r2, #0
 800a942:	4659      	mov	r1, fp
 800a944:	4640      	mov	r0, r8
 800a946:	f000 ff29 	bl	800b79c <_strtod_r>
 800a94a:	9b03      	ldr	r3, [sp, #12]
 800a94c:	6821      	ldr	r1, [r4, #0]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	f011 0f02 	tst.w	r1, #2
 800a954:	ec57 6b10 	vmov	r6, r7, d0
 800a958:	f103 0204 	add.w	r2, r3, #4
 800a95c:	d020      	beq.n	800a9a0 <_scanf_float+0x3d8>
 800a95e:	9903      	ldr	r1, [sp, #12]
 800a960:	600a      	str	r2, [r1, #0]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	e9c3 6700 	strd	r6, r7, [r3]
 800a968:	68e3      	ldr	r3, [r4, #12]
 800a96a:	3301      	adds	r3, #1
 800a96c:	60e3      	str	r3, [r4, #12]
 800a96e:	e66c      	b.n	800a64a <_scanf_float+0x82>
 800a970:	9b04      	ldr	r3, [sp, #16]
 800a972:	2b00      	cmp	r3, #0
 800a974:	d0e4      	beq.n	800a940 <_scanf_float+0x378>
 800a976:	9905      	ldr	r1, [sp, #20]
 800a978:	230a      	movs	r3, #10
 800a97a:	462a      	mov	r2, r5
 800a97c:	3101      	adds	r1, #1
 800a97e:	4640      	mov	r0, r8
 800a980:	f000 ff96 	bl	800b8b0 <_strtol_r>
 800a984:	9b04      	ldr	r3, [sp, #16]
 800a986:	9e05      	ldr	r6, [sp, #20]
 800a988:	1ac2      	subs	r2, r0, r3
 800a98a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800a98e:	429e      	cmp	r6, r3
 800a990:	bf28      	it	cs
 800a992:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800a996:	4912      	ldr	r1, [pc, #72]	; (800a9e0 <_scanf_float+0x418>)
 800a998:	4630      	mov	r0, r6
 800a99a:	f000 f82b 	bl	800a9f4 <siprintf>
 800a99e:	e7cf      	b.n	800a940 <_scanf_float+0x378>
 800a9a0:	f011 0f04 	tst.w	r1, #4
 800a9a4:	9903      	ldr	r1, [sp, #12]
 800a9a6:	600a      	str	r2, [r1, #0]
 800a9a8:	d1db      	bne.n	800a962 <_scanf_float+0x39a>
 800a9aa:	f8d3 8000 	ldr.w	r8, [r3]
 800a9ae:	ee10 2a10 	vmov	r2, s0
 800a9b2:	ee10 0a10 	vmov	r0, s0
 800a9b6:	463b      	mov	r3, r7
 800a9b8:	4639      	mov	r1, r7
 800a9ba:	f7f6 f8df 	bl	8000b7c <__aeabi_dcmpun>
 800a9be:	b128      	cbz	r0, 800a9cc <_scanf_float+0x404>
 800a9c0:	4808      	ldr	r0, [pc, #32]	; (800a9e4 <_scanf_float+0x41c>)
 800a9c2:	f000 f811 	bl	800a9e8 <nanf>
 800a9c6:	ed88 0a00 	vstr	s0, [r8]
 800a9ca:	e7cd      	b.n	800a968 <_scanf_float+0x3a0>
 800a9cc:	4630      	mov	r0, r6
 800a9ce:	4639      	mov	r1, r7
 800a9d0:	f7f6 f932 	bl	8000c38 <__aeabi_d2f>
 800a9d4:	f8c8 0000 	str.w	r0, [r8]
 800a9d8:	e7c6      	b.n	800a968 <_scanf_float+0x3a0>
 800a9da:	2500      	movs	r5, #0
 800a9dc:	e635      	b.n	800a64a <_scanf_float+0x82>
 800a9de:	bf00      	nop
 800a9e0:	0800efde 	.word	0x0800efde
 800a9e4:	0800f413 	.word	0x0800f413

0800a9e8 <nanf>:
 800a9e8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a9f0 <nanf+0x8>
 800a9ec:	4770      	bx	lr
 800a9ee:	bf00      	nop
 800a9f0:	7fc00000 	.word	0x7fc00000

0800a9f4 <siprintf>:
 800a9f4:	b40e      	push	{r1, r2, r3}
 800a9f6:	b500      	push	{lr}
 800a9f8:	b09c      	sub	sp, #112	; 0x70
 800a9fa:	ab1d      	add	r3, sp, #116	; 0x74
 800a9fc:	9002      	str	r0, [sp, #8]
 800a9fe:	9006      	str	r0, [sp, #24]
 800aa00:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800aa04:	4809      	ldr	r0, [pc, #36]	; (800aa2c <siprintf+0x38>)
 800aa06:	9107      	str	r1, [sp, #28]
 800aa08:	9104      	str	r1, [sp, #16]
 800aa0a:	4909      	ldr	r1, [pc, #36]	; (800aa30 <siprintf+0x3c>)
 800aa0c:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa10:	9105      	str	r1, [sp, #20]
 800aa12:	6800      	ldr	r0, [r0, #0]
 800aa14:	9301      	str	r3, [sp, #4]
 800aa16:	a902      	add	r1, sp, #8
 800aa18:	f002 ff64 	bl	800d8e4 <_svfiprintf_r>
 800aa1c:	9b02      	ldr	r3, [sp, #8]
 800aa1e:	2200      	movs	r2, #0
 800aa20:	701a      	strb	r2, [r3, #0]
 800aa22:	b01c      	add	sp, #112	; 0x70
 800aa24:	f85d eb04 	ldr.w	lr, [sp], #4
 800aa28:	b003      	add	sp, #12
 800aa2a:	4770      	bx	lr
 800aa2c:	20000030 	.word	0x20000030
 800aa30:	ffff0208 	.word	0xffff0208

0800aa34 <siscanf>:
 800aa34:	b40e      	push	{r1, r2, r3}
 800aa36:	b510      	push	{r4, lr}
 800aa38:	b09f      	sub	sp, #124	; 0x7c
 800aa3a:	ac21      	add	r4, sp, #132	; 0x84
 800aa3c:	f44f 7101 	mov.w	r1, #516	; 0x204
 800aa40:	f854 2b04 	ldr.w	r2, [r4], #4
 800aa44:	9201      	str	r2, [sp, #4]
 800aa46:	f8ad 101c 	strh.w	r1, [sp, #28]
 800aa4a:	9004      	str	r0, [sp, #16]
 800aa4c:	9008      	str	r0, [sp, #32]
 800aa4e:	f7f5 fbe7 	bl	8000220 <strlen>
 800aa52:	4b0c      	ldr	r3, [pc, #48]	; (800aa84 <siscanf+0x50>)
 800aa54:	9005      	str	r0, [sp, #20]
 800aa56:	9009      	str	r0, [sp, #36]	; 0x24
 800aa58:	930d      	str	r3, [sp, #52]	; 0x34
 800aa5a:	480b      	ldr	r0, [pc, #44]	; (800aa88 <siscanf+0x54>)
 800aa5c:	9a01      	ldr	r2, [sp, #4]
 800aa5e:	6800      	ldr	r0, [r0, #0]
 800aa60:	9403      	str	r4, [sp, #12]
 800aa62:	2300      	movs	r3, #0
 800aa64:	9311      	str	r3, [sp, #68]	; 0x44
 800aa66:	9316      	str	r3, [sp, #88]	; 0x58
 800aa68:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800aa6c:	f8ad 301e 	strh.w	r3, [sp, #30]
 800aa70:	a904      	add	r1, sp, #16
 800aa72:	4623      	mov	r3, r4
 800aa74:	f003 f890 	bl	800db98 <__ssvfiscanf_r>
 800aa78:	b01f      	add	sp, #124	; 0x7c
 800aa7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa7e:	b003      	add	sp, #12
 800aa80:	4770      	bx	lr
 800aa82:	bf00      	nop
 800aa84:	0800aaaf 	.word	0x0800aaaf
 800aa88:	20000030 	.word	0x20000030

0800aa8c <__sread>:
 800aa8c:	b510      	push	{r4, lr}
 800aa8e:	460c      	mov	r4, r1
 800aa90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa94:	f003 fb44 	bl	800e120 <_read_r>
 800aa98:	2800      	cmp	r0, #0
 800aa9a:	bfab      	itete	ge
 800aa9c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800aa9e:	89a3      	ldrhlt	r3, [r4, #12]
 800aaa0:	181b      	addge	r3, r3, r0
 800aaa2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aaa6:	bfac      	ite	ge
 800aaa8:	6563      	strge	r3, [r4, #84]	; 0x54
 800aaaa:	81a3      	strhlt	r3, [r4, #12]
 800aaac:	bd10      	pop	{r4, pc}

0800aaae <__seofread>:
 800aaae:	2000      	movs	r0, #0
 800aab0:	4770      	bx	lr

0800aab2 <__swrite>:
 800aab2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aab6:	461f      	mov	r7, r3
 800aab8:	898b      	ldrh	r3, [r1, #12]
 800aaba:	05db      	lsls	r3, r3, #23
 800aabc:	4605      	mov	r5, r0
 800aabe:	460c      	mov	r4, r1
 800aac0:	4616      	mov	r6, r2
 800aac2:	d505      	bpl.n	800aad0 <__swrite+0x1e>
 800aac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aac8:	2302      	movs	r3, #2
 800aaca:	2200      	movs	r2, #0
 800aacc:	f002 f900 	bl	800ccd0 <_lseek_r>
 800aad0:	89a3      	ldrh	r3, [r4, #12]
 800aad2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aad6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aada:	81a3      	strh	r3, [r4, #12]
 800aadc:	4632      	mov	r2, r6
 800aade:	463b      	mov	r3, r7
 800aae0:	4628      	mov	r0, r5
 800aae2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aae6:	f000 bee5 	b.w	800b8b4 <_write_r>

0800aaea <__sseek>:
 800aaea:	b510      	push	{r4, lr}
 800aaec:	460c      	mov	r4, r1
 800aaee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aaf2:	f002 f8ed 	bl	800ccd0 <_lseek_r>
 800aaf6:	1c43      	adds	r3, r0, #1
 800aaf8:	89a3      	ldrh	r3, [r4, #12]
 800aafa:	bf15      	itete	ne
 800aafc:	6560      	strne	r0, [r4, #84]	; 0x54
 800aafe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ab02:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ab06:	81a3      	strheq	r3, [r4, #12]
 800ab08:	bf18      	it	ne
 800ab0a:	81a3      	strhne	r3, [r4, #12]
 800ab0c:	bd10      	pop	{r4, pc}

0800ab0e <__sclose>:
 800ab0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab12:	f000 bee1 	b.w	800b8d8 <_close_r>

0800ab16 <strcat>:
 800ab16:	b510      	push	{r4, lr}
 800ab18:	4602      	mov	r2, r0
 800ab1a:	7814      	ldrb	r4, [r2, #0]
 800ab1c:	4613      	mov	r3, r2
 800ab1e:	3201      	adds	r2, #1
 800ab20:	2c00      	cmp	r4, #0
 800ab22:	d1fa      	bne.n	800ab1a <strcat+0x4>
 800ab24:	3b01      	subs	r3, #1
 800ab26:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ab2a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ab2e:	2a00      	cmp	r2, #0
 800ab30:	d1f9      	bne.n	800ab26 <strcat+0x10>
 800ab32:	bd10      	pop	{r4, pc}

0800ab34 <strchr>:
 800ab34:	b2c9      	uxtb	r1, r1
 800ab36:	4603      	mov	r3, r0
 800ab38:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab3c:	b11a      	cbz	r2, 800ab46 <strchr+0x12>
 800ab3e:	428a      	cmp	r2, r1
 800ab40:	d1f9      	bne.n	800ab36 <strchr+0x2>
 800ab42:	4618      	mov	r0, r3
 800ab44:	4770      	bx	lr
 800ab46:	2900      	cmp	r1, #0
 800ab48:	bf18      	it	ne
 800ab4a:	2300      	movne	r3, #0
 800ab4c:	e7f9      	b.n	800ab42 <strchr+0xe>

0800ab4e <sulp>:
 800ab4e:	b570      	push	{r4, r5, r6, lr}
 800ab50:	4604      	mov	r4, r0
 800ab52:	460d      	mov	r5, r1
 800ab54:	ec45 4b10 	vmov	d0, r4, r5
 800ab58:	4616      	mov	r6, r2
 800ab5a:	f002 fc5f 	bl	800d41c <__ulp>
 800ab5e:	ec51 0b10 	vmov	r0, r1, d0
 800ab62:	b17e      	cbz	r6, 800ab84 <sulp+0x36>
 800ab64:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ab68:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	dd09      	ble.n	800ab84 <sulp+0x36>
 800ab70:	051b      	lsls	r3, r3, #20
 800ab72:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800ab76:	2400      	movs	r4, #0
 800ab78:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800ab7c:	4622      	mov	r2, r4
 800ab7e:	462b      	mov	r3, r5
 800ab80:	f7f5 fd62 	bl	8000648 <__aeabi_dmul>
 800ab84:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ab88 <_strtod_l>:
 800ab88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab8c:	b0a3      	sub	sp, #140	; 0x8c
 800ab8e:	461f      	mov	r7, r3
 800ab90:	2300      	movs	r3, #0
 800ab92:	931e      	str	r3, [sp, #120]	; 0x78
 800ab94:	4ba4      	ldr	r3, [pc, #656]	; (800ae28 <_strtod_l+0x2a0>)
 800ab96:	9219      	str	r2, [sp, #100]	; 0x64
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	9307      	str	r3, [sp, #28]
 800ab9c:	4604      	mov	r4, r0
 800ab9e:	4618      	mov	r0, r3
 800aba0:	4688      	mov	r8, r1
 800aba2:	f7f5 fb3d 	bl	8000220 <strlen>
 800aba6:	f04f 0a00 	mov.w	sl, #0
 800abaa:	4605      	mov	r5, r0
 800abac:	f04f 0b00 	mov.w	fp, #0
 800abb0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800abb4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800abb6:	781a      	ldrb	r2, [r3, #0]
 800abb8:	2a2b      	cmp	r2, #43	; 0x2b
 800abba:	d04c      	beq.n	800ac56 <_strtod_l+0xce>
 800abbc:	d839      	bhi.n	800ac32 <_strtod_l+0xaa>
 800abbe:	2a0d      	cmp	r2, #13
 800abc0:	d832      	bhi.n	800ac28 <_strtod_l+0xa0>
 800abc2:	2a08      	cmp	r2, #8
 800abc4:	d832      	bhi.n	800ac2c <_strtod_l+0xa4>
 800abc6:	2a00      	cmp	r2, #0
 800abc8:	d03c      	beq.n	800ac44 <_strtod_l+0xbc>
 800abca:	2300      	movs	r3, #0
 800abcc:	930e      	str	r3, [sp, #56]	; 0x38
 800abce:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800abd0:	7833      	ldrb	r3, [r6, #0]
 800abd2:	2b30      	cmp	r3, #48	; 0x30
 800abd4:	f040 80b4 	bne.w	800ad40 <_strtod_l+0x1b8>
 800abd8:	7873      	ldrb	r3, [r6, #1]
 800abda:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800abde:	2b58      	cmp	r3, #88	; 0x58
 800abe0:	d16c      	bne.n	800acbc <_strtod_l+0x134>
 800abe2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800abe4:	9301      	str	r3, [sp, #4]
 800abe6:	ab1e      	add	r3, sp, #120	; 0x78
 800abe8:	9702      	str	r7, [sp, #8]
 800abea:	9300      	str	r3, [sp, #0]
 800abec:	4a8f      	ldr	r2, [pc, #572]	; (800ae2c <_strtod_l+0x2a4>)
 800abee:	ab1f      	add	r3, sp, #124	; 0x7c
 800abf0:	a91d      	add	r1, sp, #116	; 0x74
 800abf2:	4620      	mov	r0, r4
 800abf4:	f001 fd60 	bl	800c6b8 <__gethex>
 800abf8:	f010 0707 	ands.w	r7, r0, #7
 800abfc:	4605      	mov	r5, r0
 800abfe:	d005      	beq.n	800ac0c <_strtod_l+0x84>
 800ac00:	2f06      	cmp	r7, #6
 800ac02:	d12a      	bne.n	800ac5a <_strtod_l+0xd2>
 800ac04:	3601      	adds	r6, #1
 800ac06:	2300      	movs	r3, #0
 800ac08:	961d      	str	r6, [sp, #116]	; 0x74
 800ac0a:	930e      	str	r3, [sp, #56]	; 0x38
 800ac0c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	f040 8596 	bne.w	800b740 <_strtod_l+0xbb8>
 800ac14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac16:	b1db      	cbz	r3, 800ac50 <_strtod_l+0xc8>
 800ac18:	4652      	mov	r2, sl
 800ac1a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ac1e:	ec43 2b10 	vmov	d0, r2, r3
 800ac22:	b023      	add	sp, #140	; 0x8c
 800ac24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac28:	2a20      	cmp	r2, #32
 800ac2a:	d1ce      	bne.n	800abca <_strtod_l+0x42>
 800ac2c:	3301      	adds	r3, #1
 800ac2e:	931d      	str	r3, [sp, #116]	; 0x74
 800ac30:	e7c0      	b.n	800abb4 <_strtod_l+0x2c>
 800ac32:	2a2d      	cmp	r2, #45	; 0x2d
 800ac34:	d1c9      	bne.n	800abca <_strtod_l+0x42>
 800ac36:	2201      	movs	r2, #1
 800ac38:	920e      	str	r2, [sp, #56]	; 0x38
 800ac3a:	1c5a      	adds	r2, r3, #1
 800ac3c:	921d      	str	r2, [sp, #116]	; 0x74
 800ac3e:	785b      	ldrb	r3, [r3, #1]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d1c4      	bne.n	800abce <_strtod_l+0x46>
 800ac44:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ac46:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	f040 8576 	bne.w	800b73c <_strtod_l+0xbb4>
 800ac50:	4652      	mov	r2, sl
 800ac52:	465b      	mov	r3, fp
 800ac54:	e7e3      	b.n	800ac1e <_strtod_l+0x96>
 800ac56:	2200      	movs	r2, #0
 800ac58:	e7ee      	b.n	800ac38 <_strtod_l+0xb0>
 800ac5a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ac5c:	b13a      	cbz	r2, 800ac6e <_strtod_l+0xe6>
 800ac5e:	2135      	movs	r1, #53	; 0x35
 800ac60:	a820      	add	r0, sp, #128	; 0x80
 800ac62:	f002 fce6 	bl	800d632 <__copybits>
 800ac66:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ac68:	4620      	mov	r0, r4
 800ac6a:	f002 f8ab 	bl	800cdc4 <_Bfree>
 800ac6e:	3f01      	subs	r7, #1
 800ac70:	2f05      	cmp	r7, #5
 800ac72:	d807      	bhi.n	800ac84 <_strtod_l+0xfc>
 800ac74:	e8df f007 	tbb	[pc, r7]
 800ac78:	1d180b0e 	.word	0x1d180b0e
 800ac7c:	030e      	.short	0x030e
 800ac7e:	f04f 0b00 	mov.w	fp, #0
 800ac82:	46da      	mov	sl, fp
 800ac84:	0728      	lsls	r0, r5, #28
 800ac86:	d5c1      	bpl.n	800ac0c <_strtod_l+0x84>
 800ac88:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800ac8c:	e7be      	b.n	800ac0c <_strtod_l+0x84>
 800ac8e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800ac92:	e7f7      	b.n	800ac84 <_strtod_l+0xfc>
 800ac94:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800ac98:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800ac9a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800ac9e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800aca2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800aca6:	e7ed      	b.n	800ac84 <_strtod_l+0xfc>
 800aca8:	f8df b184 	ldr.w	fp, [pc, #388]	; 800ae30 <_strtod_l+0x2a8>
 800acac:	f04f 0a00 	mov.w	sl, #0
 800acb0:	e7e8      	b.n	800ac84 <_strtod_l+0xfc>
 800acb2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800acb6:	f04f 3aff 	mov.w	sl, #4294967295
 800acba:	e7e3      	b.n	800ac84 <_strtod_l+0xfc>
 800acbc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800acbe:	1c5a      	adds	r2, r3, #1
 800acc0:	921d      	str	r2, [sp, #116]	; 0x74
 800acc2:	785b      	ldrb	r3, [r3, #1]
 800acc4:	2b30      	cmp	r3, #48	; 0x30
 800acc6:	d0f9      	beq.n	800acbc <_strtod_l+0x134>
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d09f      	beq.n	800ac0c <_strtod_l+0x84>
 800accc:	2301      	movs	r3, #1
 800acce:	f04f 0900 	mov.w	r9, #0
 800acd2:	9304      	str	r3, [sp, #16]
 800acd4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800acd6:	930a      	str	r3, [sp, #40]	; 0x28
 800acd8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800acdc:	464f      	mov	r7, r9
 800acde:	220a      	movs	r2, #10
 800ace0:	981d      	ldr	r0, [sp, #116]	; 0x74
 800ace2:	7806      	ldrb	r6, [r0, #0]
 800ace4:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800ace8:	b2d9      	uxtb	r1, r3
 800acea:	2909      	cmp	r1, #9
 800acec:	d92a      	bls.n	800ad44 <_strtod_l+0x1bc>
 800acee:	9907      	ldr	r1, [sp, #28]
 800acf0:	462a      	mov	r2, r5
 800acf2:	f003 fa7b 	bl	800e1ec <strncmp>
 800acf6:	b398      	cbz	r0, 800ad60 <_strtod_l+0x1d8>
 800acf8:	2000      	movs	r0, #0
 800acfa:	4633      	mov	r3, r6
 800acfc:	463d      	mov	r5, r7
 800acfe:	9007      	str	r0, [sp, #28]
 800ad00:	4602      	mov	r2, r0
 800ad02:	2b65      	cmp	r3, #101	; 0x65
 800ad04:	d001      	beq.n	800ad0a <_strtod_l+0x182>
 800ad06:	2b45      	cmp	r3, #69	; 0x45
 800ad08:	d118      	bne.n	800ad3c <_strtod_l+0x1b4>
 800ad0a:	b91d      	cbnz	r5, 800ad14 <_strtod_l+0x18c>
 800ad0c:	9b04      	ldr	r3, [sp, #16]
 800ad0e:	4303      	orrs	r3, r0
 800ad10:	d098      	beq.n	800ac44 <_strtod_l+0xbc>
 800ad12:	2500      	movs	r5, #0
 800ad14:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800ad18:	f108 0301 	add.w	r3, r8, #1
 800ad1c:	931d      	str	r3, [sp, #116]	; 0x74
 800ad1e:	f898 3001 	ldrb.w	r3, [r8, #1]
 800ad22:	2b2b      	cmp	r3, #43	; 0x2b
 800ad24:	d075      	beq.n	800ae12 <_strtod_l+0x28a>
 800ad26:	2b2d      	cmp	r3, #45	; 0x2d
 800ad28:	d07b      	beq.n	800ae22 <_strtod_l+0x29a>
 800ad2a:	f04f 0c00 	mov.w	ip, #0
 800ad2e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800ad32:	2909      	cmp	r1, #9
 800ad34:	f240 8082 	bls.w	800ae3c <_strtod_l+0x2b4>
 800ad38:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800ad3c:	2600      	movs	r6, #0
 800ad3e:	e09d      	b.n	800ae7c <_strtod_l+0x2f4>
 800ad40:	2300      	movs	r3, #0
 800ad42:	e7c4      	b.n	800acce <_strtod_l+0x146>
 800ad44:	2f08      	cmp	r7, #8
 800ad46:	bfd8      	it	le
 800ad48:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800ad4a:	f100 0001 	add.w	r0, r0, #1
 800ad4e:	bfda      	itte	le
 800ad50:	fb02 3301 	mlale	r3, r2, r1, r3
 800ad54:	9309      	strle	r3, [sp, #36]	; 0x24
 800ad56:	fb02 3909 	mlagt	r9, r2, r9, r3
 800ad5a:	3701      	adds	r7, #1
 800ad5c:	901d      	str	r0, [sp, #116]	; 0x74
 800ad5e:	e7bf      	b.n	800ace0 <_strtod_l+0x158>
 800ad60:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ad62:	195a      	adds	r2, r3, r5
 800ad64:	921d      	str	r2, [sp, #116]	; 0x74
 800ad66:	5d5b      	ldrb	r3, [r3, r5]
 800ad68:	2f00      	cmp	r7, #0
 800ad6a:	d037      	beq.n	800addc <_strtod_l+0x254>
 800ad6c:	9007      	str	r0, [sp, #28]
 800ad6e:	463d      	mov	r5, r7
 800ad70:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800ad74:	2a09      	cmp	r2, #9
 800ad76:	d912      	bls.n	800ad9e <_strtod_l+0x216>
 800ad78:	2201      	movs	r2, #1
 800ad7a:	e7c2      	b.n	800ad02 <_strtod_l+0x17a>
 800ad7c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ad7e:	1c5a      	adds	r2, r3, #1
 800ad80:	921d      	str	r2, [sp, #116]	; 0x74
 800ad82:	785b      	ldrb	r3, [r3, #1]
 800ad84:	3001      	adds	r0, #1
 800ad86:	2b30      	cmp	r3, #48	; 0x30
 800ad88:	d0f8      	beq.n	800ad7c <_strtod_l+0x1f4>
 800ad8a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800ad8e:	2a08      	cmp	r2, #8
 800ad90:	f200 84db 	bhi.w	800b74a <_strtod_l+0xbc2>
 800ad94:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800ad96:	9007      	str	r0, [sp, #28]
 800ad98:	2000      	movs	r0, #0
 800ad9a:	920a      	str	r2, [sp, #40]	; 0x28
 800ad9c:	4605      	mov	r5, r0
 800ad9e:	3b30      	subs	r3, #48	; 0x30
 800ada0:	f100 0201 	add.w	r2, r0, #1
 800ada4:	d014      	beq.n	800add0 <_strtod_l+0x248>
 800ada6:	9907      	ldr	r1, [sp, #28]
 800ada8:	4411      	add	r1, r2
 800adaa:	9107      	str	r1, [sp, #28]
 800adac:	462a      	mov	r2, r5
 800adae:	eb00 0e05 	add.w	lr, r0, r5
 800adb2:	210a      	movs	r1, #10
 800adb4:	4572      	cmp	r2, lr
 800adb6:	d113      	bne.n	800ade0 <_strtod_l+0x258>
 800adb8:	182a      	adds	r2, r5, r0
 800adba:	2a08      	cmp	r2, #8
 800adbc:	f105 0501 	add.w	r5, r5, #1
 800adc0:	4405      	add	r5, r0
 800adc2:	dc1c      	bgt.n	800adfe <_strtod_l+0x276>
 800adc4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800adc6:	220a      	movs	r2, #10
 800adc8:	fb02 3301 	mla	r3, r2, r1, r3
 800adcc:	9309      	str	r3, [sp, #36]	; 0x24
 800adce:	2200      	movs	r2, #0
 800add0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800add2:	1c59      	adds	r1, r3, #1
 800add4:	911d      	str	r1, [sp, #116]	; 0x74
 800add6:	785b      	ldrb	r3, [r3, #1]
 800add8:	4610      	mov	r0, r2
 800adda:	e7c9      	b.n	800ad70 <_strtod_l+0x1e8>
 800addc:	4638      	mov	r0, r7
 800adde:	e7d2      	b.n	800ad86 <_strtod_l+0x1fe>
 800ade0:	2a08      	cmp	r2, #8
 800ade2:	dc04      	bgt.n	800adee <_strtod_l+0x266>
 800ade4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ade6:	434e      	muls	r6, r1
 800ade8:	9609      	str	r6, [sp, #36]	; 0x24
 800adea:	3201      	adds	r2, #1
 800adec:	e7e2      	b.n	800adb4 <_strtod_l+0x22c>
 800adee:	f102 0c01 	add.w	ip, r2, #1
 800adf2:	f1bc 0f10 	cmp.w	ip, #16
 800adf6:	bfd8      	it	le
 800adf8:	fb01 f909 	mulle.w	r9, r1, r9
 800adfc:	e7f5      	b.n	800adea <_strtod_l+0x262>
 800adfe:	2d10      	cmp	r5, #16
 800ae00:	bfdc      	itt	le
 800ae02:	220a      	movle	r2, #10
 800ae04:	fb02 3909 	mlale	r9, r2, r9, r3
 800ae08:	e7e1      	b.n	800adce <_strtod_l+0x246>
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	9307      	str	r3, [sp, #28]
 800ae0e:	2201      	movs	r2, #1
 800ae10:	e77c      	b.n	800ad0c <_strtod_l+0x184>
 800ae12:	f04f 0c00 	mov.w	ip, #0
 800ae16:	f108 0302 	add.w	r3, r8, #2
 800ae1a:	931d      	str	r3, [sp, #116]	; 0x74
 800ae1c:	f898 3002 	ldrb.w	r3, [r8, #2]
 800ae20:	e785      	b.n	800ad2e <_strtod_l+0x1a6>
 800ae22:	f04f 0c01 	mov.w	ip, #1
 800ae26:	e7f6      	b.n	800ae16 <_strtod_l+0x28e>
 800ae28:	0800f238 	.word	0x0800f238
 800ae2c:	0800efe4 	.word	0x0800efe4
 800ae30:	7ff00000 	.word	0x7ff00000
 800ae34:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ae36:	1c59      	adds	r1, r3, #1
 800ae38:	911d      	str	r1, [sp, #116]	; 0x74
 800ae3a:	785b      	ldrb	r3, [r3, #1]
 800ae3c:	2b30      	cmp	r3, #48	; 0x30
 800ae3e:	d0f9      	beq.n	800ae34 <_strtod_l+0x2ac>
 800ae40:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800ae44:	2908      	cmp	r1, #8
 800ae46:	f63f af79 	bhi.w	800ad3c <_strtod_l+0x1b4>
 800ae4a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800ae4e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ae50:	9308      	str	r3, [sp, #32]
 800ae52:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ae54:	1c59      	adds	r1, r3, #1
 800ae56:	911d      	str	r1, [sp, #116]	; 0x74
 800ae58:	785b      	ldrb	r3, [r3, #1]
 800ae5a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800ae5e:	2e09      	cmp	r6, #9
 800ae60:	d937      	bls.n	800aed2 <_strtod_l+0x34a>
 800ae62:	9e08      	ldr	r6, [sp, #32]
 800ae64:	1b89      	subs	r1, r1, r6
 800ae66:	2908      	cmp	r1, #8
 800ae68:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800ae6c:	dc02      	bgt.n	800ae74 <_strtod_l+0x2ec>
 800ae6e:	4576      	cmp	r6, lr
 800ae70:	bfa8      	it	ge
 800ae72:	4676      	movge	r6, lr
 800ae74:	f1bc 0f00 	cmp.w	ip, #0
 800ae78:	d000      	beq.n	800ae7c <_strtod_l+0x2f4>
 800ae7a:	4276      	negs	r6, r6
 800ae7c:	2d00      	cmp	r5, #0
 800ae7e:	d14f      	bne.n	800af20 <_strtod_l+0x398>
 800ae80:	9904      	ldr	r1, [sp, #16]
 800ae82:	4301      	orrs	r1, r0
 800ae84:	f47f aec2 	bne.w	800ac0c <_strtod_l+0x84>
 800ae88:	2a00      	cmp	r2, #0
 800ae8a:	f47f aedb 	bne.w	800ac44 <_strtod_l+0xbc>
 800ae8e:	2b69      	cmp	r3, #105	; 0x69
 800ae90:	d027      	beq.n	800aee2 <_strtod_l+0x35a>
 800ae92:	dc24      	bgt.n	800aede <_strtod_l+0x356>
 800ae94:	2b49      	cmp	r3, #73	; 0x49
 800ae96:	d024      	beq.n	800aee2 <_strtod_l+0x35a>
 800ae98:	2b4e      	cmp	r3, #78	; 0x4e
 800ae9a:	f47f aed3 	bne.w	800ac44 <_strtod_l+0xbc>
 800ae9e:	499e      	ldr	r1, [pc, #632]	; (800b118 <_strtod_l+0x590>)
 800aea0:	a81d      	add	r0, sp, #116	; 0x74
 800aea2:	f001 fe61 	bl	800cb68 <__match>
 800aea6:	2800      	cmp	r0, #0
 800aea8:	f43f aecc 	beq.w	800ac44 <_strtod_l+0xbc>
 800aeac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800aeae:	781b      	ldrb	r3, [r3, #0]
 800aeb0:	2b28      	cmp	r3, #40	; 0x28
 800aeb2:	d12d      	bne.n	800af10 <_strtod_l+0x388>
 800aeb4:	4999      	ldr	r1, [pc, #612]	; (800b11c <_strtod_l+0x594>)
 800aeb6:	aa20      	add	r2, sp, #128	; 0x80
 800aeb8:	a81d      	add	r0, sp, #116	; 0x74
 800aeba:	f001 fe69 	bl	800cb90 <__hexnan>
 800aebe:	2805      	cmp	r0, #5
 800aec0:	d126      	bne.n	800af10 <_strtod_l+0x388>
 800aec2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aec4:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800aec8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800aecc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800aed0:	e69c      	b.n	800ac0c <_strtod_l+0x84>
 800aed2:	210a      	movs	r1, #10
 800aed4:	fb01 3e0e 	mla	lr, r1, lr, r3
 800aed8:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800aedc:	e7b9      	b.n	800ae52 <_strtod_l+0x2ca>
 800aede:	2b6e      	cmp	r3, #110	; 0x6e
 800aee0:	e7db      	b.n	800ae9a <_strtod_l+0x312>
 800aee2:	498f      	ldr	r1, [pc, #572]	; (800b120 <_strtod_l+0x598>)
 800aee4:	a81d      	add	r0, sp, #116	; 0x74
 800aee6:	f001 fe3f 	bl	800cb68 <__match>
 800aeea:	2800      	cmp	r0, #0
 800aeec:	f43f aeaa 	beq.w	800ac44 <_strtod_l+0xbc>
 800aef0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800aef2:	498c      	ldr	r1, [pc, #560]	; (800b124 <_strtod_l+0x59c>)
 800aef4:	3b01      	subs	r3, #1
 800aef6:	a81d      	add	r0, sp, #116	; 0x74
 800aef8:	931d      	str	r3, [sp, #116]	; 0x74
 800aefa:	f001 fe35 	bl	800cb68 <__match>
 800aefe:	b910      	cbnz	r0, 800af06 <_strtod_l+0x37e>
 800af00:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800af02:	3301      	adds	r3, #1
 800af04:	931d      	str	r3, [sp, #116]	; 0x74
 800af06:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800b134 <_strtod_l+0x5ac>
 800af0a:	f04f 0a00 	mov.w	sl, #0
 800af0e:	e67d      	b.n	800ac0c <_strtod_l+0x84>
 800af10:	4885      	ldr	r0, [pc, #532]	; (800b128 <_strtod_l+0x5a0>)
 800af12:	f003 f919 	bl	800e148 <nan>
 800af16:	ed8d 0b04 	vstr	d0, [sp, #16]
 800af1a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800af1e:	e675      	b.n	800ac0c <_strtod_l+0x84>
 800af20:	9b07      	ldr	r3, [sp, #28]
 800af22:	9809      	ldr	r0, [sp, #36]	; 0x24
 800af24:	1af3      	subs	r3, r6, r3
 800af26:	2f00      	cmp	r7, #0
 800af28:	bf08      	it	eq
 800af2a:	462f      	moveq	r7, r5
 800af2c:	2d10      	cmp	r5, #16
 800af2e:	9308      	str	r3, [sp, #32]
 800af30:	46a8      	mov	r8, r5
 800af32:	bfa8      	it	ge
 800af34:	f04f 0810 	movge.w	r8, #16
 800af38:	f7f5 fb0c 	bl	8000554 <__aeabi_ui2d>
 800af3c:	2d09      	cmp	r5, #9
 800af3e:	4682      	mov	sl, r0
 800af40:	468b      	mov	fp, r1
 800af42:	dd13      	ble.n	800af6c <_strtod_l+0x3e4>
 800af44:	4b79      	ldr	r3, [pc, #484]	; (800b12c <_strtod_l+0x5a4>)
 800af46:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800af4a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800af4e:	f7f5 fb7b 	bl	8000648 <__aeabi_dmul>
 800af52:	4682      	mov	sl, r0
 800af54:	4648      	mov	r0, r9
 800af56:	468b      	mov	fp, r1
 800af58:	f7f5 fafc 	bl	8000554 <__aeabi_ui2d>
 800af5c:	4602      	mov	r2, r0
 800af5e:	460b      	mov	r3, r1
 800af60:	4650      	mov	r0, sl
 800af62:	4659      	mov	r1, fp
 800af64:	f7f5 f9ba 	bl	80002dc <__adddf3>
 800af68:	4682      	mov	sl, r0
 800af6a:	468b      	mov	fp, r1
 800af6c:	2d0f      	cmp	r5, #15
 800af6e:	dc38      	bgt.n	800afe2 <_strtod_l+0x45a>
 800af70:	9b08      	ldr	r3, [sp, #32]
 800af72:	2b00      	cmp	r3, #0
 800af74:	f43f ae4a 	beq.w	800ac0c <_strtod_l+0x84>
 800af78:	dd24      	ble.n	800afc4 <_strtod_l+0x43c>
 800af7a:	2b16      	cmp	r3, #22
 800af7c:	dc0b      	bgt.n	800af96 <_strtod_l+0x40e>
 800af7e:	4d6b      	ldr	r5, [pc, #428]	; (800b12c <_strtod_l+0x5a4>)
 800af80:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800af84:	e9d5 0100 	ldrd	r0, r1, [r5]
 800af88:	4652      	mov	r2, sl
 800af8a:	465b      	mov	r3, fp
 800af8c:	f7f5 fb5c 	bl	8000648 <__aeabi_dmul>
 800af90:	4682      	mov	sl, r0
 800af92:	468b      	mov	fp, r1
 800af94:	e63a      	b.n	800ac0c <_strtod_l+0x84>
 800af96:	9a08      	ldr	r2, [sp, #32]
 800af98:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800af9c:	4293      	cmp	r3, r2
 800af9e:	db20      	blt.n	800afe2 <_strtod_l+0x45a>
 800afa0:	4c62      	ldr	r4, [pc, #392]	; (800b12c <_strtod_l+0x5a4>)
 800afa2:	f1c5 050f 	rsb	r5, r5, #15
 800afa6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800afaa:	4652      	mov	r2, sl
 800afac:	465b      	mov	r3, fp
 800afae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800afb2:	f7f5 fb49 	bl	8000648 <__aeabi_dmul>
 800afb6:	9b08      	ldr	r3, [sp, #32]
 800afb8:	1b5d      	subs	r5, r3, r5
 800afba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800afbe:	e9d4 2300 	ldrd	r2, r3, [r4]
 800afc2:	e7e3      	b.n	800af8c <_strtod_l+0x404>
 800afc4:	9b08      	ldr	r3, [sp, #32]
 800afc6:	3316      	adds	r3, #22
 800afc8:	db0b      	blt.n	800afe2 <_strtod_l+0x45a>
 800afca:	9b07      	ldr	r3, [sp, #28]
 800afcc:	4a57      	ldr	r2, [pc, #348]	; (800b12c <_strtod_l+0x5a4>)
 800afce:	1b9e      	subs	r6, r3, r6
 800afd0:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800afd4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800afd8:	4650      	mov	r0, sl
 800afda:	4659      	mov	r1, fp
 800afdc:	f7f5 fc5e 	bl	800089c <__aeabi_ddiv>
 800afe0:	e7d6      	b.n	800af90 <_strtod_l+0x408>
 800afe2:	9b08      	ldr	r3, [sp, #32]
 800afe4:	eba5 0808 	sub.w	r8, r5, r8
 800afe8:	4498      	add	r8, r3
 800afea:	f1b8 0f00 	cmp.w	r8, #0
 800afee:	dd71      	ble.n	800b0d4 <_strtod_l+0x54c>
 800aff0:	f018 030f 	ands.w	r3, r8, #15
 800aff4:	d00a      	beq.n	800b00c <_strtod_l+0x484>
 800aff6:	494d      	ldr	r1, [pc, #308]	; (800b12c <_strtod_l+0x5a4>)
 800aff8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800affc:	4652      	mov	r2, sl
 800affe:	465b      	mov	r3, fp
 800b000:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b004:	f7f5 fb20 	bl	8000648 <__aeabi_dmul>
 800b008:	4682      	mov	sl, r0
 800b00a:	468b      	mov	fp, r1
 800b00c:	f038 080f 	bics.w	r8, r8, #15
 800b010:	d04d      	beq.n	800b0ae <_strtod_l+0x526>
 800b012:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800b016:	dd22      	ble.n	800b05e <_strtod_l+0x4d6>
 800b018:	2500      	movs	r5, #0
 800b01a:	462e      	mov	r6, r5
 800b01c:	9509      	str	r5, [sp, #36]	; 0x24
 800b01e:	9507      	str	r5, [sp, #28]
 800b020:	2322      	movs	r3, #34	; 0x22
 800b022:	f8df b110 	ldr.w	fp, [pc, #272]	; 800b134 <_strtod_l+0x5ac>
 800b026:	6023      	str	r3, [r4, #0]
 800b028:	f04f 0a00 	mov.w	sl, #0
 800b02c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b02e:	2b00      	cmp	r3, #0
 800b030:	f43f adec 	beq.w	800ac0c <_strtod_l+0x84>
 800b034:	991e      	ldr	r1, [sp, #120]	; 0x78
 800b036:	4620      	mov	r0, r4
 800b038:	f001 fec4 	bl	800cdc4 <_Bfree>
 800b03c:	9907      	ldr	r1, [sp, #28]
 800b03e:	4620      	mov	r0, r4
 800b040:	f001 fec0 	bl	800cdc4 <_Bfree>
 800b044:	4631      	mov	r1, r6
 800b046:	4620      	mov	r0, r4
 800b048:	f001 febc 	bl	800cdc4 <_Bfree>
 800b04c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b04e:	4620      	mov	r0, r4
 800b050:	f001 feb8 	bl	800cdc4 <_Bfree>
 800b054:	4629      	mov	r1, r5
 800b056:	4620      	mov	r0, r4
 800b058:	f001 feb4 	bl	800cdc4 <_Bfree>
 800b05c:	e5d6      	b.n	800ac0c <_strtod_l+0x84>
 800b05e:	2300      	movs	r3, #0
 800b060:	ea4f 1828 	mov.w	r8, r8, asr #4
 800b064:	4650      	mov	r0, sl
 800b066:	4659      	mov	r1, fp
 800b068:	4699      	mov	r9, r3
 800b06a:	f1b8 0f01 	cmp.w	r8, #1
 800b06e:	dc21      	bgt.n	800b0b4 <_strtod_l+0x52c>
 800b070:	b10b      	cbz	r3, 800b076 <_strtod_l+0x4ee>
 800b072:	4682      	mov	sl, r0
 800b074:	468b      	mov	fp, r1
 800b076:	4b2e      	ldr	r3, [pc, #184]	; (800b130 <_strtod_l+0x5a8>)
 800b078:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800b07c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800b080:	4652      	mov	r2, sl
 800b082:	465b      	mov	r3, fp
 800b084:	e9d9 0100 	ldrd	r0, r1, [r9]
 800b088:	f7f5 fade 	bl	8000648 <__aeabi_dmul>
 800b08c:	4b29      	ldr	r3, [pc, #164]	; (800b134 <_strtod_l+0x5ac>)
 800b08e:	460a      	mov	r2, r1
 800b090:	400b      	ands	r3, r1
 800b092:	4929      	ldr	r1, [pc, #164]	; (800b138 <_strtod_l+0x5b0>)
 800b094:	428b      	cmp	r3, r1
 800b096:	4682      	mov	sl, r0
 800b098:	d8be      	bhi.n	800b018 <_strtod_l+0x490>
 800b09a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800b09e:	428b      	cmp	r3, r1
 800b0a0:	bf86      	itte	hi
 800b0a2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800b13c <_strtod_l+0x5b4>
 800b0a6:	f04f 3aff 	movhi.w	sl, #4294967295
 800b0aa:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800b0ae:	2300      	movs	r3, #0
 800b0b0:	9304      	str	r3, [sp, #16]
 800b0b2:	e081      	b.n	800b1b8 <_strtod_l+0x630>
 800b0b4:	f018 0f01 	tst.w	r8, #1
 800b0b8:	d007      	beq.n	800b0ca <_strtod_l+0x542>
 800b0ba:	4b1d      	ldr	r3, [pc, #116]	; (800b130 <_strtod_l+0x5a8>)
 800b0bc:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800b0c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0c4:	f7f5 fac0 	bl	8000648 <__aeabi_dmul>
 800b0c8:	2301      	movs	r3, #1
 800b0ca:	f109 0901 	add.w	r9, r9, #1
 800b0ce:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b0d2:	e7ca      	b.n	800b06a <_strtod_l+0x4e2>
 800b0d4:	d0eb      	beq.n	800b0ae <_strtod_l+0x526>
 800b0d6:	f1c8 0800 	rsb	r8, r8, #0
 800b0da:	f018 020f 	ands.w	r2, r8, #15
 800b0de:	d00a      	beq.n	800b0f6 <_strtod_l+0x56e>
 800b0e0:	4b12      	ldr	r3, [pc, #72]	; (800b12c <_strtod_l+0x5a4>)
 800b0e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b0e6:	4650      	mov	r0, sl
 800b0e8:	4659      	mov	r1, fp
 800b0ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0ee:	f7f5 fbd5 	bl	800089c <__aeabi_ddiv>
 800b0f2:	4682      	mov	sl, r0
 800b0f4:	468b      	mov	fp, r1
 800b0f6:	ea5f 1828 	movs.w	r8, r8, asr #4
 800b0fa:	d0d8      	beq.n	800b0ae <_strtod_l+0x526>
 800b0fc:	f1b8 0f1f 	cmp.w	r8, #31
 800b100:	dd1e      	ble.n	800b140 <_strtod_l+0x5b8>
 800b102:	2500      	movs	r5, #0
 800b104:	462e      	mov	r6, r5
 800b106:	9509      	str	r5, [sp, #36]	; 0x24
 800b108:	9507      	str	r5, [sp, #28]
 800b10a:	2322      	movs	r3, #34	; 0x22
 800b10c:	f04f 0a00 	mov.w	sl, #0
 800b110:	f04f 0b00 	mov.w	fp, #0
 800b114:	6023      	str	r3, [r4, #0]
 800b116:	e789      	b.n	800b02c <_strtod_l+0x4a4>
 800b118:	0800efb9 	.word	0x0800efb9
 800b11c:	0800eff8 	.word	0x0800eff8
 800b120:	0800efb1 	.word	0x0800efb1
 800b124:	0800f13c 	.word	0x0800f13c
 800b128:	0800f413 	.word	0x0800f413
 800b12c:	0800f2d8 	.word	0x0800f2d8
 800b130:	0800f2b0 	.word	0x0800f2b0
 800b134:	7ff00000 	.word	0x7ff00000
 800b138:	7ca00000 	.word	0x7ca00000
 800b13c:	7fefffff 	.word	0x7fefffff
 800b140:	f018 0310 	ands.w	r3, r8, #16
 800b144:	bf18      	it	ne
 800b146:	236a      	movne	r3, #106	; 0x6a
 800b148:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800b500 <_strtod_l+0x978>
 800b14c:	9304      	str	r3, [sp, #16]
 800b14e:	4650      	mov	r0, sl
 800b150:	4659      	mov	r1, fp
 800b152:	2300      	movs	r3, #0
 800b154:	f018 0f01 	tst.w	r8, #1
 800b158:	d004      	beq.n	800b164 <_strtod_l+0x5dc>
 800b15a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b15e:	f7f5 fa73 	bl	8000648 <__aeabi_dmul>
 800b162:	2301      	movs	r3, #1
 800b164:	ea5f 0868 	movs.w	r8, r8, asr #1
 800b168:	f109 0908 	add.w	r9, r9, #8
 800b16c:	d1f2      	bne.n	800b154 <_strtod_l+0x5cc>
 800b16e:	b10b      	cbz	r3, 800b174 <_strtod_l+0x5ec>
 800b170:	4682      	mov	sl, r0
 800b172:	468b      	mov	fp, r1
 800b174:	9b04      	ldr	r3, [sp, #16]
 800b176:	b1bb      	cbz	r3, 800b1a8 <_strtod_l+0x620>
 800b178:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800b17c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b180:	2b00      	cmp	r3, #0
 800b182:	4659      	mov	r1, fp
 800b184:	dd10      	ble.n	800b1a8 <_strtod_l+0x620>
 800b186:	2b1f      	cmp	r3, #31
 800b188:	f340 8128 	ble.w	800b3dc <_strtod_l+0x854>
 800b18c:	2b34      	cmp	r3, #52	; 0x34
 800b18e:	bfde      	ittt	le
 800b190:	3b20      	suble	r3, #32
 800b192:	f04f 32ff 	movle.w	r2, #4294967295
 800b196:	fa02 f303 	lslle.w	r3, r2, r3
 800b19a:	f04f 0a00 	mov.w	sl, #0
 800b19e:	bfcc      	ite	gt
 800b1a0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800b1a4:	ea03 0b01 	andle.w	fp, r3, r1
 800b1a8:	2200      	movs	r2, #0
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	4650      	mov	r0, sl
 800b1ae:	4659      	mov	r1, fp
 800b1b0:	f7f5 fcb2 	bl	8000b18 <__aeabi_dcmpeq>
 800b1b4:	2800      	cmp	r0, #0
 800b1b6:	d1a4      	bne.n	800b102 <_strtod_l+0x57a>
 800b1b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1ba:	9300      	str	r3, [sp, #0]
 800b1bc:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b1be:	462b      	mov	r3, r5
 800b1c0:	463a      	mov	r2, r7
 800b1c2:	4620      	mov	r0, r4
 800b1c4:	f001 fe6a 	bl	800ce9c <__s2b>
 800b1c8:	9009      	str	r0, [sp, #36]	; 0x24
 800b1ca:	2800      	cmp	r0, #0
 800b1cc:	f43f af24 	beq.w	800b018 <_strtod_l+0x490>
 800b1d0:	9b07      	ldr	r3, [sp, #28]
 800b1d2:	1b9e      	subs	r6, r3, r6
 800b1d4:	9b08      	ldr	r3, [sp, #32]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	bfb4      	ite	lt
 800b1da:	4633      	movlt	r3, r6
 800b1dc:	2300      	movge	r3, #0
 800b1de:	9310      	str	r3, [sp, #64]	; 0x40
 800b1e0:	9b08      	ldr	r3, [sp, #32]
 800b1e2:	2500      	movs	r5, #0
 800b1e4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b1e8:	9318      	str	r3, [sp, #96]	; 0x60
 800b1ea:	462e      	mov	r6, r5
 800b1ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1ee:	4620      	mov	r0, r4
 800b1f0:	6859      	ldr	r1, [r3, #4]
 800b1f2:	f001 fda7 	bl	800cd44 <_Balloc>
 800b1f6:	9007      	str	r0, [sp, #28]
 800b1f8:	2800      	cmp	r0, #0
 800b1fa:	f43f af11 	beq.w	800b020 <_strtod_l+0x498>
 800b1fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b200:	691a      	ldr	r2, [r3, #16]
 800b202:	3202      	adds	r2, #2
 800b204:	f103 010c 	add.w	r1, r3, #12
 800b208:	0092      	lsls	r2, r2, #2
 800b20a:	300c      	adds	r0, #12
 800b20c:	f001 fd8c 	bl	800cd28 <memcpy>
 800b210:	ec4b ab10 	vmov	d0, sl, fp
 800b214:	aa20      	add	r2, sp, #128	; 0x80
 800b216:	a91f      	add	r1, sp, #124	; 0x7c
 800b218:	4620      	mov	r0, r4
 800b21a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800b21e:	f002 f979 	bl	800d514 <__d2b>
 800b222:	901e      	str	r0, [sp, #120]	; 0x78
 800b224:	2800      	cmp	r0, #0
 800b226:	f43f aefb 	beq.w	800b020 <_strtod_l+0x498>
 800b22a:	2101      	movs	r1, #1
 800b22c:	4620      	mov	r0, r4
 800b22e:	f001 fecf 	bl	800cfd0 <__i2b>
 800b232:	4606      	mov	r6, r0
 800b234:	2800      	cmp	r0, #0
 800b236:	f43f aef3 	beq.w	800b020 <_strtod_l+0x498>
 800b23a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b23c:	9904      	ldr	r1, [sp, #16]
 800b23e:	2b00      	cmp	r3, #0
 800b240:	bfab      	itete	ge
 800b242:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800b244:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800b246:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800b248:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800b24c:	bfac      	ite	ge
 800b24e:	eb03 0902 	addge.w	r9, r3, r2
 800b252:	1ad7      	sublt	r7, r2, r3
 800b254:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b256:	eba3 0801 	sub.w	r8, r3, r1
 800b25a:	4490      	add	r8, r2
 800b25c:	4ba3      	ldr	r3, [pc, #652]	; (800b4ec <_strtod_l+0x964>)
 800b25e:	f108 38ff 	add.w	r8, r8, #4294967295
 800b262:	4598      	cmp	r8, r3
 800b264:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b268:	f280 80cc 	bge.w	800b404 <_strtod_l+0x87c>
 800b26c:	eba3 0308 	sub.w	r3, r3, r8
 800b270:	2b1f      	cmp	r3, #31
 800b272:	eba2 0203 	sub.w	r2, r2, r3
 800b276:	f04f 0101 	mov.w	r1, #1
 800b27a:	f300 80b6 	bgt.w	800b3ea <_strtod_l+0x862>
 800b27e:	fa01 f303 	lsl.w	r3, r1, r3
 800b282:	9311      	str	r3, [sp, #68]	; 0x44
 800b284:	2300      	movs	r3, #0
 800b286:	930c      	str	r3, [sp, #48]	; 0x30
 800b288:	eb09 0802 	add.w	r8, r9, r2
 800b28c:	9b04      	ldr	r3, [sp, #16]
 800b28e:	45c1      	cmp	r9, r8
 800b290:	4417      	add	r7, r2
 800b292:	441f      	add	r7, r3
 800b294:	464b      	mov	r3, r9
 800b296:	bfa8      	it	ge
 800b298:	4643      	movge	r3, r8
 800b29a:	42bb      	cmp	r3, r7
 800b29c:	bfa8      	it	ge
 800b29e:	463b      	movge	r3, r7
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	bfc2      	ittt	gt
 800b2a4:	eba8 0803 	subgt.w	r8, r8, r3
 800b2a8:	1aff      	subgt	r7, r7, r3
 800b2aa:	eba9 0903 	subgt.w	r9, r9, r3
 800b2ae:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	dd17      	ble.n	800b2e4 <_strtod_l+0x75c>
 800b2b4:	4631      	mov	r1, r6
 800b2b6:	461a      	mov	r2, r3
 800b2b8:	4620      	mov	r0, r4
 800b2ba:	f001 ff45 	bl	800d148 <__pow5mult>
 800b2be:	4606      	mov	r6, r0
 800b2c0:	2800      	cmp	r0, #0
 800b2c2:	f43f aead 	beq.w	800b020 <_strtod_l+0x498>
 800b2c6:	4601      	mov	r1, r0
 800b2c8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b2ca:	4620      	mov	r0, r4
 800b2cc:	f001 fe96 	bl	800cffc <__multiply>
 800b2d0:	900f      	str	r0, [sp, #60]	; 0x3c
 800b2d2:	2800      	cmp	r0, #0
 800b2d4:	f43f aea4 	beq.w	800b020 <_strtod_l+0x498>
 800b2d8:	991e      	ldr	r1, [sp, #120]	; 0x78
 800b2da:	4620      	mov	r0, r4
 800b2dc:	f001 fd72 	bl	800cdc4 <_Bfree>
 800b2e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b2e2:	931e      	str	r3, [sp, #120]	; 0x78
 800b2e4:	f1b8 0f00 	cmp.w	r8, #0
 800b2e8:	f300 8091 	bgt.w	800b40e <_strtod_l+0x886>
 800b2ec:	9b08      	ldr	r3, [sp, #32]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	dd08      	ble.n	800b304 <_strtod_l+0x77c>
 800b2f2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b2f4:	9907      	ldr	r1, [sp, #28]
 800b2f6:	4620      	mov	r0, r4
 800b2f8:	f001 ff26 	bl	800d148 <__pow5mult>
 800b2fc:	9007      	str	r0, [sp, #28]
 800b2fe:	2800      	cmp	r0, #0
 800b300:	f43f ae8e 	beq.w	800b020 <_strtod_l+0x498>
 800b304:	2f00      	cmp	r7, #0
 800b306:	dd08      	ble.n	800b31a <_strtod_l+0x792>
 800b308:	9907      	ldr	r1, [sp, #28]
 800b30a:	463a      	mov	r2, r7
 800b30c:	4620      	mov	r0, r4
 800b30e:	f001 ff75 	bl	800d1fc <__lshift>
 800b312:	9007      	str	r0, [sp, #28]
 800b314:	2800      	cmp	r0, #0
 800b316:	f43f ae83 	beq.w	800b020 <_strtod_l+0x498>
 800b31a:	f1b9 0f00 	cmp.w	r9, #0
 800b31e:	dd08      	ble.n	800b332 <_strtod_l+0x7aa>
 800b320:	4631      	mov	r1, r6
 800b322:	464a      	mov	r2, r9
 800b324:	4620      	mov	r0, r4
 800b326:	f001 ff69 	bl	800d1fc <__lshift>
 800b32a:	4606      	mov	r6, r0
 800b32c:	2800      	cmp	r0, #0
 800b32e:	f43f ae77 	beq.w	800b020 <_strtod_l+0x498>
 800b332:	9a07      	ldr	r2, [sp, #28]
 800b334:	991e      	ldr	r1, [sp, #120]	; 0x78
 800b336:	4620      	mov	r0, r4
 800b338:	f001 ffe8 	bl	800d30c <__mdiff>
 800b33c:	4605      	mov	r5, r0
 800b33e:	2800      	cmp	r0, #0
 800b340:	f43f ae6e 	beq.w	800b020 <_strtod_l+0x498>
 800b344:	68c3      	ldr	r3, [r0, #12]
 800b346:	930f      	str	r3, [sp, #60]	; 0x3c
 800b348:	2300      	movs	r3, #0
 800b34a:	60c3      	str	r3, [r0, #12]
 800b34c:	4631      	mov	r1, r6
 800b34e:	f001 ffc1 	bl	800d2d4 <__mcmp>
 800b352:	2800      	cmp	r0, #0
 800b354:	da65      	bge.n	800b422 <_strtod_l+0x89a>
 800b356:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b358:	ea53 030a 	orrs.w	r3, r3, sl
 800b35c:	f040 8087 	bne.w	800b46e <_strtod_l+0x8e6>
 800b360:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b364:	2b00      	cmp	r3, #0
 800b366:	f040 8082 	bne.w	800b46e <_strtod_l+0x8e6>
 800b36a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b36e:	0d1b      	lsrs	r3, r3, #20
 800b370:	051b      	lsls	r3, r3, #20
 800b372:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b376:	d97a      	bls.n	800b46e <_strtod_l+0x8e6>
 800b378:	696b      	ldr	r3, [r5, #20]
 800b37a:	b913      	cbnz	r3, 800b382 <_strtod_l+0x7fa>
 800b37c:	692b      	ldr	r3, [r5, #16]
 800b37e:	2b01      	cmp	r3, #1
 800b380:	dd75      	ble.n	800b46e <_strtod_l+0x8e6>
 800b382:	4629      	mov	r1, r5
 800b384:	2201      	movs	r2, #1
 800b386:	4620      	mov	r0, r4
 800b388:	f001 ff38 	bl	800d1fc <__lshift>
 800b38c:	4631      	mov	r1, r6
 800b38e:	4605      	mov	r5, r0
 800b390:	f001 ffa0 	bl	800d2d4 <__mcmp>
 800b394:	2800      	cmp	r0, #0
 800b396:	dd6a      	ble.n	800b46e <_strtod_l+0x8e6>
 800b398:	9904      	ldr	r1, [sp, #16]
 800b39a:	4a55      	ldr	r2, [pc, #340]	; (800b4f0 <_strtod_l+0x968>)
 800b39c:	465b      	mov	r3, fp
 800b39e:	2900      	cmp	r1, #0
 800b3a0:	f000 8085 	beq.w	800b4ae <_strtod_l+0x926>
 800b3a4:	ea02 010b 	and.w	r1, r2, fp
 800b3a8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b3ac:	dc7f      	bgt.n	800b4ae <_strtod_l+0x926>
 800b3ae:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b3b2:	f77f aeaa 	ble.w	800b10a <_strtod_l+0x582>
 800b3b6:	4a4f      	ldr	r2, [pc, #316]	; (800b4f4 <_strtod_l+0x96c>)
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800b3be:	4650      	mov	r0, sl
 800b3c0:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800b3c4:	4659      	mov	r1, fp
 800b3c6:	f7f5 f93f 	bl	8000648 <__aeabi_dmul>
 800b3ca:	460b      	mov	r3, r1
 800b3cc:	4303      	orrs	r3, r0
 800b3ce:	bf08      	it	eq
 800b3d0:	2322      	moveq	r3, #34	; 0x22
 800b3d2:	4682      	mov	sl, r0
 800b3d4:	468b      	mov	fp, r1
 800b3d6:	bf08      	it	eq
 800b3d8:	6023      	streq	r3, [r4, #0]
 800b3da:	e62b      	b.n	800b034 <_strtod_l+0x4ac>
 800b3dc:	f04f 32ff 	mov.w	r2, #4294967295
 800b3e0:	fa02 f303 	lsl.w	r3, r2, r3
 800b3e4:	ea03 0a0a 	and.w	sl, r3, sl
 800b3e8:	e6de      	b.n	800b1a8 <_strtod_l+0x620>
 800b3ea:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800b3ee:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800b3f2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800b3f6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800b3fa:	fa01 f308 	lsl.w	r3, r1, r8
 800b3fe:	930c      	str	r3, [sp, #48]	; 0x30
 800b400:	9111      	str	r1, [sp, #68]	; 0x44
 800b402:	e741      	b.n	800b288 <_strtod_l+0x700>
 800b404:	2300      	movs	r3, #0
 800b406:	930c      	str	r3, [sp, #48]	; 0x30
 800b408:	2301      	movs	r3, #1
 800b40a:	9311      	str	r3, [sp, #68]	; 0x44
 800b40c:	e73c      	b.n	800b288 <_strtod_l+0x700>
 800b40e:	991e      	ldr	r1, [sp, #120]	; 0x78
 800b410:	4642      	mov	r2, r8
 800b412:	4620      	mov	r0, r4
 800b414:	f001 fef2 	bl	800d1fc <__lshift>
 800b418:	901e      	str	r0, [sp, #120]	; 0x78
 800b41a:	2800      	cmp	r0, #0
 800b41c:	f47f af66 	bne.w	800b2ec <_strtod_l+0x764>
 800b420:	e5fe      	b.n	800b020 <_strtod_l+0x498>
 800b422:	465f      	mov	r7, fp
 800b424:	d16e      	bne.n	800b504 <_strtod_l+0x97c>
 800b426:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b428:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b42c:	b342      	cbz	r2, 800b480 <_strtod_l+0x8f8>
 800b42e:	4a32      	ldr	r2, [pc, #200]	; (800b4f8 <_strtod_l+0x970>)
 800b430:	4293      	cmp	r3, r2
 800b432:	d128      	bne.n	800b486 <_strtod_l+0x8fe>
 800b434:	9b04      	ldr	r3, [sp, #16]
 800b436:	4650      	mov	r0, sl
 800b438:	b1eb      	cbz	r3, 800b476 <_strtod_l+0x8ee>
 800b43a:	4a2d      	ldr	r2, [pc, #180]	; (800b4f0 <_strtod_l+0x968>)
 800b43c:	403a      	ands	r2, r7
 800b43e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800b442:	f04f 31ff 	mov.w	r1, #4294967295
 800b446:	d819      	bhi.n	800b47c <_strtod_l+0x8f4>
 800b448:	0d12      	lsrs	r2, r2, #20
 800b44a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b44e:	fa01 f303 	lsl.w	r3, r1, r3
 800b452:	4298      	cmp	r0, r3
 800b454:	d117      	bne.n	800b486 <_strtod_l+0x8fe>
 800b456:	4b29      	ldr	r3, [pc, #164]	; (800b4fc <_strtod_l+0x974>)
 800b458:	429f      	cmp	r7, r3
 800b45a:	d102      	bne.n	800b462 <_strtod_l+0x8da>
 800b45c:	3001      	adds	r0, #1
 800b45e:	f43f addf 	beq.w	800b020 <_strtod_l+0x498>
 800b462:	4b23      	ldr	r3, [pc, #140]	; (800b4f0 <_strtod_l+0x968>)
 800b464:	403b      	ands	r3, r7
 800b466:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800b46a:	f04f 0a00 	mov.w	sl, #0
 800b46e:	9b04      	ldr	r3, [sp, #16]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d1a0      	bne.n	800b3b6 <_strtod_l+0x82e>
 800b474:	e5de      	b.n	800b034 <_strtod_l+0x4ac>
 800b476:	f04f 33ff 	mov.w	r3, #4294967295
 800b47a:	e7ea      	b.n	800b452 <_strtod_l+0x8ca>
 800b47c:	460b      	mov	r3, r1
 800b47e:	e7e8      	b.n	800b452 <_strtod_l+0x8ca>
 800b480:	ea53 030a 	orrs.w	r3, r3, sl
 800b484:	d088      	beq.n	800b398 <_strtod_l+0x810>
 800b486:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b488:	b1db      	cbz	r3, 800b4c2 <_strtod_l+0x93a>
 800b48a:	423b      	tst	r3, r7
 800b48c:	d0ef      	beq.n	800b46e <_strtod_l+0x8e6>
 800b48e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b490:	9a04      	ldr	r2, [sp, #16]
 800b492:	4650      	mov	r0, sl
 800b494:	4659      	mov	r1, fp
 800b496:	b1c3      	cbz	r3, 800b4ca <_strtod_l+0x942>
 800b498:	f7ff fb59 	bl	800ab4e <sulp>
 800b49c:	4602      	mov	r2, r0
 800b49e:	460b      	mov	r3, r1
 800b4a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b4a4:	f7f4 ff1a 	bl	80002dc <__adddf3>
 800b4a8:	4682      	mov	sl, r0
 800b4aa:	468b      	mov	fp, r1
 800b4ac:	e7df      	b.n	800b46e <_strtod_l+0x8e6>
 800b4ae:	4013      	ands	r3, r2
 800b4b0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b4b4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b4b8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b4bc:	f04f 3aff 	mov.w	sl, #4294967295
 800b4c0:	e7d5      	b.n	800b46e <_strtod_l+0x8e6>
 800b4c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b4c4:	ea13 0f0a 	tst.w	r3, sl
 800b4c8:	e7e0      	b.n	800b48c <_strtod_l+0x904>
 800b4ca:	f7ff fb40 	bl	800ab4e <sulp>
 800b4ce:	4602      	mov	r2, r0
 800b4d0:	460b      	mov	r3, r1
 800b4d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b4d6:	f7f4 feff 	bl	80002d8 <__aeabi_dsub>
 800b4da:	2200      	movs	r2, #0
 800b4dc:	2300      	movs	r3, #0
 800b4de:	4682      	mov	sl, r0
 800b4e0:	468b      	mov	fp, r1
 800b4e2:	f7f5 fb19 	bl	8000b18 <__aeabi_dcmpeq>
 800b4e6:	2800      	cmp	r0, #0
 800b4e8:	d0c1      	beq.n	800b46e <_strtod_l+0x8e6>
 800b4ea:	e60e      	b.n	800b10a <_strtod_l+0x582>
 800b4ec:	fffffc02 	.word	0xfffffc02
 800b4f0:	7ff00000 	.word	0x7ff00000
 800b4f4:	39500000 	.word	0x39500000
 800b4f8:	000fffff 	.word	0x000fffff
 800b4fc:	7fefffff 	.word	0x7fefffff
 800b500:	0800f010 	.word	0x0800f010
 800b504:	4631      	mov	r1, r6
 800b506:	4628      	mov	r0, r5
 800b508:	f002 f860 	bl	800d5cc <__ratio>
 800b50c:	ec59 8b10 	vmov	r8, r9, d0
 800b510:	ee10 0a10 	vmov	r0, s0
 800b514:	2200      	movs	r2, #0
 800b516:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b51a:	4649      	mov	r1, r9
 800b51c:	f7f5 fb10 	bl	8000b40 <__aeabi_dcmple>
 800b520:	2800      	cmp	r0, #0
 800b522:	d07c      	beq.n	800b61e <_strtod_l+0xa96>
 800b524:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b526:	2b00      	cmp	r3, #0
 800b528:	d04c      	beq.n	800b5c4 <_strtod_l+0xa3c>
 800b52a:	4b95      	ldr	r3, [pc, #596]	; (800b780 <_strtod_l+0xbf8>)
 800b52c:	2200      	movs	r2, #0
 800b52e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800b532:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800b780 <_strtod_l+0xbf8>
 800b536:	f04f 0800 	mov.w	r8, #0
 800b53a:	4b92      	ldr	r3, [pc, #584]	; (800b784 <_strtod_l+0xbfc>)
 800b53c:	403b      	ands	r3, r7
 800b53e:	9311      	str	r3, [sp, #68]	; 0x44
 800b540:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b542:	4b91      	ldr	r3, [pc, #580]	; (800b788 <_strtod_l+0xc00>)
 800b544:	429a      	cmp	r2, r3
 800b546:	f040 80b2 	bne.w	800b6ae <_strtod_l+0xb26>
 800b54a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b54e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b552:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800b556:	ec4b ab10 	vmov	d0, sl, fp
 800b55a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800b55e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b562:	f001 ff5b 	bl	800d41c <__ulp>
 800b566:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b56a:	ec53 2b10 	vmov	r2, r3, d0
 800b56e:	f7f5 f86b 	bl	8000648 <__aeabi_dmul>
 800b572:	4652      	mov	r2, sl
 800b574:	465b      	mov	r3, fp
 800b576:	f7f4 feb1 	bl	80002dc <__adddf3>
 800b57a:	460b      	mov	r3, r1
 800b57c:	4981      	ldr	r1, [pc, #516]	; (800b784 <_strtod_l+0xbfc>)
 800b57e:	4a83      	ldr	r2, [pc, #524]	; (800b78c <_strtod_l+0xc04>)
 800b580:	4019      	ands	r1, r3
 800b582:	4291      	cmp	r1, r2
 800b584:	4682      	mov	sl, r0
 800b586:	d95e      	bls.n	800b646 <_strtod_l+0xabe>
 800b588:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b58a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800b58e:	4293      	cmp	r3, r2
 800b590:	d103      	bne.n	800b59a <_strtod_l+0xa12>
 800b592:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b594:	3301      	adds	r3, #1
 800b596:	f43f ad43 	beq.w	800b020 <_strtod_l+0x498>
 800b59a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800b798 <_strtod_l+0xc10>
 800b59e:	f04f 3aff 	mov.w	sl, #4294967295
 800b5a2:	991e      	ldr	r1, [sp, #120]	; 0x78
 800b5a4:	4620      	mov	r0, r4
 800b5a6:	f001 fc0d 	bl	800cdc4 <_Bfree>
 800b5aa:	9907      	ldr	r1, [sp, #28]
 800b5ac:	4620      	mov	r0, r4
 800b5ae:	f001 fc09 	bl	800cdc4 <_Bfree>
 800b5b2:	4631      	mov	r1, r6
 800b5b4:	4620      	mov	r0, r4
 800b5b6:	f001 fc05 	bl	800cdc4 <_Bfree>
 800b5ba:	4629      	mov	r1, r5
 800b5bc:	4620      	mov	r0, r4
 800b5be:	f001 fc01 	bl	800cdc4 <_Bfree>
 800b5c2:	e613      	b.n	800b1ec <_strtod_l+0x664>
 800b5c4:	f1ba 0f00 	cmp.w	sl, #0
 800b5c8:	d11b      	bne.n	800b602 <_strtod_l+0xa7a>
 800b5ca:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b5ce:	b9f3      	cbnz	r3, 800b60e <_strtod_l+0xa86>
 800b5d0:	4b6b      	ldr	r3, [pc, #428]	; (800b780 <_strtod_l+0xbf8>)
 800b5d2:	2200      	movs	r2, #0
 800b5d4:	4640      	mov	r0, r8
 800b5d6:	4649      	mov	r1, r9
 800b5d8:	f7f5 faa8 	bl	8000b2c <__aeabi_dcmplt>
 800b5dc:	b9d0      	cbnz	r0, 800b614 <_strtod_l+0xa8c>
 800b5de:	4640      	mov	r0, r8
 800b5e0:	4649      	mov	r1, r9
 800b5e2:	4b6b      	ldr	r3, [pc, #428]	; (800b790 <_strtod_l+0xc08>)
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	f7f5 f82f 	bl	8000648 <__aeabi_dmul>
 800b5ea:	4680      	mov	r8, r0
 800b5ec:	4689      	mov	r9, r1
 800b5ee:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b5f2:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800b5f6:	931b      	str	r3, [sp, #108]	; 0x6c
 800b5f8:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800b5fc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800b600:	e79b      	b.n	800b53a <_strtod_l+0x9b2>
 800b602:	f1ba 0f01 	cmp.w	sl, #1
 800b606:	d102      	bne.n	800b60e <_strtod_l+0xa86>
 800b608:	2f00      	cmp	r7, #0
 800b60a:	f43f ad7e 	beq.w	800b10a <_strtod_l+0x582>
 800b60e:	4b61      	ldr	r3, [pc, #388]	; (800b794 <_strtod_l+0xc0c>)
 800b610:	2200      	movs	r2, #0
 800b612:	e78c      	b.n	800b52e <_strtod_l+0x9a6>
 800b614:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800b790 <_strtod_l+0xc08>
 800b618:	f04f 0800 	mov.w	r8, #0
 800b61c:	e7e7      	b.n	800b5ee <_strtod_l+0xa66>
 800b61e:	4b5c      	ldr	r3, [pc, #368]	; (800b790 <_strtod_l+0xc08>)
 800b620:	4640      	mov	r0, r8
 800b622:	4649      	mov	r1, r9
 800b624:	2200      	movs	r2, #0
 800b626:	f7f5 f80f 	bl	8000648 <__aeabi_dmul>
 800b62a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b62c:	4680      	mov	r8, r0
 800b62e:	4689      	mov	r9, r1
 800b630:	b933      	cbnz	r3, 800b640 <_strtod_l+0xab8>
 800b632:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b636:	9012      	str	r0, [sp, #72]	; 0x48
 800b638:	9313      	str	r3, [sp, #76]	; 0x4c
 800b63a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800b63e:	e7dd      	b.n	800b5fc <_strtod_l+0xa74>
 800b640:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800b644:	e7f9      	b.n	800b63a <_strtod_l+0xab2>
 800b646:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800b64a:	9b04      	ldr	r3, [sp, #16]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d1a8      	bne.n	800b5a2 <_strtod_l+0xa1a>
 800b650:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b654:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b656:	0d1b      	lsrs	r3, r3, #20
 800b658:	051b      	lsls	r3, r3, #20
 800b65a:	429a      	cmp	r2, r3
 800b65c:	d1a1      	bne.n	800b5a2 <_strtod_l+0xa1a>
 800b65e:	4640      	mov	r0, r8
 800b660:	4649      	mov	r1, r9
 800b662:	f7f5 fb39 	bl	8000cd8 <__aeabi_d2lz>
 800b666:	f7f4 ffc1 	bl	80005ec <__aeabi_l2d>
 800b66a:	4602      	mov	r2, r0
 800b66c:	460b      	mov	r3, r1
 800b66e:	4640      	mov	r0, r8
 800b670:	4649      	mov	r1, r9
 800b672:	f7f4 fe31 	bl	80002d8 <__aeabi_dsub>
 800b676:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b678:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b67c:	ea43 030a 	orr.w	r3, r3, sl
 800b680:	4313      	orrs	r3, r2
 800b682:	4680      	mov	r8, r0
 800b684:	4689      	mov	r9, r1
 800b686:	d053      	beq.n	800b730 <_strtod_l+0xba8>
 800b688:	a335      	add	r3, pc, #212	; (adr r3, 800b760 <_strtod_l+0xbd8>)
 800b68a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b68e:	f7f5 fa4d 	bl	8000b2c <__aeabi_dcmplt>
 800b692:	2800      	cmp	r0, #0
 800b694:	f47f acce 	bne.w	800b034 <_strtod_l+0x4ac>
 800b698:	a333      	add	r3, pc, #204	; (adr r3, 800b768 <_strtod_l+0xbe0>)
 800b69a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b69e:	4640      	mov	r0, r8
 800b6a0:	4649      	mov	r1, r9
 800b6a2:	f7f5 fa61 	bl	8000b68 <__aeabi_dcmpgt>
 800b6a6:	2800      	cmp	r0, #0
 800b6a8:	f43f af7b 	beq.w	800b5a2 <_strtod_l+0xa1a>
 800b6ac:	e4c2      	b.n	800b034 <_strtod_l+0x4ac>
 800b6ae:	9b04      	ldr	r3, [sp, #16]
 800b6b0:	b333      	cbz	r3, 800b700 <_strtod_l+0xb78>
 800b6b2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b6b4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b6b8:	d822      	bhi.n	800b700 <_strtod_l+0xb78>
 800b6ba:	a32d      	add	r3, pc, #180	; (adr r3, 800b770 <_strtod_l+0xbe8>)
 800b6bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6c0:	4640      	mov	r0, r8
 800b6c2:	4649      	mov	r1, r9
 800b6c4:	f7f5 fa3c 	bl	8000b40 <__aeabi_dcmple>
 800b6c8:	b1a0      	cbz	r0, 800b6f4 <_strtod_l+0xb6c>
 800b6ca:	4649      	mov	r1, r9
 800b6cc:	4640      	mov	r0, r8
 800b6ce:	f7f5 fa93 	bl	8000bf8 <__aeabi_d2uiz>
 800b6d2:	2801      	cmp	r0, #1
 800b6d4:	bf38      	it	cc
 800b6d6:	2001      	movcc	r0, #1
 800b6d8:	f7f4 ff3c 	bl	8000554 <__aeabi_ui2d>
 800b6dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b6de:	4680      	mov	r8, r0
 800b6e0:	4689      	mov	r9, r1
 800b6e2:	bb13      	cbnz	r3, 800b72a <_strtod_l+0xba2>
 800b6e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b6e8:	9014      	str	r0, [sp, #80]	; 0x50
 800b6ea:	9315      	str	r3, [sp, #84]	; 0x54
 800b6ec:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800b6f0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800b6f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b6f6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b6f8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b6fc:	1a9b      	subs	r3, r3, r2
 800b6fe:	930d      	str	r3, [sp, #52]	; 0x34
 800b700:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b704:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800b708:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b70c:	f001 fe86 	bl	800d41c <__ulp>
 800b710:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b714:	ec53 2b10 	vmov	r2, r3, d0
 800b718:	f7f4 ff96 	bl	8000648 <__aeabi_dmul>
 800b71c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b720:	f7f4 fddc 	bl	80002dc <__adddf3>
 800b724:	4682      	mov	sl, r0
 800b726:	468b      	mov	fp, r1
 800b728:	e78f      	b.n	800b64a <_strtod_l+0xac2>
 800b72a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800b72e:	e7dd      	b.n	800b6ec <_strtod_l+0xb64>
 800b730:	a311      	add	r3, pc, #68	; (adr r3, 800b778 <_strtod_l+0xbf0>)
 800b732:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b736:	f7f5 f9f9 	bl	8000b2c <__aeabi_dcmplt>
 800b73a:	e7b4      	b.n	800b6a6 <_strtod_l+0xb1e>
 800b73c:	2300      	movs	r3, #0
 800b73e:	930e      	str	r3, [sp, #56]	; 0x38
 800b740:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b742:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b744:	6013      	str	r3, [r2, #0]
 800b746:	f7ff ba65 	b.w	800ac14 <_strtod_l+0x8c>
 800b74a:	2b65      	cmp	r3, #101	; 0x65
 800b74c:	f43f ab5d 	beq.w	800ae0a <_strtod_l+0x282>
 800b750:	2b45      	cmp	r3, #69	; 0x45
 800b752:	f43f ab5a 	beq.w	800ae0a <_strtod_l+0x282>
 800b756:	2201      	movs	r2, #1
 800b758:	f7ff bb92 	b.w	800ae80 <_strtod_l+0x2f8>
 800b75c:	f3af 8000 	nop.w
 800b760:	94a03595 	.word	0x94a03595
 800b764:	3fdfffff 	.word	0x3fdfffff
 800b768:	35afe535 	.word	0x35afe535
 800b76c:	3fe00000 	.word	0x3fe00000
 800b770:	ffc00000 	.word	0xffc00000
 800b774:	41dfffff 	.word	0x41dfffff
 800b778:	94a03595 	.word	0x94a03595
 800b77c:	3fcfffff 	.word	0x3fcfffff
 800b780:	3ff00000 	.word	0x3ff00000
 800b784:	7ff00000 	.word	0x7ff00000
 800b788:	7fe00000 	.word	0x7fe00000
 800b78c:	7c9fffff 	.word	0x7c9fffff
 800b790:	3fe00000 	.word	0x3fe00000
 800b794:	bff00000 	.word	0xbff00000
 800b798:	7fefffff 	.word	0x7fefffff

0800b79c <_strtod_r>:
 800b79c:	4b01      	ldr	r3, [pc, #4]	; (800b7a4 <_strtod_r+0x8>)
 800b79e:	f7ff b9f3 	b.w	800ab88 <_strtod_l>
 800b7a2:	bf00      	nop
 800b7a4:	20000098 	.word	0x20000098

0800b7a8 <_strtol_l.isra.0>:
 800b7a8:	2b01      	cmp	r3, #1
 800b7aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b7ae:	d001      	beq.n	800b7b4 <_strtol_l.isra.0+0xc>
 800b7b0:	2b24      	cmp	r3, #36	; 0x24
 800b7b2:	d906      	bls.n	800b7c2 <_strtol_l.isra.0+0x1a>
 800b7b4:	f7fe fa5e 	bl	8009c74 <__errno>
 800b7b8:	2316      	movs	r3, #22
 800b7ba:	6003      	str	r3, [r0, #0]
 800b7bc:	2000      	movs	r0, #0
 800b7be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7c2:	4f3a      	ldr	r7, [pc, #232]	; (800b8ac <_strtol_l.isra.0+0x104>)
 800b7c4:	468e      	mov	lr, r1
 800b7c6:	4676      	mov	r6, lr
 800b7c8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800b7cc:	5de5      	ldrb	r5, [r4, r7]
 800b7ce:	f015 0508 	ands.w	r5, r5, #8
 800b7d2:	d1f8      	bne.n	800b7c6 <_strtol_l.isra.0+0x1e>
 800b7d4:	2c2d      	cmp	r4, #45	; 0x2d
 800b7d6:	d134      	bne.n	800b842 <_strtol_l.isra.0+0x9a>
 800b7d8:	f89e 4000 	ldrb.w	r4, [lr]
 800b7dc:	f04f 0801 	mov.w	r8, #1
 800b7e0:	f106 0e02 	add.w	lr, r6, #2
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d05c      	beq.n	800b8a2 <_strtol_l.isra.0+0xfa>
 800b7e8:	2b10      	cmp	r3, #16
 800b7ea:	d10c      	bne.n	800b806 <_strtol_l.isra.0+0x5e>
 800b7ec:	2c30      	cmp	r4, #48	; 0x30
 800b7ee:	d10a      	bne.n	800b806 <_strtol_l.isra.0+0x5e>
 800b7f0:	f89e 4000 	ldrb.w	r4, [lr]
 800b7f4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800b7f8:	2c58      	cmp	r4, #88	; 0x58
 800b7fa:	d14d      	bne.n	800b898 <_strtol_l.isra.0+0xf0>
 800b7fc:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800b800:	2310      	movs	r3, #16
 800b802:	f10e 0e02 	add.w	lr, lr, #2
 800b806:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800b80a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b80e:	2600      	movs	r6, #0
 800b810:	fbbc f9f3 	udiv	r9, ip, r3
 800b814:	4635      	mov	r5, r6
 800b816:	fb03 ca19 	mls	sl, r3, r9, ip
 800b81a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800b81e:	2f09      	cmp	r7, #9
 800b820:	d818      	bhi.n	800b854 <_strtol_l.isra.0+0xac>
 800b822:	463c      	mov	r4, r7
 800b824:	42a3      	cmp	r3, r4
 800b826:	dd24      	ble.n	800b872 <_strtol_l.isra.0+0xca>
 800b828:	2e00      	cmp	r6, #0
 800b82a:	db1f      	blt.n	800b86c <_strtol_l.isra.0+0xc4>
 800b82c:	45a9      	cmp	r9, r5
 800b82e:	d31d      	bcc.n	800b86c <_strtol_l.isra.0+0xc4>
 800b830:	d101      	bne.n	800b836 <_strtol_l.isra.0+0x8e>
 800b832:	45a2      	cmp	sl, r4
 800b834:	db1a      	blt.n	800b86c <_strtol_l.isra.0+0xc4>
 800b836:	fb05 4503 	mla	r5, r5, r3, r4
 800b83a:	2601      	movs	r6, #1
 800b83c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800b840:	e7eb      	b.n	800b81a <_strtol_l.isra.0+0x72>
 800b842:	2c2b      	cmp	r4, #43	; 0x2b
 800b844:	bf08      	it	eq
 800b846:	f89e 4000 	ldrbeq.w	r4, [lr]
 800b84a:	46a8      	mov	r8, r5
 800b84c:	bf08      	it	eq
 800b84e:	f106 0e02 	addeq.w	lr, r6, #2
 800b852:	e7c7      	b.n	800b7e4 <_strtol_l.isra.0+0x3c>
 800b854:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800b858:	2f19      	cmp	r7, #25
 800b85a:	d801      	bhi.n	800b860 <_strtol_l.isra.0+0xb8>
 800b85c:	3c37      	subs	r4, #55	; 0x37
 800b85e:	e7e1      	b.n	800b824 <_strtol_l.isra.0+0x7c>
 800b860:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800b864:	2f19      	cmp	r7, #25
 800b866:	d804      	bhi.n	800b872 <_strtol_l.isra.0+0xca>
 800b868:	3c57      	subs	r4, #87	; 0x57
 800b86a:	e7db      	b.n	800b824 <_strtol_l.isra.0+0x7c>
 800b86c:	f04f 36ff 	mov.w	r6, #4294967295
 800b870:	e7e4      	b.n	800b83c <_strtol_l.isra.0+0x94>
 800b872:	2e00      	cmp	r6, #0
 800b874:	da05      	bge.n	800b882 <_strtol_l.isra.0+0xda>
 800b876:	2322      	movs	r3, #34	; 0x22
 800b878:	6003      	str	r3, [r0, #0]
 800b87a:	4665      	mov	r5, ip
 800b87c:	b942      	cbnz	r2, 800b890 <_strtol_l.isra.0+0xe8>
 800b87e:	4628      	mov	r0, r5
 800b880:	e79d      	b.n	800b7be <_strtol_l.isra.0+0x16>
 800b882:	f1b8 0f00 	cmp.w	r8, #0
 800b886:	d000      	beq.n	800b88a <_strtol_l.isra.0+0xe2>
 800b888:	426d      	negs	r5, r5
 800b88a:	2a00      	cmp	r2, #0
 800b88c:	d0f7      	beq.n	800b87e <_strtol_l.isra.0+0xd6>
 800b88e:	b10e      	cbz	r6, 800b894 <_strtol_l.isra.0+0xec>
 800b890:	f10e 31ff 	add.w	r1, lr, #4294967295
 800b894:	6011      	str	r1, [r2, #0]
 800b896:	e7f2      	b.n	800b87e <_strtol_l.isra.0+0xd6>
 800b898:	2430      	movs	r4, #48	; 0x30
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d1b3      	bne.n	800b806 <_strtol_l.isra.0+0x5e>
 800b89e:	2308      	movs	r3, #8
 800b8a0:	e7b1      	b.n	800b806 <_strtol_l.isra.0+0x5e>
 800b8a2:	2c30      	cmp	r4, #48	; 0x30
 800b8a4:	d0a4      	beq.n	800b7f0 <_strtol_l.isra.0+0x48>
 800b8a6:	230a      	movs	r3, #10
 800b8a8:	e7ad      	b.n	800b806 <_strtol_l.isra.0+0x5e>
 800b8aa:	bf00      	nop
 800b8ac:	0800f039 	.word	0x0800f039

0800b8b0 <_strtol_r>:
 800b8b0:	f7ff bf7a 	b.w	800b7a8 <_strtol_l.isra.0>

0800b8b4 <_write_r>:
 800b8b4:	b538      	push	{r3, r4, r5, lr}
 800b8b6:	4d07      	ldr	r5, [pc, #28]	; (800b8d4 <_write_r+0x20>)
 800b8b8:	4604      	mov	r4, r0
 800b8ba:	4608      	mov	r0, r1
 800b8bc:	4611      	mov	r1, r2
 800b8be:	2200      	movs	r2, #0
 800b8c0:	602a      	str	r2, [r5, #0]
 800b8c2:	461a      	mov	r2, r3
 800b8c4:	f7fa fcbd 	bl	8006242 <_write>
 800b8c8:	1c43      	adds	r3, r0, #1
 800b8ca:	d102      	bne.n	800b8d2 <_write_r+0x1e>
 800b8cc:	682b      	ldr	r3, [r5, #0]
 800b8ce:	b103      	cbz	r3, 800b8d2 <_write_r+0x1e>
 800b8d0:	6023      	str	r3, [r4, #0]
 800b8d2:	bd38      	pop	{r3, r4, r5, pc}
 800b8d4:	20000794 	.word	0x20000794

0800b8d8 <_close_r>:
 800b8d8:	b538      	push	{r3, r4, r5, lr}
 800b8da:	4d06      	ldr	r5, [pc, #24]	; (800b8f4 <_close_r+0x1c>)
 800b8dc:	2300      	movs	r3, #0
 800b8de:	4604      	mov	r4, r0
 800b8e0:	4608      	mov	r0, r1
 800b8e2:	602b      	str	r3, [r5, #0]
 800b8e4:	f7fa fcc9 	bl	800627a <_close>
 800b8e8:	1c43      	adds	r3, r0, #1
 800b8ea:	d102      	bne.n	800b8f2 <_close_r+0x1a>
 800b8ec:	682b      	ldr	r3, [r5, #0]
 800b8ee:	b103      	cbz	r3, 800b8f2 <_close_r+0x1a>
 800b8f0:	6023      	str	r3, [r4, #0]
 800b8f2:	bd38      	pop	{r3, r4, r5, pc}
 800b8f4:	20000794 	.word	0x20000794

0800b8f8 <quorem>:
 800b8f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8fc:	6903      	ldr	r3, [r0, #16]
 800b8fe:	690c      	ldr	r4, [r1, #16]
 800b900:	42a3      	cmp	r3, r4
 800b902:	4607      	mov	r7, r0
 800b904:	f2c0 8081 	blt.w	800ba0a <quorem+0x112>
 800b908:	3c01      	subs	r4, #1
 800b90a:	f101 0814 	add.w	r8, r1, #20
 800b90e:	f100 0514 	add.w	r5, r0, #20
 800b912:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b916:	9301      	str	r3, [sp, #4]
 800b918:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b91c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b920:	3301      	adds	r3, #1
 800b922:	429a      	cmp	r2, r3
 800b924:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b928:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b92c:	fbb2 f6f3 	udiv	r6, r2, r3
 800b930:	d331      	bcc.n	800b996 <quorem+0x9e>
 800b932:	f04f 0e00 	mov.w	lr, #0
 800b936:	4640      	mov	r0, r8
 800b938:	46ac      	mov	ip, r5
 800b93a:	46f2      	mov	sl, lr
 800b93c:	f850 2b04 	ldr.w	r2, [r0], #4
 800b940:	b293      	uxth	r3, r2
 800b942:	fb06 e303 	mla	r3, r6, r3, lr
 800b946:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b94a:	b29b      	uxth	r3, r3
 800b94c:	ebaa 0303 	sub.w	r3, sl, r3
 800b950:	0c12      	lsrs	r2, r2, #16
 800b952:	f8dc a000 	ldr.w	sl, [ip]
 800b956:	fb06 e202 	mla	r2, r6, r2, lr
 800b95a:	fa13 f38a 	uxtah	r3, r3, sl
 800b95e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b962:	fa1f fa82 	uxth.w	sl, r2
 800b966:	f8dc 2000 	ldr.w	r2, [ip]
 800b96a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800b96e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b972:	b29b      	uxth	r3, r3
 800b974:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b978:	4581      	cmp	r9, r0
 800b97a:	f84c 3b04 	str.w	r3, [ip], #4
 800b97e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b982:	d2db      	bcs.n	800b93c <quorem+0x44>
 800b984:	f855 300b 	ldr.w	r3, [r5, fp]
 800b988:	b92b      	cbnz	r3, 800b996 <quorem+0x9e>
 800b98a:	9b01      	ldr	r3, [sp, #4]
 800b98c:	3b04      	subs	r3, #4
 800b98e:	429d      	cmp	r5, r3
 800b990:	461a      	mov	r2, r3
 800b992:	d32e      	bcc.n	800b9f2 <quorem+0xfa>
 800b994:	613c      	str	r4, [r7, #16]
 800b996:	4638      	mov	r0, r7
 800b998:	f001 fc9c 	bl	800d2d4 <__mcmp>
 800b99c:	2800      	cmp	r0, #0
 800b99e:	db24      	blt.n	800b9ea <quorem+0xf2>
 800b9a0:	3601      	adds	r6, #1
 800b9a2:	4628      	mov	r0, r5
 800b9a4:	f04f 0c00 	mov.w	ip, #0
 800b9a8:	f858 2b04 	ldr.w	r2, [r8], #4
 800b9ac:	f8d0 e000 	ldr.w	lr, [r0]
 800b9b0:	b293      	uxth	r3, r2
 800b9b2:	ebac 0303 	sub.w	r3, ip, r3
 800b9b6:	0c12      	lsrs	r2, r2, #16
 800b9b8:	fa13 f38e 	uxtah	r3, r3, lr
 800b9bc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b9c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b9c4:	b29b      	uxth	r3, r3
 800b9c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b9ca:	45c1      	cmp	r9, r8
 800b9cc:	f840 3b04 	str.w	r3, [r0], #4
 800b9d0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b9d4:	d2e8      	bcs.n	800b9a8 <quorem+0xb0>
 800b9d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b9da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b9de:	b922      	cbnz	r2, 800b9ea <quorem+0xf2>
 800b9e0:	3b04      	subs	r3, #4
 800b9e2:	429d      	cmp	r5, r3
 800b9e4:	461a      	mov	r2, r3
 800b9e6:	d30a      	bcc.n	800b9fe <quorem+0x106>
 800b9e8:	613c      	str	r4, [r7, #16]
 800b9ea:	4630      	mov	r0, r6
 800b9ec:	b003      	add	sp, #12
 800b9ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9f2:	6812      	ldr	r2, [r2, #0]
 800b9f4:	3b04      	subs	r3, #4
 800b9f6:	2a00      	cmp	r2, #0
 800b9f8:	d1cc      	bne.n	800b994 <quorem+0x9c>
 800b9fa:	3c01      	subs	r4, #1
 800b9fc:	e7c7      	b.n	800b98e <quorem+0x96>
 800b9fe:	6812      	ldr	r2, [r2, #0]
 800ba00:	3b04      	subs	r3, #4
 800ba02:	2a00      	cmp	r2, #0
 800ba04:	d1f0      	bne.n	800b9e8 <quorem+0xf0>
 800ba06:	3c01      	subs	r4, #1
 800ba08:	e7eb      	b.n	800b9e2 <quorem+0xea>
 800ba0a:	2000      	movs	r0, #0
 800ba0c:	e7ee      	b.n	800b9ec <quorem+0xf4>
	...

0800ba10 <_dtoa_r>:
 800ba10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba14:	ed2d 8b02 	vpush	{d8}
 800ba18:	ec57 6b10 	vmov	r6, r7, d0
 800ba1c:	b095      	sub	sp, #84	; 0x54
 800ba1e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ba20:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ba24:	9105      	str	r1, [sp, #20]
 800ba26:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800ba2a:	4604      	mov	r4, r0
 800ba2c:	9209      	str	r2, [sp, #36]	; 0x24
 800ba2e:	930f      	str	r3, [sp, #60]	; 0x3c
 800ba30:	b975      	cbnz	r5, 800ba50 <_dtoa_r+0x40>
 800ba32:	2010      	movs	r0, #16
 800ba34:	f001 f95e 	bl	800ccf4 <malloc>
 800ba38:	4602      	mov	r2, r0
 800ba3a:	6260      	str	r0, [r4, #36]	; 0x24
 800ba3c:	b920      	cbnz	r0, 800ba48 <_dtoa_r+0x38>
 800ba3e:	4bb2      	ldr	r3, [pc, #712]	; (800bd08 <_dtoa_r+0x2f8>)
 800ba40:	21ea      	movs	r1, #234	; 0xea
 800ba42:	48b2      	ldr	r0, [pc, #712]	; (800bd0c <_dtoa_r+0x2fc>)
 800ba44:	f002 fcaa 	bl	800e39c <__assert_func>
 800ba48:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ba4c:	6005      	str	r5, [r0, #0]
 800ba4e:	60c5      	str	r5, [r0, #12]
 800ba50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ba52:	6819      	ldr	r1, [r3, #0]
 800ba54:	b151      	cbz	r1, 800ba6c <_dtoa_r+0x5c>
 800ba56:	685a      	ldr	r2, [r3, #4]
 800ba58:	604a      	str	r2, [r1, #4]
 800ba5a:	2301      	movs	r3, #1
 800ba5c:	4093      	lsls	r3, r2
 800ba5e:	608b      	str	r3, [r1, #8]
 800ba60:	4620      	mov	r0, r4
 800ba62:	f001 f9af 	bl	800cdc4 <_Bfree>
 800ba66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ba68:	2200      	movs	r2, #0
 800ba6a:	601a      	str	r2, [r3, #0]
 800ba6c:	1e3b      	subs	r3, r7, #0
 800ba6e:	bfb9      	ittee	lt
 800ba70:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ba74:	9303      	strlt	r3, [sp, #12]
 800ba76:	2300      	movge	r3, #0
 800ba78:	f8c8 3000 	strge.w	r3, [r8]
 800ba7c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800ba80:	4ba3      	ldr	r3, [pc, #652]	; (800bd10 <_dtoa_r+0x300>)
 800ba82:	bfbc      	itt	lt
 800ba84:	2201      	movlt	r2, #1
 800ba86:	f8c8 2000 	strlt.w	r2, [r8]
 800ba8a:	ea33 0309 	bics.w	r3, r3, r9
 800ba8e:	d11b      	bne.n	800bac8 <_dtoa_r+0xb8>
 800ba90:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ba92:	f242 730f 	movw	r3, #9999	; 0x270f
 800ba96:	6013      	str	r3, [r2, #0]
 800ba98:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ba9c:	4333      	orrs	r3, r6
 800ba9e:	f000 857a 	beq.w	800c596 <_dtoa_r+0xb86>
 800baa2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800baa4:	b963      	cbnz	r3, 800bac0 <_dtoa_r+0xb0>
 800baa6:	4b9b      	ldr	r3, [pc, #620]	; (800bd14 <_dtoa_r+0x304>)
 800baa8:	e024      	b.n	800baf4 <_dtoa_r+0xe4>
 800baaa:	4b9b      	ldr	r3, [pc, #620]	; (800bd18 <_dtoa_r+0x308>)
 800baac:	9300      	str	r3, [sp, #0]
 800baae:	3308      	adds	r3, #8
 800bab0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bab2:	6013      	str	r3, [r2, #0]
 800bab4:	9800      	ldr	r0, [sp, #0]
 800bab6:	b015      	add	sp, #84	; 0x54
 800bab8:	ecbd 8b02 	vpop	{d8}
 800babc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bac0:	4b94      	ldr	r3, [pc, #592]	; (800bd14 <_dtoa_r+0x304>)
 800bac2:	9300      	str	r3, [sp, #0]
 800bac4:	3303      	adds	r3, #3
 800bac6:	e7f3      	b.n	800bab0 <_dtoa_r+0xa0>
 800bac8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bacc:	2200      	movs	r2, #0
 800bace:	ec51 0b17 	vmov	r0, r1, d7
 800bad2:	2300      	movs	r3, #0
 800bad4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800bad8:	f7f5 f81e 	bl	8000b18 <__aeabi_dcmpeq>
 800badc:	4680      	mov	r8, r0
 800bade:	b158      	cbz	r0, 800baf8 <_dtoa_r+0xe8>
 800bae0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bae2:	2301      	movs	r3, #1
 800bae4:	6013      	str	r3, [r2, #0]
 800bae6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bae8:	2b00      	cmp	r3, #0
 800baea:	f000 8551 	beq.w	800c590 <_dtoa_r+0xb80>
 800baee:	488b      	ldr	r0, [pc, #556]	; (800bd1c <_dtoa_r+0x30c>)
 800baf0:	6018      	str	r0, [r3, #0]
 800baf2:	1e43      	subs	r3, r0, #1
 800baf4:	9300      	str	r3, [sp, #0]
 800baf6:	e7dd      	b.n	800bab4 <_dtoa_r+0xa4>
 800baf8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800bafc:	aa12      	add	r2, sp, #72	; 0x48
 800bafe:	a913      	add	r1, sp, #76	; 0x4c
 800bb00:	4620      	mov	r0, r4
 800bb02:	f001 fd07 	bl	800d514 <__d2b>
 800bb06:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bb0a:	4683      	mov	fp, r0
 800bb0c:	2d00      	cmp	r5, #0
 800bb0e:	d07c      	beq.n	800bc0a <_dtoa_r+0x1fa>
 800bb10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bb12:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800bb16:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bb1a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800bb1e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800bb22:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800bb26:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bb2a:	4b7d      	ldr	r3, [pc, #500]	; (800bd20 <_dtoa_r+0x310>)
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	4630      	mov	r0, r6
 800bb30:	4639      	mov	r1, r7
 800bb32:	f7f4 fbd1 	bl	80002d8 <__aeabi_dsub>
 800bb36:	a36e      	add	r3, pc, #440	; (adr r3, 800bcf0 <_dtoa_r+0x2e0>)
 800bb38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb3c:	f7f4 fd84 	bl	8000648 <__aeabi_dmul>
 800bb40:	a36d      	add	r3, pc, #436	; (adr r3, 800bcf8 <_dtoa_r+0x2e8>)
 800bb42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb46:	f7f4 fbc9 	bl	80002dc <__adddf3>
 800bb4a:	4606      	mov	r6, r0
 800bb4c:	4628      	mov	r0, r5
 800bb4e:	460f      	mov	r7, r1
 800bb50:	f7f4 fd10 	bl	8000574 <__aeabi_i2d>
 800bb54:	a36a      	add	r3, pc, #424	; (adr r3, 800bd00 <_dtoa_r+0x2f0>)
 800bb56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb5a:	f7f4 fd75 	bl	8000648 <__aeabi_dmul>
 800bb5e:	4602      	mov	r2, r0
 800bb60:	460b      	mov	r3, r1
 800bb62:	4630      	mov	r0, r6
 800bb64:	4639      	mov	r1, r7
 800bb66:	f7f4 fbb9 	bl	80002dc <__adddf3>
 800bb6a:	4606      	mov	r6, r0
 800bb6c:	460f      	mov	r7, r1
 800bb6e:	f7f5 f81b 	bl	8000ba8 <__aeabi_d2iz>
 800bb72:	2200      	movs	r2, #0
 800bb74:	4682      	mov	sl, r0
 800bb76:	2300      	movs	r3, #0
 800bb78:	4630      	mov	r0, r6
 800bb7a:	4639      	mov	r1, r7
 800bb7c:	f7f4 ffd6 	bl	8000b2c <__aeabi_dcmplt>
 800bb80:	b148      	cbz	r0, 800bb96 <_dtoa_r+0x186>
 800bb82:	4650      	mov	r0, sl
 800bb84:	f7f4 fcf6 	bl	8000574 <__aeabi_i2d>
 800bb88:	4632      	mov	r2, r6
 800bb8a:	463b      	mov	r3, r7
 800bb8c:	f7f4 ffc4 	bl	8000b18 <__aeabi_dcmpeq>
 800bb90:	b908      	cbnz	r0, 800bb96 <_dtoa_r+0x186>
 800bb92:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bb96:	f1ba 0f16 	cmp.w	sl, #22
 800bb9a:	d854      	bhi.n	800bc46 <_dtoa_r+0x236>
 800bb9c:	4b61      	ldr	r3, [pc, #388]	; (800bd24 <_dtoa_r+0x314>)
 800bb9e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800bba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bba6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800bbaa:	f7f4 ffbf 	bl	8000b2c <__aeabi_dcmplt>
 800bbae:	2800      	cmp	r0, #0
 800bbb0:	d04b      	beq.n	800bc4a <_dtoa_r+0x23a>
 800bbb2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bbb6:	2300      	movs	r3, #0
 800bbb8:	930e      	str	r3, [sp, #56]	; 0x38
 800bbba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bbbc:	1b5d      	subs	r5, r3, r5
 800bbbe:	1e6b      	subs	r3, r5, #1
 800bbc0:	9304      	str	r3, [sp, #16]
 800bbc2:	bf43      	ittte	mi
 800bbc4:	2300      	movmi	r3, #0
 800bbc6:	f1c5 0801 	rsbmi	r8, r5, #1
 800bbca:	9304      	strmi	r3, [sp, #16]
 800bbcc:	f04f 0800 	movpl.w	r8, #0
 800bbd0:	f1ba 0f00 	cmp.w	sl, #0
 800bbd4:	db3b      	blt.n	800bc4e <_dtoa_r+0x23e>
 800bbd6:	9b04      	ldr	r3, [sp, #16]
 800bbd8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800bbdc:	4453      	add	r3, sl
 800bbde:	9304      	str	r3, [sp, #16]
 800bbe0:	2300      	movs	r3, #0
 800bbe2:	9306      	str	r3, [sp, #24]
 800bbe4:	9b05      	ldr	r3, [sp, #20]
 800bbe6:	2b09      	cmp	r3, #9
 800bbe8:	d869      	bhi.n	800bcbe <_dtoa_r+0x2ae>
 800bbea:	2b05      	cmp	r3, #5
 800bbec:	bfc4      	itt	gt
 800bbee:	3b04      	subgt	r3, #4
 800bbf0:	9305      	strgt	r3, [sp, #20]
 800bbf2:	9b05      	ldr	r3, [sp, #20]
 800bbf4:	f1a3 0302 	sub.w	r3, r3, #2
 800bbf8:	bfcc      	ite	gt
 800bbfa:	2500      	movgt	r5, #0
 800bbfc:	2501      	movle	r5, #1
 800bbfe:	2b03      	cmp	r3, #3
 800bc00:	d869      	bhi.n	800bcd6 <_dtoa_r+0x2c6>
 800bc02:	e8df f003 	tbb	[pc, r3]
 800bc06:	4e2c      	.short	0x4e2c
 800bc08:	5a4c      	.short	0x5a4c
 800bc0a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800bc0e:	441d      	add	r5, r3
 800bc10:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800bc14:	2b20      	cmp	r3, #32
 800bc16:	bfc1      	itttt	gt
 800bc18:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bc1c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800bc20:	fa09 f303 	lslgt.w	r3, r9, r3
 800bc24:	fa26 f000 	lsrgt.w	r0, r6, r0
 800bc28:	bfda      	itte	le
 800bc2a:	f1c3 0320 	rsble	r3, r3, #32
 800bc2e:	fa06 f003 	lslle.w	r0, r6, r3
 800bc32:	4318      	orrgt	r0, r3
 800bc34:	f7f4 fc8e 	bl	8000554 <__aeabi_ui2d>
 800bc38:	2301      	movs	r3, #1
 800bc3a:	4606      	mov	r6, r0
 800bc3c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800bc40:	3d01      	subs	r5, #1
 800bc42:	9310      	str	r3, [sp, #64]	; 0x40
 800bc44:	e771      	b.n	800bb2a <_dtoa_r+0x11a>
 800bc46:	2301      	movs	r3, #1
 800bc48:	e7b6      	b.n	800bbb8 <_dtoa_r+0x1a8>
 800bc4a:	900e      	str	r0, [sp, #56]	; 0x38
 800bc4c:	e7b5      	b.n	800bbba <_dtoa_r+0x1aa>
 800bc4e:	f1ca 0300 	rsb	r3, sl, #0
 800bc52:	9306      	str	r3, [sp, #24]
 800bc54:	2300      	movs	r3, #0
 800bc56:	eba8 080a 	sub.w	r8, r8, sl
 800bc5a:	930d      	str	r3, [sp, #52]	; 0x34
 800bc5c:	e7c2      	b.n	800bbe4 <_dtoa_r+0x1d4>
 800bc5e:	2300      	movs	r3, #0
 800bc60:	9308      	str	r3, [sp, #32]
 800bc62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	dc39      	bgt.n	800bcdc <_dtoa_r+0x2cc>
 800bc68:	f04f 0901 	mov.w	r9, #1
 800bc6c:	f8cd 9004 	str.w	r9, [sp, #4]
 800bc70:	464b      	mov	r3, r9
 800bc72:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800bc76:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800bc78:	2200      	movs	r2, #0
 800bc7a:	6042      	str	r2, [r0, #4]
 800bc7c:	2204      	movs	r2, #4
 800bc7e:	f102 0614 	add.w	r6, r2, #20
 800bc82:	429e      	cmp	r6, r3
 800bc84:	6841      	ldr	r1, [r0, #4]
 800bc86:	d92f      	bls.n	800bce8 <_dtoa_r+0x2d8>
 800bc88:	4620      	mov	r0, r4
 800bc8a:	f001 f85b 	bl	800cd44 <_Balloc>
 800bc8e:	9000      	str	r0, [sp, #0]
 800bc90:	2800      	cmp	r0, #0
 800bc92:	d14b      	bne.n	800bd2c <_dtoa_r+0x31c>
 800bc94:	4b24      	ldr	r3, [pc, #144]	; (800bd28 <_dtoa_r+0x318>)
 800bc96:	4602      	mov	r2, r0
 800bc98:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800bc9c:	e6d1      	b.n	800ba42 <_dtoa_r+0x32>
 800bc9e:	2301      	movs	r3, #1
 800bca0:	e7de      	b.n	800bc60 <_dtoa_r+0x250>
 800bca2:	2300      	movs	r3, #0
 800bca4:	9308      	str	r3, [sp, #32]
 800bca6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bca8:	eb0a 0903 	add.w	r9, sl, r3
 800bcac:	f109 0301 	add.w	r3, r9, #1
 800bcb0:	2b01      	cmp	r3, #1
 800bcb2:	9301      	str	r3, [sp, #4]
 800bcb4:	bfb8      	it	lt
 800bcb6:	2301      	movlt	r3, #1
 800bcb8:	e7dd      	b.n	800bc76 <_dtoa_r+0x266>
 800bcba:	2301      	movs	r3, #1
 800bcbc:	e7f2      	b.n	800bca4 <_dtoa_r+0x294>
 800bcbe:	2501      	movs	r5, #1
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	9305      	str	r3, [sp, #20]
 800bcc4:	9508      	str	r5, [sp, #32]
 800bcc6:	f04f 39ff 	mov.w	r9, #4294967295
 800bcca:	2200      	movs	r2, #0
 800bccc:	f8cd 9004 	str.w	r9, [sp, #4]
 800bcd0:	2312      	movs	r3, #18
 800bcd2:	9209      	str	r2, [sp, #36]	; 0x24
 800bcd4:	e7cf      	b.n	800bc76 <_dtoa_r+0x266>
 800bcd6:	2301      	movs	r3, #1
 800bcd8:	9308      	str	r3, [sp, #32]
 800bcda:	e7f4      	b.n	800bcc6 <_dtoa_r+0x2b6>
 800bcdc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800bce0:	f8cd 9004 	str.w	r9, [sp, #4]
 800bce4:	464b      	mov	r3, r9
 800bce6:	e7c6      	b.n	800bc76 <_dtoa_r+0x266>
 800bce8:	3101      	adds	r1, #1
 800bcea:	6041      	str	r1, [r0, #4]
 800bcec:	0052      	lsls	r2, r2, #1
 800bcee:	e7c6      	b.n	800bc7e <_dtoa_r+0x26e>
 800bcf0:	636f4361 	.word	0x636f4361
 800bcf4:	3fd287a7 	.word	0x3fd287a7
 800bcf8:	8b60c8b3 	.word	0x8b60c8b3
 800bcfc:	3fc68a28 	.word	0x3fc68a28
 800bd00:	509f79fb 	.word	0x509f79fb
 800bd04:	3fd34413 	.word	0x3fd34413
 800bd08:	0800f146 	.word	0x0800f146
 800bd0c:	0800f15d 	.word	0x0800f15d
 800bd10:	7ff00000 	.word	0x7ff00000
 800bd14:	0800f142 	.word	0x0800f142
 800bd18:	0800f139 	.word	0x0800f139
 800bd1c:	0800f3c2 	.word	0x0800f3c2
 800bd20:	3ff80000 	.word	0x3ff80000
 800bd24:	0800f2d8 	.word	0x0800f2d8
 800bd28:	0800f1bc 	.word	0x0800f1bc
 800bd2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bd2e:	9a00      	ldr	r2, [sp, #0]
 800bd30:	601a      	str	r2, [r3, #0]
 800bd32:	9b01      	ldr	r3, [sp, #4]
 800bd34:	2b0e      	cmp	r3, #14
 800bd36:	f200 80ad 	bhi.w	800be94 <_dtoa_r+0x484>
 800bd3a:	2d00      	cmp	r5, #0
 800bd3c:	f000 80aa 	beq.w	800be94 <_dtoa_r+0x484>
 800bd40:	f1ba 0f00 	cmp.w	sl, #0
 800bd44:	dd36      	ble.n	800bdb4 <_dtoa_r+0x3a4>
 800bd46:	4ac3      	ldr	r2, [pc, #780]	; (800c054 <_dtoa_r+0x644>)
 800bd48:	f00a 030f 	and.w	r3, sl, #15
 800bd4c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bd50:	ed93 7b00 	vldr	d7, [r3]
 800bd54:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800bd58:	ea4f 172a 	mov.w	r7, sl, asr #4
 800bd5c:	eeb0 8a47 	vmov.f32	s16, s14
 800bd60:	eef0 8a67 	vmov.f32	s17, s15
 800bd64:	d016      	beq.n	800bd94 <_dtoa_r+0x384>
 800bd66:	4bbc      	ldr	r3, [pc, #752]	; (800c058 <_dtoa_r+0x648>)
 800bd68:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800bd6c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bd70:	f7f4 fd94 	bl	800089c <__aeabi_ddiv>
 800bd74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd78:	f007 070f 	and.w	r7, r7, #15
 800bd7c:	2503      	movs	r5, #3
 800bd7e:	4eb6      	ldr	r6, [pc, #728]	; (800c058 <_dtoa_r+0x648>)
 800bd80:	b957      	cbnz	r7, 800bd98 <_dtoa_r+0x388>
 800bd82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd86:	ec53 2b18 	vmov	r2, r3, d8
 800bd8a:	f7f4 fd87 	bl	800089c <__aeabi_ddiv>
 800bd8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd92:	e029      	b.n	800bde8 <_dtoa_r+0x3d8>
 800bd94:	2502      	movs	r5, #2
 800bd96:	e7f2      	b.n	800bd7e <_dtoa_r+0x36e>
 800bd98:	07f9      	lsls	r1, r7, #31
 800bd9a:	d508      	bpl.n	800bdae <_dtoa_r+0x39e>
 800bd9c:	ec51 0b18 	vmov	r0, r1, d8
 800bda0:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bda4:	f7f4 fc50 	bl	8000648 <__aeabi_dmul>
 800bda8:	ec41 0b18 	vmov	d8, r0, r1
 800bdac:	3501      	adds	r5, #1
 800bdae:	107f      	asrs	r7, r7, #1
 800bdb0:	3608      	adds	r6, #8
 800bdb2:	e7e5      	b.n	800bd80 <_dtoa_r+0x370>
 800bdb4:	f000 80a6 	beq.w	800bf04 <_dtoa_r+0x4f4>
 800bdb8:	f1ca 0600 	rsb	r6, sl, #0
 800bdbc:	4ba5      	ldr	r3, [pc, #660]	; (800c054 <_dtoa_r+0x644>)
 800bdbe:	4fa6      	ldr	r7, [pc, #664]	; (800c058 <_dtoa_r+0x648>)
 800bdc0:	f006 020f 	and.w	r2, r6, #15
 800bdc4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bdc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdcc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800bdd0:	f7f4 fc3a 	bl	8000648 <__aeabi_dmul>
 800bdd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bdd8:	1136      	asrs	r6, r6, #4
 800bdda:	2300      	movs	r3, #0
 800bddc:	2502      	movs	r5, #2
 800bdde:	2e00      	cmp	r6, #0
 800bde0:	f040 8085 	bne.w	800beee <_dtoa_r+0x4de>
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d1d2      	bne.n	800bd8e <_dtoa_r+0x37e>
 800bde8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	f000 808c 	beq.w	800bf08 <_dtoa_r+0x4f8>
 800bdf0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800bdf4:	4b99      	ldr	r3, [pc, #612]	; (800c05c <_dtoa_r+0x64c>)
 800bdf6:	2200      	movs	r2, #0
 800bdf8:	4630      	mov	r0, r6
 800bdfa:	4639      	mov	r1, r7
 800bdfc:	f7f4 fe96 	bl	8000b2c <__aeabi_dcmplt>
 800be00:	2800      	cmp	r0, #0
 800be02:	f000 8081 	beq.w	800bf08 <_dtoa_r+0x4f8>
 800be06:	9b01      	ldr	r3, [sp, #4]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d07d      	beq.n	800bf08 <_dtoa_r+0x4f8>
 800be0c:	f1b9 0f00 	cmp.w	r9, #0
 800be10:	dd3c      	ble.n	800be8c <_dtoa_r+0x47c>
 800be12:	f10a 33ff 	add.w	r3, sl, #4294967295
 800be16:	9307      	str	r3, [sp, #28]
 800be18:	2200      	movs	r2, #0
 800be1a:	4b91      	ldr	r3, [pc, #580]	; (800c060 <_dtoa_r+0x650>)
 800be1c:	4630      	mov	r0, r6
 800be1e:	4639      	mov	r1, r7
 800be20:	f7f4 fc12 	bl	8000648 <__aeabi_dmul>
 800be24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800be28:	3501      	adds	r5, #1
 800be2a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800be2e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800be32:	4628      	mov	r0, r5
 800be34:	f7f4 fb9e 	bl	8000574 <__aeabi_i2d>
 800be38:	4632      	mov	r2, r6
 800be3a:	463b      	mov	r3, r7
 800be3c:	f7f4 fc04 	bl	8000648 <__aeabi_dmul>
 800be40:	4b88      	ldr	r3, [pc, #544]	; (800c064 <_dtoa_r+0x654>)
 800be42:	2200      	movs	r2, #0
 800be44:	f7f4 fa4a 	bl	80002dc <__adddf3>
 800be48:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800be4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800be50:	9303      	str	r3, [sp, #12]
 800be52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800be54:	2b00      	cmp	r3, #0
 800be56:	d15c      	bne.n	800bf12 <_dtoa_r+0x502>
 800be58:	4b83      	ldr	r3, [pc, #524]	; (800c068 <_dtoa_r+0x658>)
 800be5a:	2200      	movs	r2, #0
 800be5c:	4630      	mov	r0, r6
 800be5e:	4639      	mov	r1, r7
 800be60:	f7f4 fa3a 	bl	80002d8 <__aeabi_dsub>
 800be64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800be68:	4606      	mov	r6, r0
 800be6a:	460f      	mov	r7, r1
 800be6c:	f7f4 fe7c 	bl	8000b68 <__aeabi_dcmpgt>
 800be70:	2800      	cmp	r0, #0
 800be72:	f040 8296 	bne.w	800c3a2 <_dtoa_r+0x992>
 800be76:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800be7a:	4630      	mov	r0, r6
 800be7c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800be80:	4639      	mov	r1, r7
 800be82:	f7f4 fe53 	bl	8000b2c <__aeabi_dcmplt>
 800be86:	2800      	cmp	r0, #0
 800be88:	f040 8288 	bne.w	800c39c <_dtoa_r+0x98c>
 800be8c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800be90:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800be94:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800be96:	2b00      	cmp	r3, #0
 800be98:	f2c0 8158 	blt.w	800c14c <_dtoa_r+0x73c>
 800be9c:	f1ba 0f0e 	cmp.w	sl, #14
 800bea0:	f300 8154 	bgt.w	800c14c <_dtoa_r+0x73c>
 800bea4:	4b6b      	ldr	r3, [pc, #428]	; (800c054 <_dtoa_r+0x644>)
 800bea6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800beaa:	e9d3 8900 	ldrd	r8, r9, [r3]
 800beae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	f280 80e3 	bge.w	800c07c <_dtoa_r+0x66c>
 800beb6:	9b01      	ldr	r3, [sp, #4]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	f300 80df 	bgt.w	800c07c <_dtoa_r+0x66c>
 800bebe:	f040 826d 	bne.w	800c39c <_dtoa_r+0x98c>
 800bec2:	4b69      	ldr	r3, [pc, #420]	; (800c068 <_dtoa_r+0x658>)
 800bec4:	2200      	movs	r2, #0
 800bec6:	4640      	mov	r0, r8
 800bec8:	4649      	mov	r1, r9
 800beca:	f7f4 fbbd 	bl	8000648 <__aeabi_dmul>
 800bece:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bed2:	f7f4 fe3f 	bl	8000b54 <__aeabi_dcmpge>
 800bed6:	9e01      	ldr	r6, [sp, #4]
 800bed8:	4637      	mov	r7, r6
 800beda:	2800      	cmp	r0, #0
 800bedc:	f040 8243 	bne.w	800c366 <_dtoa_r+0x956>
 800bee0:	9d00      	ldr	r5, [sp, #0]
 800bee2:	2331      	movs	r3, #49	; 0x31
 800bee4:	f805 3b01 	strb.w	r3, [r5], #1
 800bee8:	f10a 0a01 	add.w	sl, sl, #1
 800beec:	e23f      	b.n	800c36e <_dtoa_r+0x95e>
 800beee:	07f2      	lsls	r2, r6, #31
 800bef0:	d505      	bpl.n	800befe <_dtoa_r+0x4ee>
 800bef2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bef6:	f7f4 fba7 	bl	8000648 <__aeabi_dmul>
 800befa:	3501      	adds	r5, #1
 800befc:	2301      	movs	r3, #1
 800befe:	1076      	asrs	r6, r6, #1
 800bf00:	3708      	adds	r7, #8
 800bf02:	e76c      	b.n	800bdde <_dtoa_r+0x3ce>
 800bf04:	2502      	movs	r5, #2
 800bf06:	e76f      	b.n	800bde8 <_dtoa_r+0x3d8>
 800bf08:	9b01      	ldr	r3, [sp, #4]
 800bf0a:	f8cd a01c 	str.w	sl, [sp, #28]
 800bf0e:	930c      	str	r3, [sp, #48]	; 0x30
 800bf10:	e78d      	b.n	800be2e <_dtoa_r+0x41e>
 800bf12:	9900      	ldr	r1, [sp, #0]
 800bf14:	980c      	ldr	r0, [sp, #48]	; 0x30
 800bf16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bf18:	4b4e      	ldr	r3, [pc, #312]	; (800c054 <_dtoa_r+0x644>)
 800bf1a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bf1e:	4401      	add	r1, r0
 800bf20:	9102      	str	r1, [sp, #8]
 800bf22:	9908      	ldr	r1, [sp, #32]
 800bf24:	eeb0 8a47 	vmov.f32	s16, s14
 800bf28:	eef0 8a67 	vmov.f32	s17, s15
 800bf2c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bf30:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bf34:	2900      	cmp	r1, #0
 800bf36:	d045      	beq.n	800bfc4 <_dtoa_r+0x5b4>
 800bf38:	494c      	ldr	r1, [pc, #304]	; (800c06c <_dtoa_r+0x65c>)
 800bf3a:	2000      	movs	r0, #0
 800bf3c:	f7f4 fcae 	bl	800089c <__aeabi_ddiv>
 800bf40:	ec53 2b18 	vmov	r2, r3, d8
 800bf44:	f7f4 f9c8 	bl	80002d8 <__aeabi_dsub>
 800bf48:	9d00      	ldr	r5, [sp, #0]
 800bf4a:	ec41 0b18 	vmov	d8, r0, r1
 800bf4e:	4639      	mov	r1, r7
 800bf50:	4630      	mov	r0, r6
 800bf52:	f7f4 fe29 	bl	8000ba8 <__aeabi_d2iz>
 800bf56:	900c      	str	r0, [sp, #48]	; 0x30
 800bf58:	f7f4 fb0c 	bl	8000574 <__aeabi_i2d>
 800bf5c:	4602      	mov	r2, r0
 800bf5e:	460b      	mov	r3, r1
 800bf60:	4630      	mov	r0, r6
 800bf62:	4639      	mov	r1, r7
 800bf64:	f7f4 f9b8 	bl	80002d8 <__aeabi_dsub>
 800bf68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bf6a:	3330      	adds	r3, #48	; 0x30
 800bf6c:	f805 3b01 	strb.w	r3, [r5], #1
 800bf70:	ec53 2b18 	vmov	r2, r3, d8
 800bf74:	4606      	mov	r6, r0
 800bf76:	460f      	mov	r7, r1
 800bf78:	f7f4 fdd8 	bl	8000b2c <__aeabi_dcmplt>
 800bf7c:	2800      	cmp	r0, #0
 800bf7e:	d165      	bne.n	800c04c <_dtoa_r+0x63c>
 800bf80:	4632      	mov	r2, r6
 800bf82:	463b      	mov	r3, r7
 800bf84:	4935      	ldr	r1, [pc, #212]	; (800c05c <_dtoa_r+0x64c>)
 800bf86:	2000      	movs	r0, #0
 800bf88:	f7f4 f9a6 	bl	80002d8 <__aeabi_dsub>
 800bf8c:	ec53 2b18 	vmov	r2, r3, d8
 800bf90:	f7f4 fdcc 	bl	8000b2c <__aeabi_dcmplt>
 800bf94:	2800      	cmp	r0, #0
 800bf96:	f040 80b9 	bne.w	800c10c <_dtoa_r+0x6fc>
 800bf9a:	9b02      	ldr	r3, [sp, #8]
 800bf9c:	429d      	cmp	r5, r3
 800bf9e:	f43f af75 	beq.w	800be8c <_dtoa_r+0x47c>
 800bfa2:	4b2f      	ldr	r3, [pc, #188]	; (800c060 <_dtoa_r+0x650>)
 800bfa4:	ec51 0b18 	vmov	r0, r1, d8
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	f7f4 fb4d 	bl	8000648 <__aeabi_dmul>
 800bfae:	4b2c      	ldr	r3, [pc, #176]	; (800c060 <_dtoa_r+0x650>)
 800bfb0:	ec41 0b18 	vmov	d8, r0, r1
 800bfb4:	2200      	movs	r2, #0
 800bfb6:	4630      	mov	r0, r6
 800bfb8:	4639      	mov	r1, r7
 800bfba:	f7f4 fb45 	bl	8000648 <__aeabi_dmul>
 800bfbe:	4606      	mov	r6, r0
 800bfc0:	460f      	mov	r7, r1
 800bfc2:	e7c4      	b.n	800bf4e <_dtoa_r+0x53e>
 800bfc4:	ec51 0b17 	vmov	r0, r1, d7
 800bfc8:	f7f4 fb3e 	bl	8000648 <__aeabi_dmul>
 800bfcc:	9b02      	ldr	r3, [sp, #8]
 800bfce:	9d00      	ldr	r5, [sp, #0]
 800bfd0:	930c      	str	r3, [sp, #48]	; 0x30
 800bfd2:	ec41 0b18 	vmov	d8, r0, r1
 800bfd6:	4639      	mov	r1, r7
 800bfd8:	4630      	mov	r0, r6
 800bfda:	f7f4 fde5 	bl	8000ba8 <__aeabi_d2iz>
 800bfde:	9011      	str	r0, [sp, #68]	; 0x44
 800bfe0:	f7f4 fac8 	bl	8000574 <__aeabi_i2d>
 800bfe4:	4602      	mov	r2, r0
 800bfe6:	460b      	mov	r3, r1
 800bfe8:	4630      	mov	r0, r6
 800bfea:	4639      	mov	r1, r7
 800bfec:	f7f4 f974 	bl	80002d8 <__aeabi_dsub>
 800bff0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bff2:	3330      	adds	r3, #48	; 0x30
 800bff4:	f805 3b01 	strb.w	r3, [r5], #1
 800bff8:	9b02      	ldr	r3, [sp, #8]
 800bffa:	429d      	cmp	r5, r3
 800bffc:	4606      	mov	r6, r0
 800bffe:	460f      	mov	r7, r1
 800c000:	f04f 0200 	mov.w	r2, #0
 800c004:	d134      	bne.n	800c070 <_dtoa_r+0x660>
 800c006:	4b19      	ldr	r3, [pc, #100]	; (800c06c <_dtoa_r+0x65c>)
 800c008:	ec51 0b18 	vmov	r0, r1, d8
 800c00c:	f7f4 f966 	bl	80002dc <__adddf3>
 800c010:	4602      	mov	r2, r0
 800c012:	460b      	mov	r3, r1
 800c014:	4630      	mov	r0, r6
 800c016:	4639      	mov	r1, r7
 800c018:	f7f4 fda6 	bl	8000b68 <__aeabi_dcmpgt>
 800c01c:	2800      	cmp	r0, #0
 800c01e:	d175      	bne.n	800c10c <_dtoa_r+0x6fc>
 800c020:	ec53 2b18 	vmov	r2, r3, d8
 800c024:	4911      	ldr	r1, [pc, #68]	; (800c06c <_dtoa_r+0x65c>)
 800c026:	2000      	movs	r0, #0
 800c028:	f7f4 f956 	bl	80002d8 <__aeabi_dsub>
 800c02c:	4602      	mov	r2, r0
 800c02e:	460b      	mov	r3, r1
 800c030:	4630      	mov	r0, r6
 800c032:	4639      	mov	r1, r7
 800c034:	f7f4 fd7a 	bl	8000b2c <__aeabi_dcmplt>
 800c038:	2800      	cmp	r0, #0
 800c03a:	f43f af27 	beq.w	800be8c <_dtoa_r+0x47c>
 800c03e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c040:	1e6b      	subs	r3, r5, #1
 800c042:	930c      	str	r3, [sp, #48]	; 0x30
 800c044:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c048:	2b30      	cmp	r3, #48	; 0x30
 800c04a:	d0f8      	beq.n	800c03e <_dtoa_r+0x62e>
 800c04c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800c050:	e04a      	b.n	800c0e8 <_dtoa_r+0x6d8>
 800c052:	bf00      	nop
 800c054:	0800f2d8 	.word	0x0800f2d8
 800c058:	0800f2b0 	.word	0x0800f2b0
 800c05c:	3ff00000 	.word	0x3ff00000
 800c060:	40240000 	.word	0x40240000
 800c064:	401c0000 	.word	0x401c0000
 800c068:	40140000 	.word	0x40140000
 800c06c:	3fe00000 	.word	0x3fe00000
 800c070:	4baf      	ldr	r3, [pc, #700]	; (800c330 <_dtoa_r+0x920>)
 800c072:	f7f4 fae9 	bl	8000648 <__aeabi_dmul>
 800c076:	4606      	mov	r6, r0
 800c078:	460f      	mov	r7, r1
 800c07a:	e7ac      	b.n	800bfd6 <_dtoa_r+0x5c6>
 800c07c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c080:	9d00      	ldr	r5, [sp, #0]
 800c082:	4642      	mov	r2, r8
 800c084:	464b      	mov	r3, r9
 800c086:	4630      	mov	r0, r6
 800c088:	4639      	mov	r1, r7
 800c08a:	f7f4 fc07 	bl	800089c <__aeabi_ddiv>
 800c08e:	f7f4 fd8b 	bl	8000ba8 <__aeabi_d2iz>
 800c092:	9002      	str	r0, [sp, #8]
 800c094:	f7f4 fa6e 	bl	8000574 <__aeabi_i2d>
 800c098:	4642      	mov	r2, r8
 800c09a:	464b      	mov	r3, r9
 800c09c:	f7f4 fad4 	bl	8000648 <__aeabi_dmul>
 800c0a0:	4602      	mov	r2, r0
 800c0a2:	460b      	mov	r3, r1
 800c0a4:	4630      	mov	r0, r6
 800c0a6:	4639      	mov	r1, r7
 800c0a8:	f7f4 f916 	bl	80002d8 <__aeabi_dsub>
 800c0ac:	9e02      	ldr	r6, [sp, #8]
 800c0ae:	9f01      	ldr	r7, [sp, #4]
 800c0b0:	3630      	adds	r6, #48	; 0x30
 800c0b2:	f805 6b01 	strb.w	r6, [r5], #1
 800c0b6:	9e00      	ldr	r6, [sp, #0]
 800c0b8:	1bae      	subs	r6, r5, r6
 800c0ba:	42b7      	cmp	r7, r6
 800c0bc:	4602      	mov	r2, r0
 800c0be:	460b      	mov	r3, r1
 800c0c0:	d137      	bne.n	800c132 <_dtoa_r+0x722>
 800c0c2:	f7f4 f90b 	bl	80002dc <__adddf3>
 800c0c6:	4642      	mov	r2, r8
 800c0c8:	464b      	mov	r3, r9
 800c0ca:	4606      	mov	r6, r0
 800c0cc:	460f      	mov	r7, r1
 800c0ce:	f7f4 fd4b 	bl	8000b68 <__aeabi_dcmpgt>
 800c0d2:	b9c8      	cbnz	r0, 800c108 <_dtoa_r+0x6f8>
 800c0d4:	4642      	mov	r2, r8
 800c0d6:	464b      	mov	r3, r9
 800c0d8:	4630      	mov	r0, r6
 800c0da:	4639      	mov	r1, r7
 800c0dc:	f7f4 fd1c 	bl	8000b18 <__aeabi_dcmpeq>
 800c0e0:	b110      	cbz	r0, 800c0e8 <_dtoa_r+0x6d8>
 800c0e2:	9b02      	ldr	r3, [sp, #8]
 800c0e4:	07d9      	lsls	r1, r3, #31
 800c0e6:	d40f      	bmi.n	800c108 <_dtoa_r+0x6f8>
 800c0e8:	4620      	mov	r0, r4
 800c0ea:	4659      	mov	r1, fp
 800c0ec:	f000 fe6a 	bl	800cdc4 <_Bfree>
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	702b      	strb	r3, [r5, #0]
 800c0f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c0f6:	f10a 0001 	add.w	r0, sl, #1
 800c0fa:	6018      	str	r0, [r3, #0]
 800c0fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	f43f acd8 	beq.w	800bab4 <_dtoa_r+0xa4>
 800c104:	601d      	str	r5, [r3, #0]
 800c106:	e4d5      	b.n	800bab4 <_dtoa_r+0xa4>
 800c108:	f8cd a01c 	str.w	sl, [sp, #28]
 800c10c:	462b      	mov	r3, r5
 800c10e:	461d      	mov	r5, r3
 800c110:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c114:	2a39      	cmp	r2, #57	; 0x39
 800c116:	d108      	bne.n	800c12a <_dtoa_r+0x71a>
 800c118:	9a00      	ldr	r2, [sp, #0]
 800c11a:	429a      	cmp	r2, r3
 800c11c:	d1f7      	bne.n	800c10e <_dtoa_r+0x6fe>
 800c11e:	9a07      	ldr	r2, [sp, #28]
 800c120:	9900      	ldr	r1, [sp, #0]
 800c122:	3201      	adds	r2, #1
 800c124:	9207      	str	r2, [sp, #28]
 800c126:	2230      	movs	r2, #48	; 0x30
 800c128:	700a      	strb	r2, [r1, #0]
 800c12a:	781a      	ldrb	r2, [r3, #0]
 800c12c:	3201      	adds	r2, #1
 800c12e:	701a      	strb	r2, [r3, #0]
 800c130:	e78c      	b.n	800c04c <_dtoa_r+0x63c>
 800c132:	4b7f      	ldr	r3, [pc, #508]	; (800c330 <_dtoa_r+0x920>)
 800c134:	2200      	movs	r2, #0
 800c136:	f7f4 fa87 	bl	8000648 <__aeabi_dmul>
 800c13a:	2200      	movs	r2, #0
 800c13c:	2300      	movs	r3, #0
 800c13e:	4606      	mov	r6, r0
 800c140:	460f      	mov	r7, r1
 800c142:	f7f4 fce9 	bl	8000b18 <__aeabi_dcmpeq>
 800c146:	2800      	cmp	r0, #0
 800c148:	d09b      	beq.n	800c082 <_dtoa_r+0x672>
 800c14a:	e7cd      	b.n	800c0e8 <_dtoa_r+0x6d8>
 800c14c:	9a08      	ldr	r2, [sp, #32]
 800c14e:	2a00      	cmp	r2, #0
 800c150:	f000 80c4 	beq.w	800c2dc <_dtoa_r+0x8cc>
 800c154:	9a05      	ldr	r2, [sp, #20]
 800c156:	2a01      	cmp	r2, #1
 800c158:	f300 80a8 	bgt.w	800c2ac <_dtoa_r+0x89c>
 800c15c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c15e:	2a00      	cmp	r2, #0
 800c160:	f000 80a0 	beq.w	800c2a4 <_dtoa_r+0x894>
 800c164:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c168:	9e06      	ldr	r6, [sp, #24]
 800c16a:	4645      	mov	r5, r8
 800c16c:	9a04      	ldr	r2, [sp, #16]
 800c16e:	2101      	movs	r1, #1
 800c170:	441a      	add	r2, r3
 800c172:	4620      	mov	r0, r4
 800c174:	4498      	add	r8, r3
 800c176:	9204      	str	r2, [sp, #16]
 800c178:	f000 ff2a 	bl	800cfd0 <__i2b>
 800c17c:	4607      	mov	r7, r0
 800c17e:	2d00      	cmp	r5, #0
 800c180:	dd0b      	ble.n	800c19a <_dtoa_r+0x78a>
 800c182:	9b04      	ldr	r3, [sp, #16]
 800c184:	2b00      	cmp	r3, #0
 800c186:	dd08      	ble.n	800c19a <_dtoa_r+0x78a>
 800c188:	42ab      	cmp	r3, r5
 800c18a:	9a04      	ldr	r2, [sp, #16]
 800c18c:	bfa8      	it	ge
 800c18e:	462b      	movge	r3, r5
 800c190:	eba8 0803 	sub.w	r8, r8, r3
 800c194:	1aed      	subs	r5, r5, r3
 800c196:	1ad3      	subs	r3, r2, r3
 800c198:	9304      	str	r3, [sp, #16]
 800c19a:	9b06      	ldr	r3, [sp, #24]
 800c19c:	b1fb      	cbz	r3, 800c1de <_dtoa_r+0x7ce>
 800c19e:	9b08      	ldr	r3, [sp, #32]
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	f000 809f 	beq.w	800c2e4 <_dtoa_r+0x8d4>
 800c1a6:	2e00      	cmp	r6, #0
 800c1a8:	dd11      	ble.n	800c1ce <_dtoa_r+0x7be>
 800c1aa:	4639      	mov	r1, r7
 800c1ac:	4632      	mov	r2, r6
 800c1ae:	4620      	mov	r0, r4
 800c1b0:	f000 ffca 	bl	800d148 <__pow5mult>
 800c1b4:	465a      	mov	r2, fp
 800c1b6:	4601      	mov	r1, r0
 800c1b8:	4607      	mov	r7, r0
 800c1ba:	4620      	mov	r0, r4
 800c1bc:	f000 ff1e 	bl	800cffc <__multiply>
 800c1c0:	4659      	mov	r1, fp
 800c1c2:	9007      	str	r0, [sp, #28]
 800c1c4:	4620      	mov	r0, r4
 800c1c6:	f000 fdfd 	bl	800cdc4 <_Bfree>
 800c1ca:	9b07      	ldr	r3, [sp, #28]
 800c1cc:	469b      	mov	fp, r3
 800c1ce:	9b06      	ldr	r3, [sp, #24]
 800c1d0:	1b9a      	subs	r2, r3, r6
 800c1d2:	d004      	beq.n	800c1de <_dtoa_r+0x7ce>
 800c1d4:	4659      	mov	r1, fp
 800c1d6:	4620      	mov	r0, r4
 800c1d8:	f000 ffb6 	bl	800d148 <__pow5mult>
 800c1dc:	4683      	mov	fp, r0
 800c1de:	2101      	movs	r1, #1
 800c1e0:	4620      	mov	r0, r4
 800c1e2:	f000 fef5 	bl	800cfd0 <__i2b>
 800c1e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	4606      	mov	r6, r0
 800c1ec:	dd7c      	ble.n	800c2e8 <_dtoa_r+0x8d8>
 800c1ee:	461a      	mov	r2, r3
 800c1f0:	4601      	mov	r1, r0
 800c1f2:	4620      	mov	r0, r4
 800c1f4:	f000 ffa8 	bl	800d148 <__pow5mult>
 800c1f8:	9b05      	ldr	r3, [sp, #20]
 800c1fa:	2b01      	cmp	r3, #1
 800c1fc:	4606      	mov	r6, r0
 800c1fe:	dd76      	ble.n	800c2ee <_dtoa_r+0x8de>
 800c200:	2300      	movs	r3, #0
 800c202:	9306      	str	r3, [sp, #24]
 800c204:	6933      	ldr	r3, [r6, #16]
 800c206:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c20a:	6918      	ldr	r0, [r3, #16]
 800c20c:	f000 fe90 	bl	800cf30 <__hi0bits>
 800c210:	f1c0 0020 	rsb	r0, r0, #32
 800c214:	9b04      	ldr	r3, [sp, #16]
 800c216:	4418      	add	r0, r3
 800c218:	f010 001f 	ands.w	r0, r0, #31
 800c21c:	f000 8086 	beq.w	800c32c <_dtoa_r+0x91c>
 800c220:	f1c0 0320 	rsb	r3, r0, #32
 800c224:	2b04      	cmp	r3, #4
 800c226:	dd7f      	ble.n	800c328 <_dtoa_r+0x918>
 800c228:	f1c0 001c 	rsb	r0, r0, #28
 800c22c:	9b04      	ldr	r3, [sp, #16]
 800c22e:	4403      	add	r3, r0
 800c230:	4480      	add	r8, r0
 800c232:	4405      	add	r5, r0
 800c234:	9304      	str	r3, [sp, #16]
 800c236:	f1b8 0f00 	cmp.w	r8, #0
 800c23a:	dd05      	ble.n	800c248 <_dtoa_r+0x838>
 800c23c:	4659      	mov	r1, fp
 800c23e:	4642      	mov	r2, r8
 800c240:	4620      	mov	r0, r4
 800c242:	f000 ffdb 	bl	800d1fc <__lshift>
 800c246:	4683      	mov	fp, r0
 800c248:	9b04      	ldr	r3, [sp, #16]
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	dd05      	ble.n	800c25a <_dtoa_r+0x84a>
 800c24e:	4631      	mov	r1, r6
 800c250:	461a      	mov	r2, r3
 800c252:	4620      	mov	r0, r4
 800c254:	f000 ffd2 	bl	800d1fc <__lshift>
 800c258:	4606      	mov	r6, r0
 800c25a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d069      	beq.n	800c334 <_dtoa_r+0x924>
 800c260:	4631      	mov	r1, r6
 800c262:	4658      	mov	r0, fp
 800c264:	f001 f836 	bl	800d2d4 <__mcmp>
 800c268:	2800      	cmp	r0, #0
 800c26a:	da63      	bge.n	800c334 <_dtoa_r+0x924>
 800c26c:	2300      	movs	r3, #0
 800c26e:	4659      	mov	r1, fp
 800c270:	220a      	movs	r2, #10
 800c272:	4620      	mov	r0, r4
 800c274:	f000 fdc8 	bl	800ce08 <__multadd>
 800c278:	9b08      	ldr	r3, [sp, #32]
 800c27a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c27e:	4683      	mov	fp, r0
 800c280:	2b00      	cmp	r3, #0
 800c282:	f000 818f 	beq.w	800c5a4 <_dtoa_r+0xb94>
 800c286:	4639      	mov	r1, r7
 800c288:	2300      	movs	r3, #0
 800c28a:	220a      	movs	r2, #10
 800c28c:	4620      	mov	r0, r4
 800c28e:	f000 fdbb 	bl	800ce08 <__multadd>
 800c292:	f1b9 0f00 	cmp.w	r9, #0
 800c296:	4607      	mov	r7, r0
 800c298:	f300 808e 	bgt.w	800c3b8 <_dtoa_r+0x9a8>
 800c29c:	9b05      	ldr	r3, [sp, #20]
 800c29e:	2b02      	cmp	r3, #2
 800c2a0:	dc50      	bgt.n	800c344 <_dtoa_r+0x934>
 800c2a2:	e089      	b.n	800c3b8 <_dtoa_r+0x9a8>
 800c2a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c2a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c2aa:	e75d      	b.n	800c168 <_dtoa_r+0x758>
 800c2ac:	9b01      	ldr	r3, [sp, #4]
 800c2ae:	1e5e      	subs	r6, r3, #1
 800c2b0:	9b06      	ldr	r3, [sp, #24]
 800c2b2:	42b3      	cmp	r3, r6
 800c2b4:	bfbf      	itttt	lt
 800c2b6:	9b06      	ldrlt	r3, [sp, #24]
 800c2b8:	9606      	strlt	r6, [sp, #24]
 800c2ba:	1af2      	sublt	r2, r6, r3
 800c2bc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800c2be:	bfb6      	itet	lt
 800c2c0:	189b      	addlt	r3, r3, r2
 800c2c2:	1b9e      	subge	r6, r3, r6
 800c2c4:	930d      	strlt	r3, [sp, #52]	; 0x34
 800c2c6:	9b01      	ldr	r3, [sp, #4]
 800c2c8:	bfb8      	it	lt
 800c2ca:	2600      	movlt	r6, #0
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	bfb5      	itete	lt
 800c2d0:	eba8 0503 	sublt.w	r5, r8, r3
 800c2d4:	9b01      	ldrge	r3, [sp, #4]
 800c2d6:	2300      	movlt	r3, #0
 800c2d8:	4645      	movge	r5, r8
 800c2da:	e747      	b.n	800c16c <_dtoa_r+0x75c>
 800c2dc:	9e06      	ldr	r6, [sp, #24]
 800c2de:	9f08      	ldr	r7, [sp, #32]
 800c2e0:	4645      	mov	r5, r8
 800c2e2:	e74c      	b.n	800c17e <_dtoa_r+0x76e>
 800c2e4:	9a06      	ldr	r2, [sp, #24]
 800c2e6:	e775      	b.n	800c1d4 <_dtoa_r+0x7c4>
 800c2e8:	9b05      	ldr	r3, [sp, #20]
 800c2ea:	2b01      	cmp	r3, #1
 800c2ec:	dc18      	bgt.n	800c320 <_dtoa_r+0x910>
 800c2ee:	9b02      	ldr	r3, [sp, #8]
 800c2f0:	b9b3      	cbnz	r3, 800c320 <_dtoa_r+0x910>
 800c2f2:	9b03      	ldr	r3, [sp, #12]
 800c2f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c2f8:	b9a3      	cbnz	r3, 800c324 <_dtoa_r+0x914>
 800c2fa:	9b03      	ldr	r3, [sp, #12]
 800c2fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c300:	0d1b      	lsrs	r3, r3, #20
 800c302:	051b      	lsls	r3, r3, #20
 800c304:	b12b      	cbz	r3, 800c312 <_dtoa_r+0x902>
 800c306:	9b04      	ldr	r3, [sp, #16]
 800c308:	3301      	adds	r3, #1
 800c30a:	9304      	str	r3, [sp, #16]
 800c30c:	f108 0801 	add.w	r8, r8, #1
 800c310:	2301      	movs	r3, #1
 800c312:	9306      	str	r3, [sp, #24]
 800c314:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c316:	2b00      	cmp	r3, #0
 800c318:	f47f af74 	bne.w	800c204 <_dtoa_r+0x7f4>
 800c31c:	2001      	movs	r0, #1
 800c31e:	e779      	b.n	800c214 <_dtoa_r+0x804>
 800c320:	2300      	movs	r3, #0
 800c322:	e7f6      	b.n	800c312 <_dtoa_r+0x902>
 800c324:	9b02      	ldr	r3, [sp, #8]
 800c326:	e7f4      	b.n	800c312 <_dtoa_r+0x902>
 800c328:	d085      	beq.n	800c236 <_dtoa_r+0x826>
 800c32a:	4618      	mov	r0, r3
 800c32c:	301c      	adds	r0, #28
 800c32e:	e77d      	b.n	800c22c <_dtoa_r+0x81c>
 800c330:	40240000 	.word	0x40240000
 800c334:	9b01      	ldr	r3, [sp, #4]
 800c336:	2b00      	cmp	r3, #0
 800c338:	dc38      	bgt.n	800c3ac <_dtoa_r+0x99c>
 800c33a:	9b05      	ldr	r3, [sp, #20]
 800c33c:	2b02      	cmp	r3, #2
 800c33e:	dd35      	ble.n	800c3ac <_dtoa_r+0x99c>
 800c340:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800c344:	f1b9 0f00 	cmp.w	r9, #0
 800c348:	d10d      	bne.n	800c366 <_dtoa_r+0x956>
 800c34a:	4631      	mov	r1, r6
 800c34c:	464b      	mov	r3, r9
 800c34e:	2205      	movs	r2, #5
 800c350:	4620      	mov	r0, r4
 800c352:	f000 fd59 	bl	800ce08 <__multadd>
 800c356:	4601      	mov	r1, r0
 800c358:	4606      	mov	r6, r0
 800c35a:	4658      	mov	r0, fp
 800c35c:	f000 ffba 	bl	800d2d4 <__mcmp>
 800c360:	2800      	cmp	r0, #0
 800c362:	f73f adbd 	bgt.w	800bee0 <_dtoa_r+0x4d0>
 800c366:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c368:	9d00      	ldr	r5, [sp, #0]
 800c36a:	ea6f 0a03 	mvn.w	sl, r3
 800c36e:	f04f 0800 	mov.w	r8, #0
 800c372:	4631      	mov	r1, r6
 800c374:	4620      	mov	r0, r4
 800c376:	f000 fd25 	bl	800cdc4 <_Bfree>
 800c37a:	2f00      	cmp	r7, #0
 800c37c:	f43f aeb4 	beq.w	800c0e8 <_dtoa_r+0x6d8>
 800c380:	f1b8 0f00 	cmp.w	r8, #0
 800c384:	d005      	beq.n	800c392 <_dtoa_r+0x982>
 800c386:	45b8      	cmp	r8, r7
 800c388:	d003      	beq.n	800c392 <_dtoa_r+0x982>
 800c38a:	4641      	mov	r1, r8
 800c38c:	4620      	mov	r0, r4
 800c38e:	f000 fd19 	bl	800cdc4 <_Bfree>
 800c392:	4639      	mov	r1, r7
 800c394:	4620      	mov	r0, r4
 800c396:	f000 fd15 	bl	800cdc4 <_Bfree>
 800c39a:	e6a5      	b.n	800c0e8 <_dtoa_r+0x6d8>
 800c39c:	2600      	movs	r6, #0
 800c39e:	4637      	mov	r7, r6
 800c3a0:	e7e1      	b.n	800c366 <_dtoa_r+0x956>
 800c3a2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800c3a4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800c3a8:	4637      	mov	r7, r6
 800c3aa:	e599      	b.n	800bee0 <_dtoa_r+0x4d0>
 800c3ac:	9b08      	ldr	r3, [sp, #32]
 800c3ae:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	f000 80fd 	beq.w	800c5b2 <_dtoa_r+0xba2>
 800c3b8:	2d00      	cmp	r5, #0
 800c3ba:	dd05      	ble.n	800c3c8 <_dtoa_r+0x9b8>
 800c3bc:	4639      	mov	r1, r7
 800c3be:	462a      	mov	r2, r5
 800c3c0:	4620      	mov	r0, r4
 800c3c2:	f000 ff1b 	bl	800d1fc <__lshift>
 800c3c6:	4607      	mov	r7, r0
 800c3c8:	9b06      	ldr	r3, [sp, #24]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d05c      	beq.n	800c488 <_dtoa_r+0xa78>
 800c3ce:	6879      	ldr	r1, [r7, #4]
 800c3d0:	4620      	mov	r0, r4
 800c3d2:	f000 fcb7 	bl	800cd44 <_Balloc>
 800c3d6:	4605      	mov	r5, r0
 800c3d8:	b928      	cbnz	r0, 800c3e6 <_dtoa_r+0x9d6>
 800c3da:	4b80      	ldr	r3, [pc, #512]	; (800c5dc <_dtoa_r+0xbcc>)
 800c3dc:	4602      	mov	r2, r0
 800c3de:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c3e2:	f7ff bb2e 	b.w	800ba42 <_dtoa_r+0x32>
 800c3e6:	693a      	ldr	r2, [r7, #16]
 800c3e8:	3202      	adds	r2, #2
 800c3ea:	0092      	lsls	r2, r2, #2
 800c3ec:	f107 010c 	add.w	r1, r7, #12
 800c3f0:	300c      	adds	r0, #12
 800c3f2:	f000 fc99 	bl	800cd28 <memcpy>
 800c3f6:	2201      	movs	r2, #1
 800c3f8:	4629      	mov	r1, r5
 800c3fa:	4620      	mov	r0, r4
 800c3fc:	f000 fefe 	bl	800d1fc <__lshift>
 800c400:	9b00      	ldr	r3, [sp, #0]
 800c402:	3301      	adds	r3, #1
 800c404:	9301      	str	r3, [sp, #4]
 800c406:	9b00      	ldr	r3, [sp, #0]
 800c408:	444b      	add	r3, r9
 800c40a:	9307      	str	r3, [sp, #28]
 800c40c:	9b02      	ldr	r3, [sp, #8]
 800c40e:	f003 0301 	and.w	r3, r3, #1
 800c412:	46b8      	mov	r8, r7
 800c414:	9306      	str	r3, [sp, #24]
 800c416:	4607      	mov	r7, r0
 800c418:	9b01      	ldr	r3, [sp, #4]
 800c41a:	4631      	mov	r1, r6
 800c41c:	3b01      	subs	r3, #1
 800c41e:	4658      	mov	r0, fp
 800c420:	9302      	str	r3, [sp, #8]
 800c422:	f7ff fa69 	bl	800b8f8 <quorem>
 800c426:	4603      	mov	r3, r0
 800c428:	3330      	adds	r3, #48	; 0x30
 800c42a:	9004      	str	r0, [sp, #16]
 800c42c:	4641      	mov	r1, r8
 800c42e:	4658      	mov	r0, fp
 800c430:	9308      	str	r3, [sp, #32]
 800c432:	f000 ff4f 	bl	800d2d4 <__mcmp>
 800c436:	463a      	mov	r2, r7
 800c438:	4681      	mov	r9, r0
 800c43a:	4631      	mov	r1, r6
 800c43c:	4620      	mov	r0, r4
 800c43e:	f000 ff65 	bl	800d30c <__mdiff>
 800c442:	68c2      	ldr	r2, [r0, #12]
 800c444:	9b08      	ldr	r3, [sp, #32]
 800c446:	4605      	mov	r5, r0
 800c448:	bb02      	cbnz	r2, 800c48c <_dtoa_r+0xa7c>
 800c44a:	4601      	mov	r1, r0
 800c44c:	4658      	mov	r0, fp
 800c44e:	f000 ff41 	bl	800d2d4 <__mcmp>
 800c452:	9b08      	ldr	r3, [sp, #32]
 800c454:	4602      	mov	r2, r0
 800c456:	4629      	mov	r1, r5
 800c458:	4620      	mov	r0, r4
 800c45a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800c45e:	f000 fcb1 	bl	800cdc4 <_Bfree>
 800c462:	9b05      	ldr	r3, [sp, #20]
 800c464:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c466:	9d01      	ldr	r5, [sp, #4]
 800c468:	ea43 0102 	orr.w	r1, r3, r2
 800c46c:	9b06      	ldr	r3, [sp, #24]
 800c46e:	430b      	orrs	r3, r1
 800c470:	9b08      	ldr	r3, [sp, #32]
 800c472:	d10d      	bne.n	800c490 <_dtoa_r+0xa80>
 800c474:	2b39      	cmp	r3, #57	; 0x39
 800c476:	d029      	beq.n	800c4cc <_dtoa_r+0xabc>
 800c478:	f1b9 0f00 	cmp.w	r9, #0
 800c47c:	dd01      	ble.n	800c482 <_dtoa_r+0xa72>
 800c47e:	9b04      	ldr	r3, [sp, #16]
 800c480:	3331      	adds	r3, #49	; 0x31
 800c482:	9a02      	ldr	r2, [sp, #8]
 800c484:	7013      	strb	r3, [r2, #0]
 800c486:	e774      	b.n	800c372 <_dtoa_r+0x962>
 800c488:	4638      	mov	r0, r7
 800c48a:	e7b9      	b.n	800c400 <_dtoa_r+0x9f0>
 800c48c:	2201      	movs	r2, #1
 800c48e:	e7e2      	b.n	800c456 <_dtoa_r+0xa46>
 800c490:	f1b9 0f00 	cmp.w	r9, #0
 800c494:	db06      	blt.n	800c4a4 <_dtoa_r+0xa94>
 800c496:	9905      	ldr	r1, [sp, #20]
 800c498:	ea41 0909 	orr.w	r9, r1, r9
 800c49c:	9906      	ldr	r1, [sp, #24]
 800c49e:	ea59 0101 	orrs.w	r1, r9, r1
 800c4a2:	d120      	bne.n	800c4e6 <_dtoa_r+0xad6>
 800c4a4:	2a00      	cmp	r2, #0
 800c4a6:	ddec      	ble.n	800c482 <_dtoa_r+0xa72>
 800c4a8:	4659      	mov	r1, fp
 800c4aa:	2201      	movs	r2, #1
 800c4ac:	4620      	mov	r0, r4
 800c4ae:	9301      	str	r3, [sp, #4]
 800c4b0:	f000 fea4 	bl	800d1fc <__lshift>
 800c4b4:	4631      	mov	r1, r6
 800c4b6:	4683      	mov	fp, r0
 800c4b8:	f000 ff0c 	bl	800d2d4 <__mcmp>
 800c4bc:	2800      	cmp	r0, #0
 800c4be:	9b01      	ldr	r3, [sp, #4]
 800c4c0:	dc02      	bgt.n	800c4c8 <_dtoa_r+0xab8>
 800c4c2:	d1de      	bne.n	800c482 <_dtoa_r+0xa72>
 800c4c4:	07da      	lsls	r2, r3, #31
 800c4c6:	d5dc      	bpl.n	800c482 <_dtoa_r+0xa72>
 800c4c8:	2b39      	cmp	r3, #57	; 0x39
 800c4ca:	d1d8      	bne.n	800c47e <_dtoa_r+0xa6e>
 800c4cc:	9a02      	ldr	r2, [sp, #8]
 800c4ce:	2339      	movs	r3, #57	; 0x39
 800c4d0:	7013      	strb	r3, [r2, #0]
 800c4d2:	462b      	mov	r3, r5
 800c4d4:	461d      	mov	r5, r3
 800c4d6:	3b01      	subs	r3, #1
 800c4d8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c4dc:	2a39      	cmp	r2, #57	; 0x39
 800c4de:	d050      	beq.n	800c582 <_dtoa_r+0xb72>
 800c4e0:	3201      	adds	r2, #1
 800c4e2:	701a      	strb	r2, [r3, #0]
 800c4e4:	e745      	b.n	800c372 <_dtoa_r+0x962>
 800c4e6:	2a00      	cmp	r2, #0
 800c4e8:	dd03      	ble.n	800c4f2 <_dtoa_r+0xae2>
 800c4ea:	2b39      	cmp	r3, #57	; 0x39
 800c4ec:	d0ee      	beq.n	800c4cc <_dtoa_r+0xabc>
 800c4ee:	3301      	adds	r3, #1
 800c4f0:	e7c7      	b.n	800c482 <_dtoa_r+0xa72>
 800c4f2:	9a01      	ldr	r2, [sp, #4]
 800c4f4:	9907      	ldr	r1, [sp, #28]
 800c4f6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c4fa:	428a      	cmp	r2, r1
 800c4fc:	d02a      	beq.n	800c554 <_dtoa_r+0xb44>
 800c4fe:	4659      	mov	r1, fp
 800c500:	2300      	movs	r3, #0
 800c502:	220a      	movs	r2, #10
 800c504:	4620      	mov	r0, r4
 800c506:	f000 fc7f 	bl	800ce08 <__multadd>
 800c50a:	45b8      	cmp	r8, r7
 800c50c:	4683      	mov	fp, r0
 800c50e:	f04f 0300 	mov.w	r3, #0
 800c512:	f04f 020a 	mov.w	r2, #10
 800c516:	4641      	mov	r1, r8
 800c518:	4620      	mov	r0, r4
 800c51a:	d107      	bne.n	800c52c <_dtoa_r+0xb1c>
 800c51c:	f000 fc74 	bl	800ce08 <__multadd>
 800c520:	4680      	mov	r8, r0
 800c522:	4607      	mov	r7, r0
 800c524:	9b01      	ldr	r3, [sp, #4]
 800c526:	3301      	adds	r3, #1
 800c528:	9301      	str	r3, [sp, #4]
 800c52a:	e775      	b.n	800c418 <_dtoa_r+0xa08>
 800c52c:	f000 fc6c 	bl	800ce08 <__multadd>
 800c530:	4639      	mov	r1, r7
 800c532:	4680      	mov	r8, r0
 800c534:	2300      	movs	r3, #0
 800c536:	220a      	movs	r2, #10
 800c538:	4620      	mov	r0, r4
 800c53a:	f000 fc65 	bl	800ce08 <__multadd>
 800c53e:	4607      	mov	r7, r0
 800c540:	e7f0      	b.n	800c524 <_dtoa_r+0xb14>
 800c542:	f1b9 0f00 	cmp.w	r9, #0
 800c546:	9a00      	ldr	r2, [sp, #0]
 800c548:	bfcc      	ite	gt
 800c54a:	464d      	movgt	r5, r9
 800c54c:	2501      	movle	r5, #1
 800c54e:	4415      	add	r5, r2
 800c550:	f04f 0800 	mov.w	r8, #0
 800c554:	4659      	mov	r1, fp
 800c556:	2201      	movs	r2, #1
 800c558:	4620      	mov	r0, r4
 800c55a:	9301      	str	r3, [sp, #4]
 800c55c:	f000 fe4e 	bl	800d1fc <__lshift>
 800c560:	4631      	mov	r1, r6
 800c562:	4683      	mov	fp, r0
 800c564:	f000 feb6 	bl	800d2d4 <__mcmp>
 800c568:	2800      	cmp	r0, #0
 800c56a:	dcb2      	bgt.n	800c4d2 <_dtoa_r+0xac2>
 800c56c:	d102      	bne.n	800c574 <_dtoa_r+0xb64>
 800c56e:	9b01      	ldr	r3, [sp, #4]
 800c570:	07db      	lsls	r3, r3, #31
 800c572:	d4ae      	bmi.n	800c4d2 <_dtoa_r+0xac2>
 800c574:	462b      	mov	r3, r5
 800c576:	461d      	mov	r5, r3
 800c578:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c57c:	2a30      	cmp	r2, #48	; 0x30
 800c57e:	d0fa      	beq.n	800c576 <_dtoa_r+0xb66>
 800c580:	e6f7      	b.n	800c372 <_dtoa_r+0x962>
 800c582:	9a00      	ldr	r2, [sp, #0]
 800c584:	429a      	cmp	r2, r3
 800c586:	d1a5      	bne.n	800c4d4 <_dtoa_r+0xac4>
 800c588:	f10a 0a01 	add.w	sl, sl, #1
 800c58c:	2331      	movs	r3, #49	; 0x31
 800c58e:	e779      	b.n	800c484 <_dtoa_r+0xa74>
 800c590:	4b13      	ldr	r3, [pc, #76]	; (800c5e0 <_dtoa_r+0xbd0>)
 800c592:	f7ff baaf 	b.w	800baf4 <_dtoa_r+0xe4>
 800c596:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c598:	2b00      	cmp	r3, #0
 800c59a:	f47f aa86 	bne.w	800baaa <_dtoa_r+0x9a>
 800c59e:	4b11      	ldr	r3, [pc, #68]	; (800c5e4 <_dtoa_r+0xbd4>)
 800c5a0:	f7ff baa8 	b.w	800baf4 <_dtoa_r+0xe4>
 800c5a4:	f1b9 0f00 	cmp.w	r9, #0
 800c5a8:	dc03      	bgt.n	800c5b2 <_dtoa_r+0xba2>
 800c5aa:	9b05      	ldr	r3, [sp, #20]
 800c5ac:	2b02      	cmp	r3, #2
 800c5ae:	f73f aec9 	bgt.w	800c344 <_dtoa_r+0x934>
 800c5b2:	9d00      	ldr	r5, [sp, #0]
 800c5b4:	4631      	mov	r1, r6
 800c5b6:	4658      	mov	r0, fp
 800c5b8:	f7ff f99e 	bl	800b8f8 <quorem>
 800c5bc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800c5c0:	f805 3b01 	strb.w	r3, [r5], #1
 800c5c4:	9a00      	ldr	r2, [sp, #0]
 800c5c6:	1aaa      	subs	r2, r5, r2
 800c5c8:	4591      	cmp	r9, r2
 800c5ca:	ddba      	ble.n	800c542 <_dtoa_r+0xb32>
 800c5cc:	4659      	mov	r1, fp
 800c5ce:	2300      	movs	r3, #0
 800c5d0:	220a      	movs	r2, #10
 800c5d2:	4620      	mov	r0, r4
 800c5d4:	f000 fc18 	bl	800ce08 <__multadd>
 800c5d8:	4683      	mov	fp, r0
 800c5da:	e7eb      	b.n	800c5b4 <_dtoa_r+0xba4>
 800c5dc:	0800f1bc 	.word	0x0800f1bc
 800c5e0:	0800f3c1 	.word	0x0800f3c1
 800c5e4:	0800f139 	.word	0x0800f139

0800c5e8 <rshift>:
 800c5e8:	6903      	ldr	r3, [r0, #16]
 800c5ea:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c5ee:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c5f2:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c5f6:	f100 0414 	add.w	r4, r0, #20
 800c5fa:	dd45      	ble.n	800c688 <rshift+0xa0>
 800c5fc:	f011 011f 	ands.w	r1, r1, #31
 800c600:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c604:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c608:	d10c      	bne.n	800c624 <rshift+0x3c>
 800c60a:	f100 0710 	add.w	r7, r0, #16
 800c60e:	4629      	mov	r1, r5
 800c610:	42b1      	cmp	r1, r6
 800c612:	d334      	bcc.n	800c67e <rshift+0x96>
 800c614:	1a9b      	subs	r3, r3, r2
 800c616:	009b      	lsls	r3, r3, #2
 800c618:	1eea      	subs	r2, r5, #3
 800c61a:	4296      	cmp	r6, r2
 800c61c:	bf38      	it	cc
 800c61e:	2300      	movcc	r3, #0
 800c620:	4423      	add	r3, r4
 800c622:	e015      	b.n	800c650 <rshift+0x68>
 800c624:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c628:	f1c1 0820 	rsb	r8, r1, #32
 800c62c:	40cf      	lsrs	r7, r1
 800c62e:	f105 0e04 	add.w	lr, r5, #4
 800c632:	46a1      	mov	r9, r4
 800c634:	4576      	cmp	r6, lr
 800c636:	46f4      	mov	ip, lr
 800c638:	d815      	bhi.n	800c666 <rshift+0x7e>
 800c63a:	1a9b      	subs	r3, r3, r2
 800c63c:	009a      	lsls	r2, r3, #2
 800c63e:	3a04      	subs	r2, #4
 800c640:	3501      	adds	r5, #1
 800c642:	42ae      	cmp	r6, r5
 800c644:	bf38      	it	cc
 800c646:	2200      	movcc	r2, #0
 800c648:	18a3      	adds	r3, r4, r2
 800c64a:	50a7      	str	r7, [r4, r2]
 800c64c:	b107      	cbz	r7, 800c650 <rshift+0x68>
 800c64e:	3304      	adds	r3, #4
 800c650:	1b1a      	subs	r2, r3, r4
 800c652:	42a3      	cmp	r3, r4
 800c654:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c658:	bf08      	it	eq
 800c65a:	2300      	moveq	r3, #0
 800c65c:	6102      	str	r2, [r0, #16]
 800c65e:	bf08      	it	eq
 800c660:	6143      	streq	r3, [r0, #20]
 800c662:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c666:	f8dc c000 	ldr.w	ip, [ip]
 800c66a:	fa0c fc08 	lsl.w	ip, ip, r8
 800c66e:	ea4c 0707 	orr.w	r7, ip, r7
 800c672:	f849 7b04 	str.w	r7, [r9], #4
 800c676:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c67a:	40cf      	lsrs	r7, r1
 800c67c:	e7da      	b.n	800c634 <rshift+0x4c>
 800c67e:	f851 cb04 	ldr.w	ip, [r1], #4
 800c682:	f847 cf04 	str.w	ip, [r7, #4]!
 800c686:	e7c3      	b.n	800c610 <rshift+0x28>
 800c688:	4623      	mov	r3, r4
 800c68a:	e7e1      	b.n	800c650 <rshift+0x68>

0800c68c <__hexdig_fun>:
 800c68c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c690:	2b09      	cmp	r3, #9
 800c692:	d802      	bhi.n	800c69a <__hexdig_fun+0xe>
 800c694:	3820      	subs	r0, #32
 800c696:	b2c0      	uxtb	r0, r0
 800c698:	4770      	bx	lr
 800c69a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c69e:	2b05      	cmp	r3, #5
 800c6a0:	d801      	bhi.n	800c6a6 <__hexdig_fun+0x1a>
 800c6a2:	3847      	subs	r0, #71	; 0x47
 800c6a4:	e7f7      	b.n	800c696 <__hexdig_fun+0xa>
 800c6a6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c6aa:	2b05      	cmp	r3, #5
 800c6ac:	d801      	bhi.n	800c6b2 <__hexdig_fun+0x26>
 800c6ae:	3827      	subs	r0, #39	; 0x27
 800c6b0:	e7f1      	b.n	800c696 <__hexdig_fun+0xa>
 800c6b2:	2000      	movs	r0, #0
 800c6b4:	4770      	bx	lr
	...

0800c6b8 <__gethex>:
 800c6b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6bc:	ed2d 8b02 	vpush	{d8}
 800c6c0:	b089      	sub	sp, #36	; 0x24
 800c6c2:	ee08 0a10 	vmov	s16, r0
 800c6c6:	9304      	str	r3, [sp, #16]
 800c6c8:	4bbc      	ldr	r3, [pc, #752]	; (800c9bc <__gethex+0x304>)
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	9301      	str	r3, [sp, #4]
 800c6ce:	4618      	mov	r0, r3
 800c6d0:	468b      	mov	fp, r1
 800c6d2:	4690      	mov	r8, r2
 800c6d4:	f7f3 fda4 	bl	8000220 <strlen>
 800c6d8:	9b01      	ldr	r3, [sp, #4]
 800c6da:	f8db 2000 	ldr.w	r2, [fp]
 800c6de:	4403      	add	r3, r0
 800c6e0:	4682      	mov	sl, r0
 800c6e2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800c6e6:	9305      	str	r3, [sp, #20]
 800c6e8:	1c93      	adds	r3, r2, #2
 800c6ea:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800c6ee:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800c6f2:	32fe      	adds	r2, #254	; 0xfe
 800c6f4:	18d1      	adds	r1, r2, r3
 800c6f6:	461f      	mov	r7, r3
 800c6f8:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c6fc:	9100      	str	r1, [sp, #0]
 800c6fe:	2830      	cmp	r0, #48	; 0x30
 800c700:	d0f8      	beq.n	800c6f4 <__gethex+0x3c>
 800c702:	f7ff ffc3 	bl	800c68c <__hexdig_fun>
 800c706:	4604      	mov	r4, r0
 800c708:	2800      	cmp	r0, #0
 800c70a:	d13a      	bne.n	800c782 <__gethex+0xca>
 800c70c:	9901      	ldr	r1, [sp, #4]
 800c70e:	4652      	mov	r2, sl
 800c710:	4638      	mov	r0, r7
 800c712:	f001 fd6b 	bl	800e1ec <strncmp>
 800c716:	4605      	mov	r5, r0
 800c718:	2800      	cmp	r0, #0
 800c71a:	d168      	bne.n	800c7ee <__gethex+0x136>
 800c71c:	f817 000a 	ldrb.w	r0, [r7, sl]
 800c720:	eb07 060a 	add.w	r6, r7, sl
 800c724:	f7ff ffb2 	bl	800c68c <__hexdig_fun>
 800c728:	2800      	cmp	r0, #0
 800c72a:	d062      	beq.n	800c7f2 <__gethex+0x13a>
 800c72c:	4633      	mov	r3, r6
 800c72e:	7818      	ldrb	r0, [r3, #0]
 800c730:	2830      	cmp	r0, #48	; 0x30
 800c732:	461f      	mov	r7, r3
 800c734:	f103 0301 	add.w	r3, r3, #1
 800c738:	d0f9      	beq.n	800c72e <__gethex+0x76>
 800c73a:	f7ff ffa7 	bl	800c68c <__hexdig_fun>
 800c73e:	2301      	movs	r3, #1
 800c740:	fab0 f480 	clz	r4, r0
 800c744:	0964      	lsrs	r4, r4, #5
 800c746:	4635      	mov	r5, r6
 800c748:	9300      	str	r3, [sp, #0]
 800c74a:	463a      	mov	r2, r7
 800c74c:	4616      	mov	r6, r2
 800c74e:	3201      	adds	r2, #1
 800c750:	7830      	ldrb	r0, [r6, #0]
 800c752:	f7ff ff9b 	bl	800c68c <__hexdig_fun>
 800c756:	2800      	cmp	r0, #0
 800c758:	d1f8      	bne.n	800c74c <__gethex+0x94>
 800c75a:	9901      	ldr	r1, [sp, #4]
 800c75c:	4652      	mov	r2, sl
 800c75e:	4630      	mov	r0, r6
 800c760:	f001 fd44 	bl	800e1ec <strncmp>
 800c764:	b980      	cbnz	r0, 800c788 <__gethex+0xd0>
 800c766:	b94d      	cbnz	r5, 800c77c <__gethex+0xc4>
 800c768:	eb06 050a 	add.w	r5, r6, sl
 800c76c:	462a      	mov	r2, r5
 800c76e:	4616      	mov	r6, r2
 800c770:	3201      	adds	r2, #1
 800c772:	7830      	ldrb	r0, [r6, #0]
 800c774:	f7ff ff8a 	bl	800c68c <__hexdig_fun>
 800c778:	2800      	cmp	r0, #0
 800c77a:	d1f8      	bne.n	800c76e <__gethex+0xb6>
 800c77c:	1bad      	subs	r5, r5, r6
 800c77e:	00ad      	lsls	r5, r5, #2
 800c780:	e004      	b.n	800c78c <__gethex+0xd4>
 800c782:	2400      	movs	r4, #0
 800c784:	4625      	mov	r5, r4
 800c786:	e7e0      	b.n	800c74a <__gethex+0x92>
 800c788:	2d00      	cmp	r5, #0
 800c78a:	d1f7      	bne.n	800c77c <__gethex+0xc4>
 800c78c:	7833      	ldrb	r3, [r6, #0]
 800c78e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c792:	2b50      	cmp	r3, #80	; 0x50
 800c794:	d13b      	bne.n	800c80e <__gethex+0x156>
 800c796:	7873      	ldrb	r3, [r6, #1]
 800c798:	2b2b      	cmp	r3, #43	; 0x2b
 800c79a:	d02c      	beq.n	800c7f6 <__gethex+0x13e>
 800c79c:	2b2d      	cmp	r3, #45	; 0x2d
 800c79e:	d02e      	beq.n	800c7fe <__gethex+0x146>
 800c7a0:	1c71      	adds	r1, r6, #1
 800c7a2:	f04f 0900 	mov.w	r9, #0
 800c7a6:	7808      	ldrb	r0, [r1, #0]
 800c7a8:	f7ff ff70 	bl	800c68c <__hexdig_fun>
 800c7ac:	1e43      	subs	r3, r0, #1
 800c7ae:	b2db      	uxtb	r3, r3
 800c7b0:	2b18      	cmp	r3, #24
 800c7b2:	d82c      	bhi.n	800c80e <__gethex+0x156>
 800c7b4:	f1a0 0210 	sub.w	r2, r0, #16
 800c7b8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c7bc:	f7ff ff66 	bl	800c68c <__hexdig_fun>
 800c7c0:	1e43      	subs	r3, r0, #1
 800c7c2:	b2db      	uxtb	r3, r3
 800c7c4:	2b18      	cmp	r3, #24
 800c7c6:	d91d      	bls.n	800c804 <__gethex+0x14c>
 800c7c8:	f1b9 0f00 	cmp.w	r9, #0
 800c7cc:	d000      	beq.n	800c7d0 <__gethex+0x118>
 800c7ce:	4252      	negs	r2, r2
 800c7d0:	4415      	add	r5, r2
 800c7d2:	f8cb 1000 	str.w	r1, [fp]
 800c7d6:	b1e4      	cbz	r4, 800c812 <__gethex+0x15a>
 800c7d8:	9b00      	ldr	r3, [sp, #0]
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	bf14      	ite	ne
 800c7de:	2700      	movne	r7, #0
 800c7e0:	2706      	moveq	r7, #6
 800c7e2:	4638      	mov	r0, r7
 800c7e4:	b009      	add	sp, #36	; 0x24
 800c7e6:	ecbd 8b02 	vpop	{d8}
 800c7ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7ee:	463e      	mov	r6, r7
 800c7f0:	4625      	mov	r5, r4
 800c7f2:	2401      	movs	r4, #1
 800c7f4:	e7ca      	b.n	800c78c <__gethex+0xd4>
 800c7f6:	f04f 0900 	mov.w	r9, #0
 800c7fa:	1cb1      	adds	r1, r6, #2
 800c7fc:	e7d3      	b.n	800c7a6 <__gethex+0xee>
 800c7fe:	f04f 0901 	mov.w	r9, #1
 800c802:	e7fa      	b.n	800c7fa <__gethex+0x142>
 800c804:	230a      	movs	r3, #10
 800c806:	fb03 0202 	mla	r2, r3, r2, r0
 800c80a:	3a10      	subs	r2, #16
 800c80c:	e7d4      	b.n	800c7b8 <__gethex+0x100>
 800c80e:	4631      	mov	r1, r6
 800c810:	e7df      	b.n	800c7d2 <__gethex+0x11a>
 800c812:	1bf3      	subs	r3, r6, r7
 800c814:	3b01      	subs	r3, #1
 800c816:	4621      	mov	r1, r4
 800c818:	2b07      	cmp	r3, #7
 800c81a:	dc0b      	bgt.n	800c834 <__gethex+0x17c>
 800c81c:	ee18 0a10 	vmov	r0, s16
 800c820:	f000 fa90 	bl	800cd44 <_Balloc>
 800c824:	4604      	mov	r4, r0
 800c826:	b940      	cbnz	r0, 800c83a <__gethex+0x182>
 800c828:	4b65      	ldr	r3, [pc, #404]	; (800c9c0 <__gethex+0x308>)
 800c82a:	4602      	mov	r2, r0
 800c82c:	21de      	movs	r1, #222	; 0xde
 800c82e:	4865      	ldr	r0, [pc, #404]	; (800c9c4 <__gethex+0x30c>)
 800c830:	f001 fdb4 	bl	800e39c <__assert_func>
 800c834:	3101      	adds	r1, #1
 800c836:	105b      	asrs	r3, r3, #1
 800c838:	e7ee      	b.n	800c818 <__gethex+0x160>
 800c83a:	f100 0914 	add.w	r9, r0, #20
 800c83e:	f04f 0b00 	mov.w	fp, #0
 800c842:	f1ca 0301 	rsb	r3, sl, #1
 800c846:	f8cd 9008 	str.w	r9, [sp, #8]
 800c84a:	f8cd b000 	str.w	fp, [sp]
 800c84e:	9306      	str	r3, [sp, #24]
 800c850:	42b7      	cmp	r7, r6
 800c852:	d340      	bcc.n	800c8d6 <__gethex+0x21e>
 800c854:	9802      	ldr	r0, [sp, #8]
 800c856:	9b00      	ldr	r3, [sp, #0]
 800c858:	f840 3b04 	str.w	r3, [r0], #4
 800c85c:	eba0 0009 	sub.w	r0, r0, r9
 800c860:	1080      	asrs	r0, r0, #2
 800c862:	0146      	lsls	r6, r0, #5
 800c864:	6120      	str	r0, [r4, #16]
 800c866:	4618      	mov	r0, r3
 800c868:	f000 fb62 	bl	800cf30 <__hi0bits>
 800c86c:	1a30      	subs	r0, r6, r0
 800c86e:	f8d8 6000 	ldr.w	r6, [r8]
 800c872:	42b0      	cmp	r0, r6
 800c874:	dd63      	ble.n	800c93e <__gethex+0x286>
 800c876:	1b87      	subs	r7, r0, r6
 800c878:	4639      	mov	r1, r7
 800c87a:	4620      	mov	r0, r4
 800c87c:	f000 fefc 	bl	800d678 <__any_on>
 800c880:	4682      	mov	sl, r0
 800c882:	b1a8      	cbz	r0, 800c8b0 <__gethex+0x1f8>
 800c884:	1e7b      	subs	r3, r7, #1
 800c886:	1159      	asrs	r1, r3, #5
 800c888:	f003 021f 	and.w	r2, r3, #31
 800c88c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800c890:	f04f 0a01 	mov.w	sl, #1
 800c894:	fa0a f202 	lsl.w	r2, sl, r2
 800c898:	420a      	tst	r2, r1
 800c89a:	d009      	beq.n	800c8b0 <__gethex+0x1f8>
 800c89c:	4553      	cmp	r3, sl
 800c89e:	dd05      	ble.n	800c8ac <__gethex+0x1f4>
 800c8a0:	1eb9      	subs	r1, r7, #2
 800c8a2:	4620      	mov	r0, r4
 800c8a4:	f000 fee8 	bl	800d678 <__any_on>
 800c8a8:	2800      	cmp	r0, #0
 800c8aa:	d145      	bne.n	800c938 <__gethex+0x280>
 800c8ac:	f04f 0a02 	mov.w	sl, #2
 800c8b0:	4639      	mov	r1, r7
 800c8b2:	4620      	mov	r0, r4
 800c8b4:	f7ff fe98 	bl	800c5e8 <rshift>
 800c8b8:	443d      	add	r5, r7
 800c8ba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c8be:	42ab      	cmp	r3, r5
 800c8c0:	da4c      	bge.n	800c95c <__gethex+0x2a4>
 800c8c2:	ee18 0a10 	vmov	r0, s16
 800c8c6:	4621      	mov	r1, r4
 800c8c8:	f000 fa7c 	bl	800cdc4 <_Bfree>
 800c8cc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c8ce:	2300      	movs	r3, #0
 800c8d0:	6013      	str	r3, [r2, #0]
 800c8d2:	27a3      	movs	r7, #163	; 0xa3
 800c8d4:	e785      	b.n	800c7e2 <__gethex+0x12a>
 800c8d6:	1e73      	subs	r3, r6, #1
 800c8d8:	9a05      	ldr	r2, [sp, #20]
 800c8da:	9303      	str	r3, [sp, #12]
 800c8dc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c8e0:	4293      	cmp	r3, r2
 800c8e2:	d019      	beq.n	800c918 <__gethex+0x260>
 800c8e4:	f1bb 0f20 	cmp.w	fp, #32
 800c8e8:	d107      	bne.n	800c8fa <__gethex+0x242>
 800c8ea:	9b02      	ldr	r3, [sp, #8]
 800c8ec:	9a00      	ldr	r2, [sp, #0]
 800c8ee:	f843 2b04 	str.w	r2, [r3], #4
 800c8f2:	9302      	str	r3, [sp, #8]
 800c8f4:	2300      	movs	r3, #0
 800c8f6:	9300      	str	r3, [sp, #0]
 800c8f8:	469b      	mov	fp, r3
 800c8fa:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800c8fe:	f7ff fec5 	bl	800c68c <__hexdig_fun>
 800c902:	9b00      	ldr	r3, [sp, #0]
 800c904:	f000 000f 	and.w	r0, r0, #15
 800c908:	fa00 f00b 	lsl.w	r0, r0, fp
 800c90c:	4303      	orrs	r3, r0
 800c90e:	9300      	str	r3, [sp, #0]
 800c910:	f10b 0b04 	add.w	fp, fp, #4
 800c914:	9b03      	ldr	r3, [sp, #12]
 800c916:	e00d      	b.n	800c934 <__gethex+0x27c>
 800c918:	9b03      	ldr	r3, [sp, #12]
 800c91a:	9a06      	ldr	r2, [sp, #24]
 800c91c:	4413      	add	r3, r2
 800c91e:	42bb      	cmp	r3, r7
 800c920:	d3e0      	bcc.n	800c8e4 <__gethex+0x22c>
 800c922:	4618      	mov	r0, r3
 800c924:	9901      	ldr	r1, [sp, #4]
 800c926:	9307      	str	r3, [sp, #28]
 800c928:	4652      	mov	r2, sl
 800c92a:	f001 fc5f 	bl	800e1ec <strncmp>
 800c92e:	9b07      	ldr	r3, [sp, #28]
 800c930:	2800      	cmp	r0, #0
 800c932:	d1d7      	bne.n	800c8e4 <__gethex+0x22c>
 800c934:	461e      	mov	r6, r3
 800c936:	e78b      	b.n	800c850 <__gethex+0x198>
 800c938:	f04f 0a03 	mov.w	sl, #3
 800c93c:	e7b8      	b.n	800c8b0 <__gethex+0x1f8>
 800c93e:	da0a      	bge.n	800c956 <__gethex+0x29e>
 800c940:	1a37      	subs	r7, r6, r0
 800c942:	4621      	mov	r1, r4
 800c944:	ee18 0a10 	vmov	r0, s16
 800c948:	463a      	mov	r2, r7
 800c94a:	f000 fc57 	bl	800d1fc <__lshift>
 800c94e:	1bed      	subs	r5, r5, r7
 800c950:	4604      	mov	r4, r0
 800c952:	f100 0914 	add.w	r9, r0, #20
 800c956:	f04f 0a00 	mov.w	sl, #0
 800c95a:	e7ae      	b.n	800c8ba <__gethex+0x202>
 800c95c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800c960:	42a8      	cmp	r0, r5
 800c962:	dd72      	ble.n	800ca4a <__gethex+0x392>
 800c964:	1b45      	subs	r5, r0, r5
 800c966:	42ae      	cmp	r6, r5
 800c968:	dc36      	bgt.n	800c9d8 <__gethex+0x320>
 800c96a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c96e:	2b02      	cmp	r3, #2
 800c970:	d02a      	beq.n	800c9c8 <__gethex+0x310>
 800c972:	2b03      	cmp	r3, #3
 800c974:	d02c      	beq.n	800c9d0 <__gethex+0x318>
 800c976:	2b01      	cmp	r3, #1
 800c978:	d115      	bne.n	800c9a6 <__gethex+0x2ee>
 800c97a:	42ae      	cmp	r6, r5
 800c97c:	d113      	bne.n	800c9a6 <__gethex+0x2ee>
 800c97e:	2e01      	cmp	r6, #1
 800c980:	d10b      	bne.n	800c99a <__gethex+0x2e2>
 800c982:	9a04      	ldr	r2, [sp, #16]
 800c984:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c988:	6013      	str	r3, [r2, #0]
 800c98a:	2301      	movs	r3, #1
 800c98c:	6123      	str	r3, [r4, #16]
 800c98e:	f8c9 3000 	str.w	r3, [r9]
 800c992:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c994:	2762      	movs	r7, #98	; 0x62
 800c996:	601c      	str	r4, [r3, #0]
 800c998:	e723      	b.n	800c7e2 <__gethex+0x12a>
 800c99a:	1e71      	subs	r1, r6, #1
 800c99c:	4620      	mov	r0, r4
 800c99e:	f000 fe6b 	bl	800d678 <__any_on>
 800c9a2:	2800      	cmp	r0, #0
 800c9a4:	d1ed      	bne.n	800c982 <__gethex+0x2ca>
 800c9a6:	ee18 0a10 	vmov	r0, s16
 800c9aa:	4621      	mov	r1, r4
 800c9ac:	f000 fa0a 	bl	800cdc4 <_Bfree>
 800c9b0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c9b2:	2300      	movs	r3, #0
 800c9b4:	6013      	str	r3, [r2, #0]
 800c9b6:	2750      	movs	r7, #80	; 0x50
 800c9b8:	e713      	b.n	800c7e2 <__gethex+0x12a>
 800c9ba:	bf00      	nop
 800c9bc:	0800f238 	.word	0x0800f238
 800c9c0:	0800f1bc 	.word	0x0800f1bc
 800c9c4:	0800f1cd 	.word	0x0800f1cd
 800c9c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d1eb      	bne.n	800c9a6 <__gethex+0x2ee>
 800c9ce:	e7d8      	b.n	800c982 <__gethex+0x2ca>
 800c9d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d1d5      	bne.n	800c982 <__gethex+0x2ca>
 800c9d6:	e7e6      	b.n	800c9a6 <__gethex+0x2ee>
 800c9d8:	1e6f      	subs	r7, r5, #1
 800c9da:	f1ba 0f00 	cmp.w	sl, #0
 800c9de:	d131      	bne.n	800ca44 <__gethex+0x38c>
 800c9e0:	b127      	cbz	r7, 800c9ec <__gethex+0x334>
 800c9e2:	4639      	mov	r1, r7
 800c9e4:	4620      	mov	r0, r4
 800c9e6:	f000 fe47 	bl	800d678 <__any_on>
 800c9ea:	4682      	mov	sl, r0
 800c9ec:	117b      	asrs	r3, r7, #5
 800c9ee:	2101      	movs	r1, #1
 800c9f0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800c9f4:	f007 071f 	and.w	r7, r7, #31
 800c9f8:	fa01 f707 	lsl.w	r7, r1, r7
 800c9fc:	421f      	tst	r7, r3
 800c9fe:	4629      	mov	r1, r5
 800ca00:	4620      	mov	r0, r4
 800ca02:	bf18      	it	ne
 800ca04:	f04a 0a02 	orrne.w	sl, sl, #2
 800ca08:	1b76      	subs	r6, r6, r5
 800ca0a:	f7ff fded 	bl	800c5e8 <rshift>
 800ca0e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ca12:	2702      	movs	r7, #2
 800ca14:	f1ba 0f00 	cmp.w	sl, #0
 800ca18:	d048      	beq.n	800caac <__gethex+0x3f4>
 800ca1a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ca1e:	2b02      	cmp	r3, #2
 800ca20:	d015      	beq.n	800ca4e <__gethex+0x396>
 800ca22:	2b03      	cmp	r3, #3
 800ca24:	d017      	beq.n	800ca56 <__gethex+0x39e>
 800ca26:	2b01      	cmp	r3, #1
 800ca28:	d109      	bne.n	800ca3e <__gethex+0x386>
 800ca2a:	f01a 0f02 	tst.w	sl, #2
 800ca2e:	d006      	beq.n	800ca3e <__gethex+0x386>
 800ca30:	f8d9 0000 	ldr.w	r0, [r9]
 800ca34:	ea4a 0a00 	orr.w	sl, sl, r0
 800ca38:	f01a 0f01 	tst.w	sl, #1
 800ca3c:	d10e      	bne.n	800ca5c <__gethex+0x3a4>
 800ca3e:	f047 0710 	orr.w	r7, r7, #16
 800ca42:	e033      	b.n	800caac <__gethex+0x3f4>
 800ca44:	f04f 0a01 	mov.w	sl, #1
 800ca48:	e7d0      	b.n	800c9ec <__gethex+0x334>
 800ca4a:	2701      	movs	r7, #1
 800ca4c:	e7e2      	b.n	800ca14 <__gethex+0x35c>
 800ca4e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ca50:	f1c3 0301 	rsb	r3, r3, #1
 800ca54:	9315      	str	r3, [sp, #84]	; 0x54
 800ca56:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d0f0      	beq.n	800ca3e <__gethex+0x386>
 800ca5c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ca60:	f104 0314 	add.w	r3, r4, #20
 800ca64:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ca68:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ca6c:	f04f 0c00 	mov.w	ip, #0
 800ca70:	4618      	mov	r0, r3
 800ca72:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca76:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ca7a:	d01c      	beq.n	800cab6 <__gethex+0x3fe>
 800ca7c:	3201      	adds	r2, #1
 800ca7e:	6002      	str	r2, [r0, #0]
 800ca80:	2f02      	cmp	r7, #2
 800ca82:	f104 0314 	add.w	r3, r4, #20
 800ca86:	d13f      	bne.n	800cb08 <__gethex+0x450>
 800ca88:	f8d8 2000 	ldr.w	r2, [r8]
 800ca8c:	3a01      	subs	r2, #1
 800ca8e:	42b2      	cmp	r2, r6
 800ca90:	d10a      	bne.n	800caa8 <__gethex+0x3f0>
 800ca92:	1171      	asrs	r1, r6, #5
 800ca94:	2201      	movs	r2, #1
 800ca96:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ca9a:	f006 061f 	and.w	r6, r6, #31
 800ca9e:	fa02 f606 	lsl.w	r6, r2, r6
 800caa2:	421e      	tst	r6, r3
 800caa4:	bf18      	it	ne
 800caa6:	4617      	movne	r7, r2
 800caa8:	f047 0720 	orr.w	r7, r7, #32
 800caac:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800caae:	601c      	str	r4, [r3, #0]
 800cab0:	9b04      	ldr	r3, [sp, #16]
 800cab2:	601d      	str	r5, [r3, #0]
 800cab4:	e695      	b.n	800c7e2 <__gethex+0x12a>
 800cab6:	4299      	cmp	r1, r3
 800cab8:	f843 cc04 	str.w	ip, [r3, #-4]
 800cabc:	d8d8      	bhi.n	800ca70 <__gethex+0x3b8>
 800cabe:	68a3      	ldr	r3, [r4, #8]
 800cac0:	459b      	cmp	fp, r3
 800cac2:	db19      	blt.n	800caf8 <__gethex+0x440>
 800cac4:	6861      	ldr	r1, [r4, #4]
 800cac6:	ee18 0a10 	vmov	r0, s16
 800caca:	3101      	adds	r1, #1
 800cacc:	f000 f93a 	bl	800cd44 <_Balloc>
 800cad0:	4681      	mov	r9, r0
 800cad2:	b918      	cbnz	r0, 800cadc <__gethex+0x424>
 800cad4:	4b1a      	ldr	r3, [pc, #104]	; (800cb40 <__gethex+0x488>)
 800cad6:	4602      	mov	r2, r0
 800cad8:	2184      	movs	r1, #132	; 0x84
 800cada:	e6a8      	b.n	800c82e <__gethex+0x176>
 800cadc:	6922      	ldr	r2, [r4, #16]
 800cade:	3202      	adds	r2, #2
 800cae0:	f104 010c 	add.w	r1, r4, #12
 800cae4:	0092      	lsls	r2, r2, #2
 800cae6:	300c      	adds	r0, #12
 800cae8:	f000 f91e 	bl	800cd28 <memcpy>
 800caec:	4621      	mov	r1, r4
 800caee:	ee18 0a10 	vmov	r0, s16
 800caf2:	f000 f967 	bl	800cdc4 <_Bfree>
 800caf6:	464c      	mov	r4, r9
 800caf8:	6923      	ldr	r3, [r4, #16]
 800cafa:	1c5a      	adds	r2, r3, #1
 800cafc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cb00:	6122      	str	r2, [r4, #16]
 800cb02:	2201      	movs	r2, #1
 800cb04:	615a      	str	r2, [r3, #20]
 800cb06:	e7bb      	b.n	800ca80 <__gethex+0x3c8>
 800cb08:	6922      	ldr	r2, [r4, #16]
 800cb0a:	455a      	cmp	r2, fp
 800cb0c:	dd0b      	ble.n	800cb26 <__gethex+0x46e>
 800cb0e:	2101      	movs	r1, #1
 800cb10:	4620      	mov	r0, r4
 800cb12:	f7ff fd69 	bl	800c5e8 <rshift>
 800cb16:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cb1a:	3501      	adds	r5, #1
 800cb1c:	42ab      	cmp	r3, r5
 800cb1e:	f6ff aed0 	blt.w	800c8c2 <__gethex+0x20a>
 800cb22:	2701      	movs	r7, #1
 800cb24:	e7c0      	b.n	800caa8 <__gethex+0x3f0>
 800cb26:	f016 061f 	ands.w	r6, r6, #31
 800cb2a:	d0fa      	beq.n	800cb22 <__gethex+0x46a>
 800cb2c:	449a      	add	sl, r3
 800cb2e:	f1c6 0620 	rsb	r6, r6, #32
 800cb32:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800cb36:	f000 f9fb 	bl	800cf30 <__hi0bits>
 800cb3a:	42b0      	cmp	r0, r6
 800cb3c:	dbe7      	blt.n	800cb0e <__gethex+0x456>
 800cb3e:	e7f0      	b.n	800cb22 <__gethex+0x46a>
 800cb40:	0800f1bc 	.word	0x0800f1bc

0800cb44 <L_shift>:
 800cb44:	f1c2 0208 	rsb	r2, r2, #8
 800cb48:	0092      	lsls	r2, r2, #2
 800cb4a:	b570      	push	{r4, r5, r6, lr}
 800cb4c:	f1c2 0620 	rsb	r6, r2, #32
 800cb50:	6843      	ldr	r3, [r0, #4]
 800cb52:	6804      	ldr	r4, [r0, #0]
 800cb54:	fa03 f506 	lsl.w	r5, r3, r6
 800cb58:	432c      	orrs	r4, r5
 800cb5a:	40d3      	lsrs	r3, r2
 800cb5c:	6004      	str	r4, [r0, #0]
 800cb5e:	f840 3f04 	str.w	r3, [r0, #4]!
 800cb62:	4288      	cmp	r0, r1
 800cb64:	d3f4      	bcc.n	800cb50 <L_shift+0xc>
 800cb66:	bd70      	pop	{r4, r5, r6, pc}

0800cb68 <__match>:
 800cb68:	b530      	push	{r4, r5, lr}
 800cb6a:	6803      	ldr	r3, [r0, #0]
 800cb6c:	3301      	adds	r3, #1
 800cb6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cb72:	b914      	cbnz	r4, 800cb7a <__match+0x12>
 800cb74:	6003      	str	r3, [r0, #0]
 800cb76:	2001      	movs	r0, #1
 800cb78:	bd30      	pop	{r4, r5, pc}
 800cb7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb7e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800cb82:	2d19      	cmp	r5, #25
 800cb84:	bf98      	it	ls
 800cb86:	3220      	addls	r2, #32
 800cb88:	42a2      	cmp	r2, r4
 800cb8a:	d0f0      	beq.n	800cb6e <__match+0x6>
 800cb8c:	2000      	movs	r0, #0
 800cb8e:	e7f3      	b.n	800cb78 <__match+0x10>

0800cb90 <__hexnan>:
 800cb90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb94:	680b      	ldr	r3, [r1, #0]
 800cb96:	6801      	ldr	r1, [r0, #0]
 800cb98:	115e      	asrs	r6, r3, #5
 800cb9a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cb9e:	f013 031f 	ands.w	r3, r3, #31
 800cba2:	b087      	sub	sp, #28
 800cba4:	bf18      	it	ne
 800cba6:	3604      	addne	r6, #4
 800cba8:	2500      	movs	r5, #0
 800cbaa:	1f37      	subs	r7, r6, #4
 800cbac:	4682      	mov	sl, r0
 800cbae:	4690      	mov	r8, r2
 800cbb0:	9301      	str	r3, [sp, #4]
 800cbb2:	f846 5c04 	str.w	r5, [r6, #-4]
 800cbb6:	46b9      	mov	r9, r7
 800cbb8:	463c      	mov	r4, r7
 800cbba:	9502      	str	r5, [sp, #8]
 800cbbc:	46ab      	mov	fp, r5
 800cbbe:	784a      	ldrb	r2, [r1, #1]
 800cbc0:	1c4b      	adds	r3, r1, #1
 800cbc2:	9303      	str	r3, [sp, #12]
 800cbc4:	b342      	cbz	r2, 800cc18 <__hexnan+0x88>
 800cbc6:	4610      	mov	r0, r2
 800cbc8:	9105      	str	r1, [sp, #20]
 800cbca:	9204      	str	r2, [sp, #16]
 800cbcc:	f7ff fd5e 	bl	800c68c <__hexdig_fun>
 800cbd0:	2800      	cmp	r0, #0
 800cbd2:	d14f      	bne.n	800cc74 <__hexnan+0xe4>
 800cbd4:	9a04      	ldr	r2, [sp, #16]
 800cbd6:	9905      	ldr	r1, [sp, #20]
 800cbd8:	2a20      	cmp	r2, #32
 800cbda:	d818      	bhi.n	800cc0e <__hexnan+0x7e>
 800cbdc:	9b02      	ldr	r3, [sp, #8]
 800cbde:	459b      	cmp	fp, r3
 800cbe0:	dd13      	ble.n	800cc0a <__hexnan+0x7a>
 800cbe2:	454c      	cmp	r4, r9
 800cbe4:	d206      	bcs.n	800cbf4 <__hexnan+0x64>
 800cbe6:	2d07      	cmp	r5, #7
 800cbe8:	dc04      	bgt.n	800cbf4 <__hexnan+0x64>
 800cbea:	462a      	mov	r2, r5
 800cbec:	4649      	mov	r1, r9
 800cbee:	4620      	mov	r0, r4
 800cbf0:	f7ff ffa8 	bl	800cb44 <L_shift>
 800cbf4:	4544      	cmp	r4, r8
 800cbf6:	d950      	bls.n	800cc9a <__hexnan+0x10a>
 800cbf8:	2300      	movs	r3, #0
 800cbfa:	f1a4 0904 	sub.w	r9, r4, #4
 800cbfe:	f844 3c04 	str.w	r3, [r4, #-4]
 800cc02:	f8cd b008 	str.w	fp, [sp, #8]
 800cc06:	464c      	mov	r4, r9
 800cc08:	461d      	mov	r5, r3
 800cc0a:	9903      	ldr	r1, [sp, #12]
 800cc0c:	e7d7      	b.n	800cbbe <__hexnan+0x2e>
 800cc0e:	2a29      	cmp	r2, #41	; 0x29
 800cc10:	d156      	bne.n	800ccc0 <__hexnan+0x130>
 800cc12:	3102      	adds	r1, #2
 800cc14:	f8ca 1000 	str.w	r1, [sl]
 800cc18:	f1bb 0f00 	cmp.w	fp, #0
 800cc1c:	d050      	beq.n	800ccc0 <__hexnan+0x130>
 800cc1e:	454c      	cmp	r4, r9
 800cc20:	d206      	bcs.n	800cc30 <__hexnan+0xa0>
 800cc22:	2d07      	cmp	r5, #7
 800cc24:	dc04      	bgt.n	800cc30 <__hexnan+0xa0>
 800cc26:	462a      	mov	r2, r5
 800cc28:	4649      	mov	r1, r9
 800cc2a:	4620      	mov	r0, r4
 800cc2c:	f7ff ff8a 	bl	800cb44 <L_shift>
 800cc30:	4544      	cmp	r4, r8
 800cc32:	d934      	bls.n	800cc9e <__hexnan+0x10e>
 800cc34:	f1a8 0204 	sub.w	r2, r8, #4
 800cc38:	4623      	mov	r3, r4
 800cc3a:	f853 1b04 	ldr.w	r1, [r3], #4
 800cc3e:	f842 1f04 	str.w	r1, [r2, #4]!
 800cc42:	429f      	cmp	r7, r3
 800cc44:	d2f9      	bcs.n	800cc3a <__hexnan+0xaa>
 800cc46:	1b3b      	subs	r3, r7, r4
 800cc48:	f023 0303 	bic.w	r3, r3, #3
 800cc4c:	3304      	adds	r3, #4
 800cc4e:	3401      	adds	r4, #1
 800cc50:	3e03      	subs	r6, #3
 800cc52:	42b4      	cmp	r4, r6
 800cc54:	bf88      	it	hi
 800cc56:	2304      	movhi	r3, #4
 800cc58:	4443      	add	r3, r8
 800cc5a:	2200      	movs	r2, #0
 800cc5c:	f843 2b04 	str.w	r2, [r3], #4
 800cc60:	429f      	cmp	r7, r3
 800cc62:	d2fb      	bcs.n	800cc5c <__hexnan+0xcc>
 800cc64:	683b      	ldr	r3, [r7, #0]
 800cc66:	b91b      	cbnz	r3, 800cc70 <__hexnan+0xe0>
 800cc68:	4547      	cmp	r7, r8
 800cc6a:	d127      	bne.n	800ccbc <__hexnan+0x12c>
 800cc6c:	2301      	movs	r3, #1
 800cc6e:	603b      	str	r3, [r7, #0]
 800cc70:	2005      	movs	r0, #5
 800cc72:	e026      	b.n	800ccc2 <__hexnan+0x132>
 800cc74:	3501      	adds	r5, #1
 800cc76:	2d08      	cmp	r5, #8
 800cc78:	f10b 0b01 	add.w	fp, fp, #1
 800cc7c:	dd06      	ble.n	800cc8c <__hexnan+0xfc>
 800cc7e:	4544      	cmp	r4, r8
 800cc80:	d9c3      	bls.n	800cc0a <__hexnan+0x7a>
 800cc82:	2300      	movs	r3, #0
 800cc84:	f844 3c04 	str.w	r3, [r4, #-4]
 800cc88:	2501      	movs	r5, #1
 800cc8a:	3c04      	subs	r4, #4
 800cc8c:	6822      	ldr	r2, [r4, #0]
 800cc8e:	f000 000f 	and.w	r0, r0, #15
 800cc92:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800cc96:	6022      	str	r2, [r4, #0]
 800cc98:	e7b7      	b.n	800cc0a <__hexnan+0x7a>
 800cc9a:	2508      	movs	r5, #8
 800cc9c:	e7b5      	b.n	800cc0a <__hexnan+0x7a>
 800cc9e:	9b01      	ldr	r3, [sp, #4]
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d0df      	beq.n	800cc64 <__hexnan+0xd4>
 800cca4:	f04f 32ff 	mov.w	r2, #4294967295
 800cca8:	f1c3 0320 	rsb	r3, r3, #32
 800ccac:	fa22 f303 	lsr.w	r3, r2, r3
 800ccb0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ccb4:	401a      	ands	r2, r3
 800ccb6:	f846 2c04 	str.w	r2, [r6, #-4]
 800ccba:	e7d3      	b.n	800cc64 <__hexnan+0xd4>
 800ccbc:	3f04      	subs	r7, #4
 800ccbe:	e7d1      	b.n	800cc64 <__hexnan+0xd4>
 800ccc0:	2004      	movs	r0, #4
 800ccc2:	b007      	add	sp, #28
 800ccc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ccc8 <_localeconv_r>:
 800ccc8:	4800      	ldr	r0, [pc, #0]	; (800cccc <_localeconv_r+0x4>)
 800ccca:	4770      	bx	lr
 800cccc:	20000188 	.word	0x20000188

0800ccd0 <_lseek_r>:
 800ccd0:	b538      	push	{r3, r4, r5, lr}
 800ccd2:	4d07      	ldr	r5, [pc, #28]	; (800ccf0 <_lseek_r+0x20>)
 800ccd4:	4604      	mov	r4, r0
 800ccd6:	4608      	mov	r0, r1
 800ccd8:	4611      	mov	r1, r2
 800ccda:	2200      	movs	r2, #0
 800ccdc:	602a      	str	r2, [r5, #0]
 800ccde:	461a      	mov	r2, r3
 800cce0:	f7f9 faf2 	bl	80062c8 <_lseek>
 800cce4:	1c43      	adds	r3, r0, #1
 800cce6:	d102      	bne.n	800ccee <_lseek_r+0x1e>
 800cce8:	682b      	ldr	r3, [r5, #0]
 800ccea:	b103      	cbz	r3, 800ccee <_lseek_r+0x1e>
 800ccec:	6023      	str	r3, [r4, #0]
 800ccee:	bd38      	pop	{r3, r4, r5, pc}
 800ccf0:	20000794 	.word	0x20000794

0800ccf4 <malloc>:
 800ccf4:	4b02      	ldr	r3, [pc, #8]	; (800cd00 <malloc+0xc>)
 800ccf6:	4601      	mov	r1, r0
 800ccf8:	6818      	ldr	r0, [r3, #0]
 800ccfa:	f000 bd3d 	b.w	800d778 <_malloc_r>
 800ccfe:	bf00      	nop
 800cd00:	20000030 	.word	0x20000030

0800cd04 <__ascii_mbtowc>:
 800cd04:	b082      	sub	sp, #8
 800cd06:	b901      	cbnz	r1, 800cd0a <__ascii_mbtowc+0x6>
 800cd08:	a901      	add	r1, sp, #4
 800cd0a:	b142      	cbz	r2, 800cd1e <__ascii_mbtowc+0x1a>
 800cd0c:	b14b      	cbz	r3, 800cd22 <__ascii_mbtowc+0x1e>
 800cd0e:	7813      	ldrb	r3, [r2, #0]
 800cd10:	600b      	str	r3, [r1, #0]
 800cd12:	7812      	ldrb	r2, [r2, #0]
 800cd14:	1e10      	subs	r0, r2, #0
 800cd16:	bf18      	it	ne
 800cd18:	2001      	movne	r0, #1
 800cd1a:	b002      	add	sp, #8
 800cd1c:	4770      	bx	lr
 800cd1e:	4610      	mov	r0, r2
 800cd20:	e7fb      	b.n	800cd1a <__ascii_mbtowc+0x16>
 800cd22:	f06f 0001 	mvn.w	r0, #1
 800cd26:	e7f8      	b.n	800cd1a <__ascii_mbtowc+0x16>

0800cd28 <memcpy>:
 800cd28:	440a      	add	r2, r1
 800cd2a:	4291      	cmp	r1, r2
 800cd2c:	f100 33ff 	add.w	r3, r0, #4294967295
 800cd30:	d100      	bne.n	800cd34 <memcpy+0xc>
 800cd32:	4770      	bx	lr
 800cd34:	b510      	push	{r4, lr}
 800cd36:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cd3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cd3e:	4291      	cmp	r1, r2
 800cd40:	d1f9      	bne.n	800cd36 <memcpy+0xe>
 800cd42:	bd10      	pop	{r4, pc}

0800cd44 <_Balloc>:
 800cd44:	b570      	push	{r4, r5, r6, lr}
 800cd46:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800cd48:	4604      	mov	r4, r0
 800cd4a:	460d      	mov	r5, r1
 800cd4c:	b976      	cbnz	r6, 800cd6c <_Balloc+0x28>
 800cd4e:	2010      	movs	r0, #16
 800cd50:	f7ff ffd0 	bl	800ccf4 <malloc>
 800cd54:	4602      	mov	r2, r0
 800cd56:	6260      	str	r0, [r4, #36]	; 0x24
 800cd58:	b920      	cbnz	r0, 800cd64 <_Balloc+0x20>
 800cd5a:	4b18      	ldr	r3, [pc, #96]	; (800cdbc <_Balloc+0x78>)
 800cd5c:	4818      	ldr	r0, [pc, #96]	; (800cdc0 <_Balloc+0x7c>)
 800cd5e:	2166      	movs	r1, #102	; 0x66
 800cd60:	f001 fb1c 	bl	800e39c <__assert_func>
 800cd64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cd68:	6006      	str	r6, [r0, #0]
 800cd6a:	60c6      	str	r6, [r0, #12]
 800cd6c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800cd6e:	68f3      	ldr	r3, [r6, #12]
 800cd70:	b183      	cbz	r3, 800cd94 <_Balloc+0x50>
 800cd72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cd74:	68db      	ldr	r3, [r3, #12]
 800cd76:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cd7a:	b9b8      	cbnz	r0, 800cdac <_Balloc+0x68>
 800cd7c:	2101      	movs	r1, #1
 800cd7e:	fa01 f605 	lsl.w	r6, r1, r5
 800cd82:	1d72      	adds	r2, r6, #5
 800cd84:	0092      	lsls	r2, r2, #2
 800cd86:	4620      	mov	r0, r4
 800cd88:	f000 fc97 	bl	800d6ba <_calloc_r>
 800cd8c:	b160      	cbz	r0, 800cda8 <_Balloc+0x64>
 800cd8e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cd92:	e00e      	b.n	800cdb2 <_Balloc+0x6e>
 800cd94:	2221      	movs	r2, #33	; 0x21
 800cd96:	2104      	movs	r1, #4
 800cd98:	4620      	mov	r0, r4
 800cd9a:	f000 fc8e 	bl	800d6ba <_calloc_r>
 800cd9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cda0:	60f0      	str	r0, [r6, #12]
 800cda2:	68db      	ldr	r3, [r3, #12]
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d1e4      	bne.n	800cd72 <_Balloc+0x2e>
 800cda8:	2000      	movs	r0, #0
 800cdaa:	bd70      	pop	{r4, r5, r6, pc}
 800cdac:	6802      	ldr	r2, [r0, #0]
 800cdae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cdb8:	e7f7      	b.n	800cdaa <_Balloc+0x66>
 800cdba:	bf00      	nop
 800cdbc:	0800f146 	.word	0x0800f146
 800cdc0:	0800f24c 	.word	0x0800f24c

0800cdc4 <_Bfree>:
 800cdc4:	b570      	push	{r4, r5, r6, lr}
 800cdc6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800cdc8:	4605      	mov	r5, r0
 800cdca:	460c      	mov	r4, r1
 800cdcc:	b976      	cbnz	r6, 800cdec <_Bfree+0x28>
 800cdce:	2010      	movs	r0, #16
 800cdd0:	f7ff ff90 	bl	800ccf4 <malloc>
 800cdd4:	4602      	mov	r2, r0
 800cdd6:	6268      	str	r0, [r5, #36]	; 0x24
 800cdd8:	b920      	cbnz	r0, 800cde4 <_Bfree+0x20>
 800cdda:	4b09      	ldr	r3, [pc, #36]	; (800ce00 <_Bfree+0x3c>)
 800cddc:	4809      	ldr	r0, [pc, #36]	; (800ce04 <_Bfree+0x40>)
 800cdde:	218a      	movs	r1, #138	; 0x8a
 800cde0:	f001 fadc 	bl	800e39c <__assert_func>
 800cde4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cde8:	6006      	str	r6, [r0, #0]
 800cdea:	60c6      	str	r6, [r0, #12]
 800cdec:	b13c      	cbz	r4, 800cdfe <_Bfree+0x3a>
 800cdee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800cdf0:	6862      	ldr	r2, [r4, #4]
 800cdf2:	68db      	ldr	r3, [r3, #12]
 800cdf4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cdf8:	6021      	str	r1, [r4, #0]
 800cdfa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cdfe:	bd70      	pop	{r4, r5, r6, pc}
 800ce00:	0800f146 	.word	0x0800f146
 800ce04:	0800f24c 	.word	0x0800f24c

0800ce08 <__multadd>:
 800ce08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce0c:	690e      	ldr	r6, [r1, #16]
 800ce0e:	4607      	mov	r7, r0
 800ce10:	4698      	mov	r8, r3
 800ce12:	460c      	mov	r4, r1
 800ce14:	f101 0014 	add.w	r0, r1, #20
 800ce18:	2300      	movs	r3, #0
 800ce1a:	6805      	ldr	r5, [r0, #0]
 800ce1c:	b2a9      	uxth	r1, r5
 800ce1e:	fb02 8101 	mla	r1, r2, r1, r8
 800ce22:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800ce26:	0c2d      	lsrs	r5, r5, #16
 800ce28:	fb02 c505 	mla	r5, r2, r5, ip
 800ce2c:	b289      	uxth	r1, r1
 800ce2e:	3301      	adds	r3, #1
 800ce30:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800ce34:	429e      	cmp	r6, r3
 800ce36:	f840 1b04 	str.w	r1, [r0], #4
 800ce3a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800ce3e:	dcec      	bgt.n	800ce1a <__multadd+0x12>
 800ce40:	f1b8 0f00 	cmp.w	r8, #0
 800ce44:	d022      	beq.n	800ce8c <__multadd+0x84>
 800ce46:	68a3      	ldr	r3, [r4, #8]
 800ce48:	42b3      	cmp	r3, r6
 800ce4a:	dc19      	bgt.n	800ce80 <__multadd+0x78>
 800ce4c:	6861      	ldr	r1, [r4, #4]
 800ce4e:	4638      	mov	r0, r7
 800ce50:	3101      	adds	r1, #1
 800ce52:	f7ff ff77 	bl	800cd44 <_Balloc>
 800ce56:	4605      	mov	r5, r0
 800ce58:	b928      	cbnz	r0, 800ce66 <__multadd+0x5e>
 800ce5a:	4602      	mov	r2, r0
 800ce5c:	4b0d      	ldr	r3, [pc, #52]	; (800ce94 <__multadd+0x8c>)
 800ce5e:	480e      	ldr	r0, [pc, #56]	; (800ce98 <__multadd+0x90>)
 800ce60:	21b5      	movs	r1, #181	; 0xb5
 800ce62:	f001 fa9b 	bl	800e39c <__assert_func>
 800ce66:	6922      	ldr	r2, [r4, #16]
 800ce68:	3202      	adds	r2, #2
 800ce6a:	f104 010c 	add.w	r1, r4, #12
 800ce6e:	0092      	lsls	r2, r2, #2
 800ce70:	300c      	adds	r0, #12
 800ce72:	f7ff ff59 	bl	800cd28 <memcpy>
 800ce76:	4621      	mov	r1, r4
 800ce78:	4638      	mov	r0, r7
 800ce7a:	f7ff ffa3 	bl	800cdc4 <_Bfree>
 800ce7e:	462c      	mov	r4, r5
 800ce80:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800ce84:	3601      	adds	r6, #1
 800ce86:	f8c3 8014 	str.w	r8, [r3, #20]
 800ce8a:	6126      	str	r6, [r4, #16]
 800ce8c:	4620      	mov	r0, r4
 800ce8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce92:	bf00      	nop
 800ce94:	0800f1bc 	.word	0x0800f1bc
 800ce98:	0800f24c 	.word	0x0800f24c

0800ce9c <__s2b>:
 800ce9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cea0:	460c      	mov	r4, r1
 800cea2:	4615      	mov	r5, r2
 800cea4:	461f      	mov	r7, r3
 800cea6:	2209      	movs	r2, #9
 800cea8:	3308      	adds	r3, #8
 800ceaa:	4606      	mov	r6, r0
 800ceac:	fb93 f3f2 	sdiv	r3, r3, r2
 800ceb0:	2100      	movs	r1, #0
 800ceb2:	2201      	movs	r2, #1
 800ceb4:	429a      	cmp	r2, r3
 800ceb6:	db09      	blt.n	800cecc <__s2b+0x30>
 800ceb8:	4630      	mov	r0, r6
 800ceba:	f7ff ff43 	bl	800cd44 <_Balloc>
 800cebe:	b940      	cbnz	r0, 800ced2 <__s2b+0x36>
 800cec0:	4602      	mov	r2, r0
 800cec2:	4b19      	ldr	r3, [pc, #100]	; (800cf28 <__s2b+0x8c>)
 800cec4:	4819      	ldr	r0, [pc, #100]	; (800cf2c <__s2b+0x90>)
 800cec6:	21ce      	movs	r1, #206	; 0xce
 800cec8:	f001 fa68 	bl	800e39c <__assert_func>
 800cecc:	0052      	lsls	r2, r2, #1
 800cece:	3101      	adds	r1, #1
 800ced0:	e7f0      	b.n	800ceb4 <__s2b+0x18>
 800ced2:	9b08      	ldr	r3, [sp, #32]
 800ced4:	6143      	str	r3, [r0, #20]
 800ced6:	2d09      	cmp	r5, #9
 800ced8:	f04f 0301 	mov.w	r3, #1
 800cedc:	6103      	str	r3, [r0, #16]
 800cede:	dd16      	ble.n	800cf0e <__s2b+0x72>
 800cee0:	f104 0909 	add.w	r9, r4, #9
 800cee4:	46c8      	mov	r8, r9
 800cee6:	442c      	add	r4, r5
 800cee8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ceec:	4601      	mov	r1, r0
 800ceee:	3b30      	subs	r3, #48	; 0x30
 800cef0:	220a      	movs	r2, #10
 800cef2:	4630      	mov	r0, r6
 800cef4:	f7ff ff88 	bl	800ce08 <__multadd>
 800cef8:	45a0      	cmp	r8, r4
 800cefa:	d1f5      	bne.n	800cee8 <__s2b+0x4c>
 800cefc:	f1a5 0408 	sub.w	r4, r5, #8
 800cf00:	444c      	add	r4, r9
 800cf02:	1b2d      	subs	r5, r5, r4
 800cf04:	1963      	adds	r3, r4, r5
 800cf06:	42bb      	cmp	r3, r7
 800cf08:	db04      	blt.n	800cf14 <__s2b+0x78>
 800cf0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf0e:	340a      	adds	r4, #10
 800cf10:	2509      	movs	r5, #9
 800cf12:	e7f6      	b.n	800cf02 <__s2b+0x66>
 800cf14:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cf18:	4601      	mov	r1, r0
 800cf1a:	3b30      	subs	r3, #48	; 0x30
 800cf1c:	220a      	movs	r2, #10
 800cf1e:	4630      	mov	r0, r6
 800cf20:	f7ff ff72 	bl	800ce08 <__multadd>
 800cf24:	e7ee      	b.n	800cf04 <__s2b+0x68>
 800cf26:	bf00      	nop
 800cf28:	0800f1bc 	.word	0x0800f1bc
 800cf2c:	0800f24c 	.word	0x0800f24c

0800cf30 <__hi0bits>:
 800cf30:	0c03      	lsrs	r3, r0, #16
 800cf32:	041b      	lsls	r3, r3, #16
 800cf34:	b9d3      	cbnz	r3, 800cf6c <__hi0bits+0x3c>
 800cf36:	0400      	lsls	r0, r0, #16
 800cf38:	2310      	movs	r3, #16
 800cf3a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800cf3e:	bf04      	itt	eq
 800cf40:	0200      	lsleq	r0, r0, #8
 800cf42:	3308      	addeq	r3, #8
 800cf44:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800cf48:	bf04      	itt	eq
 800cf4a:	0100      	lsleq	r0, r0, #4
 800cf4c:	3304      	addeq	r3, #4
 800cf4e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800cf52:	bf04      	itt	eq
 800cf54:	0080      	lsleq	r0, r0, #2
 800cf56:	3302      	addeq	r3, #2
 800cf58:	2800      	cmp	r0, #0
 800cf5a:	db05      	blt.n	800cf68 <__hi0bits+0x38>
 800cf5c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800cf60:	f103 0301 	add.w	r3, r3, #1
 800cf64:	bf08      	it	eq
 800cf66:	2320      	moveq	r3, #32
 800cf68:	4618      	mov	r0, r3
 800cf6a:	4770      	bx	lr
 800cf6c:	2300      	movs	r3, #0
 800cf6e:	e7e4      	b.n	800cf3a <__hi0bits+0xa>

0800cf70 <__lo0bits>:
 800cf70:	6803      	ldr	r3, [r0, #0]
 800cf72:	f013 0207 	ands.w	r2, r3, #7
 800cf76:	4601      	mov	r1, r0
 800cf78:	d00b      	beq.n	800cf92 <__lo0bits+0x22>
 800cf7a:	07da      	lsls	r2, r3, #31
 800cf7c:	d424      	bmi.n	800cfc8 <__lo0bits+0x58>
 800cf7e:	0798      	lsls	r0, r3, #30
 800cf80:	bf49      	itett	mi
 800cf82:	085b      	lsrmi	r3, r3, #1
 800cf84:	089b      	lsrpl	r3, r3, #2
 800cf86:	2001      	movmi	r0, #1
 800cf88:	600b      	strmi	r3, [r1, #0]
 800cf8a:	bf5c      	itt	pl
 800cf8c:	600b      	strpl	r3, [r1, #0]
 800cf8e:	2002      	movpl	r0, #2
 800cf90:	4770      	bx	lr
 800cf92:	b298      	uxth	r0, r3
 800cf94:	b9b0      	cbnz	r0, 800cfc4 <__lo0bits+0x54>
 800cf96:	0c1b      	lsrs	r3, r3, #16
 800cf98:	2010      	movs	r0, #16
 800cf9a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800cf9e:	bf04      	itt	eq
 800cfa0:	0a1b      	lsreq	r3, r3, #8
 800cfa2:	3008      	addeq	r0, #8
 800cfa4:	071a      	lsls	r2, r3, #28
 800cfa6:	bf04      	itt	eq
 800cfa8:	091b      	lsreq	r3, r3, #4
 800cfaa:	3004      	addeq	r0, #4
 800cfac:	079a      	lsls	r2, r3, #30
 800cfae:	bf04      	itt	eq
 800cfb0:	089b      	lsreq	r3, r3, #2
 800cfb2:	3002      	addeq	r0, #2
 800cfb4:	07da      	lsls	r2, r3, #31
 800cfb6:	d403      	bmi.n	800cfc0 <__lo0bits+0x50>
 800cfb8:	085b      	lsrs	r3, r3, #1
 800cfba:	f100 0001 	add.w	r0, r0, #1
 800cfbe:	d005      	beq.n	800cfcc <__lo0bits+0x5c>
 800cfc0:	600b      	str	r3, [r1, #0]
 800cfc2:	4770      	bx	lr
 800cfc4:	4610      	mov	r0, r2
 800cfc6:	e7e8      	b.n	800cf9a <__lo0bits+0x2a>
 800cfc8:	2000      	movs	r0, #0
 800cfca:	4770      	bx	lr
 800cfcc:	2020      	movs	r0, #32
 800cfce:	4770      	bx	lr

0800cfd0 <__i2b>:
 800cfd0:	b510      	push	{r4, lr}
 800cfd2:	460c      	mov	r4, r1
 800cfd4:	2101      	movs	r1, #1
 800cfd6:	f7ff feb5 	bl	800cd44 <_Balloc>
 800cfda:	4602      	mov	r2, r0
 800cfdc:	b928      	cbnz	r0, 800cfea <__i2b+0x1a>
 800cfde:	4b05      	ldr	r3, [pc, #20]	; (800cff4 <__i2b+0x24>)
 800cfe0:	4805      	ldr	r0, [pc, #20]	; (800cff8 <__i2b+0x28>)
 800cfe2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800cfe6:	f001 f9d9 	bl	800e39c <__assert_func>
 800cfea:	2301      	movs	r3, #1
 800cfec:	6144      	str	r4, [r0, #20]
 800cfee:	6103      	str	r3, [r0, #16]
 800cff0:	bd10      	pop	{r4, pc}
 800cff2:	bf00      	nop
 800cff4:	0800f1bc 	.word	0x0800f1bc
 800cff8:	0800f24c 	.word	0x0800f24c

0800cffc <__multiply>:
 800cffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d000:	4614      	mov	r4, r2
 800d002:	690a      	ldr	r2, [r1, #16]
 800d004:	6923      	ldr	r3, [r4, #16]
 800d006:	429a      	cmp	r2, r3
 800d008:	bfb8      	it	lt
 800d00a:	460b      	movlt	r3, r1
 800d00c:	460d      	mov	r5, r1
 800d00e:	bfbc      	itt	lt
 800d010:	4625      	movlt	r5, r4
 800d012:	461c      	movlt	r4, r3
 800d014:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800d018:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800d01c:	68ab      	ldr	r3, [r5, #8]
 800d01e:	6869      	ldr	r1, [r5, #4]
 800d020:	eb0a 0709 	add.w	r7, sl, r9
 800d024:	42bb      	cmp	r3, r7
 800d026:	b085      	sub	sp, #20
 800d028:	bfb8      	it	lt
 800d02a:	3101      	addlt	r1, #1
 800d02c:	f7ff fe8a 	bl	800cd44 <_Balloc>
 800d030:	b930      	cbnz	r0, 800d040 <__multiply+0x44>
 800d032:	4602      	mov	r2, r0
 800d034:	4b42      	ldr	r3, [pc, #264]	; (800d140 <__multiply+0x144>)
 800d036:	4843      	ldr	r0, [pc, #268]	; (800d144 <__multiply+0x148>)
 800d038:	f240 115d 	movw	r1, #349	; 0x15d
 800d03c:	f001 f9ae 	bl	800e39c <__assert_func>
 800d040:	f100 0614 	add.w	r6, r0, #20
 800d044:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800d048:	4633      	mov	r3, r6
 800d04a:	2200      	movs	r2, #0
 800d04c:	4543      	cmp	r3, r8
 800d04e:	d31e      	bcc.n	800d08e <__multiply+0x92>
 800d050:	f105 0c14 	add.w	ip, r5, #20
 800d054:	f104 0314 	add.w	r3, r4, #20
 800d058:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800d05c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800d060:	9202      	str	r2, [sp, #8]
 800d062:	ebac 0205 	sub.w	r2, ip, r5
 800d066:	3a15      	subs	r2, #21
 800d068:	f022 0203 	bic.w	r2, r2, #3
 800d06c:	3204      	adds	r2, #4
 800d06e:	f105 0115 	add.w	r1, r5, #21
 800d072:	458c      	cmp	ip, r1
 800d074:	bf38      	it	cc
 800d076:	2204      	movcc	r2, #4
 800d078:	9201      	str	r2, [sp, #4]
 800d07a:	9a02      	ldr	r2, [sp, #8]
 800d07c:	9303      	str	r3, [sp, #12]
 800d07e:	429a      	cmp	r2, r3
 800d080:	d808      	bhi.n	800d094 <__multiply+0x98>
 800d082:	2f00      	cmp	r7, #0
 800d084:	dc55      	bgt.n	800d132 <__multiply+0x136>
 800d086:	6107      	str	r7, [r0, #16]
 800d088:	b005      	add	sp, #20
 800d08a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d08e:	f843 2b04 	str.w	r2, [r3], #4
 800d092:	e7db      	b.n	800d04c <__multiply+0x50>
 800d094:	f8b3 a000 	ldrh.w	sl, [r3]
 800d098:	f1ba 0f00 	cmp.w	sl, #0
 800d09c:	d020      	beq.n	800d0e0 <__multiply+0xe4>
 800d09e:	f105 0e14 	add.w	lr, r5, #20
 800d0a2:	46b1      	mov	r9, r6
 800d0a4:	2200      	movs	r2, #0
 800d0a6:	f85e 4b04 	ldr.w	r4, [lr], #4
 800d0aa:	f8d9 b000 	ldr.w	fp, [r9]
 800d0ae:	b2a1      	uxth	r1, r4
 800d0b0:	fa1f fb8b 	uxth.w	fp, fp
 800d0b4:	fb0a b101 	mla	r1, sl, r1, fp
 800d0b8:	4411      	add	r1, r2
 800d0ba:	f8d9 2000 	ldr.w	r2, [r9]
 800d0be:	0c24      	lsrs	r4, r4, #16
 800d0c0:	0c12      	lsrs	r2, r2, #16
 800d0c2:	fb0a 2404 	mla	r4, sl, r4, r2
 800d0c6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800d0ca:	b289      	uxth	r1, r1
 800d0cc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800d0d0:	45f4      	cmp	ip, lr
 800d0d2:	f849 1b04 	str.w	r1, [r9], #4
 800d0d6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800d0da:	d8e4      	bhi.n	800d0a6 <__multiply+0xaa>
 800d0dc:	9901      	ldr	r1, [sp, #4]
 800d0de:	5072      	str	r2, [r6, r1]
 800d0e0:	9a03      	ldr	r2, [sp, #12]
 800d0e2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d0e6:	3304      	adds	r3, #4
 800d0e8:	f1b9 0f00 	cmp.w	r9, #0
 800d0ec:	d01f      	beq.n	800d12e <__multiply+0x132>
 800d0ee:	6834      	ldr	r4, [r6, #0]
 800d0f0:	f105 0114 	add.w	r1, r5, #20
 800d0f4:	46b6      	mov	lr, r6
 800d0f6:	f04f 0a00 	mov.w	sl, #0
 800d0fa:	880a      	ldrh	r2, [r1, #0]
 800d0fc:	f8be b002 	ldrh.w	fp, [lr, #2]
 800d100:	fb09 b202 	mla	r2, r9, r2, fp
 800d104:	4492      	add	sl, r2
 800d106:	b2a4      	uxth	r4, r4
 800d108:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800d10c:	f84e 4b04 	str.w	r4, [lr], #4
 800d110:	f851 4b04 	ldr.w	r4, [r1], #4
 800d114:	f8be 2000 	ldrh.w	r2, [lr]
 800d118:	0c24      	lsrs	r4, r4, #16
 800d11a:	fb09 2404 	mla	r4, r9, r4, r2
 800d11e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800d122:	458c      	cmp	ip, r1
 800d124:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800d128:	d8e7      	bhi.n	800d0fa <__multiply+0xfe>
 800d12a:	9a01      	ldr	r2, [sp, #4]
 800d12c:	50b4      	str	r4, [r6, r2]
 800d12e:	3604      	adds	r6, #4
 800d130:	e7a3      	b.n	800d07a <__multiply+0x7e>
 800d132:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d136:	2b00      	cmp	r3, #0
 800d138:	d1a5      	bne.n	800d086 <__multiply+0x8a>
 800d13a:	3f01      	subs	r7, #1
 800d13c:	e7a1      	b.n	800d082 <__multiply+0x86>
 800d13e:	bf00      	nop
 800d140:	0800f1bc 	.word	0x0800f1bc
 800d144:	0800f24c 	.word	0x0800f24c

0800d148 <__pow5mult>:
 800d148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d14c:	4615      	mov	r5, r2
 800d14e:	f012 0203 	ands.w	r2, r2, #3
 800d152:	4606      	mov	r6, r0
 800d154:	460f      	mov	r7, r1
 800d156:	d007      	beq.n	800d168 <__pow5mult+0x20>
 800d158:	4c25      	ldr	r4, [pc, #148]	; (800d1f0 <__pow5mult+0xa8>)
 800d15a:	3a01      	subs	r2, #1
 800d15c:	2300      	movs	r3, #0
 800d15e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d162:	f7ff fe51 	bl	800ce08 <__multadd>
 800d166:	4607      	mov	r7, r0
 800d168:	10ad      	asrs	r5, r5, #2
 800d16a:	d03d      	beq.n	800d1e8 <__pow5mult+0xa0>
 800d16c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d16e:	b97c      	cbnz	r4, 800d190 <__pow5mult+0x48>
 800d170:	2010      	movs	r0, #16
 800d172:	f7ff fdbf 	bl	800ccf4 <malloc>
 800d176:	4602      	mov	r2, r0
 800d178:	6270      	str	r0, [r6, #36]	; 0x24
 800d17a:	b928      	cbnz	r0, 800d188 <__pow5mult+0x40>
 800d17c:	4b1d      	ldr	r3, [pc, #116]	; (800d1f4 <__pow5mult+0xac>)
 800d17e:	481e      	ldr	r0, [pc, #120]	; (800d1f8 <__pow5mult+0xb0>)
 800d180:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d184:	f001 f90a 	bl	800e39c <__assert_func>
 800d188:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d18c:	6004      	str	r4, [r0, #0]
 800d18e:	60c4      	str	r4, [r0, #12]
 800d190:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d194:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d198:	b94c      	cbnz	r4, 800d1ae <__pow5mult+0x66>
 800d19a:	f240 2171 	movw	r1, #625	; 0x271
 800d19e:	4630      	mov	r0, r6
 800d1a0:	f7ff ff16 	bl	800cfd0 <__i2b>
 800d1a4:	2300      	movs	r3, #0
 800d1a6:	f8c8 0008 	str.w	r0, [r8, #8]
 800d1aa:	4604      	mov	r4, r0
 800d1ac:	6003      	str	r3, [r0, #0]
 800d1ae:	f04f 0900 	mov.w	r9, #0
 800d1b2:	07eb      	lsls	r3, r5, #31
 800d1b4:	d50a      	bpl.n	800d1cc <__pow5mult+0x84>
 800d1b6:	4639      	mov	r1, r7
 800d1b8:	4622      	mov	r2, r4
 800d1ba:	4630      	mov	r0, r6
 800d1bc:	f7ff ff1e 	bl	800cffc <__multiply>
 800d1c0:	4639      	mov	r1, r7
 800d1c2:	4680      	mov	r8, r0
 800d1c4:	4630      	mov	r0, r6
 800d1c6:	f7ff fdfd 	bl	800cdc4 <_Bfree>
 800d1ca:	4647      	mov	r7, r8
 800d1cc:	106d      	asrs	r5, r5, #1
 800d1ce:	d00b      	beq.n	800d1e8 <__pow5mult+0xa0>
 800d1d0:	6820      	ldr	r0, [r4, #0]
 800d1d2:	b938      	cbnz	r0, 800d1e4 <__pow5mult+0x9c>
 800d1d4:	4622      	mov	r2, r4
 800d1d6:	4621      	mov	r1, r4
 800d1d8:	4630      	mov	r0, r6
 800d1da:	f7ff ff0f 	bl	800cffc <__multiply>
 800d1de:	6020      	str	r0, [r4, #0]
 800d1e0:	f8c0 9000 	str.w	r9, [r0]
 800d1e4:	4604      	mov	r4, r0
 800d1e6:	e7e4      	b.n	800d1b2 <__pow5mult+0x6a>
 800d1e8:	4638      	mov	r0, r7
 800d1ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d1ee:	bf00      	nop
 800d1f0:	0800f3a0 	.word	0x0800f3a0
 800d1f4:	0800f146 	.word	0x0800f146
 800d1f8:	0800f24c 	.word	0x0800f24c

0800d1fc <__lshift>:
 800d1fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d200:	460c      	mov	r4, r1
 800d202:	6849      	ldr	r1, [r1, #4]
 800d204:	6923      	ldr	r3, [r4, #16]
 800d206:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d20a:	68a3      	ldr	r3, [r4, #8]
 800d20c:	4607      	mov	r7, r0
 800d20e:	4691      	mov	r9, r2
 800d210:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d214:	f108 0601 	add.w	r6, r8, #1
 800d218:	42b3      	cmp	r3, r6
 800d21a:	db0b      	blt.n	800d234 <__lshift+0x38>
 800d21c:	4638      	mov	r0, r7
 800d21e:	f7ff fd91 	bl	800cd44 <_Balloc>
 800d222:	4605      	mov	r5, r0
 800d224:	b948      	cbnz	r0, 800d23a <__lshift+0x3e>
 800d226:	4602      	mov	r2, r0
 800d228:	4b28      	ldr	r3, [pc, #160]	; (800d2cc <__lshift+0xd0>)
 800d22a:	4829      	ldr	r0, [pc, #164]	; (800d2d0 <__lshift+0xd4>)
 800d22c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d230:	f001 f8b4 	bl	800e39c <__assert_func>
 800d234:	3101      	adds	r1, #1
 800d236:	005b      	lsls	r3, r3, #1
 800d238:	e7ee      	b.n	800d218 <__lshift+0x1c>
 800d23a:	2300      	movs	r3, #0
 800d23c:	f100 0114 	add.w	r1, r0, #20
 800d240:	f100 0210 	add.w	r2, r0, #16
 800d244:	4618      	mov	r0, r3
 800d246:	4553      	cmp	r3, sl
 800d248:	db33      	blt.n	800d2b2 <__lshift+0xb6>
 800d24a:	6920      	ldr	r0, [r4, #16]
 800d24c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d250:	f104 0314 	add.w	r3, r4, #20
 800d254:	f019 091f 	ands.w	r9, r9, #31
 800d258:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d25c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d260:	d02b      	beq.n	800d2ba <__lshift+0xbe>
 800d262:	f1c9 0e20 	rsb	lr, r9, #32
 800d266:	468a      	mov	sl, r1
 800d268:	2200      	movs	r2, #0
 800d26a:	6818      	ldr	r0, [r3, #0]
 800d26c:	fa00 f009 	lsl.w	r0, r0, r9
 800d270:	4302      	orrs	r2, r0
 800d272:	f84a 2b04 	str.w	r2, [sl], #4
 800d276:	f853 2b04 	ldr.w	r2, [r3], #4
 800d27a:	459c      	cmp	ip, r3
 800d27c:	fa22 f20e 	lsr.w	r2, r2, lr
 800d280:	d8f3      	bhi.n	800d26a <__lshift+0x6e>
 800d282:	ebac 0304 	sub.w	r3, ip, r4
 800d286:	3b15      	subs	r3, #21
 800d288:	f023 0303 	bic.w	r3, r3, #3
 800d28c:	3304      	adds	r3, #4
 800d28e:	f104 0015 	add.w	r0, r4, #21
 800d292:	4584      	cmp	ip, r0
 800d294:	bf38      	it	cc
 800d296:	2304      	movcc	r3, #4
 800d298:	50ca      	str	r2, [r1, r3]
 800d29a:	b10a      	cbz	r2, 800d2a0 <__lshift+0xa4>
 800d29c:	f108 0602 	add.w	r6, r8, #2
 800d2a0:	3e01      	subs	r6, #1
 800d2a2:	4638      	mov	r0, r7
 800d2a4:	612e      	str	r6, [r5, #16]
 800d2a6:	4621      	mov	r1, r4
 800d2a8:	f7ff fd8c 	bl	800cdc4 <_Bfree>
 800d2ac:	4628      	mov	r0, r5
 800d2ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d2b2:	f842 0f04 	str.w	r0, [r2, #4]!
 800d2b6:	3301      	adds	r3, #1
 800d2b8:	e7c5      	b.n	800d246 <__lshift+0x4a>
 800d2ba:	3904      	subs	r1, #4
 800d2bc:	f853 2b04 	ldr.w	r2, [r3], #4
 800d2c0:	f841 2f04 	str.w	r2, [r1, #4]!
 800d2c4:	459c      	cmp	ip, r3
 800d2c6:	d8f9      	bhi.n	800d2bc <__lshift+0xc0>
 800d2c8:	e7ea      	b.n	800d2a0 <__lshift+0xa4>
 800d2ca:	bf00      	nop
 800d2cc:	0800f1bc 	.word	0x0800f1bc
 800d2d0:	0800f24c 	.word	0x0800f24c

0800d2d4 <__mcmp>:
 800d2d4:	b530      	push	{r4, r5, lr}
 800d2d6:	6902      	ldr	r2, [r0, #16]
 800d2d8:	690c      	ldr	r4, [r1, #16]
 800d2da:	1b12      	subs	r2, r2, r4
 800d2dc:	d10e      	bne.n	800d2fc <__mcmp+0x28>
 800d2de:	f100 0314 	add.w	r3, r0, #20
 800d2e2:	3114      	adds	r1, #20
 800d2e4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d2e8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d2ec:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d2f0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d2f4:	42a5      	cmp	r5, r4
 800d2f6:	d003      	beq.n	800d300 <__mcmp+0x2c>
 800d2f8:	d305      	bcc.n	800d306 <__mcmp+0x32>
 800d2fa:	2201      	movs	r2, #1
 800d2fc:	4610      	mov	r0, r2
 800d2fe:	bd30      	pop	{r4, r5, pc}
 800d300:	4283      	cmp	r3, r0
 800d302:	d3f3      	bcc.n	800d2ec <__mcmp+0x18>
 800d304:	e7fa      	b.n	800d2fc <__mcmp+0x28>
 800d306:	f04f 32ff 	mov.w	r2, #4294967295
 800d30a:	e7f7      	b.n	800d2fc <__mcmp+0x28>

0800d30c <__mdiff>:
 800d30c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d310:	460c      	mov	r4, r1
 800d312:	4606      	mov	r6, r0
 800d314:	4611      	mov	r1, r2
 800d316:	4620      	mov	r0, r4
 800d318:	4617      	mov	r7, r2
 800d31a:	f7ff ffdb 	bl	800d2d4 <__mcmp>
 800d31e:	1e05      	subs	r5, r0, #0
 800d320:	d110      	bne.n	800d344 <__mdiff+0x38>
 800d322:	4629      	mov	r1, r5
 800d324:	4630      	mov	r0, r6
 800d326:	f7ff fd0d 	bl	800cd44 <_Balloc>
 800d32a:	b930      	cbnz	r0, 800d33a <__mdiff+0x2e>
 800d32c:	4b39      	ldr	r3, [pc, #228]	; (800d414 <__mdiff+0x108>)
 800d32e:	4602      	mov	r2, r0
 800d330:	f240 2132 	movw	r1, #562	; 0x232
 800d334:	4838      	ldr	r0, [pc, #224]	; (800d418 <__mdiff+0x10c>)
 800d336:	f001 f831 	bl	800e39c <__assert_func>
 800d33a:	2301      	movs	r3, #1
 800d33c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d340:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d344:	bfa4      	itt	ge
 800d346:	463b      	movge	r3, r7
 800d348:	4627      	movge	r7, r4
 800d34a:	4630      	mov	r0, r6
 800d34c:	6879      	ldr	r1, [r7, #4]
 800d34e:	bfa6      	itte	ge
 800d350:	461c      	movge	r4, r3
 800d352:	2500      	movge	r5, #0
 800d354:	2501      	movlt	r5, #1
 800d356:	f7ff fcf5 	bl	800cd44 <_Balloc>
 800d35a:	b920      	cbnz	r0, 800d366 <__mdiff+0x5a>
 800d35c:	4b2d      	ldr	r3, [pc, #180]	; (800d414 <__mdiff+0x108>)
 800d35e:	4602      	mov	r2, r0
 800d360:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d364:	e7e6      	b.n	800d334 <__mdiff+0x28>
 800d366:	693e      	ldr	r6, [r7, #16]
 800d368:	60c5      	str	r5, [r0, #12]
 800d36a:	6925      	ldr	r5, [r4, #16]
 800d36c:	f107 0114 	add.w	r1, r7, #20
 800d370:	f104 0914 	add.w	r9, r4, #20
 800d374:	f100 0e14 	add.w	lr, r0, #20
 800d378:	f107 0210 	add.w	r2, r7, #16
 800d37c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800d380:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800d384:	46f2      	mov	sl, lr
 800d386:	2700      	movs	r7, #0
 800d388:	f859 3b04 	ldr.w	r3, [r9], #4
 800d38c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d390:	fa1f f883 	uxth.w	r8, r3
 800d394:	fa17 f78b 	uxtah	r7, r7, fp
 800d398:	0c1b      	lsrs	r3, r3, #16
 800d39a:	eba7 0808 	sub.w	r8, r7, r8
 800d39e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d3a2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d3a6:	fa1f f888 	uxth.w	r8, r8
 800d3aa:	141f      	asrs	r7, r3, #16
 800d3ac:	454d      	cmp	r5, r9
 800d3ae:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d3b2:	f84a 3b04 	str.w	r3, [sl], #4
 800d3b6:	d8e7      	bhi.n	800d388 <__mdiff+0x7c>
 800d3b8:	1b2b      	subs	r3, r5, r4
 800d3ba:	3b15      	subs	r3, #21
 800d3bc:	f023 0303 	bic.w	r3, r3, #3
 800d3c0:	3304      	adds	r3, #4
 800d3c2:	3415      	adds	r4, #21
 800d3c4:	42a5      	cmp	r5, r4
 800d3c6:	bf38      	it	cc
 800d3c8:	2304      	movcc	r3, #4
 800d3ca:	4419      	add	r1, r3
 800d3cc:	4473      	add	r3, lr
 800d3ce:	469e      	mov	lr, r3
 800d3d0:	460d      	mov	r5, r1
 800d3d2:	4565      	cmp	r5, ip
 800d3d4:	d30e      	bcc.n	800d3f4 <__mdiff+0xe8>
 800d3d6:	f10c 0203 	add.w	r2, ip, #3
 800d3da:	1a52      	subs	r2, r2, r1
 800d3dc:	f022 0203 	bic.w	r2, r2, #3
 800d3e0:	3903      	subs	r1, #3
 800d3e2:	458c      	cmp	ip, r1
 800d3e4:	bf38      	it	cc
 800d3e6:	2200      	movcc	r2, #0
 800d3e8:	441a      	add	r2, r3
 800d3ea:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d3ee:	b17b      	cbz	r3, 800d410 <__mdiff+0x104>
 800d3f0:	6106      	str	r6, [r0, #16]
 800d3f2:	e7a5      	b.n	800d340 <__mdiff+0x34>
 800d3f4:	f855 8b04 	ldr.w	r8, [r5], #4
 800d3f8:	fa17 f488 	uxtah	r4, r7, r8
 800d3fc:	1422      	asrs	r2, r4, #16
 800d3fe:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800d402:	b2a4      	uxth	r4, r4
 800d404:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800d408:	f84e 4b04 	str.w	r4, [lr], #4
 800d40c:	1417      	asrs	r7, r2, #16
 800d40e:	e7e0      	b.n	800d3d2 <__mdiff+0xc6>
 800d410:	3e01      	subs	r6, #1
 800d412:	e7ea      	b.n	800d3ea <__mdiff+0xde>
 800d414:	0800f1bc 	.word	0x0800f1bc
 800d418:	0800f24c 	.word	0x0800f24c

0800d41c <__ulp>:
 800d41c:	b082      	sub	sp, #8
 800d41e:	ed8d 0b00 	vstr	d0, [sp]
 800d422:	9b01      	ldr	r3, [sp, #4]
 800d424:	4912      	ldr	r1, [pc, #72]	; (800d470 <__ulp+0x54>)
 800d426:	4019      	ands	r1, r3
 800d428:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800d42c:	2900      	cmp	r1, #0
 800d42e:	dd05      	ble.n	800d43c <__ulp+0x20>
 800d430:	2200      	movs	r2, #0
 800d432:	460b      	mov	r3, r1
 800d434:	ec43 2b10 	vmov	d0, r2, r3
 800d438:	b002      	add	sp, #8
 800d43a:	4770      	bx	lr
 800d43c:	4249      	negs	r1, r1
 800d43e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800d442:	ea4f 5021 	mov.w	r0, r1, asr #20
 800d446:	f04f 0200 	mov.w	r2, #0
 800d44a:	f04f 0300 	mov.w	r3, #0
 800d44e:	da04      	bge.n	800d45a <__ulp+0x3e>
 800d450:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800d454:	fa41 f300 	asr.w	r3, r1, r0
 800d458:	e7ec      	b.n	800d434 <__ulp+0x18>
 800d45a:	f1a0 0114 	sub.w	r1, r0, #20
 800d45e:	291e      	cmp	r1, #30
 800d460:	bfda      	itte	le
 800d462:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800d466:	fa20 f101 	lsrle.w	r1, r0, r1
 800d46a:	2101      	movgt	r1, #1
 800d46c:	460a      	mov	r2, r1
 800d46e:	e7e1      	b.n	800d434 <__ulp+0x18>
 800d470:	7ff00000 	.word	0x7ff00000

0800d474 <__b2d>:
 800d474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d476:	6905      	ldr	r5, [r0, #16]
 800d478:	f100 0714 	add.w	r7, r0, #20
 800d47c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800d480:	1f2e      	subs	r6, r5, #4
 800d482:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800d486:	4620      	mov	r0, r4
 800d488:	f7ff fd52 	bl	800cf30 <__hi0bits>
 800d48c:	f1c0 0320 	rsb	r3, r0, #32
 800d490:	280a      	cmp	r0, #10
 800d492:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800d510 <__b2d+0x9c>
 800d496:	600b      	str	r3, [r1, #0]
 800d498:	dc14      	bgt.n	800d4c4 <__b2d+0x50>
 800d49a:	f1c0 0e0b 	rsb	lr, r0, #11
 800d49e:	fa24 f10e 	lsr.w	r1, r4, lr
 800d4a2:	42b7      	cmp	r7, r6
 800d4a4:	ea41 030c 	orr.w	r3, r1, ip
 800d4a8:	bf34      	ite	cc
 800d4aa:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d4ae:	2100      	movcs	r1, #0
 800d4b0:	3015      	adds	r0, #21
 800d4b2:	fa04 f000 	lsl.w	r0, r4, r0
 800d4b6:	fa21 f10e 	lsr.w	r1, r1, lr
 800d4ba:	ea40 0201 	orr.w	r2, r0, r1
 800d4be:	ec43 2b10 	vmov	d0, r2, r3
 800d4c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d4c4:	42b7      	cmp	r7, r6
 800d4c6:	bf3a      	itte	cc
 800d4c8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d4cc:	f1a5 0608 	subcc.w	r6, r5, #8
 800d4d0:	2100      	movcs	r1, #0
 800d4d2:	380b      	subs	r0, #11
 800d4d4:	d017      	beq.n	800d506 <__b2d+0x92>
 800d4d6:	f1c0 0c20 	rsb	ip, r0, #32
 800d4da:	fa04 f500 	lsl.w	r5, r4, r0
 800d4de:	42be      	cmp	r6, r7
 800d4e0:	fa21 f40c 	lsr.w	r4, r1, ip
 800d4e4:	ea45 0504 	orr.w	r5, r5, r4
 800d4e8:	bf8c      	ite	hi
 800d4ea:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800d4ee:	2400      	movls	r4, #0
 800d4f0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800d4f4:	fa01 f000 	lsl.w	r0, r1, r0
 800d4f8:	fa24 f40c 	lsr.w	r4, r4, ip
 800d4fc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d500:	ea40 0204 	orr.w	r2, r0, r4
 800d504:	e7db      	b.n	800d4be <__b2d+0x4a>
 800d506:	ea44 030c 	orr.w	r3, r4, ip
 800d50a:	460a      	mov	r2, r1
 800d50c:	e7d7      	b.n	800d4be <__b2d+0x4a>
 800d50e:	bf00      	nop
 800d510:	3ff00000 	.word	0x3ff00000

0800d514 <__d2b>:
 800d514:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d518:	4689      	mov	r9, r1
 800d51a:	2101      	movs	r1, #1
 800d51c:	ec57 6b10 	vmov	r6, r7, d0
 800d520:	4690      	mov	r8, r2
 800d522:	f7ff fc0f 	bl	800cd44 <_Balloc>
 800d526:	4604      	mov	r4, r0
 800d528:	b930      	cbnz	r0, 800d538 <__d2b+0x24>
 800d52a:	4602      	mov	r2, r0
 800d52c:	4b25      	ldr	r3, [pc, #148]	; (800d5c4 <__d2b+0xb0>)
 800d52e:	4826      	ldr	r0, [pc, #152]	; (800d5c8 <__d2b+0xb4>)
 800d530:	f240 310a 	movw	r1, #778	; 0x30a
 800d534:	f000 ff32 	bl	800e39c <__assert_func>
 800d538:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d53c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d540:	bb35      	cbnz	r5, 800d590 <__d2b+0x7c>
 800d542:	2e00      	cmp	r6, #0
 800d544:	9301      	str	r3, [sp, #4]
 800d546:	d028      	beq.n	800d59a <__d2b+0x86>
 800d548:	4668      	mov	r0, sp
 800d54a:	9600      	str	r6, [sp, #0]
 800d54c:	f7ff fd10 	bl	800cf70 <__lo0bits>
 800d550:	9900      	ldr	r1, [sp, #0]
 800d552:	b300      	cbz	r0, 800d596 <__d2b+0x82>
 800d554:	9a01      	ldr	r2, [sp, #4]
 800d556:	f1c0 0320 	rsb	r3, r0, #32
 800d55a:	fa02 f303 	lsl.w	r3, r2, r3
 800d55e:	430b      	orrs	r3, r1
 800d560:	40c2      	lsrs	r2, r0
 800d562:	6163      	str	r3, [r4, #20]
 800d564:	9201      	str	r2, [sp, #4]
 800d566:	9b01      	ldr	r3, [sp, #4]
 800d568:	61a3      	str	r3, [r4, #24]
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	bf14      	ite	ne
 800d56e:	2202      	movne	r2, #2
 800d570:	2201      	moveq	r2, #1
 800d572:	6122      	str	r2, [r4, #16]
 800d574:	b1d5      	cbz	r5, 800d5ac <__d2b+0x98>
 800d576:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d57a:	4405      	add	r5, r0
 800d57c:	f8c9 5000 	str.w	r5, [r9]
 800d580:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d584:	f8c8 0000 	str.w	r0, [r8]
 800d588:	4620      	mov	r0, r4
 800d58a:	b003      	add	sp, #12
 800d58c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d590:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d594:	e7d5      	b.n	800d542 <__d2b+0x2e>
 800d596:	6161      	str	r1, [r4, #20]
 800d598:	e7e5      	b.n	800d566 <__d2b+0x52>
 800d59a:	a801      	add	r0, sp, #4
 800d59c:	f7ff fce8 	bl	800cf70 <__lo0bits>
 800d5a0:	9b01      	ldr	r3, [sp, #4]
 800d5a2:	6163      	str	r3, [r4, #20]
 800d5a4:	2201      	movs	r2, #1
 800d5a6:	6122      	str	r2, [r4, #16]
 800d5a8:	3020      	adds	r0, #32
 800d5aa:	e7e3      	b.n	800d574 <__d2b+0x60>
 800d5ac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d5b0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d5b4:	f8c9 0000 	str.w	r0, [r9]
 800d5b8:	6918      	ldr	r0, [r3, #16]
 800d5ba:	f7ff fcb9 	bl	800cf30 <__hi0bits>
 800d5be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d5c2:	e7df      	b.n	800d584 <__d2b+0x70>
 800d5c4:	0800f1bc 	.word	0x0800f1bc
 800d5c8:	0800f24c 	.word	0x0800f24c

0800d5cc <__ratio>:
 800d5cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5d0:	4688      	mov	r8, r1
 800d5d2:	4669      	mov	r1, sp
 800d5d4:	4681      	mov	r9, r0
 800d5d6:	f7ff ff4d 	bl	800d474 <__b2d>
 800d5da:	a901      	add	r1, sp, #4
 800d5dc:	4640      	mov	r0, r8
 800d5de:	ec55 4b10 	vmov	r4, r5, d0
 800d5e2:	f7ff ff47 	bl	800d474 <__b2d>
 800d5e6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d5ea:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d5ee:	eba3 0c02 	sub.w	ip, r3, r2
 800d5f2:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d5f6:	1a9b      	subs	r3, r3, r2
 800d5f8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800d5fc:	ec51 0b10 	vmov	r0, r1, d0
 800d600:	2b00      	cmp	r3, #0
 800d602:	bfd6      	itet	le
 800d604:	460a      	movle	r2, r1
 800d606:	462a      	movgt	r2, r5
 800d608:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d60c:	468b      	mov	fp, r1
 800d60e:	462f      	mov	r7, r5
 800d610:	bfd4      	ite	le
 800d612:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800d616:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d61a:	4620      	mov	r0, r4
 800d61c:	ee10 2a10 	vmov	r2, s0
 800d620:	465b      	mov	r3, fp
 800d622:	4639      	mov	r1, r7
 800d624:	f7f3 f93a 	bl	800089c <__aeabi_ddiv>
 800d628:	ec41 0b10 	vmov	d0, r0, r1
 800d62c:	b003      	add	sp, #12
 800d62e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d632 <__copybits>:
 800d632:	3901      	subs	r1, #1
 800d634:	b570      	push	{r4, r5, r6, lr}
 800d636:	1149      	asrs	r1, r1, #5
 800d638:	6914      	ldr	r4, [r2, #16]
 800d63a:	3101      	adds	r1, #1
 800d63c:	f102 0314 	add.w	r3, r2, #20
 800d640:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d644:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d648:	1f05      	subs	r5, r0, #4
 800d64a:	42a3      	cmp	r3, r4
 800d64c:	d30c      	bcc.n	800d668 <__copybits+0x36>
 800d64e:	1aa3      	subs	r3, r4, r2
 800d650:	3b11      	subs	r3, #17
 800d652:	f023 0303 	bic.w	r3, r3, #3
 800d656:	3211      	adds	r2, #17
 800d658:	42a2      	cmp	r2, r4
 800d65a:	bf88      	it	hi
 800d65c:	2300      	movhi	r3, #0
 800d65e:	4418      	add	r0, r3
 800d660:	2300      	movs	r3, #0
 800d662:	4288      	cmp	r0, r1
 800d664:	d305      	bcc.n	800d672 <__copybits+0x40>
 800d666:	bd70      	pop	{r4, r5, r6, pc}
 800d668:	f853 6b04 	ldr.w	r6, [r3], #4
 800d66c:	f845 6f04 	str.w	r6, [r5, #4]!
 800d670:	e7eb      	b.n	800d64a <__copybits+0x18>
 800d672:	f840 3b04 	str.w	r3, [r0], #4
 800d676:	e7f4      	b.n	800d662 <__copybits+0x30>

0800d678 <__any_on>:
 800d678:	f100 0214 	add.w	r2, r0, #20
 800d67c:	6900      	ldr	r0, [r0, #16]
 800d67e:	114b      	asrs	r3, r1, #5
 800d680:	4298      	cmp	r0, r3
 800d682:	b510      	push	{r4, lr}
 800d684:	db11      	blt.n	800d6aa <__any_on+0x32>
 800d686:	dd0a      	ble.n	800d69e <__any_on+0x26>
 800d688:	f011 011f 	ands.w	r1, r1, #31
 800d68c:	d007      	beq.n	800d69e <__any_on+0x26>
 800d68e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d692:	fa24 f001 	lsr.w	r0, r4, r1
 800d696:	fa00 f101 	lsl.w	r1, r0, r1
 800d69a:	428c      	cmp	r4, r1
 800d69c:	d10b      	bne.n	800d6b6 <__any_on+0x3e>
 800d69e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d6a2:	4293      	cmp	r3, r2
 800d6a4:	d803      	bhi.n	800d6ae <__any_on+0x36>
 800d6a6:	2000      	movs	r0, #0
 800d6a8:	bd10      	pop	{r4, pc}
 800d6aa:	4603      	mov	r3, r0
 800d6ac:	e7f7      	b.n	800d69e <__any_on+0x26>
 800d6ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d6b2:	2900      	cmp	r1, #0
 800d6b4:	d0f5      	beq.n	800d6a2 <__any_on+0x2a>
 800d6b6:	2001      	movs	r0, #1
 800d6b8:	e7f6      	b.n	800d6a8 <__any_on+0x30>

0800d6ba <_calloc_r>:
 800d6ba:	b513      	push	{r0, r1, r4, lr}
 800d6bc:	434a      	muls	r2, r1
 800d6be:	4611      	mov	r1, r2
 800d6c0:	9201      	str	r2, [sp, #4]
 800d6c2:	f000 f859 	bl	800d778 <_malloc_r>
 800d6c6:	4604      	mov	r4, r0
 800d6c8:	b118      	cbz	r0, 800d6d2 <_calloc_r+0x18>
 800d6ca:	9a01      	ldr	r2, [sp, #4]
 800d6cc:	2100      	movs	r1, #0
 800d6ce:	f7fc fb09 	bl	8009ce4 <memset>
 800d6d2:	4620      	mov	r0, r4
 800d6d4:	b002      	add	sp, #8
 800d6d6:	bd10      	pop	{r4, pc}

0800d6d8 <_free_r>:
 800d6d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d6da:	2900      	cmp	r1, #0
 800d6dc:	d048      	beq.n	800d770 <_free_r+0x98>
 800d6de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d6e2:	9001      	str	r0, [sp, #4]
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	f1a1 0404 	sub.w	r4, r1, #4
 800d6ea:	bfb8      	it	lt
 800d6ec:	18e4      	addlt	r4, r4, r3
 800d6ee:	f001 f859 	bl	800e7a4 <__malloc_lock>
 800d6f2:	4a20      	ldr	r2, [pc, #128]	; (800d774 <_free_r+0x9c>)
 800d6f4:	9801      	ldr	r0, [sp, #4]
 800d6f6:	6813      	ldr	r3, [r2, #0]
 800d6f8:	4615      	mov	r5, r2
 800d6fa:	b933      	cbnz	r3, 800d70a <_free_r+0x32>
 800d6fc:	6063      	str	r3, [r4, #4]
 800d6fe:	6014      	str	r4, [r2, #0]
 800d700:	b003      	add	sp, #12
 800d702:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d706:	f001 b853 	b.w	800e7b0 <__malloc_unlock>
 800d70a:	42a3      	cmp	r3, r4
 800d70c:	d90b      	bls.n	800d726 <_free_r+0x4e>
 800d70e:	6821      	ldr	r1, [r4, #0]
 800d710:	1862      	adds	r2, r4, r1
 800d712:	4293      	cmp	r3, r2
 800d714:	bf04      	itt	eq
 800d716:	681a      	ldreq	r2, [r3, #0]
 800d718:	685b      	ldreq	r3, [r3, #4]
 800d71a:	6063      	str	r3, [r4, #4]
 800d71c:	bf04      	itt	eq
 800d71e:	1852      	addeq	r2, r2, r1
 800d720:	6022      	streq	r2, [r4, #0]
 800d722:	602c      	str	r4, [r5, #0]
 800d724:	e7ec      	b.n	800d700 <_free_r+0x28>
 800d726:	461a      	mov	r2, r3
 800d728:	685b      	ldr	r3, [r3, #4]
 800d72a:	b10b      	cbz	r3, 800d730 <_free_r+0x58>
 800d72c:	42a3      	cmp	r3, r4
 800d72e:	d9fa      	bls.n	800d726 <_free_r+0x4e>
 800d730:	6811      	ldr	r1, [r2, #0]
 800d732:	1855      	adds	r5, r2, r1
 800d734:	42a5      	cmp	r5, r4
 800d736:	d10b      	bne.n	800d750 <_free_r+0x78>
 800d738:	6824      	ldr	r4, [r4, #0]
 800d73a:	4421      	add	r1, r4
 800d73c:	1854      	adds	r4, r2, r1
 800d73e:	42a3      	cmp	r3, r4
 800d740:	6011      	str	r1, [r2, #0]
 800d742:	d1dd      	bne.n	800d700 <_free_r+0x28>
 800d744:	681c      	ldr	r4, [r3, #0]
 800d746:	685b      	ldr	r3, [r3, #4]
 800d748:	6053      	str	r3, [r2, #4]
 800d74a:	4421      	add	r1, r4
 800d74c:	6011      	str	r1, [r2, #0]
 800d74e:	e7d7      	b.n	800d700 <_free_r+0x28>
 800d750:	d902      	bls.n	800d758 <_free_r+0x80>
 800d752:	230c      	movs	r3, #12
 800d754:	6003      	str	r3, [r0, #0]
 800d756:	e7d3      	b.n	800d700 <_free_r+0x28>
 800d758:	6825      	ldr	r5, [r4, #0]
 800d75a:	1961      	adds	r1, r4, r5
 800d75c:	428b      	cmp	r3, r1
 800d75e:	bf04      	itt	eq
 800d760:	6819      	ldreq	r1, [r3, #0]
 800d762:	685b      	ldreq	r3, [r3, #4]
 800d764:	6063      	str	r3, [r4, #4]
 800d766:	bf04      	itt	eq
 800d768:	1949      	addeq	r1, r1, r5
 800d76a:	6021      	streq	r1, [r4, #0]
 800d76c:	6054      	str	r4, [r2, #4]
 800d76e:	e7c7      	b.n	800d700 <_free_r+0x28>
 800d770:	b003      	add	sp, #12
 800d772:	bd30      	pop	{r4, r5, pc}
 800d774:	200002c0 	.word	0x200002c0

0800d778 <_malloc_r>:
 800d778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d77a:	1ccd      	adds	r5, r1, #3
 800d77c:	f025 0503 	bic.w	r5, r5, #3
 800d780:	3508      	adds	r5, #8
 800d782:	2d0c      	cmp	r5, #12
 800d784:	bf38      	it	cc
 800d786:	250c      	movcc	r5, #12
 800d788:	2d00      	cmp	r5, #0
 800d78a:	4606      	mov	r6, r0
 800d78c:	db01      	blt.n	800d792 <_malloc_r+0x1a>
 800d78e:	42a9      	cmp	r1, r5
 800d790:	d903      	bls.n	800d79a <_malloc_r+0x22>
 800d792:	230c      	movs	r3, #12
 800d794:	6033      	str	r3, [r6, #0]
 800d796:	2000      	movs	r0, #0
 800d798:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d79a:	f001 f803 	bl	800e7a4 <__malloc_lock>
 800d79e:	4921      	ldr	r1, [pc, #132]	; (800d824 <_malloc_r+0xac>)
 800d7a0:	680a      	ldr	r2, [r1, #0]
 800d7a2:	4614      	mov	r4, r2
 800d7a4:	b99c      	cbnz	r4, 800d7ce <_malloc_r+0x56>
 800d7a6:	4f20      	ldr	r7, [pc, #128]	; (800d828 <_malloc_r+0xb0>)
 800d7a8:	683b      	ldr	r3, [r7, #0]
 800d7aa:	b923      	cbnz	r3, 800d7b6 <_malloc_r+0x3e>
 800d7ac:	4621      	mov	r1, r4
 800d7ae:	4630      	mov	r0, r6
 800d7b0:	f000 fcd2 	bl	800e158 <_sbrk_r>
 800d7b4:	6038      	str	r0, [r7, #0]
 800d7b6:	4629      	mov	r1, r5
 800d7b8:	4630      	mov	r0, r6
 800d7ba:	f000 fccd 	bl	800e158 <_sbrk_r>
 800d7be:	1c43      	adds	r3, r0, #1
 800d7c0:	d123      	bne.n	800d80a <_malloc_r+0x92>
 800d7c2:	230c      	movs	r3, #12
 800d7c4:	6033      	str	r3, [r6, #0]
 800d7c6:	4630      	mov	r0, r6
 800d7c8:	f000 fff2 	bl	800e7b0 <__malloc_unlock>
 800d7cc:	e7e3      	b.n	800d796 <_malloc_r+0x1e>
 800d7ce:	6823      	ldr	r3, [r4, #0]
 800d7d0:	1b5b      	subs	r3, r3, r5
 800d7d2:	d417      	bmi.n	800d804 <_malloc_r+0x8c>
 800d7d4:	2b0b      	cmp	r3, #11
 800d7d6:	d903      	bls.n	800d7e0 <_malloc_r+0x68>
 800d7d8:	6023      	str	r3, [r4, #0]
 800d7da:	441c      	add	r4, r3
 800d7dc:	6025      	str	r5, [r4, #0]
 800d7de:	e004      	b.n	800d7ea <_malloc_r+0x72>
 800d7e0:	6863      	ldr	r3, [r4, #4]
 800d7e2:	42a2      	cmp	r2, r4
 800d7e4:	bf0c      	ite	eq
 800d7e6:	600b      	streq	r3, [r1, #0]
 800d7e8:	6053      	strne	r3, [r2, #4]
 800d7ea:	4630      	mov	r0, r6
 800d7ec:	f000 ffe0 	bl	800e7b0 <__malloc_unlock>
 800d7f0:	f104 000b 	add.w	r0, r4, #11
 800d7f4:	1d23      	adds	r3, r4, #4
 800d7f6:	f020 0007 	bic.w	r0, r0, #7
 800d7fa:	1ac2      	subs	r2, r0, r3
 800d7fc:	d0cc      	beq.n	800d798 <_malloc_r+0x20>
 800d7fe:	1a1b      	subs	r3, r3, r0
 800d800:	50a3      	str	r3, [r4, r2]
 800d802:	e7c9      	b.n	800d798 <_malloc_r+0x20>
 800d804:	4622      	mov	r2, r4
 800d806:	6864      	ldr	r4, [r4, #4]
 800d808:	e7cc      	b.n	800d7a4 <_malloc_r+0x2c>
 800d80a:	1cc4      	adds	r4, r0, #3
 800d80c:	f024 0403 	bic.w	r4, r4, #3
 800d810:	42a0      	cmp	r0, r4
 800d812:	d0e3      	beq.n	800d7dc <_malloc_r+0x64>
 800d814:	1a21      	subs	r1, r4, r0
 800d816:	4630      	mov	r0, r6
 800d818:	f000 fc9e 	bl	800e158 <_sbrk_r>
 800d81c:	3001      	adds	r0, #1
 800d81e:	d1dd      	bne.n	800d7dc <_malloc_r+0x64>
 800d820:	e7cf      	b.n	800d7c2 <_malloc_r+0x4a>
 800d822:	bf00      	nop
 800d824:	200002c0 	.word	0x200002c0
 800d828:	200002c4 	.word	0x200002c4

0800d82c <__ssputs_r>:
 800d82c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d830:	688e      	ldr	r6, [r1, #8]
 800d832:	429e      	cmp	r6, r3
 800d834:	4682      	mov	sl, r0
 800d836:	460c      	mov	r4, r1
 800d838:	4690      	mov	r8, r2
 800d83a:	461f      	mov	r7, r3
 800d83c:	d838      	bhi.n	800d8b0 <__ssputs_r+0x84>
 800d83e:	898a      	ldrh	r2, [r1, #12]
 800d840:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d844:	d032      	beq.n	800d8ac <__ssputs_r+0x80>
 800d846:	6825      	ldr	r5, [r4, #0]
 800d848:	6909      	ldr	r1, [r1, #16]
 800d84a:	eba5 0901 	sub.w	r9, r5, r1
 800d84e:	6965      	ldr	r5, [r4, #20]
 800d850:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d854:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d858:	3301      	adds	r3, #1
 800d85a:	444b      	add	r3, r9
 800d85c:	106d      	asrs	r5, r5, #1
 800d85e:	429d      	cmp	r5, r3
 800d860:	bf38      	it	cc
 800d862:	461d      	movcc	r5, r3
 800d864:	0553      	lsls	r3, r2, #21
 800d866:	d531      	bpl.n	800d8cc <__ssputs_r+0xa0>
 800d868:	4629      	mov	r1, r5
 800d86a:	f7ff ff85 	bl	800d778 <_malloc_r>
 800d86e:	4606      	mov	r6, r0
 800d870:	b950      	cbnz	r0, 800d888 <__ssputs_r+0x5c>
 800d872:	230c      	movs	r3, #12
 800d874:	f8ca 3000 	str.w	r3, [sl]
 800d878:	89a3      	ldrh	r3, [r4, #12]
 800d87a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d87e:	81a3      	strh	r3, [r4, #12]
 800d880:	f04f 30ff 	mov.w	r0, #4294967295
 800d884:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d888:	6921      	ldr	r1, [r4, #16]
 800d88a:	464a      	mov	r2, r9
 800d88c:	f7ff fa4c 	bl	800cd28 <memcpy>
 800d890:	89a3      	ldrh	r3, [r4, #12]
 800d892:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d896:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d89a:	81a3      	strh	r3, [r4, #12]
 800d89c:	6126      	str	r6, [r4, #16]
 800d89e:	6165      	str	r5, [r4, #20]
 800d8a0:	444e      	add	r6, r9
 800d8a2:	eba5 0509 	sub.w	r5, r5, r9
 800d8a6:	6026      	str	r6, [r4, #0]
 800d8a8:	60a5      	str	r5, [r4, #8]
 800d8aa:	463e      	mov	r6, r7
 800d8ac:	42be      	cmp	r6, r7
 800d8ae:	d900      	bls.n	800d8b2 <__ssputs_r+0x86>
 800d8b0:	463e      	mov	r6, r7
 800d8b2:	4632      	mov	r2, r6
 800d8b4:	6820      	ldr	r0, [r4, #0]
 800d8b6:	4641      	mov	r1, r8
 800d8b8:	f000 ff5a 	bl	800e770 <memmove>
 800d8bc:	68a3      	ldr	r3, [r4, #8]
 800d8be:	6822      	ldr	r2, [r4, #0]
 800d8c0:	1b9b      	subs	r3, r3, r6
 800d8c2:	4432      	add	r2, r6
 800d8c4:	60a3      	str	r3, [r4, #8]
 800d8c6:	6022      	str	r2, [r4, #0]
 800d8c8:	2000      	movs	r0, #0
 800d8ca:	e7db      	b.n	800d884 <__ssputs_r+0x58>
 800d8cc:	462a      	mov	r2, r5
 800d8ce:	f000 ff75 	bl	800e7bc <_realloc_r>
 800d8d2:	4606      	mov	r6, r0
 800d8d4:	2800      	cmp	r0, #0
 800d8d6:	d1e1      	bne.n	800d89c <__ssputs_r+0x70>
 800d8d8:	6921      	ldr	r1, [r4, #16]
 800d8da:	4650      	mov	r0, sl
 800d8dc:	f7ff fefc 	bl	800d6d8 <_free_r>
 800d8e0:	e7c7      	b.n	800d872 <__ssputs_r+0x46>
	...

0800d8e4 <_svfiprintf_r>:
 800d8e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8e8:	4698      	mov	r8, r3
 800d8ea:	898b      	ldrh	r3, [r1, #12]
 800d8ec:	061b      	lsls	r3, r3, #24
 800d8ee:	b09d      	sub	sp, #116	; 0x74
 800d8f0:	4607      	mov	r7, r0
 800d8f2:	460d      	mov	r5, r1
 800d8f4:	4614      	mov	r4, r2
 800d8f6:	d50e      	bpl.n	800d916 <_svfiprintf_r+0x32>
 800d8f8:	690b      	ldr	r3, [r1, #16]
 800d8fa:	b963      	cbnz	r3, 800d916 <_svfiprintf_r+0x32>
 800d8fc:	2140      	movs	r1, #64	; 0x40
 800d8fe:	f7ff ff3b 	bl	800d778 <_malloc_r>
 800d902:	6028      	str	r0, [r5, #0]
 800d904:	6128      	str	r0, [r5, #16]
 800d906:	b920      	cbnz	r0, 800d912 <_svfiprintf_r+0x2e>
 800d908:	230c      	movs	r3, #12
 800d90a:	603b      	str	r3, [r7, #0]
 800d90c:	f04f 30ff 	mov.w	r0, #4294967295
 800d910:	e0d1      	b.n	800dab6 <_svfiprintf_r+0x1d2>
 800d912:	2340      	movs	r3, #64	; 0x40
 800d914:	616b      	str	r3, [r5, #20]
 800d916:	2300      	movs	r3, #0
 800d918:	9309      	str	r3, [sp, #36]	; 0x24
 800d91a:	2320      	movs	r3, #32
 800d91c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d920:	f8cd 800c 	str.w	r8, [sp, #12]
 800d924:	2330      	movs	r3, #48	; 0x30
 800d926:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800dad0 <_svfiprintf_r+0x1ec>
 800d92a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d92e:	f04f 0901 	mov.w	r9, #1
 800d932:	4623      	mov	r3, r4
 800d934:	469a      	mov	sl, r3
 800d936:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d93a:	b10a      	cbz	r2, 800d940 <_svfiprintf_r+0x5c>
 800d93c:	2a25      	cmp	r2, #37	; 0x25
 800d93e:	d1f9      	bne.n	800d934 <_svfiprintf_r+0x50>
 800d940:	ebba 0b04 	subs.w	fp, sl, r4
 800d944:	d00b      	beq.n	800d95e <_svfiprintf_r+0x7a>
 800d946:	465b      	mov	r3, fp
 800d948:	4622      	mov	r2, r4
 800d94a:	4629      	mov	r1, r5
 800d94c:	4638      	mov	r0, r7
 800d94e:	f7ff ff6d 	bl	800d82c <__ssputs_r>
 800d952:	3001      	adds	r0, #1
 800d954:	f000 80aa 	beq.w	800daac <_svfiprintf_r+0x1c8>
 800d958:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d95a:	445a      	add	r2, fp
 800d95c:	9209      	str	r2, [sp, #36]	; 0x24
 800d95e:	f89a 3000 	ldrb.w	r3, [sl]
 800d962:	2b00      	cmp	r3, #0
 800d964:	f000 80a2 	beq.w	800daac <_svfiprintf_r+0x1c8>
 800d968:	2300      	movs	r3, #0
 800d96a:	f04f 32ff 	mov.w	r2, #4294967295
 800d96e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d972:	f10a 0a01 	add.w	sl, sl, #1
 800d976:	9304      	str	r3, [sp, #16]
 800d978:	9307      	str	r3, [sp, #28]
 800d97a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d97e:	931a      	str	r3, [sp, #104]	; 0x68
 800d980:	4654      	mov	r4, sl
 800d982:	2205      	movs	r2, #5
 800d984:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d988:	4851      	ldr	r0, [pc, #324]	; (800dad0 <_svfiprintf_r+0x1ec>)
 800d98a:	f7f2 fc51 	bl	8000230 <memchr>
 800d98e:	9a04      	ldr	r2, [sp, #16]
 800d990:	b9d8      	cbnz	r0, 800d9ca <_svfiprintf_r+0xe6>
 800d992:	06d0      	lsls	r0, r2, #27
 800d994:	bf44      	itt	mi
 800d996:	2320      	movmi	r3, #32
 800d998:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d99c:	0711      	lsls	r1, r2, #28
 800d99e:	bf44      	itt	mi
 800d9a0:	232b      	movmi	r3, #43	; 0x2b
 800d9a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d9a6:	f89a 3000 	ldrb.w	r3, [sl]
 800d9aa:	2b2a      	cmp	r3, #42	; 0x2a
 800d9ac:	d015      	beq.n	800d9da <_svfiprintf_r+0xf6>
 800d9ae:	9a07      	ldr	r2, [sp, #28]
 800d9b0:	4654      	mov	r4, sl
 800d9b2:	2000      	movs	r0, #0
 800d9b4:	f04f 0c0a 	mov.w	ip, #10
 800d9b8:	4621      	mov	r1, r4
 800d9ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d9be:	3b30      	subs	r3, #48	; 0x30
 800d9c0:	2b09      	cmp	r3, #9
 800d9c2:	d94e      	bls.n	800da62 <_svfiprintf_r+0x17e>
 800d9c4:	b1b0      	cbz	r0, 800d9f4 <_svfiprintf_r+0x110>
 800d9c6:	9207      	str	r2, [sp, #28]
 800d9c8:	e014      	b.n	800d9f4 <_svfiprintf_r+0x110>
 800d9ca:	eba0 0308 	sub.w	r3, r0, r8
 800d9ce:	fa09 f303 	lsl.w	r3, r9, r3
 800d9d2:	4313      	orrs	r3, r2
 800d9d4:	9304      	str	r3, [sp, #16]
 800d9d6:	46a2      	mov	sl, r4
 800d9d8:	e7d2      	b.n	800d980 <_svfiprintf_r+0x9c>
 800d9da:	9b03      	ldr	r3, [sp, #12]
 800d9dc:	1d19      	adds	r1, r3, #4
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	9103      	str	r1, [sp, #12]
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	bfbb      	ittet	lt
 800d9e6:	425b      	neglt	r3, r3
 800d9e8:	f042 0202 	orrlt.w	r2, r2, #2
 800d9ec:	9307      	strge	r3, [sp, #28]
 800d9ee:	9307      	strlt	r3, [sp, #28]
 800d9f0:	bfb8      	it	lt
 800d9f2:	9204      	strlt	r2, [sp, #16]
 800d9f4:	7823      	ldrb	r3, [r4, #0]
 800d9f6:	2b2e      	cmp	r3, #46	; 0x2e
 800d9f8:	d10c      	bne.n	800da14 <_svfiprintf_r+0x130>
 800d9fa:	7863      	ldrb	r3, [r4, #1]
 800d9fc:	2b2a      	cmp	r3, #42	; 0x2a
 800d9fe:	d135      	bne.n	800da6c <_svfiprintf_r+0x188>
 800da00:	9b03      	ldr	r3, [sp, #12]
 800da02:	1d1a      	adds	r2, r3, #4
 800da04:	681b      	ldr	r3, [r3, #0]
 800da06:	9203      	str	r2, [sp, #12]
 800da08:	2b00      	cmp	r3, #0
 800da0a:	bfb8      	it	lt
 800da0c:	f04f 33ff 	movlt.w	r3, #4294967295
 800da10:	3402      	adds	r4, #2
 800da12:	9305      	str	r3, [sp, #20]
 800da14:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800dae0 <_svfiprintf_r+0x1fc>
 800da18:	7821      	ldrb	r1, [r4, #0]
 800da1a:	2203      	movs	r2, #3
 800da1c:	4650      	mov	r0, sl
 800da1e:	f7f2 fc07 	bl	8000230 <memchr>
 800da22:	b140      	cbz	r0, 800da36 <_svfiprintf_r+0x152>
 800da24:	2340      	movs	r3, #64	; 0x40
 800da26:	eba0 000a 	sub.w	r0, r0, sl
 800da2a:	fa03 f000 	lsl.w	r0, r3, r0
 800da2e:	9b04      	ldr	r3, [sp, #16]
 800da30:	4303      	orrs	r3, r0
 800da32:	3401      	adds	r4, #1
 800da34:	9304      	str	r3, [sp, #16]
 800da36:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da3a:	4826      	ldr	r0, [pc, #152]	; (800dad4 <_svfiprintf_r+0x1f0>)
 800da3c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800da40:	2206      	movs	r2, #6
 800da42:	f7f2 fbf5 	bl	8000230 <memchr>
 800da46:	2800      	cmp	r0, #0
 800da48:	d038      	beq.n	800dabc <_svfiprintf_r+0x1d8>
 800da4a:	4b23      	ldr	r3, [pc, #140]	; (800dad8 <_svfiprintf_r+0x1f4>)
 800da4c:	bb1b      	cbnz	r3, 800da96 <_svfiprintf_r+0x1b2>
 800da4e:	9b03      	ldr	r3, [sp, #12]
 800da50:	3307      	adds	r3, #7
 800da52:	f023 0307 	bic.w	r3, r3, #7
 800da56:	3308      	adds	r3, #8
 800da58:	9303      	str	r3, [sp, #12]
 800da5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da5c:	4433      	add	r3, r6
 800da5e:	9309      	str	r3, [sp, #36]	; 0x24
 800da60:	e767      	b.n	800d932 <_svfiprintf_r+0x4e>
 800da62:	fb0c 3202 	mla	r2, ip, r2, r3
 800da66:	460c      	mov	r4, r1
 800da68:	2001      	movs	r0, #1
 800da6a:	e7a5      	b.n	800d9b8 <_svfiprintf_r+0xd4>
 800da6c:	2300      	movs	r3, #0
 800da6e:	3401      	adds	r4, #1
 800da70:	9305      	str	r3, [sp, #20]
 800da72:	4619      	mov	r1, r3
 800da74:	f04f 0c0a 	mov.w	ip, #10
 800da78:	4620      	mov	r0, r4
 800da7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da7e:	3a30      	subs	r2, #48	; 0x30
 800da80:	2a09      	cmp	r2, #9
 800da82:	d903      	bls.n	800da8c <_svfiprintf_r+0x1a8>
 800da84:	2b00      	cmp	r3, #0
 800da86:	d0c5      	beq.n	800da14 <_svfiprintf_r+0x130>
 800da88:	9105      	str	r1, [sp, #20]
 800da8a:	e7c3      	b.n	800da14 <_svfiprintf_r+0x130>
 800da8c:	fb0c 2101 	mla	r1, ip, r1, r2
 800da90:	4604      	mov	r4, r0
 800da92:	2301      	movs	r3, #1
 800da94:	e7f0      	b.n	800da78 <_svfiprintf_r+0x194>
 800da96:	ab03      	add	r3, sp, #12
 800da98:	9300      	str	r3, [sp, #0]
 800da9a:	462a      	mov	r2, r5
 800da9c:	4b0f      	ldr	r3, [pc, #60]	; (800dadc <_svfiprintf_r+0x1f8>)
 800da9e:	a904      	add	r1, sp, #16
 800daa0:	4638      	mov	r0, r7
 800daa2:	f7fc f9c7 	bl	8009e34 <_printf_float>
 800daa6:	1c42      	adds	r2, r0, #1
 800daa8:	4606      	mov	r6, r0
 800daaa:	d1d6      	bne.n	800da5a <_svfiprintf_r+0x176>
 800daac:	89ab      	ldrh	r3, [r5, #12]
 800daae:	065b      	lsls	r3, r3, #25
 800dab0:	f53f af2c 	bmi.w	800d90c <_svfiprintf_r+0x28>
 800dab4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dab6:	b01d      	add	sp, #116	; 0x74
 800dab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dabc:	ab03      	add	r3, sp, #12
 800dabe:	9300      	str	r3, [sp, #0]
 800dac0:	462a      	mov	r2, r5
 800dac2:	4b06      	ldr	r3, [pc, #24]	; (800dadc <_svfiprintf_r+0x1f8>)
 800dac4:	a904      	add	r1, sp, #16
 800dac6:	4638      	mov	r0, r7
 800dac8:	f7fc fc58 	bl	800a37c <_printf_i>
 800dacc:	e7eb      	b.n	800daa6 <_svfiprintf_r+0x1c2>
 800dace:	bf00      	nop
 800dad0:	0800f3ac 	.word	0x0800f3ac
 800dad4:	0800f3b6 	.word	0x0800f3b6
 800dad8:	08009e35 	.word	0x08009e35
 800dadc:	0800d82d 	.word	0x0800d82d
 800dae0:	0800f3b2 	.word	0x0800f3b2

0800dae4 <_sungetc_r>:
 800dae4:	b538      	push	{r3, r4, r5, lr}
 800dae6:	1c4b      	adds	r3, r1, #1
 800dae8:	4614      	mov	r4, r2
 800daea:	d103      	bne.n	800daf4 <_sungetc_r+0x10>
 800daec:	f04f 35ff 	mov.w	r5, #4294967295
 800daf0:	4628      	mov	r0, r5
 800daf2:	bd38      	pop	{r3, r4, r5, pc}
 800daf4:	8993      	ldrh	r3, [r2, #12]
 800daf6:	f023 0320 	bic.w	r3, r3, #32
 800dafa:	8193      	strh	r3, [r2, #12]
 800dafc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800dafe:	6852      	ldr	r2, [r2, #4]
 800db00:	b2cd      	uxtb	r5, r1
 800db02:	b18b      	cbz	r3, 800db28 <_sungetc_r+0x44>
 800db04:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800db06:	4293      	cmp	r3, r2
 800db08:	dd08      	ble.n	800db1c <_sungetc_r+0x38>
 800db0a:	6823      	ldr	r3, [r4, #0]
 800db0c:	1e5a      	subs	r2, r3, #1
 800db0e:	6022      	str	r2, [r4, #0]
 800db10:	f803 5c01 	strb.w	r5, [r3, #-1]
 800db14:	6863      	ldr	r3, [r4, #4]
 800db16:	3301      	adds	r3, #1
 800db18:	6063      	str	r3, [r4, #4]
 800db1a:	e7e9      	b.n	800daf0 <_sungetc_r+0xc>
 800db1c:	4621      	mov	r1, r4
 800db1e:	f000 fbf5 	bl	800e30c <__submore>
 800db22:	2800      	cmp	r0, #0
 800db24:	d0f1      	beq.n	800db0a <_sungetc_r+0x26>
 800db26:	e7e1      	b.n	800daec <_sungetc_r+0x8>
 800db28:	6921      	ldr	r1, [r4, #16]
 800db2a:	6823      	ldr	r3, [r4, #0]
 800db2c:	b151      	cbz	r1, 800db44 <_sungetc_r+0x60>
 800db2e:	4299      	cmp	r1, r3
 800db30:	d208      	bcs.n	800db44 <_sungetc_r+0x60>
 800db32:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800db36:	42a9      	cmp	r1, r5
 800db38:	d104      	bne.n	800db44 <_sungetc_r+0x60>
 800db3a:	3b01      	subs	r3, #1
 800db3c:	3201      	adds	r2, #1
 800db3e:	6023      	str	r3, [r4, #0]
 800db40:	6062      	str	r2, [r4, #4]
 800db42:	e7d5      	b.n	800daf0 <_sungetc_r+0xc>
 800db44:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800db48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800db4c:	6363      	str	r3, [r4, #52]	; 0x34
 800db4e:	2303      	movs	r3, #3
 800db50:	63a3      	str	r3, [r4, #56]	; 0x38
 800db52:	4623      	mov	r3, r4
 800db54:	f803 5f46 	strb.w	r5, [r3, #70]!
 800db58:	6023      	str	r3, [r4, #0]
 800db5a:	2301      	movs	r3, #1
 800db5c:	e7dc      	b.n	800db18 <_sungetc_r+0x34>

0800db5e <__ssrefill_r>:
 800db5e:	b510      	push	{r4, lr}
 800db60:	460c      	mov	r4, r1
 800db62:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800db64:	b169      	cbz	r1, 800db82 <__ssrefill_r+0x24>
 800db66:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800db6a:	4299      	cmp	r1, r3
 800db6c:	d001      	beq.n	800db72 <__ssrefill_r+0x14>
 800db6e:	f7ff fdb3 	bl	800d6d8 <_free_r>
 800db72:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800db74:	6063      	str	r3, [r4, #4]
 800db76:	2000      	movs	r0, #0
 800db78:	6360      	str	r0, [r4, #52]	; 0x34
 800db7a:	b113      	cbz	r3, 800db82 <__ssrefill_r+0x24>
 800db7c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800db7e:	6023      	str	r3, [r4, #0]
 800db80:	bd10      	pop	{r4, pc}
 800db82:	6923      	ldr	r3, [r4, #16]
 800db84:	6023      	str	r3, [r4, #0]
 800db86:	2300      	movs	r3, #0
 800db88:	6063      	str	r3, [r4, #4]
 800db8a:	89a3      	ldrh	r3, [r4, #12]
 800db8c:	f043 0320 	orr.w	r3, r3, #32
 800db90:	81a3      	strh	r3, [r4, #12]
 800db92:	f04f 30ff 	mov.w	r0, #4294967295
 800db96:	e7f3      	b.n	800db80 <__ssrefill_r+0x22>

0800db98 <__ssvfiscanf_r>:
 800db98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db9c:	460c      	mov	r4, r1
 800db9e:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800dba2:	2100      	movs	r1, #0
 800dba4:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800dba8:	49b2      	ldr	r1, [pc, #712]	; (800de74 <__ssvfiscanf_r+0x2dc>)
 800dbaa:	91a0      	str	r1, [sp, #640]	; 0x280
 800dbac:	f10d 0804 	add.w	r8, sp, #4
 800dbb0:	49b1      	ldr	r1, [pc, #708]	; (800de78 <__ssvfiscanf_r+0x2e0>)
 800dbb2:	4fb2      	ldr	r7, [pc, #712]	; (800de7c <__ssvfiscanf_r+0x2e4>)
 800dbb4:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 800de80 <__ssvfiscanf_r+0x2e8>
 800dbb8:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800dbbc:	4606      	mov	r6, r0
 800dbbe:	91a1      	str	r1, [sp, #644]	; 0x284
 800dbc0:	9300      	str	r3, [sp, #0]
 800dbc2:	f892 a000 	ldrb.w	sl, [r2]
 800dbc6:	f1ba 0f00 	cmp.w	sl, #0
 800dbca:	f000 8151 	beq.w	800de70 <__ssvfiscanf_r+0x2d8>
 800dbce:	f81a 3007 	ldrb.w	r3, [sl, r7]
 800dbd2:	f013 0308 	ands.w	r3, r3, #8
 800dbd6:	f102 0501 	add.w	r5, r2, #1
 800dbda:	d019      	beq.n	800dc10 <__ssvfiscanf_r+0x78>
 800dbdc:	6863      	ldr	r3, [r4, #4]
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	dd0f      	ble.n	800dc02 <__ssvfiscanf_r+0x6a>
 800dbe2:	6823      	ldr	r3, [r4, #0]
 800dbe4:	781a      	ldrb	r2, [r3, #0]
 800dbe6:	5cba      	ldrb	r2, [r7, r2]
 800dbe8:	0712      	lsls	r2, r2, #28
 800dbea:	d401      	bmi.n	800dbf0 <__ssvfiscanf_r+0x58>
 800dbec:	462a      	mov	r2, r5
 800dbee:	e7e8      	b.n	800dbc2 <__ssvfiscanf_r+0x2a>
 800dbf0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800dbf2:	3201      	adds	r2, #1
 800dbf4:	9245      	str	r2, [sp, #276]	; 0x114
 800dbf6:	6862      	ldr	r2, [r4, #4]
 800dbf8:	3301      	adds	r3, #1
 800dbfa:	3a01      	subs	r2, #1
 800dbfc:	6062      	str	r2, [r4, #4]
 800dbfe:	6023      	str	r3, [r4, #0]
 800dc00:	e7ec      	b.n	800dbdc <__ssvfiscanf_r+0x44>
 800dc02:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800dc04:	4621      	mov	r1, r4
 800dc06:	4630      	mov	r0, r6
 800dc08:	4798      	blx	r3
 800dc0a:	2800      	cmp	r0, #0
 800dc0c:	d0e9      	beq.n	800dbe2 <__ssvfiscanf_r+0x4a>
 800dc0e:	e7ed      	b.n	800dbec <__ssvfiscanf_r+0x54>
 800dc10:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 800dc14:	f040 8083 	bne.w	800dd1e <__ssvfiscanf_r+0x186>
 800dc18:	9341      	str	r3, [sp, #260]	; 0x104
 800dc1a:	9343      	str	r3, [sp, #268]	; 0x10c
 800dc1c:	7853      	ldrb	r3, [r2, #1]
 800dc1e:	2b2a      	cmp	r3, #42	; 0x2a
 800dc20:	bf02      	ittt	eq
 800dc22:	2310      	moveq	r3, #16
 800dc24:	1c95      	addeq	r5, r2, #2
 800dc26:	9341      	streq	r3, [sp, #260]	; 0x104
 800dc28:	220a      	movs	r2, #10
 800dc2a:	46ab      	mov	fp, r5
 800dc2c:	f81b 1b01 	ldrb.w	r1, [fp], #1
 800dc30:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800dc34:	2b09      	cmp	r3, #9
 800dc36:	d91d      	bls.n	800dc74 <__ssvfiscanf_r+0xdc>
 800dc38:	4891      	ldr	r0, [pc, #580]	; (800de80 <__ssvfiscanf_r+0x2e8>)
 800dc3a:	2203      	movs	r2, #3
 800dc3c:	f7f2 faf8 	bl	8000230 <memchr>
 800dc40:	b140      	cbz	r0, 800dc54 <__ssvfiscanf_r+0xbc>
 800dc42:	2301      	movs	r3, #1
 800dc44:	eba0 0009 	sub.w	r0, r0, r9
 800dc48:	fa03 f000 	lsl.w	r0, r3, r0
 800dc4c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800dc4e:	4318      	orrs	r0, r3
 800dc50:	9041      	str	r0, [sp, #260]	; 0x104
 800dc52:	465d      	mov	r5, fp
 800dc54:	f815 3b01 	ldrb.w	r3, [r5], #1
 800dc58:	2b78      	cmp	r3, #120	; 0x78
 800dc5a:	d806      	bhi.n	800dc6a <__ssvfiscanf_r+0xd2>
 800dc5c:	2b57      	cmp	r3, #87	; 0x57
 800dc5e:	d810      	bhi.n	800dc82 <__ssvfiscanf_r+0xea>
 800dc60:	2b25      	cmp	r3, #37	; 0x25
 800dc62:	d05c      	beq.n	800dd1e <__ssvfiscanf_r+0x186>
 800dc64:	d856      	bhi.n	800dd14 <__ssvfiscanf_r+0x17c>
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d074      	beq.n	800dd54 <__ssvfiscanf_r+0x1bc>
 800dc6a:	2303      	movs	r3, #3
 800dc6c:	9347      	str	r3, [sp, #284]	; 0x11c
 800dc6e:	230a      	movs	r3, #10
 800dc70:	9342      	str	r3, [sp, #264]	; 0x108
 800dc72:	e081      	b.n	800dd78 <__ssvfiscanf_r+0x1e0>
 800dc74:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800dc76:	fb02 1303 	mla	r3, r2, r3, r1
 800dc7a:	3b30      	subs	r3, #48	; 0x30
 800dc7c:	9343      	str	r3, [sp, #268]	; 0x10c
 800dc7e:	465d      	mov	r5, fp
 800dc80:	e7d3      	b.n	800dc2a <__ssvfiscanf_r+0x92>
 800dc82:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800dc86:	2a20      	cmp	r2, #32
 800dc88:	d8ef      	bhi.n	800dc6a <__ssvfiscanf_r+0xd2>
 800dc8a:	a101      	add	r1, pc, #4	; (adr r1, 800dc90 <__ssvfiscanf_r+0xf8>)
 800dc8c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800dc90:	0800dd63 	.word	0x0800dd63
 800dc94:	0800dc6b 	.word	0x0800dc6b
 800dc98:	0800dc6b 	.word	0x0800dc6b
 800dc9c:	0800ddc1 	.word	0x0800ddc1
 800dca0:	0800dc6b 	.word	0x0800dc6b
 800dca4:	0800dc6b 	.word	0x0800dc6b
 800dca8:	0800dc6b 	.word	0x0800dc6b
 800dcac:	0800dc6b 	.word	0x0800dc6b
 800dcb0:	0800dc6b 	.word	0x0800dc6b
 800dcb4:	0800dc6b 	.word	0x0800dc6b
 800dcb8:	0800dc6b 	.word	0x0800dc6b
 800dcbc:	0800ddd7 	.word	0x0800ddd7
 800dcc0:	0800ddad 	.word	0x0800ddad
 800dcc4:	0800dd1b 	.word	0x0800dd1b
 800dcc8:	0800dd1b 	.word	0x0800dd1b
 800dccc:	0800dd1b 	.word	0x0800dd1b
 800dcd0:	0800dc6b 	.word	0x0800dc6b
 800dcd4:	0800ddb1 	.word	0x0800ddb1
 800dcd8:	0800dc6b 	.word	0x0800dc6b
 800dcdc:	0800dc6b 	.word	0x0800dc6b
 800dce0:	0800dc6b 	.word	0x0800dc6b
 800dce4:	0800dc6b 	.word	0x0800dc6b
 800dce8:	0800dde7 	.word	0x0800dde7
 800dcec:	0800ddb9 	.word	0x0800ddb9
 800dcf0:	0800dd5b 	.word	0x0800dd5b
 800dcf4:	0800dc6b 	.word	0x0800dc6b
 800dcf8:	0800dc6b 	.word	0x0800dc6b
 800dcfc:	0800dde3 	.word	0x0800dde3
 800dd00:	0800dc6b 	.word	0x0800dc6b
 800dd04:	0800ddad 	.word	0x0800ddad
 800dd08:	0800dc6b 	.word	0x0800dc6b
 800dd0c:	0800dc6b 	.word	0x0800dc6b
 800dd10:	0800dd63 	.word	0x0800dd63
 800dd14:	3b45      	subs	r3, #69	; 0x45
 800dd16:	2b02      	cmp	r3, #2
 800dd18:	d8a7      	bhi.n	800dc6a <__ssvfiscanf_r+0xd2>
 800dd1a:	2305      	movs	r3, #5
 800dd1c:	e02b      	b.n	800dd76 <__ssvfiscanf_r+0x1de>
 800dd1e:	6863      	ldr	r3, [r4, #4]
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	dd0d      	ble.n	800dd40 <__ssvfiscanf_r+0x1a8>
 800dd24:	6823      	ldr	r3, [r4, #0]
 800dd26:	781a      	ldrb	r2, [r3, #0]
 800dd28:	4552      	cmp	r2, sl
 800dd2a:	f040 80a1 	bne.w	800de70 <__ssvfiscanf_r+0x2d8>
 800dd2e:	3301      	adds	r3, #1
 800dd30:	6862      	ldr	r2, [r4, #4]
 800dd32:	6023      	str	r3, [r4, #0]
 800dd34:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800dd36:	3a01      	subs	r2, #1
 800dd38:	3301      	adds	r3, #1
 800dd3a:	6062      	str	r2, [r4, #4]
 800dd3c:	9345      	str	r3, [sp, #276]	; 0x114
 800dd3e:	e755      	b.n	800dbec <__ssvfiscanf_r+0x54>
 800dd40:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800dd42:	4621      	mov	r1, r4
 800dd44:	4630      	mov	r0, r6
 800dd46:	4798      	blx	r3
 800dd48:	2800      	cmp	r0, #0
 800dd4a:	d0eb      	beq.n	800dd24 <__ssvfiscanf_r+0x18c>
 800dd4c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800dd4e:	2800      	cmp	r0, #0
 800dd50:	f040 8084 	bne.w	800de5c <__ssvfiscanf_r+0x2c4>
 800dd54:	f04f 30ff 	mov.w	r0, #4294967295
 800dd58:	e086      	b.n	800de68 <__ssvfiscanf_r+0x2d0>
 800dd5a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800dd5c:	f042 0220 	orr.w	r2, r2, #32
 800dd60:	9241      	str	r2, [sp, #260]	; 0x104
 800dd62:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800dd64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800dd68:	9241      	str	r2, [sp, #260]	; 0x104
 800dd6a:	2210      	movs	r2, #16
 800dd6c:	2b6f      	cmp	r3, #111	; 0x6f
 800dd6e:	9242      	str	r2, [sp, #264]	; 0x108
 800dd70:	bf34      	ite	cc
 800dd72:	2303      	movcc	r3, #3
 800dd74:	2304      	movcs	r3, #4
 800dd76:	9347      	str	r3, [sp, #284]	; 0x11c
 800dd78:	6863      	ldr	r3, [r4, #4]
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	dd41      	ble.n	800de02 <__ssvfiscanf_r+0x26a>
 800dd7e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800dd80:	0659      	lsls	r1, r3, #25
 800dd82:	d404      	bmi.n	800dd8e <__ssvfiscanf_r+0x1f6>
 800dd84:	6823      	ldr	r3, [r4, #0]
 800dd86:	781a      	ldrb	r2, [r3, #0]
 800dd88:	5cba      	ldrb	r2, [r7, r2]
 800dd8a:	0712      	lsls	r2, r2, #28
 800dd8c:	d440      	bmi.n	800de10 <__ssvfiscanf_r+0x278>
 800dd8e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800dd90:	2b02      	cmp	r3, #2
 800dd92:	dc4f      	bgt.n	800de34 <__ssvfiscanf_r+0x29c>
 800dd94:	466b      	mov	r3, sp
 800dd96:	4622      	mov	r2, r4
 800dd98:	a941      	add	r1, sp, #260	; 0x104
 800dd9a:	4630      	mov	r0, r6
 800dd9c:	f000 f874 	bl	800de88 <_scanf_chars>
 800dda0:	2801      	cmp	r0, #1
 800dda2:	d065      	beq.n	800de70 <__ssvfiscanf_r+0x2d8>
 800dda4:	2802      	cmp	r0, #2
 800dda6:	f47f af21 	bne.w	800dbec <__ssvfiscanf_r+0x54>
 800ddaa:	e7cf      	b.n	800dd4c <__ssvfiscanf_r+0x1b4>
 800ddac:	220a      	movs	r2, #10
 800ddae:	e7dd      	b.n	800dd6c <__ssvfiscanf_r+0x1d4>
 800ddb0:	2300      	movs	r3, #0
 800ddb2:	9342      	str	r3, [sp, #264]	; 0x108
 800ddb4:	2303      	movs	r3, #3
 800ddb6:	e7de      	b.n	800dd76 <__ssvfiscanf_r+0x1de>
 800ddb8:	2308      	movs	r3, #8
 800ddba:	9342      	str	r3, [sp, #264]	; 0x108
 800ddbc:	2304      	movs	r3, #4
 800ddbe:	e7da      	b.n	800dd76 <__ssvfiscanf_r+0x1de>
 800ddc0:	4629      	mov	r1, r5
 800ddc2:	4640      	mov	r0, r8
 800ddc4:	f000 f9d8 	bl	800e178 <__sccl>
 800ddc8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800ddca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ddce:	9341      	str	r3, [sp, #260]	; 0x104
 800ddd0:	4605      	mov	r5, r0
 800ddd2:	2301      	movs	r3, #1
 800ddd4:	e7cf      	b.n	800dd76 <__ssvfiscanf_r+0x1de>
 800ddd6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800ddd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dddc:	9341      	str	r3, [sp, #260]	; 0x104
 800ddde:	2300      	movs	r3, #0
 800dde0:	e7c9      	b.n	800dd76 <__ssvfiscanf_r+0x1de>
 800dde2:	2302      	movs	r3, #2
 800dde4:	e7c7      	b.n	800dd76 <__ssvfiscanf_r+0x1de>
 800dde6:	9841      	ldr	r0, [sp, #260]	; 0x104
 800dde8:	06c3      	lsls	r3, r0, #27
 800ddea:	f53f aeff 	bmi.w	800dbec <__ssvfiscanf_r+0x54>
 800ddee:	9b00      	ldr	r3, [sp, #0]
 800ddf0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800ddf2:	1d19      	adds	r1, r3, #4
 800ddf4:	9100      	str	r1, [sp, #0]
 800ddf6:	681b      	ldr	r3, [r3, #0]
 800ddf8:	07c0      	lsls	r0, r0, #31
 800ddfa:	bf4c      	ite	mi
 800ddfc:	801a      	strhmi	r2, [r3, #0]
 800ddfe:	601a      	strpl	r2, [r3, #0]
 800de00:	e6f4      	b.n	800dbec <__ssvfiscanf_r+0x54>
 800de02:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800de04:	4621      	mov	r1, r4
 800de06:	4630      	mov	r0, r6
 800de08:	4798      	blx	r3
 800de0a:	2800      	cmp	r0, #0
 800de0c:	d0b7      	beq.n	800dd7e <__ssvfiscanf_r+0x1e6>
 800de0e:	e79d      	b.n	800dd4c <__ssvfiscanf_r+0x1b4>
 800de10:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800de12:	3201      	adds	r2, #1
 800de14:	9245      	str	r2, [sp, #276]	; 0x114
 800de16:	6862      	ldr	r2, [r4, #4]
 800de18:	3a01      	subs	r2, #1
 800de1a:	2a00      	cmp	r2, #0
 800de1c:	6062      	str	r2, [r4, #4]
 800de1e:	dd02      	ble.n	800de26 <__ssvfiscanf_r+0x28e>
 800de20:	3301      	adds	r3, #1
 800de22:	6023      	str	r3, [r4, #0]
 800de24:	e7ae      	b.n	800dd84 <__ssvfiscanf_r+0x1ec>
 800de26:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800de28:	4621      	mov	r1, r4
 800de2a:	4630      	mov	r0, r6
 800de2c:	4798      	blx	r3
 800de2e:	2800      	cmp	r0, #0
 800de30:	d0a8      	beq.n	800dd84 <__ssvfiscanf_r+0x1ec>
 800de32:	e78b      	b.n	800dd4c <__ssvfiscanf_r+0x1b4>
 800de34:	2b04      	cmp	r3, #4
 800de36:	dc06      	bgt.n	800de46 <__ssvfiscanf_r+0x2ae>
 800de38:	466b      	mov	r3, sp
 800de3a:	4622      	mov	r2, r4
 800de3c:	a941      	add	r1, sp, #260	; 0x104
 800de3e:	4630      	mov	r0, r6
 800de40:	f000 f87a 	bl	800df38 <_scanf_i>
 800de44:	e7ac      	b.n	800dda0 <__ssvfiscanf_r+0x208>
 800de46:	4b0f      	ldr	r3, [pc, #60]	; (800de84 <__ssvfiscanf_r+0x2ec>)
 800de48:	2b00      	cmp	r3, #0
 800de4a:	f43f aecf 	beq.w	800dbec <__ssvfiscanf_r+0x54>
 800de4e:	466b      	mov	r3, sp
 800de50:	4622      	mov	r2, r4
 800de52:	a941      	add	r1, sp, #260	; 0x104
 800de54:	4630      	mov	r0, r6
 800de56:	f7fc fbb7 	bl	800a5c8 <_scanf_float>
 800de5a:	e7a1      	b.n	800dda0 <__ssvfiscanf_r+0x208>
 800de5c:	89a3      	ldrh	r3, [r4, #12]
 800de5e:	f013 0f40 	tst.w	r3, #64	; 0x40
 800de62:	bf18      	it	ne
 800de64:	f04f 30ff 	movne.w	r0, #4294967295
 800de68:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800de6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de70:	9844      	ldr	r0, [sp, #272]	; 0x110
 800de72:	e7f9      	b.n	800de68 <__ssvfiscanf_r+0x2d0>
 800de74:	0800dae5 	.word	0x0800dae5
 800de78:	0800db5f 	.word	0x0800db5f
 800de7c:	0800f039 	.word	0x0800f039
 800de80:	0800f3b2 	.word	0x0800f3b2
 800de84:	0800a5c9 	.word	0x0800a5c9

0800de88 <_scanf_chars>:
 800de88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800de8c:	4615      	mov	r5, r2
 800de8e:	688a      	ldr	r2, [r1, #8]
 800de90:	4680      	mov	r8, r0
 800de92:	460c      	mov	r4, r1
 800de94:	b932      	cbnz	r2, 800dea4 <_scanf_chars+0x1c>
 800de96:	698a      	ldr	r2, [r1, #24]
 800de98:	2a00      	cmp	r2, #0
 800de9a:	bf0c      	ite	eq
 800de9c:	2201      	moveq	r2, #1
 800de9e:	f04f 32ff 	movne.w	r2, #4294967295
 800dea2:	608a      	str	r2, [r1, #8]
 800dea4:	6822      	ldr	r2, [r4, #0]
 800dea6:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800df34 <_scanf_chars+0xac>
 800deaa:	06d1      	lsls	r1, r2, #27
 800deac:	bf5f      	itttt	pl
 800deae:	681a      	ldrpl	r2, [r3, #0]
 800deb0:	1d11      	addpl	r1, r2, #4
 800deb2:	6019      	strpl	r1, [r3, #0]
 800deb4:	6816      	ldrpl	r6, [r2, #0]
 800deb6:	2700      	movs	r7, #0
 800deb8:	69a0      	ldr	r0, [r4, #24]
 800deba:	b188      	cbz	r0, 800dee0 <_scanf_chars+0x58>
 800debc:	2801      	cmp	r0, #1
 800debe:	d107      	bne.n	800ded0 <_scanf_chars+0x48>
 800dec0:	682b      	ldr	r3, [r5, #0]
 800dec2:	781a      	ldrb	r2, [r3, #0]
 800dec4:	6963      	ldr	r3, [r4, #20]
 800dec6:	5c9b      	ldrb	r3, [r3, r2]
 800dec8:	b953      	cbnz	r3, 800dee0 <_scanf_chars+0x58>
 800deca:	bb27      	cbnz	r7, 800df16 <_scanf_chars+0x8e>
 800decc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ded0:	2802      	cmp	r0, #2
 800ded2:	d120      	bne.n	800df16 <_scanf_chars+0x8e>
 800ded4:	682b      	ldr	r3, [r5, #0]
 800ded6:	781b      	ldrb	r3, [r3, #0]
 800ded8:	f813 3009 	ldrb.w	r3, [r3, r9]
 800dedc:	071b      	lsls	r3, r3, #28
 800dede:	d41a      	bmi.n	800df16 <_scanf_chars+0x8e>
 800dee0:	6823      	ldr	r3, [r4, #0]
 800dee2:	06da      	lsls	r2, r3, #27
 800dee4:	bf5e      	ittt	pl
 800dee6:	682b      	ldrpl	r3, [r5, #0]
 800dee8:	781b      	ldrbpl	r3, [r3, #0]
 800deea:	f806 3b01 	strbpl.w	r3, [r6], #1
 800deee:	682a      	ldr	r2, [r5, #0]
 800def0:	686b      	ldr	r3, [r5, #4]
 800def2:	3201      	adds	r2, #1
 800def4:	602a      	str	r2, [r5, #0]
 800def6:	68a2      	ldr	r2, [r4, #8]
 800def8:	3b01      	subs	r3, #1
 800defa:	3a01      	subs	r2, #1
 800defc:	606b      	str	r3, [r5, #4]
 800defe:	3701      	adds	r7, #1
 800df00:	60a2      	str	r2, [r4, #8]
 800df02:	b142      	cbz	r2, 800df16 <_scanf_chars+0x8e>
 800df04:	2b00      	cmp	r3, #0
 800df06:	dcd7      	bgt.n	800deb8 <_scanf_chars+0x30>
 800df08:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800df0c:	4629      	mov	r1, r5
 800df0e:	4640      	mov	r0, r8
 800df10:	4798      	blx	r3
 800df12:	2800      	cmp	r0, #0
 800df14:	d0d0      	beq.n	800deb8 <_scanf_chars+0x30>
 800df16:	6823      	ldr	r3, [r4, #0]
 800df18:	f013 0310 	ands.w	r3, r3, #16
 800df1c:	d105      	bne.n	800df2a <_scanf_chars+0xa2>
 800df1e:	68e2      	ldr	r2, [r4, #12]
 800df20:	3201      	adds	r2, #1
 800df22:	60e2      	str	r2, [r4, #12]
 800df24:	69a2      	ldr	r2, [r4, #24]
 800df26:	b102      	cbz	r2, 800df2a <_scanf_chars+0xa2>
 800df28:	7033      	strb	r3, [r6, #0]
 800df2a:	6923      	ldr	r3, [r4, #16]
 800df2c:	441f      	add	r7, r3
 800df2e:	6127      	str	r7, [r4, #16]
 800df30:	2000      	movs	r0, #0
 800df32:	e7cb      	b.n	800decc <_scanf_chars+0x44>
 800df34:	0800f039 	.word	0x0800f039

0800df38 <_scanf_i>:
 800df38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df3c:	4698      	mov	r8, r3
 800df3e:	4b74      	ldr	r3, [pc, #464]	; (800e110 <_scanf_i+0x1d8>)
 800df40:	460c      	mov	r4, r1
 800df42:	4682      	mov	sl, r0
 800df44:	4616      	mov	r6, r2
 800df46:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800df4a:	b087      	sub	sp, #28
 800df4c:	ab03      	add	r3, sp, #12
 800df4e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800df52:	4b70      	ldr	r3, [pc, #448]	; (800e114 <_scanf_i+0x1dc>)
 800df54:	69a1      	ldr	r1, [r4, #24]
 800df56:	4a70      	ldr	r2, [pc, #448]	; (800e118 <_scanf_i+0x1e0>)
 800df58:	2903      	cmp	r1, #3
 800df5a:	bf18      	it	ne
 800df5c:	461a      	movne	r2, r3
 800df5e:	68a3      	ldr	r3, [r4, #8]
 800df60:	9201      	str	r2, [sp, #4]
 800df62:	1e5a      	subs	r2, r3, #1
 800df64:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800df68:	bf88      	it	hi
 800df6a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800df6e:	4627      	mov	r7, r4
 800df70:	bf82      	ittt	hi
 800df72:	eb03 0905 	addhi.w	r9, r3, r5
 800df76:	f240 135d 	movwhi	r3, #349	; 0x15d
 800df7a:	60a3      	strhi	r3, [r4, #8]
 800df7c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800df80:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800df84:	bf98      	it	ls
 800df86:	f04f 0900 	movls.w	r9, #0
 800df8a:	6023      	str	r3, [r4, #0]
 800df8c:	463d      	mov	r5, r7
 800df8e:	f04f 0b00 	mov.w	fp, #0
 800df92:	6831      	ldr	r1, [r6, #0]
 800df94:	ab03      	add	r3, sp, #12
 800df96:	7809      	ldrb	r1, [r1, #0]
 800df98:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800df9c:	2202      	movs	r2, #2
 800df9e:	f7f2 f947 	bl	8000230 <memchr>
 800dfa2:	b328      	cbz	r0, 800dff0 <_scanf_i+0xb8>
 800dfa4:	f1bb 0f01 	cmp.w	fp, #1
 800dfa8:	d159      	bne.n	800e05e <_scanf_i+0x126>
 800dfaa:	6862      	ldr	r2, [r4, #4]
 800dfac:	b92a      	cbnz	r2, 800dfba <_scanf_i+0x82>
 800dfae:	6822      	ldr	r2, [r4, #0]
 800dfb0:	2308      	movs	r3, #8
 800dfb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800dfb6:	6063      	str	r3, [r4, #4]
 800dfb8:	6022      	str	r2, [r4, #0]
 800dfba:	6822      	ldr	r2, [r4, #0]
 800dfbc:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800dfc0:	6022      	str	r2, [r4, #0]
 800dfc2:	68a2      	ldr	r2, [r4, #8]
 800dfc4:	1e51      	subs	r1, r2, #1
 800dfc6:	60a1      	str	r1, [r4, #8]
 800dfc8:	b192      	cbz	r2, 800dff0 <_scanf_i+0xb8>
 800dfca:	6832      	ldr	r2, [r6, #0]
 800dfcc:	1c51      	adds	r1, r2, #1
 800dfce:	6031      	str	r1, [r6, #0]
 800dfd0:	7812      	ldrb	r2, [r2, #0]
 800dfd2:	f805 2b01 	strb.w	r2, [r5], #1
 800dfd6:	6872      	ldr	r2, [r6, #4]
 800dfd8:	3a01      	subs	r2, #1
 800dfda:	2a00      	cmp	r2, #0
 800dfdc:	6072      	str	r2, [r6, #4]
 800dfde:	dc07      	bgt.n	800dff0 <_scanf_i+0xb8>
 800dfe0:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800dfe4:	4631      	mov	r1, r6
 800dfe6:	4650      	mov	r0, sl
 800dfe8:	4790      	blx	r2
 800dfea:	2800      	cmp	r0, #0
 800dfec:	f040 8085 	bne.w	800e0fa <_scanf_i+0x1c2>
 800dff0:	f10b 0b01 	add.w	fp, fp, #1
 800dff4:	f1bb 0f03 	cmp.w	fp, #3
 800dff8:	d1cb      	bne.n	800df92 <_scanf_i+0x5a>
 800dffa:	6863      	ldr	r3, [r4, #4]
 800dffc:	b90b      	cbnz	r3, 800e002 <_scanf_i+0xca>
 800dffe:	230a      	movs	r3, #10
 800e000:	6063      	str	r3, [r4, #4]
 800e002:	6863      	ldr	r3, [r4, #4]
 800e004:	4945      	ldr	r1, [pc, #276]	; (800e11c <_scanf_i+0x1e4>)
 800e006:	6960      	ldr	r0, [r4, #20]
 800e008:	1ac9      	subs	r1, r1, r3
 800e00a:	f000 f8b5 	bl	800e178 <__sccl>
 800e00e:	f04f 0b00 	mov.w	fp, #0
 800e012:	68a3      	ldr	r3, [r4, #8]
 800e014:	6822      	ldr	r2, [r4, #0]
 800e016:	2b00      	cmp	r3, #0
 800e018:	d03d      	beq.n	800e096 <_scanf_i+0x15e>
 800e01a:	6831      	ldr	r1, [r6, #0]
 800e01c:	6960      	ldr	r0, [r4, #20]
 800e01e:	f891 c000 	ldrb.w	ip, [r1]
 800e022:	f810 000c 	ldrb.w	r0, [r0, ip]
 800e026:	2800      	cmp	r0, #0
 800e028:	d035      	beq.n	800e096 <_scanf_i+0x15e>
 800e02a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800e02e:	d124      	bne.n	800e07a <_scanf_i+0x142>
 800e030:	0510      	lsls	r0, r2, #20
 800e032:	d522      	bpl.n	800e07a <_scanf_i+0x142>
 800e034:	f10b 0b01 	add.w	fp, fp, #1
 800e038:	f1b9 0f00 	cmp.w	r9, #0
 800e03c:	d003      	beq.n	800e046 <_scanf_i+0x10e>
 800e03e:	3301      	adds	r3, #1
 800e040:	f109 39ff 	add.w	r9, r9, #4294967295
 800e044:	60a3      	str	r3, [r4, #8]
 800e046:	6873      	ldr	r3, [r6, #4]
 800e048:	3b01      	subs	r3, #1
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	6073      	str	r3, [r6, #4]
 800e04e:	dd1b      	ble.n	800e088 <_scanf_i+0x150>
 800e050:	6833      	ldr	r3, [r6, #0]
 800e052:	3301      	adds	r3, #1
 800e054:	6033      	str	r3, [r6, #0]
 800e056:	68a3      	ldr	r3, [r4, #8]
 800e058:	3b01      	subs	r3, #1
 800e05a:	60a3      	str	r3, [r4, #8]
 800e05c:	e7d9      	b.n	800e012 <_scanf_i+0xda>
 800e05e:	f1bb 0f02 	cmp.w	fp, #2
 800e062:	d1ae      	bne.n	800dfc2 <_scanf_i+0x8a>
 800e064:	6822      	ldr	r2, [r4, #0]
 800e066:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800e06a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800e06e:	d1bf      	bne.n	800dff0 <_scanf_i+0xb8>
 800e070:	2310      	movs	r3, #16
 800e072:	6063      	str	r3, [r4, #4]
 800e074:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e078:	e7a2      	b.n	800dfc0 <_scanf_i+0x88>
 800e07a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800e07e:	6022      	str	r2, [r4, #0]
 800e080:	780b      	ldrb	r3, [r1, #0]
 800e082:	f805 3b01 	strb.w	r3, [r5], #1
 800e086:	e7de      	b.n	800e046 <_scanf_i+0x10e>
 800e088:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e08c:	4631      	mov	r1, r6
 800e08e:	4650      	mov	r0, sl
 800e090:	4798      	blx	r3
 800e092:	2800      	cmp	r0, #0
 800e094:	d0df      	beq.n	800e056 <_scanf_i+0x11e>
 800e096:	6823      	ldr	r3, [r4, #0]
 800e098:	05d9      	lsls	r1, r3, #23
 800e09a:	d50d      	bpl.n	800e0b8 <_scanf_i+0x180>
 800e09c:	42bd      	cmp	r5, r7
 800e09e:	d909      	bls.n	800e0b4 <_scanf_i+0x17c>
 800e0a0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800e0a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e0a8:	4632      	mov	r2, r6
 800e0aa:	4650      	mov	r0, sl
 800e0ac:	4798      	blx	r3
 800e0ae:	f105 39ff 	add.w	r9, r5, #4294967295
 800e0b2:	464d      	mov	r5, r9
 800e0b4:	42bd      	cmp	r5, r7
 800e0b6:	d028      	beq.n	800e10a <_scanf_i+0x1d2>
 800e0b8:	6822      	ldr	r2, [r4, #0]
 800e0ba:	f012 0210 	ands.w	r2, r2, #16
 800e0be:	d113      	bne.n	800e0e8 <_scanf_i+0x1b0>
 800e0c0:	702a      	strb	r2, [r5, #0]
 800e0c2:	6863      	ldr	r3, [r4, #4]
 800e0c4:	9e01      	ldr	r6, [sp, #4]
 800e0c6:	4639      	mov	r1, r7
 800e0c8:	4650      	mov	r0, sl
 800e0ca:	47b0      	blx	r6
 800e0cc:	f8d8 3000 	ldr.w	r3, [r8]
 800e0d0:	6821      	ldr	r1, [r4, #0]
 800e0d2:	1d1a      	adds	r2, r3, #4
 800e0d4:	f8c8 2000 	str.w	r2, [r8]
 800e0d8:	f011 0f20 	tst.w	r1, #32
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	d00f      	beq.n	800e100 <_scanf_i+0x1c8>
 800e0e0:	6018      	str	r0, [r3, #0]
 800e0e2:	68e3      	ldr	r3, [r4, #12]
 800e0e4:	3301      	adds	r3, #1
 800e0e6:	60e3      	str	r3, [r4, #12]
 800e0e8:	1bed      	subs	r5, r5, r7
 800e0ea:	44ab      	add	fp, r5
 800e0ec:	6925      	ldr	r5, [r4, #16]
 800e0ee:	445d      	add	r5, fp
 800e0f0:	6125      	str	r5, [r4, #16]
 800e0f2:	2000      	movs	r0, #0
 800e0f4:	b007      	add	sp, #28
 800e0f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0fa:	f04f 0b00 	mov.w	fp, #0
 800e0fe:	e7ca      	b.n	800e096 <_scanf_i+0x15e>
 800e100:	07ca      	lsls	r2, r1, #31
 800e102:	bf4c      	ite	mi
 800e104:	8018      	strhmi	r0, [r3, #0]
 800e106:	6018      	strpl	r0, [r3, #0]
 800e108:	e7eb      	b.n	800e0e2 <_scanf_i+0x1aa>
 800e10a:	2001      	movs	r0, #1
 800e10c:	e7f2      	b.n	800e0f4 <_scanf_i+0x1bc>
 800e10e:	bf00      	nop
 800e110:	0800ef2c 	.word	0x0800ef2c
 800e114:	0800e309 	.word	0x0800e309
 800e118:	0800b8b1 	.word	0x0800b8b1
 800e11c:	0800f3d6 	.word	0x0800f3d6

0800e120 <_read_r>:
 800e120:	b538      	push	{r3, r4, r5, lr}
 800e122:	4d07      	ldr	r5, [pc, #28]	; (800e140 <_read_r+0x20>)
 800e124:	4604      	mov	r4, r0
 800e126:	4608      	mov	r0, r1
 800e128:	4611      	mov	r1, r2
 800e12a:	2200      	movs	r2, #0
 800e12c:	602a      	str	r2, [r5, #0]
 800e12e:	461a      	mov	r2, r3
 800e130:	f7f8 f86a 	bl	8006208 <_read>
 800e134:	1c43      	adds	r3, r0, #1
 800e136:	d102      	bne.n	800e13e <_read_r+0x1e>
 800e138:	682b      	ldr	r3, [r5, #0]
 800e13a:	b103      	cbz	r3, 800e13e <_read_r+0x1e>
 800e13c:	6023      	str	r3, [r4, #0]
 800e13e:	bd38      	pop	{r3, r4, r5, pc}
 800e140:	20000794 	.word	0x20000794
 800e144:	00000000 	.word	0x00000000

0800e148 <nan>:
 800e148:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800e150 <nan+0x8>
 800e14c:	4770      	bx	lr
 800e14e:	bf00      	nop
 800e150:	00000000 	.word	0x00000000
 800e154:	7ff80000 	.word	0x7ff80000

0800e158 <_sbrk_r>:
 800e158:	b538      	push	{r3, r4, r5, lr}
 800e15a:	4d06      	ldr	r5, [pc, #24]	; (800e174 <_sbrk_r+0x1c>)
 800e15c:	2300      	movs	r3, #0
 800e15e:	4604      	mov	r4, r0
 800e160:	4608      	mov	r0, r1
 800e162:	602b      	str	r3, [r5, #0]
 800e164:	f7f8 f8be 	bl	80062e4 <_sbrk>
 800e168:	1c43      	adds	r3, r0, #1
 800e16a:	d102      	bne.n	800e172 <_sbrk_r+0x1a>
 800e16c:	682b      	ldr	r3, [r5, #0]
 800e16e:	b103      	cbz	r3, 800e172 <_sbrk_r+0x1a>
 800e170:	6023      	str	r3, [r4, #0]
 800e172:	bd38      	pop	{r3, r4, r5, pc}
 800e174:	20000794 	.word	0x20000794

0800e178 <__sccl>:
 800e178:	b570      	push	{r4, r5, r6, lr}
 800e17a:	780b      	ldrb	r3, [r1, #0]
 800e17c:	4604      	mov	r4, r0
 800e17e:	2b5e      	cmp	r3, #94	; 0x5e
 800e180:	bf0b      	itete	eq
 800e182:	784b      	ldrbeq	r3, [r1, #1]
 800e184:	1c48      	addne	r0, r1, #1
 800e186:	1c88      	addeq	r0, r1, #2
 800e188:	2200      	movne	r2, #0
 800e18a:	bf08      	it	eq
 800e18c:	2201      	moveq	r2, #1
 800e18e:	1e61      	subs	r1, r4, #1
 800e190:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800e194:	f801 2f01 	strb.w	r2, [r1, #1]!
 800e198:	42a9      	cmp	r1, r5
 800e19a:	d1fb      	bne.n	800e194 <__sccl+0x1c>
 800e19c:	b90b      	cbnz	r3, 800e1a2 <__sccl+0x2a>
 800e19e:	3801      	subs	r0, #1
 800e1a0:	bd70      	pop	{r4, r5, r6, pc}
 800e1a2:	f082 0101 	eor.w	r1, r2, #1
 800e1a6:	54e1      	strb	r1, [r4, r3]
 800e1a8:	1c42      	adds	r2, r0, #1
 800e1aa:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 800e1ae:	2d2d      	cmp	r5, #45	; 0x2d
 800e1b0:	f102 36ff 	add.w	r6, r2, #4294967295
 800e1b4:	4610      	mov	r0, r2
 800e1b6:	d006      	beq.n	800e1c6 <__sccl+0x4e>
 800e1b8:	2d5d      	cmp	r5, #93	; 0x5d
 800e1ba:	d0f1      	beq.n	800e1a0 <__sccl+0x28>
 800e1bc:	b90d      	cbnz	r5, 800e1c2 <__sccl+0x4a>
 800e1be:	4630      	mov	r0, r6
 800e1c0:	e7ee      	b.n	800e1a0 <__sccl+0x28>
 800e1c2:	462b      	mov	r3, r5
 800e1c4:	e7ef      	b.n	800e1a6 <__sccl+0x2e>
 800e1c6:	7816      	ldrb	r6, [r2, #0]
 800e1c8:	2e5d      	cmp	r6, #93	; 0x5d
 800e1ca:	d0fa      	beq.n	800e1c2 <__sccl+0x4a>
 800e1cc:	42b3      	cmp	r3, r6
 800e1ce:	dcf8      	bgt.n	800e1c2 <__sccl+0x4a>
 800e1d0:	4618      	mov	r0, r3
 800e1d2:	3001      	adds	r0, #1
 800e1d4:	4286      	cmp	r6, r0
 800e1d6:	5421      	strb	r1, [r4, r0]
 800e1d8:	dcfb      	bgt.n	800e1d2 <__sccl+0x5a>
 800e1da:	43d8      	mvns	r0, r3
 800e1dc:	4430      	add	r0, r6
 800e1de:	1c5d      	adds	r5, r3, #1
 800e1e0:	42b3      	cmp	r3, r6
 800e1e2:	bfa8      	it	ge
 800e1e4:	2000      	movge	r0, #0
 800e1e6:	182b      	adds	r3, r5, r0
 800e1e8:	3202      	adds	r2, #2
 800e1ea:	e7de      	b.n	800e1aa <__sccl+0x32>

0800e1ec <strncmp>:
 800e1ec:	b510      	push	{r4, lr}
 800e1ee:	b16a      	cbz	r2, 800e20c <strncmp+0x20>
 800e1f0:	3901      	subs	r1, #1
 800e1f2:	1884      	adds	r4, r0, r2
 800e1f4:	f810 3b01 	ldrb.w	r3, [r0], #1
 800e1f8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800e1fc:	4293      	cmp	r3, r2
 800e1fe:	d103      	bne.n	800e208 <strncmp+0x1c>
 800e200:	42a0      	cmp	r0, r4
 800e202:	d001      	beq.n	800e208 <strncmp+0x1c>
 800e204:	2b00      	cmp	r3, #0
 800e206:	d1f5      	bne.n	800e1f4 <strncmp+0x8>
 800e208:	1a98      	subs	r0, r3, r2
 800e20a:	bd10      	pop	{r4, pc}
 800e20c:	4610      	mov	r0, r2
 800e20e:	e7fc      	b.n	800e20a <strncmp+0x1e>

0800e210 <_strtoul_l.isra.0>:
 800e210:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e214:	4e3b      	ldr	r6, [pc, #236]	; (800e304 <_strtoul_l.isra.0+0xf4>)
 800e216:	4686      	mov	lr, r0
 800e218:	468c      	mov	ip, r1
 800e21a:	4660      	mov	r0, ip
 800e21c:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800e220:	5da5      	ldrb	r5, [r4, r6]
 800e222:	f015 0508 	ands.w	r5, r5, #8
 800e226:	d1f8      	bne.n	800e21a <_strtoul_l.isra.0+0xa>
 800e228:	2c2d      	cmp	r4, #45	; 0x2d
 800e22a:	d134      	bne.n	800e296 <_strtoul_l.isra.0+0x86>
 800e22c:	f89c 4000 	ldrb.w	r4, [ip]
 800e230:	f04f 0801 	mov.w	r8, #1
 800e234:	f100 0c02 	add.w	ip, r0, #2
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d05e      	beq.n	800e2fa <_strtoul_l.isra.0+0xea>
 800e23c:	2b10      	cmp	r3, #16
 800e23e:	d10c      	bne.n	800e25a <_strtoul_l.isra.0+0x4a>
 800e240:	2c30      	cmp	r4, #48	; 0x30
 800e242:	d10a      	bne.n	800e25a <_strtoul_l.isra.0+0x4a>
 800e244:	f89c 0000 	ldrb.w	r0, [ip]
 800e248:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800e24c:	2858      	cmp	r0, #88	; 0x58
 800e24e:	d14f      	bne.n	800e2f0 <_strtoul_l.isra.0+0xe0>
 800e250:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800e254:	2310      	movs	r3, #16
 800e256:	f10c 0c02 	add.w	ip, ip, #2
 800e25a:	f04f 37ff 	mov.w	r7, #4294967295
 800e25e:	2500      	movs	r5, #0
 800e260:	fbb7 f7f3 	udiv	r7, r7, r3
 800e264:	fb03 f907 	mul.w	r9, r3, r7
 800e268:	ea6f 0909 	mvn.w	r9, r9
 800e26c:	4628      	mov	r0, r5
 800e26e:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800e272:	2e09      	cmp	r6, #9
 800e274:	d818      	bhi.n	800e2a8 <_strtoul_l.isra.0+0x98>
 800e276:	4634      	mov	r4, r6
 800e278:	42a3      	cmp	r3, r4
 800e27a:	dd24      	ble.n	800e2c6 <_strtoul_l.isra.0+0xb6>
 800e27c:	2d00      	cmp	r5, #0
 800e27e:	db1f      	blt.n	800e2c0 <_strtoul_l.isra.0+0xb0>
 800e280:	4287      	cmp	r7, r0
 800e282:	d31d      	bcc.n	800e2c0 <_strtoul_l.isra.0+0xb0>
 800e284:	d101      	bne.n	800e28a <_strtoul_l.isra.0+0x7a>
 800e286:	45a1      	cmp	r9, r4
 800e288:	db1a      	blt.n	800e2c0 <_strtoul_l.isra.0+0xb0>
 800e28a:	fb00 4003 	mla	r0, r0, r3, r4
 800e28e:	2501      	movs	r5, #1
 800e290:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800e294:	e7eb      	b.n	800e26e <_strtoul_l.isra.0+0x5e>
 800e296:	2c2b      	cmp	r4, #43	; 0x2b
 800e298:	bf08      	it	eq
 800e29a:	f89c 4000 	ldrbeq.w	r4, [ip]
 800e29e:	46a8      	mov	r8, r5
 800e2a0:	bf08      	it	eq
 800e2a2:	f100 0c02 	addeq.w	ip, r0, #2
 800e2a6:	e7c7      	b.n	800e238 <_strtoul_l.isra.0+0x28>
 800e2a8:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800e2ac:	2e19      	cmp	r6, #25
 800e2ae:	d801      	bhi.n	800e2b4 <_strtoul_l.isra.0+0xa4>
 800e2b0:	3c37      	subs	r4, #55	; 0x37
 800e2b2:	e7e1      	b.n	800e278 <_strtoul_l.isra.0+0x68>
 800e2b4:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800e2b8:	2e19      	cmp	r6, #25
 800e2ba:	d804      	bhi.n	800e2c6 <_strtoul_l.isra.0+0xb6>
 800e2bc:	3c57      	subs	r4, #87	; 0x57
 800e2be:	e7db      	b.n	800e278 <_strtoul_l.isra.0+0x68>
 800e2c0:	f04f 35ff 	mov.w	r5, #4294967295
 800e2c4:	e7e4      	b.n	800e290 <_strtoul_l.isra.0+0x80>
 800e2c6:	2d00      	cmp	r5, #0
 800e2c8:	da07      	bge.n	800e2da <_strtoul_l.isra.0+0xca>
 800e2ca:	2322      	movs	r3, #34	; 0x22
 800e2cc:	f8ce 3000 	str.w	r3, [lr]
 800e2d0:	f04f 30ff 	mov.w	r0, #4294967295
 800e2d4:	b942      	cbnz	r2, 800e2e8 <_strtoul_l.isra.0+0xd8>
 800e2d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e2da:	f1b8 0f00 	cmp.w	r8, #0
 800e2de:	d000      	beq.n	800e2e2 <_strtoul_l.isra.0+0xd2>
 800e2e0:	4240      	negs	r0, r0
 800e2e2:	2a00      	cmp	r2, #0
 800e2e4:	d0f7      	beq.n	800e2d6 <_strtoul_l.isra.0+0xc6>
 800e2e6:	b10d      	cbz	r5, 800e2ec <_strtoul_l.isra.0+0xdc>
 800e2e8:	f10c 31ff 	add.w	r1, ip, #4294967295
 800e2ec:	6011      	str	r1, [r2, #0]
 800e2ee:	e7f2      	b.n	800e2d6 <_strtoul_l.isra.0+0xc6>
 800e2f0:	2430      	movs	r4, #48	; 0x30
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d1b1      	bne.n	800e25a <_strtoul_l.isra.0+0x4a>
 800e2f6:	2308      	movs	r3, #8
 800e2f8:	e7af      	b.n	800e25a <_strtoul_l.isra.0+0x4a>
 800e2fa:	2c30      	cmp	r4, #48	; 0x30
 800e2fc:	d0a2      	beq.n	800e244 <_strtoul_l.isra.0+0x34>
 800e2fe:	230a      	movs	r3, #10
 800e300:	e7ab      	b.n	800e25a <_strtoul_l.isra.0+0x4a>
 800e302:	bf00      	nop
 800e304:	0800f039 	.word	0x0800f039

0800e308 <_strtoul_r>:
 800e308:	f7ff bf82 	b.w	800e210 <_strtoul_l.isra.0>

0800e30c <__submore>:
 800e30c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e310:	460c      	mov	r4, r1
 800e312:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800e314:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e318:	4299      	cmp	r1, r3
 800e31a:	d11d      	bne.n	800e358 <__submore+0x4c>
 800e31c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800e320:	f7ff fa2a 	bl	800d778 <_malloc_r>
 800e324:	b918      	cbnz	r0, 800e32e <__submore+0x22>
 800e326:	f04f 30ff 	mov.w	r0, #4294967295
 800e32a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e32e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e332:	63a3      	str	r3, [r4, #56]	; 0x38
 800e334:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800e338:	6360      	str	r0, [r4, #52]	; 0x34
 800e33a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800e33e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800e342:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800e346:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800e34a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800e34e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800e352:	6020      	str	r0, [r4, #0]
 800e354:	2000      	movs	r0, #0
 800e356:	e7e8      	b.n	800e32a <__submore+0x1e>
 800e358:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800e35a:	0077      	lsls	r7, r6, #1
 800e35c:	463a      	mov	r2, r7
 800e35e:	f000 fa2d 	bl	800e7bc <_realloc_r>
 800e362:	4605      	mov	r5, r0
 800e364:	2800      	cmp	r0, #0
 800e366:	d0de      	beq.n	800e326 <__submore+0x1a>
 800e368:	eb00 0806 	add.w	r8, r0, r6
 800e36c:	4601      	mov	r1, r0
 800e36e:	4632      	mov	r2, r6
 800e370:	4640      	mov	r0, r8
 800e372:	f7fe fcd9 	bl	800cd28 <memcpy>
 800e376:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800e37a:	f8c4 8000 	str.w	r8, [r4]
 800e37e:	e7e9      	b.n	800e354 <__submore+0x48>

0800e380 <__ascii_wctomb>:
 800e380:	b149      	cbz	r1, 800e396 <__ascii_wctomb+0x16>
 800e382:	2aff      	cmp	r2, #255	; 0xff
 800e384:	bf85      	ittet	hi
 800e386:	238a      	movhi	r3, #138	; 0x8a
 800e388:	6003      	strhi	r3, [r0, #0]
 800e38a:	700a      	strbls	r2, [r1, #0]
 800e38c:	f04f 30ff 	movhi.w	r0, #4294967295
 800e390:	bf98      	it	ls
 800e392:	2001      	movls	r0, #1
 800e394:	4770      	bx	lr
 800e396:	4608      	mov	r0, r1
 800e398:	4770      	bx	lr
	...

0800e39c <__assert_func>:
 800e39c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e39e:	4614      	mov	r4, r2
 800e3a0:	461a      	mov	r2, r3
 800e3a2:	4b09      	ldr	r3, [pc, #36]	; (800e3c8 <__assert_func+0x2c>)
 800e3a4:	681b      	ldr	r3, [r3, #0]
 800e3a6:	4605      	mov	r5, r0
 800e3a8:	68d8      	ldr	r0, [r3, #12]
 800e3aa:	b14c      	cbz	r4, 800e3c0 <__assert_func+0x24>
 800e3ac:	4b07      	ldr	r3, [pc, #28]	; (800e3cc <__assert_func+0x30>)
 800e3ae:	9100      	str	r1, [sp, #0]
 800e3b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e3b4:	4906      	ldr	r1, [pc, #24]	; (800e3d0 <__assert_func+0x34>)
 800e3b6:	462b      	mov	r3, r5
 800e3b8:	f000 f9a6 	bl	800e708 <fiprintf>
 800e3bc:	f000 fc3e 	bl	800ec3c <abort>
 800e3c0:	4b04      	ldr	r3, [pc, #16]	; (800e3d4 <__assert_func+0x38>)
 800e3c2:	461c      	mov	r4, r3
 800e3c4:	e7f3      	b.n	800e3ae <__assert_func+0x12>
 800e3c6:	bf00      	nop
 800e3c8:	20000030 	.word	0x20000030
 800e3cc:	0800f3d8 	.word	0x0800f3d8
 800e3d0:	0800f3e5 	.word	0x0800f3e5
 800e3d4:	0800f413 	.word	0x0800f413

0800e3d8 <__sflush_r>:
 800e3d8:	898a      	ldrh	r2, [r1, #12]
 800e3da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e3de:	4605      	mov	r5, r0
 800e3e0:	0710      	lsls	r0, r2, #28
 800e3e2:	460c      	mov	r4, r1
 800e3e4:	d458      	bmi.n	800e498 <__sflush_r+0xc0>
 800e3e6:	684b      	ldr	r3, [r1, #4]
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	dc05      	bgt.n	800e3f8 <__sflush_r+0x20>
 800e3ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	dc02      	bgt.n	800e3f8 <__sflush_r+0x20>
 800e3f2:	2000      	movs	r0, #0
 800e3f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e3f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e3fa:	2e00      	cmp	r6, #0
 800e3fc:	d0f9      	beq.n	800e3f2 <__sflush_r+0x1a>
 800e3fe:	2300      	movs	r3, #0
 800e400:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e404:	682f      	ldr	r7, [r5, #0]
 800e406:	602b      	str	r3, [r5, #0]
 800e408:	d032      	beq.n	800e470 <__sflush_r+0x98>
 800e40a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e40c:	89a3      	ldrh	r3, [r4, #12]
 800e40e:	075a      	lsls	r2, r3, #29
 800e410:	d505      	bpl.n	800e41e <__sflush_r+0x46>
 800e412:	6863      	ldr	r3, [r4, #4]
 800e414:	1ac0      	subs	r0, r0, r3
 800e416:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e418:	b10b      	cbz	r3, 800e41e <__sflush_r+0x46>
 800e41a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e41c:	1ac0      	subs	r0, r0, r3
 800e41e:	2300      	movs	r3, #0
 800e420:	4602      	mov	r2, r0
 800e422:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e424:	6a21      	ldr	r1, [r4, #32]
 800e426:	4628      	mov	r0, r5
 800e428:	47b0      	blx	r6
 800e42a:	1c43      	adds	r3, r0, #1
 800e42c:	89a3      	ldrh	r3, [r4, #12]
 800e42e:	d106      	bne.n	800e43e <__sflush_r+0x66>
 800e430:	6829      	ldr	r1, [r5, #0]
 800e432:	291d      	cmp	r1, #29
 800e434:	d82c      	bhi.n	800e490 <__sflush_r+0xb8>
 800e436:	4a2a      	ldr	r2, [pc, #168]	; (800e4e0 <__sflush_r+0x108>)
 800e438:	40ca      	lsrs	r2, r1
 800e43a:	07d6      	lsls	r6, r2, #31
 800e43c:	d528      	bpl.n	800e490 <__sflush_r+0xb8>
 800e43e:	2200      	movs	r2, #0
 800e440:	6062      	str	r2, [r4, #4]
 800e442:	04d9      	lsls	r1, r3, #19
 800e444:	6922      	ldr	r2, [r4, #16]
 800e446:	6022      	str	r2, [r4, #0]
 800e448:	d504      	bpl.n	800e454 <__sflush_r+0x7c>
 800e44a:	1c42      	adds	r2, r0, #1
 800e44c:	d101      	bne.n	800e452 <__sflush_r+0x7a>
 800e44e:	682b      	ldr	r3, [r5, #0]
 800e450:	b903      	cbnz	r3, 800e454 <__sflush_r+0x7c>
 800e452:	6560      	str	r0, [r4, #84]	; 0x54
 800e454:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e456:	602f      	str	r7, [r5, #0]
 800e458:	2900      	cmp	r1, #0
 800e45a:	d0ca      	beq.n	800e3f2 <__sflush_r+0x1a>
 800e45c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e460:	4299      	cmp	r1, r3
 800e462:	d002      	beq.n	800e46a <__sflush_r+0x92>
 800e464:	4628      	mov	r0, r5
 800e466:	f7ff f937 	bl	800d6d8 <_free_r>
 800e46a:	2000      	movs	r0, #0
 800e46c:	6360      	str	r0, [r4, #52]	; 0x34
 800e46e:	e7c1      	b.n	800e3f4 <__sflush_r+0x1c>
 800e470:	6a21      	ldr	r1, [r4, #32]
 800e472:	2301      	movs	r3, #1
 800e474:	4628      	mov	r0, r5
 800e476:	47b0      	blx	r6
 800e478:	1c41      	adds	r1, r0, #1
 800e47a:	d1c7      	bne.n	800e40c <__sflush_r+0x34>
 800e47c:	682b      	ldr	r3, [r5, #0]
 800e47e:	2b00      	cmp	r3, #0
 800e480:	d0c4      	beq.n	800e40c <__sflush_r+0x34>
 800e482:	2b1d      	cmp	r3, #29
 800e484:	d001      	beq.n	800e48a <__sflush_r+0xb2>
 800e486:	2b16      	cmp	r3, #22
 800e488:	d101      	bne.n	800e48e <__sflush_r+0xb6>
 800e48a:	602f      	str	r7, [r5, #0]
 800e48c:	e7b1      	b.n	800e3f2 <__sflush_r+0x1a>
 800e48e:	89a3      	ldrh	r3, [r4, #12]
 800e490:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e494:	81a3      	strh	r3, [r4, #12]
 800e496:	e7ad      	b.n	800e3f4 <__sflush_r+0x1c>
 800e498:	690f      	ldr	r7, [r1, #16]
 800e49a:	2f00      	cmp	r7, #0
 800e49c:	d0a9      	beq.n	800e3f2 <__sflush_r+0x1a>
 800e49e:	0793      	lsls	r3, r2, #30
 800e4a0:	680e      	ldr	r6, [r1, #0]
 800e4a2:	bf08      	it	eq
 800e4a4:	694b      	ldreq	r3, [r1, #20]
 800e4a6:	600f      	str	r7, [r1, #0]
 800e4a8:	bf18      	it	ne
 800e4aa:	2300      	movne	r3, #0
 800e4ac:	eba6 0807 	sub.w	r8, r6, r7
 800e4b0:	608b      	str	r3, [r1, #8]
 800e4b2:	f1b8 0f00 	cmp.w	r8, #0
 800e4b6:	dd9c      	ble.n	800e3f2 <__sflush_r+0x1a>
 800e4b8:	6a21      	ldr	r1, [r4, #32]
 800e4ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e4bc:	4643      	mov	r3, r8
 800e4be:	463a      	mov	r2, r7
 800e4c0:	4628      	mov	r0, r5
 800e4c2:	47b0      	blx	r6
 800e4c4:	2800      	cmp	r0, #0
 800e4c6:	dc06      	bgt.n	800e4d6 <__sflush_r+0xfe>
 800e4c8:	89a3      	ldrh	r3, [r4, #12]
 800e4ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e4ce:	81a3      	strh	r3, [r4, #12]
 800e4d0:	f04f 30ff 	mov.w	r0, #4294967295
 800e4d4:	e78e      	b.n	800e3f4 <__sflush_r+0x1c>
 800e4d6:	4407      	add	r7, r0
 800e4d8:	eba8 0800 	sub.w	r8, r8, r0
 800e4dc:	e7e9      	b.n	800e4b2 <__sflush_r+0xda>
 800e4de:	bf00      	nop
 800e4e0:	20400001 	.word	0x20400001

0800e4e4 <_fflush_r>:
 800e4e4:	b538      	push	{r3, r4, r5, lr}
 800e4e6:	690b      	ldr	r3, [r1, #16]
 800e4e8:	4605      	mov	r5, r0
 800e4ea:	460c      	mov	r4, r1
 800e4ec:	b913      	cbnz	r3, 800e4f4 <_fflush_r+0x10>
 800e4ee:	2500      	movs	r5, #0
 800e4f0:	4628      	mov	r0, r5
 800e4f2:	bd38      	pop	{r3, r4, r5, pc}
 800e4f4:	b118      	cbz	r0, 800e4fe <_fflush_r+0x1a>
 800e4f6:	6983      	ldr	r3, [r0, #24]
 800e4f8:	b90b      	cbnz	r3, 800e4fe <_fflush_r+0x1a>
 800e4fa:	f000 f887 	bl	800e60c <__sinit>
 800e4fe:	4b14      	ldr	r3, [pc, #80]	; (800e550 <_fflush_r+0x6c>)
 800e500:	429c      	cmp	r4, r3
 800e502:	d11b      	bne.n	800e53c <_fflush_r+0x58>
 800e504:	686c      	ldr	r4, [r5, #4]
 800e506:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	d0ef      	beq.n	800e4ee <_fflush_r+0xa>
 800e50e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e510:	07d0      	lsls	r0, r2, #31
 800e512:	d404      	bmi.n	800e51e <_fflush_r+0x3a>
 800e514:	0599      	lsls	r1, r3, #22
 800e516:	d402      	bmi.n	800e51e <_fflush_r+0x3a>
 800e518:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e51a:	f000 f927 	bl	800e76c <__retarget_lock_acquire_recursive>
 800e51e:	4628      	mov	r0, r5
 800e520:	4621      	mov	r1, r4
 800e522:	f7ff ff59 	bl	800e3d8 <__sflush_r>
 800e526:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e528:	07da      	lsls	r2, r3, #31
 800e52a:	4605      	mov	r5, r0
 800e52c:	d4e0      	bmi.n	800e4f0 <_fflush_r+0xc>
 800e52e:	89a3      	ldrh	r3, [r4, #12]
 800e530:	059b      	lsls	r3, r3, #22
 800e532:	d4dd      	bmi.n	800e4f0 <_fflush_r+0xc>
 800e534:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e536:	f000 f91a 	bl	800e76e <__retarget_lock_release_recursive>
 800e53a:	e7d9      	b.n	800e4f0 <_fflush_r+0xc>
 800e53c:	4b05      	ldr	r3, [pc, #20]	; (800e554 <_fflush_r+0x70>)
 800e53e:	429c      	cmp	r4, r3
 800e540:	d101      	bne.n	800e546 <_fflush_r+0x62>
 800e542:	68ac      	ldr	r4, [r5, #8]
 800e544:	e7df      	b.n	800e506 <_fflush_r+0x22>
 800e546:	4b04      	ldr	r3, [pc, #16]	; (800e558 <_fflush_r+0x74>)
 800e548:	429c      	cmp	r4, r3
 800e54a:	bf08      	it	eq
 800e54c:	68ec      	ldreq	r4, [r5, #12]
 800e54e:	e7da      	b.n	800e506 <_fflush_r+0x22>
 800e550:	0800f434 	.word	0x0800f434
 800e554:	0800f454 	.word	0x0800f454
 800e558:	0800f414 	.word	0x0800f414

0800e55c <std>:
 800e55c:	2300      	movs	r3, #0
 800e55e:	b510      	push	{r4, lr}
 800e560:	4604      	mov	r4, r0
 800e562:	e9c0 3300 	strd	r3, r3, [r0]
 800e566:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e56a:	6083      	str	r3, [r0, #8]
 800e56c:	8181      	strh	r1, [r0, #12]
 800e56e:	6643      	str	r3, [r0, #100]	; 0x64
 800e570:	81c2      	strh	r2, [r0, #14]
 800e572:	6183      	str	r3, [r0, #24]
 800e574:	4619      	mov	r1, r3
 800e576:	2208      	movs	r2, #8
 800e578:	305c      	adds	r0, #92	; 0x5c
 800e57a:	f7fb fbb3 	bl	8009ce4 <memset>
 800e57e:	4b05      	ldr	r3, [pc, #20]	; (800e594 <std+0x38>)
 800e580:	6263      	str	r3, [r4, #36]	; 0x24
 800e582:	4b05      	ldr	r3, [pc, #20]	; (800e598 <std+0x3c>)
 800e584:	62a3      	str	r3, [r4, #40]	; 0x28
 800e586:	4b05      	ldr	r3, [pc, #20]	; (800e59c <std+0x40>)
 800e588:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e58a:	4b05      	ldr	r3, [pc, #20]	; (800e5a0 <std+0x44>)
 800e58c:	6224      	str	r4, [r4, #32]
 800e58e:	6323      	str	r3, [r4, #48]	; 0x30
 800e590:	bd10      	pop	{r4, pc}
 800e592:	bf00      	nop
 800e594:	0800aa8d 	.word	0x0800aa8d
 800e598:	0800aab3 	.word	0x0800aab3
 800e59c:	0800aaeb 	.word	0x0800aaeb
 800e5a0:	0800ab0f 	.word	0x0800ab0f

0800e5a4 <_cleanup_r>:
 800e5a4:	4901      	ldr	r1, [pc, #4]	; (800e5ac <_cleanup_r+0x8>)
 800e5a6:	f000 b8c1 	b.w	800e72c <_fwalk_reent>
 800e5aa:	bf00      	nop
 800e5ac:	0800e4e5 	.word	0x0800e4e5

0800e5b0 <__sfmoreglue>:
 800e5b0:	b570      	push	{r4, r5, r6, lr}
 800e5b2:	1e4a      	subs	r2, r1, #1
 800e5b4:	2568      	movs	r5, #104	; 0x68
 800e5b6:	4355      	muls	r5, r2
 800e5b8:	460e      	mov	r6, r1
 800e5ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e5be:	f7ff f8db 	bl	800d778 <_malloc_r>
 800e5c2:	4604      	mov	r4, r0
 800e5c4:	b140      	cbz	r0, 800e5d8 <__sfmoreglue+0x28>
 800e5c6:	2100      	movs	r1, #0
 800e5c8:	e9c0 1600 	strd	r1, r6, [r0]
 800e5cc:	300c      	adds	r0, #12
 800e5ce:	60a0      	str	r0, [r4, #8]
 800e5d0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e5d4:	f7fb fb86 	bl	8009ce4 <memset>
 800e5d8:	4620      	mov	r0, r4
 800e5da:	bd70      	pop	{r4, r5, r6, pc}

0800e5dc <__sfp_lock_acquire>:
 800e5dc:	4801      	ldr	r0, [pc, #4]	; (800e5e4 <__sfp_lock_acquire+0x8>)
 800e5de:	f000 b8c5 	b.w	800e76c <__retarget_lock_acquire_recursive>
 800e5e2:	bf00      	nop
 800e5e4:	200007a0 	.word	0x200007a0

0800e5e8 <__sfp_lock_release>:
 800e5e8:	4801      	ldr	r0, [pc, #4]	; (800e5f0 <__sfp_lock_release+0x8>)
 800e5ea:	f000 b8c0 	b.w	800e76e <__retarget_lock_release_recursive>
 800e5ee:	bf00      	nop
 800e5f0:	200007a0 	.word	0x200007a0

0800e5f4 <__sinit_lock_acquire>:
 800e5f4:	4801      	ldr	r0, [pc, #4]	; (800e5fc <__sinit_lock_acquire+0x8>)
 800e5f6:	f000 b8b9 	b.w	800e76c <__retarget_lock_acquire_recursive>
 800e5fa:	bf00      	nop
 800e5fc:	2000079b 	.word	0x2000079b

0800e600 <__sinit_lock_release>:
 800e600:	4801      	ldr	r0, [pc, #4]	; (800e608 <__sinit_lock_release+0x8>)
 800e602:	f000 b8b4 	b.w	800e76e <__retarget_lock_release_recursive>
 800e606:	bf00      	nop
 800e608:	2000079b 	.word	0x2000079b

0800e60c <__sinit>:
 800e60c:	b510      	push	{r4, lr}
 800e60e:	4604      	mov	r4, r0
 800e610:	f7ff fff0 	bl	800e5f4 <__sinit_lock_acquire>
 800e614:	69a3      	ldr	r3, [r4, #24]
 800e616:	b11b      	cbz	r3, 800e620 <__sinit+0x14>
 800e618:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e61c:	f7ff bff0 	b.w	800e600 <__sinit_lock_release>
 800e620:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e624:	6523      	str	r3, [r4, #80]	; 0x50
 800e626:	4b13      	ldr	r3, [pc, #76]	; (800e674 <__sinit+0x68>)
 800e628:	4a13      	ldr	r2, [pc, #76]	; (800e678 <__sinit+0x6c>)
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	62a2      	str	r2, [r4, #40]	; 0x28
 800e62e:	42a3      	cmp	r3, r4
 800e630:	bf04      	itt	eq
 800e632:	2301      	moveq	r3, #1
 800e634:	61a3      	streq	r3, [r4, #24]
 800e636:	4620      	mov	r0, r4
 800e638:	f000 f820 	bl	800e67c <__sfp>
 800e63c:	6060      	str	r0, [r4, #4]
 800e63e:	4620      	mov	r0, r4
 800e640:	f000 f81c 	bl	800e67c <__sfp>
 800e644:	60a0      	str	r0, [r4, #8]
 800e646:	4620      	mov	r0, r4
 800e648:	f000 f818 	bl	800e67c <__sfp>
 800e64c:	2200      	movs	r2, #0
 800e64e:	60e0      	str	r0, [r4, #12]
 800e650:	2104      	movs	r1, #4
 800e652:	6860      	ldr	r0, [r4, #4]
 800e654:	f7ff ff82 	bl	800e55c <std>
 800e658:	68a0      	ldr	r0, [r4, #8]
 800e65a:	2201      	movs	r2, #1
 800e65c:	2109      	movs	r1, #9
 800e65e:	f7ff ff7d 	bl	800e55c <std>
 800e662:	68e0      	ldr	r0, [r4, #12]
 800e664:	2202      	movs	r2, #2
 800e666:	2112      	movs	r1, #18
 800e668:	f7ff ff78 	bl	800e55c <std>
 800e66c:	2301      	movs	r3, #1
 800e66e:	61a3      	str	r3, [r4, #24]
 800e670:	e7d2      	b.n	800e618 <__sinit+0xc>
 800e672:	bf00      	nop
 800e674:	0800efa8 	.word	0x0800efa8
 800e678:	0800e5a5 	.word	0x0800e5a5

0800e67c <__sfp>:
 800e67c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e67e:	4607      	mov	r7, r0
 800e680:	f7ff ffac 	bl	800e5dc <__sfp_lock_acquire>
 800e684:	4b1e      	ldr	r3, [pc, #120]	; (800e700 <__sfp+0x84>)
 800e686:	681e      	ldr	r6, [r3, #0]
 800e688:	69b3      	ldr	r3, [r6, #24]
 800e68a:	b913      	cbnz	r3, 800e692 <__sfp+0x16>
 800e68c:	4630      	mov	r0, r6
 800e68e:	f7ff ffbd 	bl	800e60c <__sinit>
 800e692:	3648      	adds	r6, #72	; 0x48
 800e694:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e698:	3b01      	subs	r3, #1
 800e69a:	d503      	bpl.n	800e6a4 <__sfp+0x28>
 800e69c:	6833      	ldr	r3, [r6, #0]
 800e69e:	b30b      	cbz	r3, 800e6e4 <__sfp+0x68>
 800e6a0:	6836      	ldr	r6, [r6, #0]
 800e6a2:	e7f7      	b.n	800e694 <__sfp+0x18>
 800e6a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e6a8:	b9d5      	cbnz	r5, 800e6e0 <__sfp+0x64>
 800e6aa:	4b16      	ldr	r3, [pc, #88]	; (800e704 <__sfp+0x88>)
 800e6ac:	60e3      	str	r3, [r4, #12]
 800e6ae:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e6b2:	6665      	str	r5, [r4, #100]	; 0x64
 800e6b4:	f000 f859 	bl	800e76a <__retarget_lock_init_recursive>
 800e6b8:	f7ff ff96 	bl	800e5e8 <__sfp_lock_release>
 800e6bc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e6c0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e6c4:	6025      	str	r5, [r4, #0]
 800e6c6:	61a5      	str	r5, [r4, #24]
 800e6c8:	2208      	movs	r2, #8
 800e6ca:	4629      	mov	r1, r5
 800e6cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e6d0:	f7fb fb08 	bl	8009ce4 <memset>
 800e6d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e6d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e6dc:	4620      	mov	r0, r4
 800e6de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e6e0:	3468      	adds	r4, #104	; 0x68
 800e6e2:	e7d9      	b.n	800e698 <__sfp+0x1c>
 800e6e4:	2104      	movs	r1, #4
 800e6e6:	4638      	mov	r0, r7
 800e6e8:	f7ff ff62 	bl	800e5b0 <__sfmoreglue>
 800e6ec:	4604      	mov	r4, r0
 800e6ee:	6030      	str	r0, [r6, #0]
 800e6f0:	2800      	cmp	r0, #0
 800e6f2:	d1d5      	bne.n	800e6a0 <__sfp+0x24>
 800e6f4:	f7ff ff78 	bl	800e5e8 <__sfp_lock_release>
 800e6f8:	230c      	movs	r3, #12
 800e6fa:	603b      	str	r3, [r7, #0]
 800e6fc:	e7ee      	b.n	800e6dc <__sfp+0x60>
 800e6fe:	bf00      	nop
 800e700:	0800efa8 	.word	0x0800efa8
 800e704:	ffff0001 	.word	0xffff0001

0800e708 <fiprintf>:
 800e708:	b40e      	push	{r1, r2, r3}
 800e70a:	b503      	push	{r0, r1, lr}
 800e70c:	4601      	mov	r1, r0
 800e70e:	ab03      	add	r3, sp, #12
 800e710:	4805      	ldr	r0, [pc, #20]	; (800e728 <fiprintf+0x20>)
 800e712:	f853 2b04 	ldr.w	r2, [r3], #4
 800e716:	6800      	ldr	r0, [r0, #0]
 800e718:	9301      	str	r3, [sp, #4]
 800e71a:	f000 f89f 	bl	800e85c <_vfiprintf_r>
 800e71e:	b002      	add	sp, #8
 800e720:	f85d eb04 	ldr.w	lr, [sp], #4
 800e724:	b003      	add	sp, #12
 800e726:	4770      	bx	lr
 800e728:	20000030 	.word	0x20000030

0800e72c <_fwalk_reent>:
 800e72c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e730:	4606      	mov	r6, r0
 800e732:	4688      	mov	r8, r1
 800e734:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e738:	2700      	movs	r7, #0
 800e73a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e73e:	f1b9 0901 	subs.w	r9, r9, #1
 800e742:	d505      	bpl.n	800e750 <_fwalk_reent+0x24>
 800e744:	6824      	ldr	r4, [r4, #0]
 800e746:	2c00      	cmp	r4, #0
 800e748:	d1f7      	bne.n	800e73a <_fwalk_reent+0xe>
 800e74a:	4638      	mov	r0, r7
 800e74c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e750:	89ab      	ldrh	r3, [r5, #12]
 800e752:	2b01      	cmp	r3, #1
 800e754:	d907      	bls.n	800e766 <_fwalk_reent+0x3a>
 800e756:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e75a:	3301      	adds	r3, #1
 800e75c:	d003      	beq.n	800e766 <_fwalk_reent+0x3a>
 800e75e:	4629      	mov	r1, r5
 800e760:	4630      	mov	r0, r6
 800e762:	47c0      	blx	r8
 800e764:	4307      	orrs	r7, r0
 800e766:	3568      	adds	r5, #104	; 0x68
 800e768:	e7e9      	b.n	800e73e <_fwalk_reent+0x12>

0800e76a <__retarget_lock_init_recursive>:
 800e76a:	4770      	bx	lr

0800e76c <__retarget_lock_acquire_recursive>:
 800e76c:	4770      	bx	lr

0800e76e <__retarget_lock_release_recursive>:
 800e76e:	4770      	bx	lr

0800e770 <memmove>:
 800e770:	4288      	cmp	r0, r1
 800e772:	b510      	push	{r4, lr}
 800e774:	eb01 0402 	add.w	r4, r1, r2
 800e778:	d902      	bls.n	800e780 <memmove+0x10>
 800e77a:	4284      	cmp	r4, r0
 800e77c:	4623      	mov	r3, r4
 800e77e:	d807      	bhi.n	800e790 <memmove+0x20>
 800e780:	1e43      	subs	r3, r0, #1
 800e782:	42a1      	cmp	r1, r4
 800e784:	d008      	beq.n	800e798 <memmove+0x28>
 800e786:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e78a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e78e:	e7f8      	b.n	800e782 <memmove+0x12>
 800e790:	4402      	add	r2, r0
 800e792:	4601      	mov	r1, r0
 800e794:	428a      	cmp	r2, r1
 800e796:	d100      	bne.n	800e79a <memmove+0x2a>
 800e798:	bd10      	pop	{r4, pc}
 800e79a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e79e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e7a2:	e7f7      	b.n	800e794 <memmove+0x24>

0800e7a4 <__malloc_lock>:
 800e7a4:	4801      	ldr	r0, [pc, #4]	; (800e7ac <__malloc_lock+0x8>)
 800e7a6:	f7ff bfe1 	b.w	800e76c <__retarget_lock_acquire_recursive>
 800e7aa:	bf00      	nop
 800e7ac:	2000079c 	.word	0x2000079c

0800e7b0 <__malloc_unlock>:
 800e7b0:	4801      	ldr	r0, [pc, #4]	; (800e7b8 <__malloc_unlock+0x8>)
 800e7b2:	f7ff bfdc 	b.w	800e76e <__retarget_lock_release_recursive>
 800e7b6:	bf00      	nop
 800e7b8:	2000079c 	.word	0x2000079c

0800e7bc <_realloc_r>:
 800e7bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e7be:	4607      	mov	r7, r0
 800e7c0:	4614      	mov	r4, r2
 800e7c2:	460e      	mov	r6, r1
 800e7c4:	b921      	cbnz	r1, 800e7d0 <_realloc_r+0x14>
 800e7c6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e7ca:	4611      	mov	r1, r2
 800e7cc:	f7fe bfd4 	b.w	800d778 <_malloc_r>
 800e7d0:	b922      	cbnz	r2, 800e7dc <_realloc_r+0x20>
 800e7d2:	f7fe ff81 	bl	800d6d8 <_free_r>
 800e7d6:	4625      	mov	r5, r4
 800e7d8:	4628      	mov	r0, r5
 800e7da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e7dc:	f000 fa9a 	bl	800ed14 <_malloc_usable_size_r>
 800e7e0:	42a0      	cmp	r0, r4
 800e7e2:	d20f      	bcs.n	800e804 <_realloc_r+0x48>
 800e7e4:	4621      	mov	r1, r4
 800e7e6:	4638      	mov	r0, r7
 800e7e8:	f7fe ffc6 	bl	800d778 <_malloc_r>
 800e7ec:	4605      	mov	r5, r0
 800e7ee:	2800      	cmp	r0, #0
 800e7f0:	d0f2      	beq.n	800e7d8 <_realloc_r+0x1c>
 800e7f2:	4631      	mov	r1, r6
 800e7f4:	4622      	mov	r2, r4
 800e7f6:	f7fe fa97 	bl	800cd28 <memcpy>
 800e7fa:	4631      	mov	r1, r6
 800e7fc:	4638      	mov	r0, r7
 800e7fe:	f7fe ff6b 	bl	800d6d8 <_free_r>
 800e802:	e7e9      	b.n	800e7d8 <_realloc_r+0x1c>
 800e804:	4635      	mov	r5, r6
 800e806:	e7e7      	b.n	800e7d8 <_realloc_r+0x1c>

0800e808 <__sfputc_r>:
 800e808:	6893      	ldr	r3, [r2, #8]
 800e80a:	3b01      	subs	r3, #1
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	b410      	push	{r4}
 800e810:	6093      	str	r3, [r2, #8]
 800e812:	da08      	bge.n	800e826 <__sfputc_r+0x1e>
 800e814:	6994      	ldr	r4, [r2, #24]
 800e816:	42a3      	cmp	r3, r4
 800e818:	db01      	blt.n	800e81e <__sfputc_r+0x16>
 800e81a:	290a      	cmp	r1, #10
 800e81c:	d103      	bne.n	800e826 <__sfputc_r+0x1e>
 800e81e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e822:	f000 b94b 	b.w	800eabc <__swbuf_r>
 800e826:	6813      	ldr	r3, [r2, #0]
 800e828:	1c58      	adds	r0, r3, #1
 800e82a:	6010      	str	r0, [r2, #0]
 800e82c:	7019      	strb	r1, [r3, #0]
 800e82e:	4608      	mov	r0, r1
 800e830:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e834:	4770      	bx	lr

0800e836 <__sfputs_r>:
 800e836:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e838:	4606      	mov	r6, r0
 800e83a:	460f      	mov	r7, r1
 800e83c:	4614      	mov	r4, r2
 800e83e:	18d5      	adds	r5, r2, r3
 800e840:	42ac      	cmp	r4, r5
 800e842:	d101      	bne.n	800e848 <__sfputs_r+0x12>
 800e844:	2000      	movs	r0, #0
 800e846:	e007      	b.n	800e858 <__sfputs_r+0x22>
 800e848:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e84c:	463a      	mov	r2, r7
 800e84e:	4630      	mov	r0, r6
 800e850:	f7ff ffda 	bl	800e808 <__sfputc_r>
 800e854:	1c43      	adds	r3, r0, #1
 800e856:	d1f3      	bne.n	800e840 <__sfputs_r+0xa>
 800e858:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e85c <_vfiprintf_r>:
 800e85c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e860:	460d      	mov	r5, r1
 800e862:	b09d      	sub	sp, #116	; 0x74
 800e864:	4614      	mov	r4, r2
 800e866:	4698      	mov	r8, r3
 800e868:	4606      	mov	r6, r0
 800e86a:	b118      	cbz	r0, 800e874 <_vfiprintf_r+0x18>
 800e86c:	6983      	ldr	r3, [r0, #24]
 800e86e:	b90b      	cbnz	r3, 800e874 <_vfiprintf_r+0x18>
 800e870:	f7ff fecc 	bl	800e60c <__sinit>
 800e874:	4b89      	ldr	r3, [pc, #548]	; (800ea9c <_vfiprintf_r+0x240>)
 800e876:	429d      	cmp	r5, r3
 800e878:	d11b      	bne.n	800e8b2 <_vfiprintf_r+0x56>
 800e87a:	6875      	ldr	r5, [r6, #4]
 800e87c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e87e:	07d9      	lsls	r1, r3, #31
 800e880:	d405      	bmi.n	800e88e <_vfiprintf_r+0x32>
 800e882:	89ab      	ldrh	r3, [r5, #12]
 800e884:	059a      	lsls	r2, r3, #22
 800e886:	d402      	bmi.n	800e88e <_vfiprintf_r+0x32>
 800e888:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e88a:	f7ff ff6f 	bl	800e76c <__retarget_lock_acquire_recursive>
 800e88e:	89ab      	ldrh	r3, [r5, #12]
 800e890:	071b      	lsls	r3, r3, #28
 800e892:	d501      	bpl.n	800e898 <_vfiprintf_r+0x3c>
 800e894:	692b      	ldr	r3, [r5, #16]
 800e896:	b9eb      	cbnz	r3, 800e8d4 <_vfiprintf_r+0x78>
 800e898:	4629      	mov	r1, r5
 800e89a:	4630      	mov	r0, r6
 800e89c:	f000 f960 	bl	800eb60 <__swsetup_r>
 800e8a0:	b1c0      	cbz	r0, 800e8d4 <_vfiprintf_r+0x78>
 800e8a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e8a4:	07dc      	lsls	r4, r3, #31
 800e8a6:	d50e      	bpl.n	800e8c6 <_vfiprintf_r+0x6a>
 800e8a8:	f04f 30ff 	mov.w	r0, #4294967295
 800e8ac:	b01d      	add	sp, #116	; 0x74
 800e8ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8b2:	4b7b      	ldr	r3, [pc, #492]	; (800eaa0 <_vfiprintf_r+0x244>)
 800e8b4:	429d      	cmp	r5, r3
 800e8b6:	d101      	bne.n	800e8bc <_vfiprintf_r+0x60>
 800e8b8:	68b5      	ldr	r5, [r6, #8]
 800e8ba:	e7df      	b.n	800e87c <_vfiprintf_r+0x20>
 800e8bc:	4b79      	ldr	r3, [pc, #484]	; (800eaa4 <_vfiprintf_r+0x248>)
 800e8be:	429d      	cmp	r5, r3
 800e8c0:	bf08      	it	eq
 800e8c2:	68f5      	ldreq	r5, [r6, #12]
 800e8c4:	e7da      	b.n	800e87c <_vfiprintf_r+0x20>
 800e8c6:	89ab      	ldrh	r3, [r5, #12]
 800e8c8:	0598      	lsls	r0, r3, #22
 800e8ca:	d4ed      	bmi.n	800e8a8 <_vfiprintf_r+0x4c>
 800e8cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e8ce:	f7ff ff4e 	bl	800e76e <__retarget_lock_release_recursive>
 800e8d2:	e7e9      	b.n	800e8a8 <_vfiprintf_r+0x4c>
 800e8d4:	2300      	movs	r3, #0
 800e8d6:	9309      	str	r3, [sp, #36]	; 0x24
 800e8d8:	2320      	movs	r3, #32
 800e8da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e8de:	f8cd 800c 	str.w	r8, [sp, #12]
 800e8e2:	2330      	movs	r3, #48	; 0x30
 800e8e4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800eaa8 <_vfiprintf_r+0x24c>
 800e8e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e8ec:	f04f 0901 	mov.w	r9, #1
 800e8f0:	4623      	mov	r3, r4
 800e8f2:	469a      	mov	sl, r3
 800e8f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e8f8:	b10a      	cbz	r2, 800e8fe <_vfiprintf_r+0xa2>
 800e8fa:	2a25      	cmp	r2, #37	; 0x25
 800e8fc:	d1f9      	bne.n	800e8f2 <_vfiprintf_r+0x96>
 800e8fe:	ebba 0b04 	subs.w	fp, sl, r4
 800e902:	d00b      	beq.n	800e91c <_vfiprintf_r+0xc0>
 800e904:	465b      	mov	r3, fp
 800e906:	4622      	mov	r2, r4
 800e908:	4629      	mov	r1, r5
 800e90a:	4630      	mov	r0, r6
 800e90c:	f7ff ff93 	bl	800e836 <__sfputs_r>
 800e910:	3001      	adds	r0, #1
 800e912:	f000 80aa 	beq.w	800ea6a <_vfiprintf_r+0x20e>
 800e916:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e918:	445a      	add	r2, fp
 800e91a:	9209      	str	r2, [sp, #36]	; 0x24
 800e91c:	f89a 3000 	ldrb.w	r3, [sl]
 800e920:	2b00      	cmp	r3, #0
 800e922:	f000 80a2 	beq.w	800ea6a <_vfiprintf_r+0x20e>
 800e926:	2300      	movs	r3, #0
 800e928:	f04f 32ff 	mov.w	r2, #4294967295
 800e92c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e930:	f10a 0a01 	add.w	sl, sl, #1
 800e934:	9304      	str	r3, [sp, #16]
 800e936:	9307      	str	r3, [sp, #28]
 800e938:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e93c:	931a      	str	r3, [sp, #104]	; 0x68
 800e93e:	4654      	mov	r4, sl
 800e940:	2205      	movs	r2, #5
 800e942:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e946:	4858      	ldr	r0, [pc, #352]	; (800eaa8 <_vfiprintf_r+0x24c>)
 800e948:	f7f1 fc72 	bl	8000230 <memchr>
 800e94c:	9a04      	ldr	r2, [sp, #16]
 800e94e:	b9d8      	cbnz	r0, 800e988 <_vfiprintf_r+0x12c>
 800e950:	06d1      	lsls	r1, r2, #27
 800e952:	bf44      	itt	mi
 800e954:	2320      	movmi	r3, #32
 800e956:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e95a:	0713      	lsls	r3, r2, #28
 800e95c:	bf44      	itt	mi
 800e95e:	232b      	movmi	r3, #43	; 0x2b
 800e960:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e964:	f89a 3000 	ldrb.w	r3, [sl]
 800e968:	2b2a      	cmp	r3, #42	; 0x2a
 800e96a:	d015      	beq.n	800e998 <_vfiprintf_r+0x13c>
 800e96c:	9a07      	ldr	r2, [sp, #28]
 800e96e:	4654      	mov	r4, sl
 800e970:	2000      	movs	r0, #0
 800e972:	f04f 0c0a 	mov.w	ip, #10
 800e976:	4621      	mov	r1, r4
 800e978:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e97c:	3b30      	subs	r3, #48	; 0x30
 800e97e:	2b09      	cmp	r3, #9
 800e980:	d94e      	bls.n	800ea20 <_vfiprintf_r+0x1c4>
 800e982:	b1b0      	cbz	r0, 800e9b2 <_vfiprintf_r+0x156>
 800e984:	9207      	str	r2, [sp, #28]
 800e986:	e014      	b.n	800e9b2 <_vfiprintf_r+0x156>
 800e988:	eba0 0308 	sub.w	r3, r0, r8
 800e98c:	fa09 f303 	lsl.w	r3, r9, r3
 800e990:	4313      	orrs	r3, r2
 800e992:	9304      	str	r3, [sp, #16]
 800e994:	46a2      	mov	sl, r4
 800e996:	e7d2      	b.n	800e93e <_vfiprintf_r+0xe2>
 800e998:	9b03      	ldr	r3, [sp, #12]
 800e99a:	1d19      	adds	r1, r3, #4
 800e99c:	681b      	ldr	r3, [r3, #0]
 800e99e:	9103      	str	r1, [sp, #12]
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	bfbb      	ittet	lt
 800e9a4:	425b      	neglt	r3, r3
 800e9a6:	f042 0202 	orrlt.w	r2, r2, #2
 800e9aa:	9307      	strge	r3, [sp, #28]
 800e9ac:	9307      	strlt	r3, [sp, #28]
 800e9ae:	bfb8      	it	lt
 800e9b0:	9204      	strlt	r2, [sp, #16]
 800e9b2:	7823      	ldrb	r3, [r4, #0]
 800e9b4:	2b2e      	cmp	r3, #46	; 0x2e
 800e9b6:	d10c      	bne.n	800e9d2 <_vfiprintf_r+0x176>
 800e9b8:	7863      	ldrb	r3, [r4, #1]
 800e9ba:	2b2a      	cmp	r3, #42	; 0x2a
 800e9bc:	d135      	bne.n	800ea2a <_vfiprintf_r+0x1ce>
 800e9be:	9b03      	ldr	r3, [sp, #12]
 800e9c0:	1d1a      	adds	r2, r3, #4
 800e9c2:	681b      	ldr	r3, [r3, #0]
 800e9c4:	9203      	str	r2, [sp, #12]
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	bfb8      	it	lt
 800e9ca:	f04f 33ff 	movlt.w	r3, #4294967295
 800e9ce:	3402      	adds	r4, #2
 800e9d0:	9305      	str	r3, [sp, #20]
 800e9d2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800eab8 <_vfiprintf_r+0x25c>
 800e9d6:	7821      	ldrb	r1, [r4, #0]
 800e9d8:	2203      	movs	r2, #3
 800e9da:	4650      	mov	r0, sl
 800e9dc:	f7f1 fc28 	bl	8000230 <memchr>
 800e9e0:	b140      	cbz	r0, 800e9f4 <_vfiprintf_r+0x198>
 800e9e2:	2340      	movs	r3, #64	; 0x40
 800e9e4:	eba0 000a 	sub.w	r0, r0, sl
 800e9e8:	fa03 f000 	lsl.w	r0, r3, r0
 800e9ec:	9b04      	ldr	r3, [sp, #16]
 800e9ee:	4303      	orrs	r3, r0
 800e9f0:	3401      	adds	r4, #1
 800e9f2:	9304      	str	r3, [sp, #16]
 800e9f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e9f8:	482c      	ldr	r0, [pc, #176]	; (800eaac <_vfiprintf_r+0x250>)
 800e9fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e9fe:	2206      	movs	r2, #6
 800ea00:	f7f1 fc16 	bl	8000230 <memchr>
 800ea04:	2800      	cmp	r0, #0
 800ea06:	d03f      	beq.n	800ea88 <_vfiprintf_r+0x22c>
 800ea08:	4b29      	ldr	r3, [pc, #164]	; (800eab0 <_vfiprintf_r+0x254>)
 800ea0a:	bb1b      	cbnz	r3, 800ea54 <_vfiprintf_r+0x1f8>
 800ea0c:	9b03      	ldr	r3, [sp, #12]
 800ea0e:	3307      	adds	r3, #7
 800ea10:	f023 0307 	bic.w	r3, r3, #7
 800ea14:	3308      	adds	r3, #8
 800ea16:	9303      	str	r3, [sp, #12]
 800ea18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea1a:	443b      	add	r3, r7
 800ea1c:	9309      	str	r3, [sp, #36]	; 0x24
 800ea1e:	e767      	b.n	800e8f0 <_vfiprintf_r+0x94>
 800ea20:	fb0c 3202 	mla	r2, ip, r2, r3
 800ea24:	460c      	mov	r4, r1
 800ea26:	2001      	movs	r0, #1
 800ea28:	e7a5      	b.n	800e976 <_vfiprintf_r+0x11a>
 800ea2a:	2300      	movs	r3, #0
 800ea2c:	3401      	adds	r4, #1
 800ea2e:	9305      	str	r3, [sp, #20]
 800ea30:	4619      	mov	r1, r3
 800ea32:	f04f 0c0a 	mov.w	ip, #10
 800ea36:	4620      	mov	r0, r4
 800ea38:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ea3c:	3a30      	subs	r2, #48	; 0x30
 800ea3e:	2a09      	cmp	r2, #9
 800ea40:	d903      	bls.n	800ea4a <_vfiprintf_r+0x1ee>
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	d0c5      	beq.n	800e9d2 <_vfiprintf_r+0x176>
 800ea46:	9105      	str	r1, [sp, #20]
 800ea48:	e7c3      	b.n	800e9d2 <_vfiprintf_r+0x176>
 800ea4a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ea4e:	4604      	mov	r4, r0
 800ea50:	2301      	movs	r3, #1
 800ea52:	e7f0      	b.n	800ea36 <_vfiprintf_r+0x1da>
 800ea54:	ab03      	add	r3, sp, #12
 800ea56:	9300      	str	r3, [sp, #0]
 800ea58:	462a      	mov	r2, r5
 800ea5a:	4b16      	ldr	r3, [pc, #88]	; (800eab4 <_vfiprintf_r+0x258>)
 800ea5c:	a904      	add	r1, sp, #16
 800ea5e:	4630      	mov	r0, r6
 800ea60:	f7fb f9e8 	bl	8009e34 <_printf_float>
 800ea64:	4607      	mov	r7, r0
 800ea66:	1c78      	adds	r0, r7, #1
 800ea68:	d1d6      	bne.n	800ea18 <_vfiprintf_r+0x1bc>
 800ea6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ea6c:	07d9      	lsls	r1, r3, #31
 800ea6e:	d405      	bmi.n	800ea7c <_vfiprintf_r+0x220>
 800ea70:	89ab      	ldrh	r3, [r5, #12]
 800ea72:	059a      	lsls	r2, r3, #22
 800ea74:	d402      	bmi.n	800ea7c <_vfiprintf_r+0x220>
 800ea76:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ea78:	f7ff fe79 	bl	800e76e <__retarget_lock_release_recursive>
 800ea7c:	89ab      	ldrh	r3, [r5, #12]
 800ea7e:	065b      	lsls	r3, r3, #25
 800ea80:	f53f af12 	bmi.w	800e8a8 <_vfiprintf_r+0x4c>
 800ea84:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ea86:	e711      	b.n	800e8ac <_vfiprintf_r+0x50>
 800ea88:	ab03      	add	r3, sp, #12
 800ea8a:	9300      	str	r3, [sp, #0]
 800ea8c:	462a      	mov	r2, r5
 800ea8e:	4b09      	ldr	r3, [pc, #36]	; (800eab4 <_vfiprintf_r+0x258>)
 800ea90:	a904      	add	r1, sp, #16
 800ea92:	4630      	mov	r0, r6
 800ea94:	f7fb fc72 	bl	800a37c <_printf_i>
 800ea98:	e7e4      	b.n	800ea64 <_vfiprintf_r+0x208>
 800ea9a:	bf00      	nop
 800ea9c:	0800f434 	.word	0x0800f434
 800eaa0:	0800f454 	.word	0x0800f454
 800eaa4:	0800f414 	.word	0x0800f414
 800eaa8:	0800f3ac 	.word	0x0800f3ac
 800eaac:	0800f3b6 	.word	0x0800f3b6
 800eab0:	08009e35 	.word	0x08009e35
 800eab4:	0800e837 	.word	0x0800e837
 800eab8:	0800f3b2 	.word	0x0800f3b2

0800eabc <__swbuf_r>:
 800eabc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eabe:	460e      	mov	r6, r1
 800eac0:	4614      	mov	r4, r2
 800eac2:	4605      	mov	r5, r0
 800eac4:	b118      	cbz	r0, 800eace <__swbuf_r+0x12>
 800eac6:	6983      	ldr	r3, [r0, #24]
 800eac8:	b90b      	cbnz	r3, 800eace <__swbuf_r+0x12>
 800eaca:	f7ff fd9f 	bl	800e60c <__sinit>
 800eace:	4b21      	ldr	r3, [pc, #132]	; (800eb54 <__swbuf_r+0x98>)
 800ead0:	429c      	cmp	r4, r3
 800ead2:	d12b      	bne.n	800eb2c <__swbuf_r+0x70>
 800ead4:	686c      	ldr	r4, [r5, #4]
 800ead6:	69a3      	ldr	r3, [r4, #24]
 800ead8:	60a3      	str	r3, [r4, #8]
 800eada:	89a3      	ldrh	r3, [r4, #12]
 800eadc:	071a      	lsls	r2, r3, #28
 800eade:	d52f      	bpl.n	800eb40 <__swbuf_r+0x84>
 800eae0:	6923      	ldr	r3, [r4, #16]
 800eae2:	b36b      	cbz	r3, 800eb40 <__swbuf_r+0x84>
 800eae4:	6923      	ldr	r3, [r4, #16]
 800eae6:	6820      	ldr	r0, [r4, #0]
 800eae8:	1ac0      	subs	r0, r0, r3
 800eaea:	6963      	ldr	r3, [r4, #20]
 800eaec:	b2f6      	uxtb	r6, r6
 800eaee:	4283      	cmp	r3, r0
 800eaf0:	4637      	mov	r7, r6
 800eaf2:	dc04      	bgt.n	800eafe <__swbuf_r+0x42>
 800eaf4:	4621      	mov	r1, r4
 800eaf6:	4628      	mov	r0, r5
 800eaf8:	f7ff fcf4 	bl	800e4e4 <_fflush_r>
 800eafc:	bb30      	cbnz	r0, 800eb4c <__swbuf_r+0x90>
 800eafe:	68a3      	ldr	r3, [r4, #8]
 800eb00:	3b01      	subs	r3, #1
 800eb02:	60a3      	str	r3, [r4, #8]
 800eb04:	6823      	ldr	r3, [r4, #0]
 800eb06:	1c5a      	adds	r2, r3, #1
 800eb08:	6022      	str	r2, [r4, #0]
 800eb0a:	701e      	strb	r6, [r3, #0]
 800eb0c:	6963      	ldr	r3, [r4, #20]
 800eb0e:	3001      	adds	r0, #1
 800eb10:	4283      	cmp	r3, r0
 800eb12:	d004      	beq.n	800eb1e <__swbuf_r+0x62>
 800eb14:	89a3      	ldrh	r3, [r4, #12]
 800eb16:	07db      	lsls	r3, r3, #31
 800eb18:	d506      	bpl.n	800eb28 <__swbuf_r+0x6c>
 800eb1a:	2e0a      	cmp	r6, #10
 800eb1c:	d104      	bne.n	800eb28 <__swbuf_r+0x6c>
 800eb1e:	4621      	mov	r1, r4
 800eb20:	4628      	mov	r0, r5
 800eb22:	f7ff fcdf 	bl	800e4e4 <_fflush_r>
 800eb26:	b988      	cbnz	r0, 800eb4c <__swbuf_r+0x90>
 800eb28:	4638      	mov	r0, r7
 800eb2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eb2c:	4b0a      	ldr	r3, [pc, #40]	; (800eb58 <__swbuf_r+0x9c>)
 800eb2e:	429c      	cmp	r4, r3
 800eb30:	d101      	bne.n	800eb36 <__swbuf_r+0x7a>
 800eb32:	68ac      	ldr	r4, [r5, #8]
 800eb34:	e7cf      	b.n	800ead6 <__swbuf_r+0x1a>
 800eb36:	4b09      	ldr	r3, [pc, #36]	; (800eb5c <__swbuf_r+0xa0>)
 800eb38:	429c      	cmp	r4, r3
 800eb3a:	bf08      	it	eq
 800eb3c:	68ec      	ldreq	r4, [r5, #12]
 800eb3e:	e7ca      	b.n	800ead6 <__swbuf_r+0x1a>
 800eb40:	4621      	mov	r1, r4
 800eb42:	4628      	mov	r0, r5
 800eb44:	f000 f80c 	bl	800eb60 <__swsetup_r>
 800eb48:	2800      	cmp	r0, #0
 800eb4a:	d0cb      	beq.n	800eae4 <__swbuf_r+0x28>
 800eb4c:	f04f 37ff 	mov.w	r7, #4294967295
 800eb50:	e7ea      	b.n	800eb28 <__swbuf_r+0x6c>
 800eb52:	bf00      	nop
 800eb54:	0800f434 	.word	0x0800f434
 800eb58:	0800f454 	.word	0x0800f454
 800eb5c:	0800f414 	.word	0x0800f414

0800eb60 <__swsetup_r>:
 800eb60:	4b32      	ldr	r3, [pc, #200]	; (800ec2c <__swsetup_r+0xcc>)
 800eb62:	b570      	push	{r4, r5, r6, lr}
 800eb64:	681d      	ldr	r5, [r3, #0]
 800eb66:	4606      	mov	r6, r0
 800eb68:	460c      	mov	r4, r1
 800eb6a:	b125      	cbz	r5, 800eb76 <__swsetup_r+0x16>
 800eb6c:	69ab      	ldr	r3, [r5, #24]
 800eb6e:	b913      	cbnz	r3, 800eb76 <__swsetup_r+0x16>
 800eb70:	4628      	mov	r0, r5
 800eb72:	f7ff fd4b 	bl	800e60c <__sinit>
 800eb76:	4b2e      	ldr	r3, [pc, #184]	; (800ec30 <__swsetup_r+0xd0>)
 800eb78:	429c      	cmp	r4, r3
 800eb7a:	d10f      	bne.n	800eb9c <__swsetup_r+0x3c>
 800eb7c:	686c      	ldr	r4, [r5, #4]
 800eb7e:	89a3      	ldrh	r3, [r4, #12]
 800eb80:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800eb84:	0719      	lsls	r1, r3, #28
 800eb86:	d42c      	bmi.n	800ebe2 <__swsetup_r+0x82>
 800eb88:	06dd      	lsls	r5, r3, #27
 800eb8a:	d411      	bmi.n	800ebb0 <__swsetup_r+0x50>
 800eb8c:	2309      	movs	r3, #9
 800eb8e:	6033      	str	r3, [r6, #0]
 800eb90:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800eb94:	81a3      	strh	r3, [r4, #12]
 800eb96:	f04f 30ff 	mov.w	r0, #4294967295
 800eb9a:	e03e      	b.n	800ec1a <__swsetup_r+0xba>
 800eb9c:	4b25      	ldr	r3, [pc, #148]	; (800ec34 <__swsetup_r+0xd4>)
 800eb9e:	429c      	cmp	r4, r3
 800eba0:	d101      	bne.n	800eba6 <__swsetup_r+0x46>
 800eba2:	68ac      	ldr	r4, [r5, #8]
 800eba4:	e7eb      	b.n	800eb7e <__swsetup_r+0x1e>
 800eba6:	4b24      	ldr	r3, [pc, #144]	; (800ec38 <__swsetup_r+0xd8>)
 800eba8:	429c      	cmp	r4, r3
 800ebaa:	bf08      	it	eq
 800ebac:	68ec      	ldreq	r4, [r5, #12]
 800ebae:	e7e6      	b.n	800eb7e <__swsetup_r+0x1e>
 800ebb0:	0758      	lsls	r0, r3, #29
 800ebb2:	d512      	bpl.n	800ebda <__swsetup_r+0x7a>
 800ebb4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ebb6:	b141      	cbz	r1, 800ebca <__swsetup_r+0x6a>
 800ebb8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ebbc:	4299      	cmp	r1, r3
 800ebbe:	d002      	beq.n	800ebc6 <__swsetup_r+0x66>
 800ebc0:	4630      	mov	r0, r6
 800ebc2:	f7fe fd89 	bl	800d6d8 <_free_r>
 800ebc6:	2300      	movs	r3, #0
 800ebc8:	6363      	str	r3, [r4, #52]	; 0x34
 800ebca:	89a3      	ldrh	r3, [r4, #12]
 800ebcc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ebd0:	81a3      	strh	r3, [r4, #12]
 800ebd2:	2300      	movs	r3, #0
 800ebd4:	6063      	str	r3, [r4, #4]
 800ebd6:	6923      	ldr	r3, [r4, #16]
 800ebd8:	6023      	str	r3, [r4, #0]
 800ebda:	89a3      	ldrh	r3, [r4, #12]
 800ebdc:	f043 0308 	orr.w	r3, r3, #8
 800ebe0:	81a3      	strh	r3, [r4, #12]
 800ebe2:	6923      	ldr	r3, [r4, #16]
 800ebe4:	b94b      	cbnz	r3, 800ebfa <__swsetup_r+0x9a>
 800ebe6:	89a3      	ldrh	r3, [r4, #12]
 800ebe8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ebec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ebf0:	d003      	beq.n	800ebfa <__swsetup_r+0x9a>
 800ebf2:	4621      	mov	r1, r4
 800ebf4:	4630      	mov	r0, r6
 800ebf6:	f000 f84d 	bl	800ec94 <__smakebuf_r>
 800ebfa:	89a0      	ldrh	r0, [r4, #12]
 800ebfc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ec00:	f010 0301 	ands.w	r3, r0, #1
 800ec04:	d00a      	beq.n	800ec1c <__swsetup_r+0xbc>
 800ec06:	2300      	movs	r3, #0
 800ec08:	60a3      	str	r3, [r4, #8]
 800ec0a:	6963      	ldr	r3, [r4, #20]
 800ec0c:	425b      	negs	r3, r3
 800ec0e:	61a3      	str	r3, [r4, #24]
 800ec10:	6923      	ldr	r3, [r4, #16]
 800ec12:	b943      	cbnz	r3, 800ec26 <__swsetup_r+0xc6>
 800ec14:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ec18:	d1ba      	bne.n	800eb90 <__swsetup_r+0x30>
 800ec1a:	bd70      	pop	{r4, r5, r6, pc}
 800ec1c:	0781      	lsls	r1, r0, #30
 800ec1e:	bf58      	it	pl
 800ec20:	6963      	ldrpl	r3, [r4, #20]
 800ec22:	60a3      	str	r3, [r4, #8]
 800ec24:	e7f4      	b.n	800ec10 <__swsetup_r+0xb0>
 800ec26:	2000      	movs	r0, #0
 800ec28:	e7f7      	b.n	800ec1a <__swsetup_r+0xba>
 800ec2a:	bf00      	nop
 800ec2c:	20000030 	.word	0x20000030
 800ec30:	0800f434 	.word	0x0800f434
 800ec34:	0800f454 	.word	0x0800f454
 800ec38:	0800f414 	.word	0x0800f414

0800ec3c <abort>:
 800ec3c:	b508      	push	{r3, lr}
 800ec3e:	2006      	movs	r0, #6
 800ec40:	f000 f898 	bl	800ed74 <raise>
 800ec44:	2001      	movs	r0, #1
 800ec46:	f7f7 fad5 	bl	80061f4 <_exit>

0800ec4a <__swhatbuf_r>:
 800ec4a:	b570      	push	{r4, r5, r6, lr}
 800ec4c:	460e      	mov	r6, r1
 800ec4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec52:	2900      	cmp	r1, #0
 800ec54:	b096      	sub	sp, #88	; 0x58
 800ec56:	4614      	mov	r4, r2
 800ec58:	461d      	mov	r5, r3
 800ec5a:	da07      	bge.n	800ec6c <__swhatbuf_r+0x22>
 800ec5c:	2300      	movs	r3, #0
 800ec5e:	602b      	str	r3, [r5, #0]
 800ec60:	89b3      	ldrh	r3, [r6, #12]
 800ec62:	061a      	lsls	r2, r3, #24
 800ec64:	d410      	bmi.n	800ec88 <__swhatbuf_r+0x3e>
 800ec66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ec6a:	e00e      	b.n	800ec8a <__swhatbuf_r+0x40>
 800ec6c:	466a      	mov	r2, sp
 800ec6e:	f000 f89d 	bl	800edac <_fstat_r>
 800ec72:	2800      	cmp	r0, #0
 800ec74:	dbf2      	blt.n	800ec5c <__swhatbuf_r+0x12>
 800ec76:	9a01      	ldr	r2, [sp, #4]
 800ec78:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ec7c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ec80:	425a      	negs	r2, r3
 800ec82:	415a      	adcs	r2, r3
 800ec84:	602a      	str	r2, [r5, #0]
 800ec86:	e7ee      	b.n	800ec66 <__swhatbuf_r+0x1c>
 800ec88:	2340      	movs	r3, #64	; 0x40
 800ec8a:	2000      	movs	r0, #0
 800ec8c:	6023      	str	r3, [r4, #0]
 800ec8e:	b016      	add	sp, #88	; 0x58
 800ec90:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ec94 <__smakebuf_r>:
 800ec94:	898b      	ldrh	r3, [r1, #12]
 800ec96:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ec98:	079d      	lsls	r5, r3, #30
 800ec9a:	4606      	mov	r6, r0
 800ec9c:	460c      	mov	r4, r1
 800ec9e:	d507      	bpl.n	800ecb0 <__smakebuf_r+0x1c>
 800eca0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800eca4:	6023      	str	r3, [r4, #0]
 800eca6:	6123      	str	r3, [r4, #16]
 800eca8:	2301      	movs	r3, #1
 800ecaa:	6163      	str	r3, [r4, #20]
 800ecac:	b002      	add	sp, #8
 800ecae:	bd70      	pop	{r4, r5, r6, pc}
 800ecb0:	ab01      	add	r3, sp, #4
 800ecb2:	466a      	mov	r2, sp
 800ecb4:	f7ff ffc9 	bl	800ec4a <__swhatbuf_r>
 800ecb8:	9900      	ldr	r1, [sp, #0]
 800ecba:	4605      	mov	r5, r0
 800ecbc:	4630      	mov	r0, r6
 800ecbe:	f7fe fd5b 	bl	800d778 <_malloc_r>
 800ecc2:	b948      	cbnz	r0, 800ecd8 <__smakebuf_r+0x44>
 800ecc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ecc8:	059a      	lsls	r2, r3, #22
 800ecca:	d4ef      	bmi.n	800ecac <__smakebuf_r+0x18>
 800eccc:	f023 0303 	bic.w	r3, r3, #3
 800ecd0:	f043 0302 	orr.w	r3, r3, #2
 800ecd4:	81a3      	strh	r3, [r4, #12]
 800ecd6:	e7e3      	b.n	800eca0 <__smakebuf_r+0xc>
 800ecd8:	4b0d      	ldr	r3, [pc, #52]	; (800ed10 <__smakebuf_r+0x7c>)
 800ecda:	62b3      	str	r3, [r6, #40]	; 0x28
 800ecdc:	89a3      	ldrh	r3, [r4, #12]
 800ecde:	6020      	str	r0, [r4, #0]
 800ece0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ece4:	81a3      	strh	r3, [r4, #12]
 800ece6:	9b00      	ldr	r3, [sp, #0]
 800ece8:	6163      	str	r3, [r4, #20]
 800ecea:	9b01      	ldr	r3, [sp, #4]
 800ecec:	6120      	str	r0, [r4, #16]
 800ecee:	b15b      	cbz	r3, 800ed08 <__smakebuf_r+0x74>
 800ecf0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ecf4:	4630      	mov	r0, r6
 800ecf6:	f000 f86b 	bl	800edd0 <_isatty_r>
 800ecfa:	b128      	cbz	r0, 800ed08 <__smakebuf_r+0x74>
 800ecfc:	89a3      	ldrh	r3, [r4, #12]
 800ecfe:	f023 0303 	bic.w	r3, r3, #3
 800ed02:	f043 0301 	orr.w	r3, r3, #1
 800ed06:	81a3      	strh	r3, [r4, #12]
 800ed08:	89a0      	ldrh	r0, [r4, #12]
 800ed0a:	4305      	orrs	r5, r0
 800ed0c:	81a5      	strh	r5, [r4, #12]
 800ed0e:	e7cd      	b.n	800ecac <__smakebuf_r+0x18>
 800ed10:	0800e5a5 	.word	0x0800e5a5

0800ed14 <_malloc_usable_size_r>:
 800ed14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ed18:	1f18      	subs	r0, r3, #4
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	bfbc      	itt	lt
 800ed1e:	580b      	ldrlt	r3, [r1, r0]
 800ed20:	18c0      	addlt	r0, r0, r3
 800ed22:	4770      	bx	lr

0800ed24 <_raise_r>:
 800ed24:	291f      	cmp	r1, #31
 800ed26:	b538      	push	{r3, r4, r5, lr}
 800ed28:	4604      	mov	r4, r0
 800ed2a:	460d      	mov	r5, r1
 800ed2c:	d904      	bls.n	800ed38 <_raise_r+0x14>
 800ed2e:	2316      	movs	r3, #22
 800ed30:	6003      	str	r3, [r0, #0]
 800ed32:	f04f 30ff 	mov.w	r0, #4294967295
 800ed36:	bd38      	pop	{r3, r4, r5, pc}
 800ed38:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ed3a:	b112      	cbz	r2, 800ed42 <_raise_r+0x1e>
 800ed3c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ed40:	b94b      	cbnz	r3, 800ed56 <_raise_r+0x32>
 800ed42:	4620      	mov	r0, r4
 800ed44:	f000 f830 	bl	800eda8 <_getpid_r>
 800ed48:	462a      	mov	r2, r5
 800ed4a:	4601      	mov	r1, r0
 800ed4c:	4620      	mov	r0, r4
 800ed4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ed52:	f000 b817 	b.w	800ed84 <_kill_r>
 800ed56:	2b01      	cmp	r3, #1
 800ed58:	d00a      	beq.n	800ed70 <_raise_r+0x4c>
 800ed5a:	1c59      	adds	r1, r3, #1
 800ed5c:	d103      	bne.n	800ed66 <_raise_r+0x42>
 800ed5e:	2316      	movs	r3, #22
 800ed60:	6003      	str	r3, [r0, #0]
 800ed62:	2001      	movs	r0, #1
 800ed64:	e7e7      	b.n	800ed36 <_raise_r+0x12>
 800ed66:	2400      	movs	r4, #0
 800ed68:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ed6c:	4628      	mov	r0, r5
 800ed6e:	4798      	blx	r3
 800ed70:	2000      	movs	r0, #0
 800ed72:	e7e0      	b.n	800ed36 <_raise_r+0x12>

0800ed74 <raise>:
 800ed74:	4b02      	ldr	r3, [pc, #8]	; (800ed80 <raise+0xc>)
 800ed76:	4601      	mov	r1, r0
 800ed78:	6818      	ldr	r0, [r3, #0]
 800ed7a:	f7ff bfd3 	b.w	800ed24 <_raise_r>
 800ed7e:	bf00      	nop
 800ed80:	20000030 	.word	0x20000030

0800ed84 <_kill_r>:
 800ed84:	b538      	push	{r3, r4, r5, lr}
 800ed86:	4d07      	ldr	r5, [pc, #28]	; (800eda4 <_kill_r+0x20>)
 800ed88:	2300      	movs	r3, #0
 800ed8a:	4604      	mov	r4, r0
 800ed8c:	4608      	mov	r0, r1
 800ed8e:	4611      	mov	r1, r2
 800ed90:	602b      	str	r3, [r5, #0]
 800ed92:	f7f7 fa1f 	bl	80061d4 <_kill>
 800ed96:	1c43      	adds	r3, r0, #1
 800ed98:	d102      	bne.n	800eda0 <_kill_r+0x1c>
 800ed9a:	682b      	ldr	r3, [r5, #0]
 800ed9c:	b103      	cbz	r3, 800eda0 <_kill_r+0x1c>
 800ed9e:	6023      	str	r3, [r4, #0]
 800eda0:	bd38      	pop	{r3, r4, r5, pc}
 800eda2:	bf00      	nop
 800eda4:	20000794 	.word	0x20000794

0800eda8 <_getpid_r>:
 800eda8:	f7f7 ba0c 	b.w	80061c4 <_getpid>

0800edac <_fstat_r>:
 800edac:	b538      	push	{r3, r4, r5, lr}
 800edae:	4d07      	ldr	r5, [pc, #28]	; (800edcc <_fstat_r+0x20>)
 800edb0:	2300      	movs	r3, #0
 800edb2:	4604      	mov	r4, r0
 800edb4:	4608      	mov	r0, r1
 800edb6:	4611      	mov	r1, r2
 800edb8:	602b      	str	r3, [r5, #0]
 800edba:	f7f7 fa6a 	bl	8006292 <_fstat>
 800edbe:	1c43      	adds	r3, r0, #1
 800edc0:	d102      	bne.n	800edc8 <_fstat_r+0x1c>
 800edc2:	682b      	ldr	r3, [r5, #0]
 800edc4:	b103      	cbz	r3, 800edc8 <_fstat_r+0x1c>
 800edc6:	6023      	str	r3, [r4, #0]
 800edc8:	bd38      	pop	{r3, r4, r5, pc}
 800edca:	bf00      	nop
 800edcc:	20000794 	.word	0x20000794

0800edd0 <_isatty_r>:
 800edd0:	b538      	push	{r3, r4, r5, lr}
 800edd2:	4d06      	ldr	r5, [pc, #24]	; (800edec <_isatty_r+0x1c>)
 800edd4:	2300      	movs	r3, #0
 800edd6:	4604      	mov	r4, r0
 800edd8:	4608      	mov	r0, r1
 800edda:	602b      	str	r3, [r5, #0]
 800eddc:	f7f7 fa69 	bl	80062b2 <_isatty>
 800ede0:	1c43      	adds	r3, r0, #1
 800ede2:	d102      	bne.n	800edea <_isatty_r+0x1a>
 800ede4:	682b      	ldr	r3, [r5, #0]
 800ede6:	b103      	cbz	r3, 800edea <_isatty_r+0x1a>
 800ede8:	6023      	str	r3, [r4, #0]
 800edea:	bd38      	pop	{r3, r4, r5, pc}
 800edec:	20000794 	.word	0x20000794

0800edf0 <_init>:
 800edf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800edf2:	bf00      	nop
 800edf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800edf6:	bc08      	pop	{r3}
 800edf8:	469e      	mov	lr, r3
 800edfa:	4770      	bx	lr

0800edfc <_fini>:
 800edfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800edfe:	bf00      	nop
 800ee00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee02:	bc08      	pop	{r3}
 800ee04:	469e      	mov	lr, r3
 800ee06:	4770      	bx	lr
