PNAME ( mux_ddrphy_p ) = { "dpll" "apll" "cpll" } ; PNAME ( mux_armclk_p ) = { "apll_core" "gpll_core" "dpll_core" "npll_core" } ; PNAME ( mux_hdmiphy_p ) = { "hdmi_phy" "xin24m" } ; PNAME ( mux_usb480m_p ) = { "usb480m_phy" "xin24m" } ; PNAME ( mux_i2s0_p ) = { "clk_i2s0_div" "clk_i2s0_frac" "xin12m" "xin12m" } ; PNAME ( mux_i2s1_p ) = { "clk_i2s1_div" "clk_i2s1_frac" "clkin_i2s1" "xin12m" } ; PNAME ( mux_i2s2_p ) = { "clk_i2s2_div" "clk_i2s2_frac" "clkin_i2s2" "xin12m" } ; PNAME ( mux_i2s1out_p ) = { "clk_i2s1" "xin12m" } ; PNAME ( mux_i2s2out_p ) = { "clk_i2s2" "xin12m" } ; PNAME ( mux_spdif_p ) = { "clk_spdif_div" "clk_spdif_frac" "xin12m" "xin12m" } ; PNAME ( mux_uart0_p ) = { "clk_uart0_div" "clk_uart0_frac" "xin24m" } ; PNAME ( mux_uart1_p ) = { "clk_uart1_div" "clk_uart1_frac" "xin24m" } ; PNAME ( mux_uart2_p ) = { "clk_uart2_div" "clk_uart2_frac" "xin24m" } ; PNAME ( mux_sclk_cif_p ) = { "clk_cif_src" "xin24m" } ; PNAME ( mux_dclk_lcdc_p ) = { "hdmiphy" "dclk_lcdc_src" } ; PNAME ( mux_aclk_peri_pre_p ) = { "cpll_peri" "gpll_peri" "hdmiphy_peri" } ; PNAME ( mux_ref_usb3otg_src_p ) = { "xin24m" "clk_usb3otg_ref" } ; PNAME ( mux_xin24m_32k_p ) = { "xin24m" "clk_rtc32k" } ; PNAME ( mux_mac2io_src_p ) = { "clk_mac2io_src" "gmac_clkin" } ; PNAME ( mux_mac2phy_src_p ) = { "clk_mac2phy_src" "phy_50m_out" } ; static struct rockchip_pll_clock rk3328_pll_clks [ ] __initdata = { [ apll ] = PLL ( pll_rk3328 , PLL_APLL , "apll" , mux_pll_p , 0 , RK3328_PLL_CON ( 0 ) , RK3328_MODE_CON , 0 , 4 , 0 , rk3328_pll_frac_rates ) [ dpll ] = PLL ( pll_rk3328 , PLL_DPLL , "dpll" , mux_pll_p , 0 , RK3328_PLL_CON ( 8 ) , RK3328_MODE_CON , 4 , 3 , 0 , NULL ) [ cpll ] = PLL ( pll_rk3328 , PLL_CPLL , "cpll" , mux_pll_p , 0 , RK3328_PLL_CON ( 16 ) , RK3328_MODE_CON , 8 , 2 , 0 , rk3328_pll_rates ) [ gpll ] = PLL ( pll_rk3328 , PLL_GPLL , "gpll" , mux_pll_p , 0 , RK3328_PLL_CON ( 24 ) , RK3328_MODE_CON , 12 , 1 , 0 , rk3328_pll_frac_rates ) [ npll ] = PLL ( pll_rk3328 , PLL_NPLL , "npll" , mux_pll_p , 0 , RK3328_PLL_CON ( 40 ) , RK3328_MODE_CON , 1 , 0 , 0 , rk3328_pll_rates ) } ; 