

Implementation tool: Xilinx Vivado v.2025.1
Project:             loop_component
Solution:            hls
Device target:       xc7z020-clg400-1
Report date:         Tue Feb 17 20:53:29 EST 2026

#=== Post-Implementation Resource usage ===
SLICE:          387
LUT:           1325
FF:             687
DSP:              8
BRAM:             2
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      6.594
CP achieved post-implementation: 7.453
Timing met
