// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="processor_processor,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=14.513750,HLS_SYN_LAT=3,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=292,HLS_SYN_LUT=2664,HLS_VERSION=2023_1_1}" *)

module processor (
        ap_clk,
        ap_rst,
        memory_address0,
        memory_ce0,
        memory_we0,
        memory_d0,
        memory_q0,
        error
);

parameter    ap_ST_fsm_state1 = 21'd1;
parameter    ap_ST_fsm_state2 = 21'd2;
parameter    ap_ST_fsm_state3 = 21'd4;
parameter    ap_ST_fsm_state4 = 21'd8;
parameter    ap_ST_fsm_state5 = 21'd16;
parameter    ap_ST_fsm_state6 = 21'd32;
parameter    ap_ST_fsm_state7 = 21'd64;
parameter    ap_ST_fsm_state8 = 21'd128;
parameter    ap_ST_fsm_state9 = 21'd256;
parameter    ap_ST_fsm_state10 = 21'd512;
parameter    ap_ST_fsm_state11 = 21'd1024;
parameter    ap_ST_fsm_state12 = 21'd2048;
parameter    ap_ST_fsm_state13 = 21'd4096;
parameter    ap_ST_fsm_state14 = 21'd8192;
parameter    ap_ST_fsm_state15 = 21'd16384;
parameter    ap_ST_fsm_state16 = 21'd32768;
parameter    ap_ST_fsm_state17 = 21'd65536;
parameter    ap_ST_fsm_state18 = 21'd131072;
parameter    ap_ST_fsm_state19 = 21'd262144;
parameter    ap_ST_fsm_state20 = 21'd524288;
parameter    ap_ST_fsm_state21 = 21'd1048576;

input   ap_clk;
input   ap_rst;
output  [16:0] memory_address0;
output   memory_ce0;
output   memory_we0;
output  [31:0] memory_d0;
input  [31:0] memory_q0;
output  [0:0] error;

reg[16:0] memory_address0;
reg memory_ce0;
reg memory_we0;
reg[31:0] memory_d0;

reg   [31:0] p_pc;
reg   [0:0] p_error;
reg   [4:0] xreg_address0;
reg    xreg_ce0;
reg    xreg_we0;
reg   [31:0] xreg_d0;
wire   [31:0] xreg_q0;
reg   [4:0] xreg_address1;
reg    xreg_ce1;
reg    xreg_we1;
reg   [31:0] xreg_d1;
wire   [31:0] xreg_q1;
reg   [31:0] p_pc_load_reg_2693;
(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln31_fu_1271_p2;
reg   [0:0] icmp_ln31_reg_2701;
wire   [0:0] or_ln31_fu_1296_p2;
reg   [0:0] or_ln31_reg_2755;
wire    ap_CS_fsm_state2;
wire   [6:0] op_code_fu_1301_p1;
reg   [6:0] op_code_reg_2803;
wire   [2:0] funct3_fu_1305_p4;
reg   [2:0] funct3_reg_2807;
wire   [4:0] rs1_fu_1335_p4;
reg   [4:0] rs1_reg_2814;
wire   [4:0] rs2_fu_1345_p4;
reg   [4:0] rs2_reg_2819;
wire   [4:0] rd_fu_1355_p4;
reg   [4:0] rd_reg_2827;
wire  signed [31:0] sext_ln45_fu_1415_p1;
reg  signed [31:0] sext_ln45_reg_2857;
wire  signed [11:0] imm_I_fu_1419_p4;
reg  signed [11:0] imm_I_reg_2862;
wire  signed [31:0] sext_ln46_fu_1429_p1;
reg  signed [31:0] sext_ln46_reg_2868;
reg   [4:0] imm_I2_reg_2879;
reg   [1:0] trunc_ln_reg_2886;
wire  signed [11:0] tmp_4_fu_1519_p3;
reg  signed [11:0] tmp_4_reg_2891;
wire   [0:0] icmp_ln353_fu_1552_p2;
reg   [0:0] icmp_ln353_reg_2900;
wire   [0:0] icmp_ln227_fu_1546_p2;
wire   [6:0] funct7_fu_1315_p4;
reg   [1:0] tmp_5_reg_3061;
wire   [0:0] or_ln353_fu_1820_p2;
wire    ap_CS_fsm_state3;
wire   [0:0] or_ln353_1_fu_1824_p2;
wire   [16:0] pos_1_fu_2138_p3;
reg   [16:0] pos_1_reg_3136;
wire    ap_CS_fsm_state18;
wire   [1:0] offset_1_fu_2146_p2;
reg   [1:0] offset_1_reg_3141;
reg   [16:0] memory_addr_11_reg_3158;
reg   [16:0] memory_addr_10_reg_3168;
reg   [16:0] memory_addr_4_reg_3178;
wire   [1:0] offset_fu_2260_p2;
reg   [1:0] offset_reg_3183;
wire   [0:0] grp_fu_1216_p2;
reg   [0:0] icmp_ln105_reg_3225;
wire    ap_CS_fsm_state20;
reg   [0:0] icmp_ln99_reg_3229;
wire   [0:0] grp_fu_1222_p2;
reg   [0:0] icmp_ln93_reg_3233;
reg   [0:0] icmp_ln87_reg_3237;
wire   [0:0] grp_fu_1257_p2;
reg   [0:0] icmp_ln81_reg_3241;
reg   [0:0] icmp_ln75_reg_3245;
wire    ap_CS_fsm_state21;
reg   [0:0] ap_phi_mux_p_error_flag_16_phi_fu_925_p100;
reg   [0:0] p_error_flag_16_reg_921;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg   [0:0] ap_phi_mux_p_error_loc_16_phi_fu_1045_p100;
reg   [0:0] p_error_loc_16_reg_1041;
reg   [0:0] ap_phi_mux_p_error_flag_17_phi_fu_1164_p18;
reg   [0:0] p_error_flag_17_reg_1161;
reg   [0:0] ap_phi_mux_p_error_loc_17_phi_fu_1188_p18;
reg   [0:0] p_error_loc_17_reg_1185;
wire   [63:0] zext_ln36_fu_1287_p1;
wire   [63:0] zext_ln328_fu_1558_p1;
wire   [63:0] zext_ln328_1_fu_1563_p1;
wire   [63:0] zext_ln318_fu_1568_p1;
wire   [63:0] zext_ln318_1_fu_1573_p1;
wire   [63:0] zext_ln315_1_fu_1583_p1;
wire   [63:0] zext_ln315_fu_1578_p1;
wire   [63:0] zext_ln306_fu_1588_p1;
wire   [63:0] zext_ln306_1_fu_1593_p1;
wire   [63:0] zext_ln294_fu_1598_p1;
wire   [63:0] zext_ln294_1_fu_1603_p1;
wire   [63:0] zext_ln282_fu_1608_p1;
wire   [63:0] zext_ln282_1_fu_1613_p1;
wire   [63:0] zext_ln274_1_fu_1623_p1;
wire   [63:0] zext_ln274_fu_1618_p1;
wire   [63:0] zext_ln264_fu_1628_p1;
wire   [63:0] zext_ln264_1_fu_1633_p1;
wire   [63:0] zext_ln260_fu_1638_p1;
wire   [63:0] zext_ln260_1_fu_1643_p1;
wire   [63:0] zext_ln336_fu_1648_p1;
wire   [63:0] zext_ln336_1_fu_1653_p1;
wire   [63:0] zext_ln228_fu_1658_p1;
wire   [63:0] zext_ln224_fu_1663_p1;
wire   [63:0] zext_ln221_fu_1668_p1;
wire   [63:0] zext_ln218_fu_1673_p1;
wire   [63:0] zext_ln211_fu_1678_p1;
wire   [63:0] zext_ln204_fu_1683_p1;
wire   [63:0] zext_ln201_fu_1688_p1;
wire   [63:0] zext_ln240_fu_1693_p1;
wire   [63:0] zext_ln237_fu_1698_p1;
wire   [63:0] zext_ln167_fu_1703_p1;
wire   [63:0] zext_ln117_fu_1708_p1;
wire   [63:0] zext_ln105_fu_1723_p1;
wire   [63:0] zext_ln105_1_fu_1728_p1;
wire   [63:0] zext_ln99_fu_1733_p1;
wire   [63:0] zext_ln99_1_fu_1738_p1;
wire   [63:0] zext_ln93_fu_1743_p1;
wire   [63:0] zext_ln93_1_fu_1748_p1;
wire   [63:0] zext_ln87_fu_1753_p1;
wire   [63:0] zext_ln87_1_fu_1758_p1;
wire   [63:0] zext_ln81_fu_1763_p1;
wire   [63:0] zext_ln81_1_fu_1768_p1;
wire   [63:0] zext_ln75_fu_1773_p1;
wire   [63:0] zext_ln75_1_fu_1778_p1;
wire   [63:0] zext_ln68_fu_1783_p1;
wire   [63:0] zext_ln63_fu_1788_p1;
wire   [63:0] zext_ln60_fu_1810_p1;
wire   [63:0] zext_ln57_fu_1815_p1;
wire   [63:0] zext_ln328_2_fu_1835_p1;
wire   [63:0] zext_ln318_3_fu_1854_p1;
wire   [63:0] zext_ln315_3_fu_1873_p1;
wire   [63:0] zext_ln306_2_fu_1884_p1;
wire   [63:0] zext_ln295_fu_1888_p1;
wire   [63:0] zext_ln283_fu_1897_p1;
wire   [63:0] zext_ln274_3_fu_1921_p1;
wire   [63:0] zext_ln264_2_fu_1932_p1;
wire   [63:0] zext_ln260_2_fu_1943_p1;
wire   [63:0] zext_ln336_2_fu_1954_p1;
wire   [63:0] zext_ln228_2_fu_1968_p1;
wire   [63:0] zext_ln224_1_fu_1978_p1;
wire   [63:0] zext_ln221_1_fu_1988_p1;
wire   [63:0] zext_ln218_1_fu_1998_p1;
wire   [63:0] zext_ln212_fu_2007_p1;
wire   [63:0] zext_ln205_fu_2021_p1;
wire   [63:0] zext_ln201_1_fu_2036_p1;
wire   [63:0] zext_ln240_2_fu_2050_p1;
wire   [63:0] zext_ln237_2_fu_2064_p1;
wire   [63:0] zext_ln189_fu_2151_p1;
wire   [63:0] zext_ln185_fu_2155_p1;
wire   [63:0] zext_ln185_1_fu_2159_p1;
wire   [63:0] zext_ln183_fu_2164_p1;
wire   [63:0] zext_ln183_1_fu_2168_p1;
wire   [63:0] zext_ln172_fu_2173_p1;
wire   [63:0] zext_ln172_1_fu_2177_p1;
wire   [63:0] zext_ln156_fu_2265_p1;
wire   [63:0] zext_ln154_fu_2270_p1;
wire   [63:0] zext_ln143_1_fu_2275_p1;
wire   [63:0] zext_ln139_fu_2280_p1;
wire   [63:0] zext_ln135_fu_2285_p1;
wire   [63:0] zext_ln133_fu_2290_p1;
wire   [63:0] zext_ln122_1_fu_2295_p1;
wire   [63:0] zext_ln189_1_fu_2300_p1;
wire   [63:0] zext_ln156_2_fu_2441_p1;
wire   [63:0] zext_ln154_2_fu_2454_p1;
wire   [63:0] zext_ln143_fu_2458_p1;
wire   [63:0] zext_ln139_1_fu_2531_p1;
wire   [63:0] zext_ln135_1_fu_2540_p1;
wire   [63:0] zext_ln133_1_fu_2553_p1;
wire   [63:0] zext_ln122_fu_2557_p1;
wire   [63:0] zext_ln69_fu_2689_p1;
wire   [31:0] grp_fu_1253_p2;
wire   [31:0] add_ln69_fu_2630_p2;
wire   [31:0] grp_fu_1210_p2;
wire   [31:0] add_ln64_fu_1793_p2;
wire   [31:0] tmp_25_fu_2308_p5;
wire   [31:0] tmp_24_fu_2325_p5;
wire   [31:0] select_ln171_2_fu_2427_p3;
wire   [31:0] add_ln60_fu_1804_p2;
wire   [31:0] imm_U_fu_1537_p3;
wire   [31:0] or_ln328_fu_1828_p2;
wire   [31:0] ashr_ln318_fu_1847_p2;
wire   [31:0] lshr_ln315_fu_1866_p2;
wire   [31:0] xor_ln306_fu_1877_p2;
wire   [31:0] zext_ln294_2_fu_1892_p1;
wire   [31:0] zext_ln282_2_fu_1901_p1;
wire   [31:0] shl_ln274_fu_1914_p2;
wire   [31:0] sub_ln264_fu_1925_p2;
wire   [31:0] add_ln260_fu_1936_p2;
wire   [31:0] and_ln336_fu_1947_p2;
wire   [31:0] shl_ln228_fu_1961_p2;
wire   [31:0] and_ln224_fu_1972_p2;
wire   [31:0] or_ln221_fu_1982_p2;
wire   [31:0] xor_ln218_fu_1992_p2;
wire   [31:0] zext_ln211_1_fu_2011_p1;
wire   [31:0] zext_ln204_1_fu_2025_p1;
wire   [31:0] add_ln201_fu_2030_p2;
wire   [31:0] ashr_ln240_fu_2043_p2;
wire   [31:0] lshr_ln237_fu_2057_p2;
wire   [31:0] zext_ln156_1_fu_2436_p1;
wire   [31:0] zext_ln154_1_fu_2449_p1;
wire   [31:0] zext_ln143_2_fu_2526_p1;
wire  signed [31:0] sext_ln135_fu_2535_p1;
wire  signed [31:0] sext_ln133_fu_2548_p1;
wire  signed [31:0] sext_ln122_fu_2625_p1;
wire   [1:0] trunc_ln31_fu_1267_p1;
wire   [16:0] lshr_ln_fu_1277_p4;
wire   [0:0] tmp_1_fu_1393_p3;
wire   [0:0] tmp_fu_1385_p3;
wire   [5:0] tmp_s_fu_1375_p4;
wire   [3:0] tmp1_fu_1365_p4;
wire   [12:0] imm_B_fu_1401_p6;
wire   [7:0] tmp_6_fu_1461_p4;
wire   [0:0] tmp_3_fu_1453_p3;
wire   [9:0] tmp_2_fu_1443_p4;
wire   [20:0] imm_J_fu_1471_p6;
wire   [6:0] tmp_8_fu_1499_p4;
wire   [4:0] tmp_7_fu_1489_p4;
wire   [19:0] tmp_9_fu_1527_p4;
wire   [11:0] funct12_fu_1325_p4;
wire  signed [31:0] sext_ln48_fu_1485_p1;
wire   [4:0] trunc_ln318_fu_1839_p1;
wire   [31:0] zext_ln318_2_fu_1843_p1;
wire   [4:0] trunc_ln315_fu_1858_p1;
wire   [31:0] zext_ln315_2_fu_1862_p1;
wire   [4:0] trunc_ln274_fu_1906_p1;
wire   [31:0] zext_ln274_2_fu_1910_p1;
wire   [31:0] zext_ln228_1_fu_1958_p1;
wire   [0:0] icmp_ln211_fu_2002_p2;
wire   [0:0] icmp_ln204_fu_2016_p2;
wire   [31:0] zext_ln240_1_fu_2040_p1;
wire   [31:0] zext_ln237_1_fu_2054_p1;
wire   [33:0] zext_ln167_1_fu_2068_p1;
wire  signed [33:0] sext_ln167_fu_2072_p1;
wire   [18:0] trunc_ln167_1_fu_2082_p1;
wire  signed [18:0] sext_ln167_1_fu_2079_p1;
wire   [33:0] add_ln167_fu_2086_p2;
wire   [18:0] add_ln167_1_fu_2092_p2;
wire   [18:0] sub_ln167_fu_2106_p2;
wire   [16:0] trunc_ln167_2_fu_2112_p4;
wire   [0:0] tmp_11_fu_2098_p3;
wire   [16:0] sub_ln167_1_fu_2122_p2;
wire   [16:0] trunc_ln167_3_fu_2128_p4;
wire   [1:0] trunc_ln167_fu_2075_p1;
wire   [33:0] zext_ln117_1_fu_2182_p1;
wire  signed [33:0] sext_ln117_fu_2186_p1;
wire   [18:0] trunc_ln117_1_fu_2196_p1;
wire  signed [18:0] sext_ln117_1_fu_2193_p1;
wire   [33:0] add_ln117_fu_2200_p2;
wire   [18:0] add_ln117_1_fu_2206_p2;
wire   [18:0] sub_ln117_fu_2220_p2;
wire   [16:0] trunc_ln117_2_fu_2226_p4;
wire   [0:0] tmp_10_fu_2212_p3;
wire   [16:0] sub_ln117_1_fu_2236_p2;
wire   [16:0] trunc_ln117_3_fu_2242_p4;
wire   [1:0] trunc_ln117_fu_2189_p1;
wire   [16:0] pos_fu_2252_p3;
wire   [15:0] trunc_ln185_fu_2304_p1;
wire   [15:0] trunc_ln183_fu_2321_p1;
wire   [7:0] trunc_ln172_fu_2338_p1;
wire   [0:0] icmp_ln171_2_fu_2400_p2;
wire   [31:0] tmp_21_fu_2378_p5;
wire   [31:0] tmp_20_fu_2366_p5;
wire   [0:0] icmp_ln171_1_fu_2395_p2;
wire   [0:0] icmp_ln171_fu_2390_p2;
wire   [31:0] tmp_19_fu_2354_p5;
wire   [31:0] tmp_18_fu_2342_p5;
wire   [0:0] or_ln171_fu_2413_p2;
wire   [31:0] select_ln171_fu_2405_p3;
wire   [31:0] select_ln171_1_fu_2419_p3;
wire   [15:0] grp_fu_1228_p4;
wire   [15:0] trunc_ln154_fu_2445_p1;
wire   [0:0] grp_fu_1248_p2;
wire   [7:0] tmp_17_fu_2486_p4;
wire   [7:0] tmp_16_fu_2476_p4;
wire   [0:0] grp_fu_1243_p2;
wire   [0:0] grp_fu_1238_p2;
wire   [7:0] trunc_ln143_fu_2472_p1;
wire   [7:0] tmp_15_fu_2462_p4;
wire   [0:0] or_ln142_fu_2504_p2;
wire   [7:0] select_ln142_fu_2496_p3;
wire   [7:0] select_ln142_1_fu_2510_p3;
wire   [7:0] select_ln142_2_fu_2518_p3;
wire   [15:0] trunc_ln133_fu_2544_p1;
wire   [7:0] tmp_14_fu_2585_p4;
wire   [7:0] tmp_13_fu_2575_p4;
wire   [7:0] trunc_ln122_fu_2571_p1;
wire   [7:0] tmp_12_fu_2561_p4;
wire   [0:0] or_ln121_fu_2603_p2;
wire   [7:0] select_ln121_fu_2595_p3;
wire   [7:0] select_ln121_1_fu_2609_p3;
wire   [7:0] select_ln121_2_fu_2617_p3;
reg   [20:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_condition_740;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 p_pc = 32'd0;
#0 p_error = 1'd0;
#0 ap_CS_fsm = 21'd1;
end

processor_xreg_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xreg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(xreg_address0),
    .ce0(xreg_ce0),
    .we0(xreg_we0),
    .d0(xreg_d0),
    .q0(xreg_q0),
    .address1(xreg_address1),
    .ce1(xreg_ce1),
    .we1(xreg_we1),
    .d1(xreg_d1),
    .q1(xreg_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_pc <= 32'd0;
    end else begin
        if (((op_code_fu_1301_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2))) begin
            p_pc <= add_ln64_fu_1793_p2;
        end else if (((1'b1 == ap_CS_fsm_state19) & ((((((((((funct3_reg_2807 == 3'd6) & (op_code_reg_2803 == 7'd99) & (icmp_ln99_reg_3229 == 1'd0)) | ((funct3_reg_2807 == 3'd7) & (op_code_reg_2803 == 7'd99) & (icmp_ln105_reg_3225 == 1'd1))) | ((funct3_reg_2807 == 3'd5) & (op_code_reg_2803 == 7'd99) & (icmp_ln93_reg_3233 == 1'd1))) | ((funct3_reg_2807 == 3'd4) & (op_code_reg_2803 == 7'd99) & (icmp_ln87_reg_3237 == 1'd0))) | ((funct3_reg_2807 == 3'd3) & (op_code_reg_2803 == 7'd99))) | ((funct3_reg_2807 == 3'd2) & (op_code_reg_2803 == 7'd99))) | (~(funct3_reg_2807 == 3'd6) & ~(funct3_reg_2807 == 3'd7) & ~(funct3_reg_2807 == 3'd4) & ~(funct3_reg_2807 == 3'd5) & ~(funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd99) & (icmp_ln75_reg_3245 == 1'd0))) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd99) & (icmp_ln81_reg_3241 == 1'd1))) | (~(op_code_reg_2803 == 7'd111) & ~(op_code_reg_2803 == 7'd99) & ~(op_code_reg_2803 == 7'd103))))) begin
            p_pc <= grp_fu_1210_p2;
        end else if (((op_code_reg_2803 == 7'd103) & (1'b1 == ap_CS_fsm_state19))) begin
            p_pc <= add_ln69_fu_2630_p2;
        end else if ((((funct3_reg_2807 == 3'd6) & (grp_fu_1216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd7) & (grp_fu_1216_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd4) & (grp_fu_1222_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd5) & (grp_fu_1222_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd0) & (grp_fu_1257_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd1) & (grp_fu_1257_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)))) begin
            p_pc <= grp_fu_1253_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1305_p4 == 3'd2) & (op_code_fu_1301_p1 == 7'd99)) | ((funct3_fu_1305_p4 == 3'd3) & (op_code_fu_1301_p1 == 7'd99)))) | (~(funct3_reg_2807 == 3'd4) & ~(funct3_reg_2807 == 3'd5) & ~(funct3_reg_2807 == 3'd0) & ~(funct3_reg_2807 == 3'd1) & ~(funct3_reg_2807 == 3'd2) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state18)) | (~(funct3_reg_2807 == 3'd0) & ~(funct3_reg_2807 == 3'd1) & ~(funct3_reg_2807 == 3'd2) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state18)) | (~(funct7_fu_1315_p4 == 7'd0) & ~(funct7_fu_1315_p4 == 7'd32) & (funct3_fu_1305_p4 == 3'd0) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | (~(funct7_fu_1315_p4 == 7'd0) & ~(funct7_fu_1315_p4 == 7'd32) & (funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | (~(funct7_fu_1315_p4 == 7'd0) & ~(funct7_fu_1315_p4 == 7'd32) & (funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | (~(op_code_fu_1301_p1 == 7'd103) & ~(op_code_fu_1301_p1 
    == 7'd111) & ~(op_code_fu_1301_p1 == 7'd55) & ~(op_code_fu_1301_p1 == 7'd23) & ~(op_code_fu_1301_p1 == 7'd99) & ~(op_code_fu_1301_p1 == 7'd3) & ~(op_code_fu_1301_p1 == 7'd35) & ~(op_code_fu_1301_p1 == 7'd19) & ~(op_code_fu_1301_p1 == 7'd51) & ~(op_code_fu_1301_p1 == 7'd115) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1305_p4 == 3'd7) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd0)) | ((funct3_fu_1305_p4 == 3'd1) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd0)) | ((funct3_fu_1305_p4 == 3'd1) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd0)) | ((funct3_fu_1305_p4 == 3'd2) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd0)) | ((funct3_fu_1305_p4 == 3'd3) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd0)) | ((funct3_fu_1305_p4 == 3'd4) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) 
    & (icmp_ln227_fu_1546_p2 == 1'd0)) | ((funct3_fu_1305_p4 == 3'd6) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd0)))) begin
        p_error_flag_16_reg_921 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state13) | ((funct3_reg_2807 == 3'd3) & (1'b1 == ap_CS_fsm_state15)) | ((op_code_fu_1301_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1301_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_reg_2807 == 3'd6) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2807 == 3'd6) & (grp_fu_1216_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd7) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2807 == 3'd7) & (grp_fu_1216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd4) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2807 == 3'd4) & (grp_fu_1222_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 
    == 3'd4) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd5) & (grp_fu_1222_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd5) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd0) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2807 == 3'd0) & (grp_fu_1257_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd0) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd0) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd1) & (grp_fu_1257_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd2) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2807 == 3'd2) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd2) & (op_code_reg_2803 
    == 7'd35) & (1'b1 == ap_CS_fsm_state19)))) begin
        p_error_flag_16_reg_921 <= icmp_ln31_reg_2701;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_error_flag_16_reg_921 <= or_ln353_fu_1820_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & ((((((((((funct3_reg_2807 == 3'd6) & (op_code_reg_2803 == 7'd99) & (icmp_ln99_reg_3229 == 1'd0)) | ((funct3_reg_2807 == 3'd7) & (op_code_reg_2803 == 7'd99) & (icmp_ln105_reg_3225 == 1'd1))) | ((funct3_reg_2807 == 3'd5) & (op_code_reg_2803 == 7'd99) & (icmp_ln93_reg_3233 == 1'd1))) | ((funct3_reg_2807 == 3'd4) & (op_code_reg_2803 == 7'd99) & (icmp_ln87_reg_3237 == 1'd0))) | ((funct3_reg_2807 == 3'd3) & (op_code_reg_2803 == 7'd99))) | ((funct3_reg_2807 == 3'd2) & (op_code_reg_2803 == 7'd99))) | (~(funct3_reg_2807 == 3'd6) & ~(funct3_reg_2807 == 3'd7) & ~(funct3_reg_2807 == 3'd4) & ~(funct3_reg_2807 == 3'd5) & ~(funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd99) & (icmp_ln75_reg_3245 == 1'd0))) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd99) & (icmp_ln81_reg_3241 == 1'd1))) | (~(op_code_reg_2803 == 7'd111) & ~(op_code_reg_2803 == 7'd99) & ~(op_code_reg_2803 == 7'd103))))) begin
        p_error_flag_17_reg_1161 <= ap_phi_mux_p_error_flag_16_phi_fu_925_p100;
    end else if ((((op_code_reg_2803 == 7'd103) & (1'b1 == ap_CS_fsm_state19)) | ((op_code_fu_1301_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_reg_2807 == 3'd6) & (grp_fu_1216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd7) & (grp_fu_1216_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd4) & (grp_fu_1222_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd5) & (grp_fu_1222_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd0) & (grp_fu_1257_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd1) & (grp_fu_1257_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)))) begin
        p_error_flag_17_reg_1161 <= icmp_ln31_reg_2701;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state13) | ((funct3_reg_2807 == 3'd3) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2807 == 3'd6) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2807 == 3'd6) & (grp_fu_1216_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd7) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2807 == 3'd7) & (grp_fu_1216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd4) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2807 == 3'd4) & (grp_fu_1222_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd4) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd5) & (grp_fu_1222_p2 == 1'd1) 
    & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd5) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd0) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2807 == 3'd0) & (grp_fu_1257_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd0) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd0) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd1) & (grp_fu_1257_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd2) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2807 == 3'd2) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd2) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state19)))) begin
        p_error_loc_16_reg_1041 <= or_ln31_reg_2755;
    end else if ((((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1305_p4 == 3'd2) & (op_code_fu_1301_p1 == 7'd99)) | ((funct3_fu_1305_p4 == 3'd3) & (op_code_fu_1301_p1 == 7'd99)))) | (~(funct3_reg_2807 == 3'd4) & ~(funct3_reg_2807 == 3'd5) & ~(funct3_reg_2807 == 3'd0) & ~(funct3_reg_2807 == 3'd1) & ~(funct3_reg_2807 == 3'd2) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state18)) | (~(funct3_reg_2807 == 3'd0) & ~(funct3_reg_2807 == 3'd1) & ~(funct3_reg_2807 == 3'd2) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state18)) | (~(funct7_fu_1315_p4 == 7'd0) & ~(funct7_fu_1315_p4 == 7'd32) & (funct3_fu_1305_p4 == 3'd0) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | (~(funct7_fu_1315_p4 == 7'd0) & ~(funct7_fu_1315_p4 == 7'd32) & (funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | (~(funct7_fu_1315_p4 == 7'd0) & ~(funct7_fu_1315_p4 == 7'd32) & (funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | (~(op_code_fu_1301_p1 == 7'd103) & ~(op_code_fu_1301_p1 
    == 7'd111) & ~(op_code_fu_1301_p1 == 7'd55) & ~(op_code_fu_1301_p1 == 7'd23) & ~(op_code_fu_1301_p1 == 7'd99) & ~(op_code_fu_1301_p1 == 7'd3) & ~(op_code_fu_1301_p1 == 7'd35) & ~(op_code_fu_1301_p1 == 7'd19) & ~(op_code_fu_1301_p1 == 7'd51) & ~(op_code_fu_1301_p1 == 7'd115) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1305_p4 == 3'd7) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd0)) | ((funct3_fu_1305_p4 == 3'd1) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd0)) | ((funct3_fu_1305_p4 == 3'd1) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd0)) | ((funct3_fu_1305_p4 == 3'd2) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd0)) | ((funct3_fu_1305_p4 == 3'd3) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd0)) | ((funct3_fu_1305_p4 == 3'd4) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) 
    & (icmp_ln227_fu_1546_p2 == 1'd0)) | ((funct3_fu_1305_p4 == 3'd6) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd0)))) begin
        p_error_loc_16_reg_1041 <= 1'd1;
    end else if ((((op_code_fu_1301_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1301_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2)))) begin
        p_error_loc_16_reg_1041 <= or_ln31_fu_1296_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_error_loc_16_reg_1041 <= or_ln353_1_fu_1824_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & ((((((((((funct3_reg_2807 == 3'd6) & (op_code_reg_2803 == 7'd99) & (icmp_ln99_reg_3229 == 1'd0)) | ((funct3_reg_2807 == 3'd7) & (op_code_reg_2803 == 7'd99) & (icmp_ln105_reg_3225 == 1'd1))) | ((funct3_reg_2807 == 3'd5) & (op_code_reg_2803 == 7'd99) & (icmp_ln93_reg_3233 == 1'd1))) | ((funct3_reg_2807 == 3'd4) & (op_code_reg_2803 == 7'd99) & (icmp_ln87_reg_3237 == 1'd0))) | ((funct3_reg_2807 == 3'd3) & (op_code_reg_2803 == 7'd99))) | ((funct3_reg_2807 == 3'd2) & (op_code_reg_2803 == 7'd99))) | (~(funct3_reg_2807 == 3'd6) & ~(funct3_reg_2807 == 3'd7) & ~(funct3_reg_2807 == 3'd4) & ~(funct3_reg_2807 == 3'd5) & ~(funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd99) & (icmp_ln75_reg_3245 == 1'd0))) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd99) & (icmp_ln81_reg_3241 == 1'd1))) | (~(op_code_reg_2803 == 7'd111) & ~(op_code_reg_2803 == 7'd99) & ~(op_code_reg_2803 == 7'd103))))) begin
        p_error_loc_17_reg_1185 <= ap_phi_mux_p_error_loc_16_phi_fu_1045_p100;
    end else if (((op_code_fu_1301_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2))) begin
        p_error_loc_17_reg_1185 <= or_ln31_fu_1296_p2;
    end else if ((((op_code_reg_2803 == 7'd103) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd6) & (grp_fu_1216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd7) & (grp_fu_1216_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd4) & (grp_fu_1222_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd5) & (grp_fu_1222_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd0) & (grp_fu_1257_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20)) | ((funct3_reg_2807 == 3'd1) & (grp_fu_1257_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20)))) begin
        p_error_loc_17_reg_1185 <= or_ln31_reg_2755;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        funct3_reg_2807 <= {{memory_q0[14:12]}};
        imm_I2_reg_2879 <= {{memory_q0[24:20]}};
        imm_I_reg_2862 <= {{memory_q0[31:20]}};
        op_code_reg_2803 <= op_code_fu_1301_p1;
        or_ln31_reg_2755 <= or_ln31_fu_1296_p2;
        rd_reg_2827 <= {{memory_q0[11:7]}};
        rs1_reg_2814 <= {{memory_q0[19:15]}};
        rs2_reg_2819 <= {{memory_q0[24:20]}};
        sext_ln45_reg_2857[31 : 1] <= sext_ln45_fu_1415_p1[31 : 1];
        sext_ln46_reg_2868 <= sext_ln46_fu_1429_p1;
        tmp_4_reg_2891 <= tmp_4_fu_1519_p3;
        trunc_ln_reg_2886 <= {{memory_q0[8:7]}};
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2807 == 3'd7) & (1'b1 == ap_CS_fsm_state20))) begin
        icmp_ln105_reg_3225 <= grp_fu_1216_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln31_reg_2701 <= icmp_ln31_fu_1271_p2;
        p_pc_load_reg_2693 <= p_pc;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_fu_1301_p1 == 7'd115) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln353_reg_2900 <= icmp_ln353_fu_1552_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2807 == 3'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        icmp_ln75_reg_3245 <= grp_fu_1257_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2807 == 3'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        icmp_ln81_reg_3241 <= grp_fu_1257_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2807 == 3'd4) & (1'b1 == ap_CS_fsm_state20))) begin
        icmp_ln87_reg_3237 <= grp_fu_1222_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2807 == 3'd5) & (1'b1 == ap_CS_fsm_state20))) begin
        icmp_ln93_reg_3233 <= grp_fu_1222_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2807 == 3'd6) & (1'b1 == ap_CS_fsm_state20))) begin
        icmp_ln99_reg_3229 <= grp_fu_1216_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd35) & (offset_1_fu_2146_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        memory_addr_10_reg_3168 <= zext_ln183_1_fu_2168_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd35) & (offset_1_fu_2146_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state18))) begin
        memory_addr_11_reg_3158 <= zext_ln185_1_fu_2159_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2807 == 3'd0) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state18))) begin
        memory_addr_4_reg_3178 <= zext_ln172_1_fu_2177_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state18))) begin
        offset_1_reg_3141 <= offset_1_fu_2146_p2;
        pos_1_reg_3136 <= pos_1_fu_2138_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state18))) begin
        offset_reg_3183 <= offset_fu_2260_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_error_flag_17_phi_fu_1164_p18 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        p_error <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_fu_1301_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_5_reg_3061 <= {{memory_q0[21:20]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((funct3_reg_2807 == 3'd4) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd5) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd0) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd0) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd2) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd2) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state19)))) begin
        ap_phi_mux_p_error_flag_16_phi_fu_925_p100 = icmp_ln31_reg_2701;
    end else begin
        ap_phi_mux_p_error_flag_16_phi_fu_925_p100 = p_error_flag_16_reg_921;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        if ((1'b1 == ap_condition_740)) begin
            ap_phi_mux_p_error_flag_17_phi_fu_1164_p18 = ap_phi_mux_p_error_flag_16_phi_fu_925_p100;
        end else if ((op_code_reg_2803 == 7'd103)) begin
            ap_phi_mux_p_error_flag_17_phi_fu_1164_p18 = icmp_ln31_reg_2701;
        end else begin
            ap_phi_mux_p_error_flag_17_phi_fu_1164_p18 = p_error_flag_17_reg_1161;
        end
    end else begin
        ap_phi_mux_p_error_flag_17_phi_fu_1164_p18 = p_error_flag_17_reg_1161;
    end
end

always @ (*) begin
    if ((((funct3_reg_2807 == 3'd4) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd5) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd0) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd0) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd2) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd2) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state19)))) begin
        ap_phi_mux_p_error_loc_16_phi_fu_1045_p100 = or_ln31_reg_2755;
    end else begin
        ap_phi_mux_p_error_loc_16_phi_fu_1045_p100 = p_error_loc_16_reg_1041;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        if ((1'b1 == ap_condition_740)) begin
            ap_phi_mux_p_error_loc_17_phi_fu_1188_p18 = ap_phi_mux_p_error_loc_16_phi_fu_1045_p100;
        end else if ((op_code_reg_2803 == 7'd103)) begin
            ap_phi_mux_p_error_loc_17_phi_fu_1188_p18 = or_ln31_reg_2755;
        end else begin
            ap_phi_mux_p_error_loc_17_phi_fu_1188_p18 = p_error_loc_17_reg_1185;
        end
    end else begin
        ap_phi_mux_p_error_loc_17_phi_fu_1188_p18 = p_error_loc_17_reg_1185;
    end
end

always @ (*) begin
    if (((funct3_reg_2807 == 3'd0) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_address0 = memory_addr_4_reg_3178;
    end else if (((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd35) & (offset_1_reg_3141 == 2'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_address0 = memory_addr_10_reg_3168;
    end else if (((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd35) & (offset_1_reg_3141 == 2'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_address0 = memory_addr_11_reg_3158;
    end else if (((funct3_reg_2807 == 3'd2) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_address0 = zext_ln189_1_fu_2300_p1;
    end else if (((funct3_reg_2807 == 3'd0) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state18))) begin
        memory_address0 = zext_ln122_1_fu_2295_p1;
    end else if (((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd3) & (offset_fu_2260_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        memory_address0 = zext_ln133_fu_2290_p1;
    end else if (((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd3) & (offset_fu_2260_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state18))) begin
        memory_address0 = zext_ln135_fu_2285_p1;
    end else if (((funct3_reg_2807 == 3'd2) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state18))) begin
        memory_address0 = zext_ln139_fu_2280_p1;
    end else if (((funct3_reg_2807 == 3'd4) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state18))) begin
        memory_address0 = zext_ln143_1_fu_2275_p1;
    end else if (((funct3_reg_2807 == 3'd5) & (op_code_reg_2803 == 7'd3) & (offset_fu_2260_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        memory_address0 = zext_ln154_fu_2270_p1;
    end else if (((funct3_reg_2807 == 3'd5) & (op_code_reg_2803 == 7'd3) & (offset_fu_2260_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state18))) begin
        memory_address0 = zext_ln156_fu_2265_p1;
    end else if (((funct3_reg_2807 == 3'd0) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state18))) begin
        memory_address0 = zext_ln172_1_fu_2177_p1;
    end else if (((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd35) & (offset_1_fu_2146_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        memory_address0 = zext_ln183_1_fu_2168_p1;
    end else if (((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd35) & (offset_1_fu_2146_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state18))) begin
        memory_address0 = zext_ln185_1_fu_2159_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        memory_address0 = zext_ln36_fu_1287_p1;
    end else begin
        memory_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | ((funct3_reg_2807 == 3'd4) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2807 == 3'd5) & (op_code_reg_2803 == 7'd3) & (offset_fu_2260_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2807 == 3'd5) & (op_code_reg_2803 == 7'd3) & (offset_fu_2260_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2807 == 3'd0) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2807 == 3'd0) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd0) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd3) & (offset_fu_2260_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd3) & (offset_fu_2260_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd35) & (offset_1_reg_3141 == 2'd0) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 
    == 7'd35) & (offset_1_reg_3141 == 2'd2) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd35) & (offset_1_fu_2146_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd35) & (offset_1_fu_2146_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2807 == 3'd2) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2807 == 3'd2) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state19)))) begin
        memory_ce0 = 1'b1;
    end else begin
        memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state19))) begin
        if ((funct3_reg_2807 == 3'd0)) begin
            memory_d0 = select_ln171_2_fu_2427_p3;
        end else if (((funct3_reg_2807 == 3'd1) & (offset_1_reg_3141 == 2'd0))) begin
            memory_d0 = tmp_24_fu_2325_p5;
        end else if (((funct3_reg_2807 == 3'd1) & (offset_1_reg_3141 == 2'd2))) begin
            memory_d0 = tmp_25_fu_2308_p5;
        end else if ((funct3_reg_2807 == 3'd2)) begin
            memory_d0 = xreg_q1;
        end else begin
            memory_d0 = 'bx;
        end
    end else begin
        memory_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((funct3_reg_2807 == 3'd0) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd35) & (offset_1_reg_3141 == 2'd0) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd35) & (offset_1_reg_3141 == 2'd2) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd2) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state19)))) begin
        memory_we0 = 1'b1;
    end else begin
        memory_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((funct3_reg_2807 == 3'd0) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_address0 = zext_ln122_fu_2557_p1;
    end else if (((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd3) & (offset_reg_3183 == 2'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_address0 = zext_ln133_1_fu_2553_p1;
    end else if (((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd3) & (offset_reg_3183 == 2'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_address0 = zext_ln135_1_fu_2540_p1;
    end else if (((funct3_reg_2807 == 3'd2) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_address0 = zext_ln139_1_fu_2531_p1;
    end else if (((funct3_reg_2807 == 3'd4) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_address0 = zext_ln143_fu_2458_p1;
    end else if (((funct3_reg_2807 == 3'd5) & (op_code_reg_2803 == 7'd3) & (offset_reg_3183 == 2'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_address0 = zext_ln154_2_fu_2454_p1;
    end else if (((funct3_reg_2807 == 3'd5) & (op_code_reg_2803 == 7'd3) & (offset_reg_3183 == 2'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_address0 = zext_ln156_2_fu_2441_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        xreg_address0 = zext_ln237_2_fu_2064_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        xreg_address0 = zext_ln240_2_fu_2050_p1;
    end else if (((op_code_fu_1301_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln57_fu_1815_p1;
    end else if (((op_code_fu_1301_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln60_fu_1810_p1;
    end else if (((op_code_fu_1301_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln63_fu_1788_p1;
    end else if (((op_code_fu_1301_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln68_fu_1783_p1;
    end else if (((funct3_fu_1305_p4 == 3'd0) & (op_code_fu_1301_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln75_1_fu_1778_p1;
    end else if (((funct3_fu_1305_p4 == 3'd1) & (op_code_fu_1301_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln81_1_fu_1768_p1;
    end else if (((funct3_fu_1305_p4 == 3'd4) & (op_code_fu_1301_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln87_1_fu_1758_p1;
    end else if (((funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln93_1_fu_1748_p1;
    end else if (((funct3_fu_1305_p4 == 3'd6) & (op_code_fu_1301_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln99_1_fu_1738_p1;
    end else if (((funct3_fu_1305_p4 == 3'd7) & (op_code_fu_1301_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln105_1_fu_1728_p1;
    end else if (((op_code_fu_1301_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln117_fu_1708_p1;
    end else if (((op_code_fu_1301_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln167_fu_1703_p1;
    end else if (((funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd0))) begin
        xreg_address0 = zext_ln237_fu_1698_p1;
    end else if (((funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd32))) begin
        xreg_address0 = zext_ln240_fu_1693_p1;
    end else if (((funct3_fu_1305_p4 == 3'd0) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln201_fu_1688_p1;
    end else if (((funct3_fu_1305_p4 == 3'd2) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln204_fu_1683_p1;
    end else if (((funct3_fu_1305_p4 == 3'd3) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln211_fu_1678_p1;
    end else if (((funct3_fu_1305_p4 == 3'd4) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln218_fu_1673_p1;
    end else if (((funct3_fu_1305_p4 == 3'd6) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln221_fu_1668_p1;
    end else if (((funct3_fu_1305_p4 == 3'd7) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln224_fu_1663_p1;
    end else if (((funct3_fu_1305_p4 == 3'd1) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1))) begin
        xreg_address0 = zext_ln228_fu_1658_p1;
    end else if (((funct3_fu_1305_p4 == 3'd7) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1))) begin
        xreg_address0 = zext_ln336_1_fu_1653_p1;
    end else if (((funct3_fu_1305_p4 == 3'd0) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd0))) begin
        xreg_address0 = zext_ln260_1_fu_1643_p1;
    end else if (((funct3_fu_1305_p4 == 3'd0) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd32))) begin
        xreg_address0 = zext_ln264_1_fu_1633_p1;
    end else if (((funct3_fu_1305_p4 == 3'd1) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1))) begin
        xreg_address0 = zext_ln274_fu_1618_p1;
    end else if (((funct3_fu_1305_p4 == 3'd2) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1))) begin
        xreg_address0 = zext_ln282_1_fu_1613_p1;
    end else if (((funct3_fu_1305_p4 == 3'd3) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1))) begin
        xreg_address0 = zext_ln294_1_fu_1603_p1;
    end else if (((funct3_fu_1305_p4 == 3'd4) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1))) begin
        xreg_address0 = zext_ln306_1_fu_1593_p1;
    end else if (((funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd0))) begin
        xreg_address0 = zext_ln315_fu_1578_p1;
    end else if (((funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd32))) begin
        xreg_address0 = zext_ln318_1_fu_1573_p1;
    end else if (((funct3_fu_1305_p4 == 3'd6) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1))) begin
        xreg_address0 = zext_ln328_1_fu_1563_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_address0 = 5'd0;
    end else begin
        xreg_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        xreg_address1 = zext_ln69_fu_2689_p1;
    end else if (((funct3_reg_2807 == 3'd0) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state18))) begin
        xreg_address1 = zext_ln172_fu_2173_p1;
    end else if (((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd35) & (offset_1_fu_2146_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        xreg_address1 = zext_ln183_fu_2164_p1;
    end else if (((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd35) & (offset_1_fu_2146_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state18))) begin
        xreg_address1 = zext_ln185_fu_2155_p1;
    end else if (((funct3_reg_2807 == 3'd2) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state18))) begin
        xreg_address1 = zext_ln189_fu_2151_p1;
    end else if (((funct3_reg_2807 == 3'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_address1 = zext_ln201_1_fu_2036_p1;
    end else if (((funct3_reg_2807 == 3'd2) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_address1 = zext_ln205_fu_2021_p1;
    end else if (((funct3_reg_2807 == 3'd3) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_address1 = zext_ln212_fu_2007_p1;
    end else if (((funct3_reg_2807 == 3'd4) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_address1 = zext_ln218_1_fu_1998_p1;
    end else if (((funct3_reg_2807 == 3'd6) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_address1 = zext_ln221_1_fu_1988_p1;
    end else if (((funct3_reg_2807 == 3'd7) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_address1 = zext_ln224_1_fu_1978_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xreg_address1 = zext_ln228_2_fu_1968_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        xreg_address1 = zext_ln336_2_fu_1954_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        xreg_address1 = zext_ln260_2_fu_1943_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        xreg_address1 = zext_ln264_2_fu_1932_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        xreg_address1 = zext_ln274_3_fu_1921_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        xreg_address1 = zext_ln283_fu_1897_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xreg_address1 = zext_ln295_fu_1888_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        xreg_address1 = zext_ln306_2_fu_1884_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        xreg_address1 = zext_ln315_3_fu_1873_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xreg_address1 = zext_ln318_3_fu_1854_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        xreg_address1 = zext_ln328_2_fu_1835_p1;
    end else if (((funct3_fu_1305_p4 == 3'd0) & (op_code_fu_1301_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln75_fu_1773_p1;
    end else if (((funct3_fu_1305_p4 == 3'd1) & (op_code_fu_1301_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln81_fu_1763_p1;
    end else if (((funct3_fu_1305_p4 == 3'd4) & (op_code_fu_1301_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln87_fu_1753_p1;
    end else if (((funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln93_fu_1743_p1;
    end else if (((funct3_fu_1305_p4 == 3'd6) & (op_code_fu_1301_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln99_fu_1733_p1;
    end else if (((funct3_fu_1305_p4 == 3'd7) & (op_code_fu_1301_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln105_fu_1723_p1;
    end else if (((funct3_fu_1305_p4 == 3'd7) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1))) begin
        xreg_address1 = zext_ln336_fu_1648_p1;
    end else if (((funct3_fu_1305_p4 == 3'd0) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd0))) begin
        xreg_address1 = zext_ln260_fu_1638_p1;
    end else if (((funct3_fu_1305_p4 == 3'd0) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd32))) begin
        xreg_address1 = zext_ln264_fu_1628_p1;
    end else if (((funct3_fu_1305_p4 == 3'd1) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1))) begin
        xreg_address1 = zext_ln274_1_fu_1623_p1;
    end else if (((funct3_fu_1305_p4 == 3'd2) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1))) begin
        xreg_address1 = zext_ln282_fu_1608_p1;
    end else if (((funct3_fu_1305_p4 == 3'd3) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1))) begin
        xreg_address1 = zext_ln294_fu_1598_p1;
    end else if (((funct3_fu_1305_p4 == 3'd4) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1))) begin
        xreg_address1 = zext_ln306_fu_1588_p1;
    end else if (((funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd0))) begin
        xreg_address1 = zext_ln315_1_fu_1583_p1;
    end else if (((funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd32))) begin
        xreg_address1 = zext_ln318_fu_1568_p1;
    end else if (((funct3_fu_1305_p4 == 3'd6) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1))) begin
        xreg_address1 = zext_ln328_fu_1558_p1;
    end else begin
        xreg_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | ((op_code_fu_1301_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1301_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1301_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1301_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_reg_2807 == 3'd4) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd5) & (op_code_reg_2803 == 7'd3) & (offset_reg_3183 == 2'd0) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd5) & (op_code_reg_2803 == 7'd3) & (offset_reg_3183 == 2'd2) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd0) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd3) & (offset_reg_3183 == 2'd0) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd3) & (offset_reg_3183 == 2'd2) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd2) & (op_code_reg_2803 
    == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((op_code_fu_1301_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1301_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1305_p4 == 3'd7) & (op_code_fu_1301_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1305_p4 == 3'd7) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1305_p4 == 3'd7) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1)) | ((funct3_fu_1305_p4 == 3'd0) & (op_code_fu_1301_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1305_p4 == 3'd0) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1305_p4 == 3'd0) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd0)) | ((funct3_fu_1305_p4 == 3'd0) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd32)) | ((funct3_fu_1305_p4 == 3'd1) & (op_code_fu_1301_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1305_p4 
    == 3'd1) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1)) | ((funct3_fu_1305_p4 == 3'd1) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1)) | ((funct3_fu_1305_p4 == 3'd2) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1305_p4 == 3'd2) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1)) | ((funct3_fu_1305_p4 == 3'd3) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1305_p4 == 3'd3) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1)) | ((funct3_fu_1305_p4 == 3'd4) & (op_code_fu_1301_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1305_p4 == 3'd4) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1305_p4 == 3'd4) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1)) | ((funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 
    == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd0)) | ((funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd32)) | ((funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd0)) | ((funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd32)) | ((funct3_fu_1305_p4 == 3'd6) & (op_code_fu_1301_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1305_p4 == 3'd6) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1305_p4 == 3'd6) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1)))) begin
        xreg_ce0 = 1'b1;
    end else begin
        xreg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state21) | ((funct3_reg_2807 == 3'd3) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2807 == 3'd6) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2807 == 3'd7) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2807 == 3'd4) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2807 == 3'd0) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2807 == 3'd0) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd35) & (offset_1_fu_2146_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd35) & (offset_1_fu_2146_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2807 == 3'd2) & (1'b1 == 
    ap_CS_fsm_state15)) | ((funct3_reg_2807 == 3'd2) & (op_code_reg_2803 == 7'd35) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_fu_1305_p4 == 3'd7) & (op_code_fu_1301_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1305_p4 == 3'd7) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1)) | ((funct3_fu_1305_p4 == 3'd0) & (op_code_fu_1301_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1305_p4 == 3'd0) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd0)) | ((funct3_fu_1305_p4 == 3'd0) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd32)) | ((funct3_fu_1305_p4 == 3'd1) & (op_code_fu_1301_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1305_p4 == 3'd1) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1)) | ((funct3_fu_1305_p4 == 3'd2) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1)) | ((funct3_fu_1305_p4 
    == 3'd3) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1)) | ((funct3_fu_1305_p4 == 3'd4) & (op_code_fu_1301_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1305_p4 == 3'd4) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1)) | ((funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd0)) | ((funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd32)) | ((funct3_fu_1305_p4 == 3'd6) & (op_code_fu_1301_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1305_p4 == 3'd6) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1)))) begin
        xreg_ce1 = 1'b1;
    end else begin
        xreg_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((funct3_reg_2807 == 3'd0) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_d0 = sext_ln122_fu_2625_p1;
    end else if (((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd3) & (offset_reg_3183 == 2'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_d0 = sext_ln133_fu_2548_p1;
    end else if (((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd3) & (offset_reg_3183 == 2'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_d0 = sext_ln135_fu_2535_p1;
    end else if (((funct3_reg_2807 == 3'd2) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_d0 = memory_q0;
    end else if (((funct3_reg_2807 == 3'd4) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_d0 = zext_ln143_2_fu_2526_p1;
    end else if (((funct3_reg_2807 == 3'd5) & (op_code_reg_2803 == 7'd3) & (offset_reg_3183 == 2'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_d0 = zext_ln154_1_fu_2449_p1;
    end else if (((funct3_reg_2807 == 3'd5) & (op_code_reg_2803 == 7'd3) & (offset_reg_3183 == 2'd2) & (1'b1 == ap_CS_fsm_state19))) begin
        xreg_d0 = zext_ln156_1_fu_2436_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        xreg_d0 = lshr_ln237_fu_2057_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        xreg_d0 = ashr_ln240_fu_2043_p2;
    end else if (((op_code_fu_1301_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_d0 = imm_U_fu_1537_p3;
    end else if (((op_code_fu_1301_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_d0 = add_ln60_fu_1804_p2;
    end else if ((((op_code_fu_1301_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1301_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2)))) begin
        xreg_d0 = grp_fu_1210_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_d0 = 32'd0;
    end else begin
        xreg_d0 = 'bx;
    end
end

always @ (*) begin
    if (((funct3_reg_2807 == 3'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_d1 = add_ln201_fu_2030_p2;
    end else if (((funct3_reg_2807 == 3'd2) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_d1 = zext_ln204_1_fu_2025_p1;
    end else if (((funct3_reg_2807 == 3'd3) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_d1 = zext_ln211_1_fu_2011_p1;
    end else if (((funct3_reg_2807 == 3'd4) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_d1 = xor_ln218_fu_1992_p2;
    end else if (((funct3_reg_2807 == 3'd6) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_d1 = or_ln221_fu_1982_p2;
    end else if (((funct3_reg_2807 == 3'd7) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_d1 = and_ln224_fu_1972_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xreg_d1 = shl_ln228_fu_1961_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        xreg_d1 = and_ln336_fu_1947_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        xreg_d1 = add_ln260_fu_1936_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        xreg_d1 = sub_ln264_fu_1925_p2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        xreg_d1 = shl_ln274_fu_1914_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        xreg_d1 = zext_ln282_2_fu_1901_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xreg_d1 = zext_ln294_2_fu_1892_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        xreg_d1 = xor_ln306_fu_1877_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        xreg_d1 = lshr_ln315_fu_1866_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xreg_d1 = ashr_ln318_fu_1847_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        xreg_d1 = or_ln328_fu_1828_p2;
    end else begin
        xreg_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | ((op_code_fu_1301_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1301_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1301_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1301_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_reg_2807 == 3'd4) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd5) & (op_code_reg_2803 == 7'd3) & (offset_reg_3183 == 2'd0) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd5) & (op_code_reg_2803 == 7'd3) & (offset_reg_3183 == 2'd2) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd0) & (op_code_reg_2803 == 7'd3) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd3) & (offset_reg_3183 == 2'd0) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd3) & (offset_reg_3183 == 2'd2) & (1'b1 == ap_CS_fsm_state19)) | ((funct3_reg_2807 == 3'd2) & (op_code_reg_2803 
    == 7'd3) & (1'b1 == ap_CS_fsm_state19)))) begin
        xreg_we0 = 1'b1;
    end else begin
        xreg_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state13) | ((funct3_reg_2807 == 3'd3) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2807 == 3'd6) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2807 == 3'd7) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2807 == 3'd4) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2807 == 3'd0) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2807 == 3'd2) & (1'b1 == ap_CS_fsm_state15)))) begin
        xreg_we1 = 1'b1;
    end else begin
        xreg_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if ((~(funct3_fu_1305_p4 == 3'd2) & ~(funct3_fu_1305_p4 == 3'd3) & (op_code_fu_1301_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if (((funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else if (((funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd32))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((funct3_fu_1305_p4 == 3'd1) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if ((~(funct3_fu_1305_p4 == 3'd1) & ~(funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((funct3_fu_1305_p4 == 3'd7) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((funct3_fu_1305_p4 == 3'd0) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if (((funct3_fu_1305_p4 == 3'd0) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd32))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((funct3_fu_1305_p4 == 3'd1) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((funct3_fu_1305_p4 == 3'd2) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((funct3_fu_1305_p4 == 3'd3) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if (((funct3_fu_1305_p4 == 3'd4) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (funct7_fu_1315_p4 == 7'd32))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((funct3_fu_1305_p4 == 3'd6) & (op_code_fu_1301_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln227_fu_1546_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((op_code_fu_1301_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if (((1'b1 == ap_CS_fsm_state2) & ((op_code_fu_1301_p1 == 7'd55) | ((op_code_fu_1301_p1 == 7'd23) | ((op_code_fu_1301_p1 == 7'd111) | ((((((((((((~(op_code_fu_1301_p1 == 7'd103) & ~(op_code_fu_1301_p1 == 7'd3) & ~(op_code_fu_1301_p1 == 7'd35) & ~(op_code_fu_1301_p1 == 7'd19) & ~(funct3_fu_1305_p4 == 3'd0) & (funct3_fu_1305_p4 == 3'd2) & (op_code_fu_1301_p1 == 7'd51) & (icmp_ln227_fu_1546_p2 == 1'd0)) | (~(op_code_fu_1301_p1 == 7'd103) & ~(op_code_fu_1301_p1 == 7'd3) & ~(op_code_fu_1301_p1 == 7'd35) & ~(op_code_fu_1301_p1 == 7'd19) & ~(funct3_fu_1305_p4 == 3'd0) & (funct3_fu_1305_p4 == 3'd3) & (op_code_fu_1301_p1 == 7'd51) & (icmp_ln227_fu_1546_p2 == 1'd0))) | (~(op_code_fu_1301_p1 == 7'd103) & ~(op_code_fu_1301_p1 == 7'd99) & ~(op_code_fu_1301_p1 == 7'd3) & ~(op_code_fu_1301_p1 == 7'd35) & ~(funct3_fu_1305_p4 == 3'd1) & ~(funct3_fu_1305_p4 == 3'd2) & ~(funct3_fu_1305_p4 == 3'd3) & ~(funct3_fu_1305_p4 == 3'd4) & ~(funct7_fu_1315_p4 == 7'd0) & ~(funct7_fu_1315_p4 == 7'd32) & (funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 
    == 7'd51))) | (~(op_code_fu_1301_p1 == 7'd103) & ~(op_code_fu_1301_p1 == 7'd99) & ~(op_code_fu_1301_p1 == 7'd3) & ~(op_code_fu_1301_p1 == 7'd35) & ~(funct3_fu_1305_p4 == 3'd0) & (funct3_fu_1305_p4 == 3'd1) & (op_code_fu_1301_p1 == 7'd51) & (icmp_ln227_fu_1546_p2 == 1'd0))) | (~(op_code_fu_1301_p1 == 7'd103) & ~(op_code_fu_1301_p1 == 7'd99) & ~(op_code_fu_1301_p1 == 7'd3) & ~(op_code_fu_1301_p1 == 7'd35) & ~(op_code_fu_1301_p1 == 7'd19) & ~(op_code_fu_1301_p1 == 7'd51) & ~(op_code_fu_1301_p1 == 7'd115))) | (~(op_code_fu_1301_p1 == 7'd103) & ~(op_code_fu_1301_p1 == 7'd99) & ~(op_code_fu_1301_p1 == 7'd3) & ~(op_code_fu_1301_p1 == 7'd35) & ~(op_code_fu_1301_p1 == 7'd19) & ~(funct3_fu_1305_p4 == 3'd0) & ~(funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd51) & (icmp_ln227_fu_1546_p2 == 1'd0))) | (~(op_code_fu_1301_p1 == 7'd103) & ~(op_code_fu_1301_p1 == 7'd99) & ~(op_code_fu_1301_p1 == 7'd3) & ~(op_code_fu_1301_p1 == 7'd35) & ~(op_code_fu_1301_p1 == 7'd19) & ~(funct3_fu_1305_p4 == 3'd0) & (funct3_fu_1305_p4 == 
    3'd4) & (op_code_fu_1301_p1 == 7'd51) & (icmp_ln227_fu_1546_p2 == 1'd0))) | (~(op_code_fu_1301_p1 == 7'd103) & ~(op_code_fu_1301_p1 == 7'd99) & ~(op_code_fu_1301_p1 == 7'd3) & ~(op_code_fu_1301_p1 == 7'd35) & ~(op_code_fu_1301_p1 == 7'd19) & ~(funct7_fu_1315_p4 == 7'd0) & ~(funct7_fu_1315_p4 == 7'd32) & (funct3_fu_1305_p4 == 3'd0) & (op_code_fu_1301_p1 == 7'd51))) | (~(op_code_fu_1301_p1 == 7'd103) & ~(op_code_fu_1301_p1 == 7'd99) & ~(op_code_fu_1301_p1 == 7'd3) & ~(op_code_fu_1301_p1 == 7'd35) & ~(funct3_fu_1305_p4 == 3'd1) & ~(funct7_fu_1315_p4 == 7'd0) & ~(funct7_fu_1315_p4 == 7'd32) & (funct3_fu_1305_p4 == 3'd5) & (op_code_fu_1301_p1 == 7'd19))) | (~(op_code_fu_1301_p1 == 7'd103) & ~(op_code_fu_1301_p1 == 7'd99) & ~(op_code_fu_1301_p1 == 7'd3) & ~(op_code_fu_1301_p1 == 7'd35) & (funct3_fu_1305_p4 == 3'd1) & (op_code_fu_1301_p1 == 7'd19) & (icmp_ln227_fu_1546_p2 == 1'd0))) | (~(op_code_fu_1301_p1 == 7'd103) & (funct3_fu_1305_p4 == 3'd3) & (op_code_fu_1301_p1 == 7'd99))) | (~(op_code_fu_1301_p1 == 7'd103) & 
    (funct3_fu_1305_p4 == 3'd2) & (op_code_fu_1301_p1 == 7'd99)))))))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if (((1'b1 == ap_CS_fsm_state2) & ((op_code_fu_1301_p1 == 7'd3) | (op_code_fu_1301_p1 == 7'd35)))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln117_1_fu_2206_p2 = ($signed(trunc_ln117_1_fu_2196_p1) + $signed(sext_ln117_1_fu_2193_p1));

assign add_ln117_fu_2200_p2 = ($signed(zext_ln117_1_fu_2182_p1) + $signed(sext_ln117_fu_2186_p1));

assign add_ln167_1_fu_2092_p2 = ($signed(trunc_ln167_1_fu_2082_p1) + $signed(sext_ln167_1_fu_2079_p1));

assign add_ln167_fu_2086_p2 = ($signed(zext_ln167_1_fu_2068_p1) + $signed(sext_ln167_fu_2072_p1));

assign add_ln201_fu_2030_p2 = ($signed(xreg_q0) + $signed(sext_ln46_reg_2868));

assign add_ln260_fu_1936_p2 = (xreg_q0 + xreg_q1);

assign add_ln60_fu_1804_p2 = (p_pc_load_reg_2693 + imm_U_fu_1537_p3);

assign add_ln64_fu_1793_p2 = ($signed(p_pc_load_reg_2693) + $signed(sext_ln48_fu_1485_p1));

assign add_ln69_fu_2630_p2 = ($signed(xreg_q1) + $signed(sext_ln46_reg_2868));

assign and_ln224_fu_1972_p2 = (xreg_q0 & sext_ln46_reg_2868);

assign and_ln336_fu_1947_p2 = (xreg_q1 & xreg_q0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_condition_740 = ((((((((((funct3_reg_2807 == 3'd6) & (op_code_reg_2803 == 7'd99) & (icmp_ln99_reg_3229 == 1'd0)) | ((funct3_reg_2807 == 3'd7) & (op_code_reg_2803 == 7'd99) & (icmp_ln105_reg_3225 == 1'd1))) | ((funct3_reg_2807 == 3'd5) & (op_code_reg_2803 == 7'd99) & (icmp_ln93_reg_3233 == 1'd1))) | ((funct3_reg_2807 == 3'd4) & (op_code_reg_2803 == 7'd99) & (icmp_ln87_reg_3237 == 1'd0))) | ((funct3_reg_2807 == 3'd3) & (op_code_reg_2803 == 7'd99))) | ((funct3_reg_2807 == 3'd2) & (op_code_reg_2803 == 7'd99))) | (~(funct3_reg_2807 == 3'd6) & ~(funct3_reg_2807 == 3'd7) & ~(funct3_reg_2807 == 3'd4) & ~(funct3_reg_2807 == 3'd5) & ~(funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd99) & (icmp_ln75_reg_3245 == 1'd0))) | ((funct3_reg_2807 == 3'd1) & (op_code_reg_2803 == 7'd99) & (icmp_ln81_reg_3241 == 1'd1))) | (~(op_code_reg_2803 == 7'd111) & ~(op_code_reg_2803 == 7'd99) & ~(op_code_reg_2803 == 7'd103)));
end

assign ashr_ln240_fu_2043_p2 = $signed(xreg_q0) >>> zext_ln240_1_fu_2040_p1;

assign ashr_ln318_fu_1847_p2 = $signed(xreg_q1) >>> zext_ln318_2_fu_1843_p1;

assign error = ap_phi_mux_p_error_loc_17_phi_fu_1188_p18;

assign funct12_fu_1325_p4 = {{memory_q0[31:20]}};

assign funct3_fu_1305_p4 = {{memory_q0[14:12]}};

assign funct7_fu_1315_p4 = {{memory_q0[31:25]}};

assign grp_fu_1210_p2 = (p_pc_load_reg_2693 + 32'd4);

assign grp_fu_1216_p2 = ((xreg_q1 < xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_1222_p2 = (($signed(xreg_q1) < $signed(xreg_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1228_p4 = {{memory_q0[31:16]}};

assign grp_fu_1238_p2 = ((offset_reg_3183 == 2'd0) ? 1'b1 : 1'b0);

assign grp_fu_1243_p2 = ((offset_reg_3183 == 2'd1) ? 1'b1 : 1'b0);

assign grp_fu_1248_p2 = ((offset_reg_3183 == 2'd2) ? 1'b1 : 1'b0);

assign grp_fu_1253_p2 = ($signed(p_pc_load_reg_2693) + $signed(sext_ln45_reg_2857));

assign grp_fu_1257_p2 = ((xreg_q1 == xreg_q0) ? 1'b1 : 1'b0);

assign icmp_ln171_1_fu_2395_p2 = ((offset_1_reg_3141 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln171_2_fu_2400_p2 = ((offset_1_reg_3141 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln171_fu_2390_p2 = ((offset_1_reg_3141 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln204_fu_2016_p2 = (($signed(xreg_q0) < $signed(sext_ln46_reg_2868)) ? 1'b1 : 1'b0);

assign icmp_ln211_fu_2002_p2 = ((xreg_q0 < sext_ln46_reg_2868) ? 1'b1 : 1'b0);

assign icmp_ln227_fu_1546_p2 = ((funct7_fu_1315_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_1271_p2 = ((trunc_ln31_fu_1267_p1 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln353_fu_1552_p2 = ((funct12_fu_1325_p4 != 12'd0) ? 1'b1 : 1'b0);

assign imm_B_fu_1401_p6 = {{{{{tmp_1_fu_1393_p3}, {tmp_fu_1385_p3}}, {tmp_s_fu_1375_p4}}, {tmp1_fu_1365_p4}}, {1'd0}};

assign imm_I_fu_1419_p4 = {{memory_q0[31:20]}};

assign imm_J_fu_1471_p6 = {{{{{tmp_1_fu_1393_p3}, {tmp_6_fu_1461_p4}}, {tmp_3_fu_1453_p3}}, {tmp_2_fu_1443_p4}}, {1'd0}};

assign imm_U_fu_1537_p3 = {{tmp_9_fu_1527_p4}, {12'd0}};

assign lshr_ln237_fu_2057_p2 = xreg_q0 >> zext_ln237_1_fu_2054_p1;

assign lshr_ln315_fu_1866_p2 = xreg_q0 >> zext_ln315_2_fu_1862_p1;

assign lshr_ln_fu_1277_p4 = {{p_pc[18:2]}};

assign offset_1_fu_2146_p2 = (trunc_ln167_fu_2075_p1 + trunc_ln_reg_2886);

assign offset_fu_2260_p2 = (trunc_ln117_fu_2189_p1 + tmp_5_reg_3061);

assign op_code_fu_1301_p1 = memory_q0[6:0];

assign or_ln121_fu_2603_p2 = (grp_fu_1248_p2 | grp_fu_1243_p2);

assign or_ln142_fu_2504_p2 = (grp_fu_1248_p2 | grp_fu_1243_p2);

assign or_ln171_fu_2413_p2 = (icmp_ln171_2_fu_2400_p2 | icmp_ln171_1_fu_2395_p2);

assign or_ln221_fu_1982_p2 = (xreg_q0 | sext_ln46_reg_2868);

assign or_ln31_fu_1296_p2 = (p_error | icmp_ln31_reg_2701);

assign or_ln328_fu_1828_p2 = (xreg_q1 | xreg_q0);

assign or_ln353_1_fu_1824_p2 = (or_ln31_reg_2755 | icmp_ln353_reg_2900);

assign or_ln353_fu_1820_p2 = (icmp_ln353_reg_2900 | icmp_ln31_reg_2701);

assign pos_1_fu_2138_p3 = ((tmp_11_fu_2098_p3[0:0] == 1'b1) ? sub_ln167_1_fu_2122_p2 : trunc_ln167_3_fu_2128_p4);

assign pos_fu_2252_p3 = ((tmp_10_fu_2212_p3[0:0] == 1'b1) ? sub_ln117_1_fu_2236_p2 : trunc_ln117_3_fu_2242_p4);

assign rd_fu_1355_p4 = {{memory_q0[11:7]}};

assign rs1_fu_1335_p4 = {{memory_q0[19:15]}};

assign rs2_fu_1345_p4 = {{memory_q0[24:20]}};

assign select_ln121_1_fu_2609_p3 = ((grp_fu_1238_p2[0:0] == 1'b1) ? trunc_ln122_fu_2571_p1 : tmp_12_fu_2561_p4);

assign select_ln121_2_fu_2617_p3 = ((or_ln121_fu_2603_p2[0:0] == 1'b1) ? select_ln121_fu_2595_p3 : select_ln121_1_fu_2609_p3);

assign select_ln121_fu_2595_p3 = ((grp_fu_1248_p2[0:0] == 1'b1) ? tmp_14_fu_2585_p4 : tmp_13_fu_2575_p4);

assign select_ln142_1_fu_2510_p3 = ((grp_fu_1238_p2[0:0] == 1'b1) ? trunc_ln143_fu_2472_p1 : tmp_15_fu_2462_p4);

assign select_ln142_2_fu_2518_p3 = ((or_ln142_fu_2504_p2[0:0] == 1'b1) ? select_ln142_fu_2496_p3 : select_ln142_1_fu_2510_p3);

assign select_ln142_fu_2496_p3 = ((grp_fu_1248_p2[0:0] == 1'b1) ? tmp_17_fu_2486_p4 : tmp_16_fu_2476_p4);

assign select_ln171_1_fu_2419_p3 = ((icmp_ln171_fu_2390_p2[0:0] == 1'b1) ? tmp_19_fu_2354_p5 : tmp_18_fu_2342_p5);

assign select_ln171_2_fu_2427_p3 = ((or_ln171_fu_2413_p2[0:0] == 1'b1) ? select_ln171_fu_2405_p3 : select_ln171_1_fu_2419_p3);

assign select_ln171_fu_2405_p3 = ((icmp_ln171_2_fu_2400_p2[0:0] == 1'b1) ? tmp_21_fu_2378_p5 : tmp_20_fu_2366_p5);

assign sext_ln117_1_fu_2193_p1 = imm_I_reg_2862;

assign sext_ln117_fu_2186_p1 = imm_I_reg_2862;

assign sext_ln122_fu_2625_p1 = $signed(select_ln121_2_fu_2617_p3);

assign sext_ln133_fu_2548_p1 = $signed(trunc_ln133_fu_2544_p1);

assign sext_ln135_fu_2535_p1 = $signed(grp_fu_1228_p4);

assign sext_ln167_1_fu_2079_p1 = tmp_4_reg_2891;

assign sext_ln167_fu_2072_p1 = tmp_4_reg_2891;

assign sext_ln45_fu_1415_p1 = $signed(imm_B_fu_1401_p6);

assign sext_ln46_fu_1429_p1 = imm_I_fu_1419_p4;

assign sext_ln48_fu_1485_p1 = $signed(imm_J_fu_1471_p6);

assign shl_ln228_fu_1961_p2 = xreg_q0 << zext_ln228_1_fu_1958_p1;

assign shl_ln274_fu_1914_p2 = xreg_q0 << zext_ln274_2_fu_1910_p1;

assign sub_ln117_1_fu_2236_p2 = (17'd0 - trunc_ln117_2_fu_2226_p4);

assign sub_ln117_fu_2220_p2 = (19'd0 - add_ln117_1_fu_2206_p2);

assign sub_ln167_1_fu_2122_p2 = (17'd0 - trunc_ln167_2_fu_2112_p4);

assign sub_ln167_fu_2106_p2 = (19'd0 - add_ln167_1_fu_2092_p2);

assign sub_ln264_fu_1925_p2 = (xreg_q1 - xreg_q0);

assign tmp1_fu_1365_p4 = {{memory_q0[11:8]}};

assign tmp_10_fu_2212_p3 = add_ln117_fu_2200_p2[32'd33];

assign tmp_11_fu_2098_p3 = add_ln167_fu_2086_p2[32'd33];

assign tmp_12_fu_2561_p4 = {{memory_q0[31:24]}};

assign tmp_13_fu_2575_p4 = {{memory_q0[15:8]}};

assign tmp_14_fu_2585_p4 = {{memory_q0[23:16]}};

assign tmp_15_fu_2462_p4 = {{memory_q0[31:24]}};

assign tmp_16_fu_2476_p4 = {{memory_q0[15:8]}};

assign tmp_17_fu_2486_p4 = {{memory_q0[23:16]}};

assign tmp_18_fu_2342_p5 = {{trunc_ln172_fu_2338_p1}, {memory_q0[23:0]}};

assign tmp_19_fu_2354_p5 = {{memory_q0[31:8]}, {trunc_ln172_fu_2338_p1}};

assign tmp_1_fu_1393_p3 = memory_q0[32'd31];

assign tmp_20_fu_2366_p5 = {{memory_q0[31:16]}, {trunc_ln172_fu_2338_p1}, {memory_q0[7:0]}};

assign tmp_21_fu_2378_p5 = {{memory_q0[31:24]}, {trunc_ln172_fu_2338_p1}, {memory_q0[15:0]}};

assign tmp_24_fu_2325_p5 = {{memory_q0[31:16]}, {trunc_ln183_fu_2321_p1}};

assign tmp_25_fu_2308_p5 = {{trunc_ln185_fu_2304_p1}, {memory_q0[15:0]}};

assign tmp_2_fu_1443_p4 = {{memory_q0[30:21]}};

assign tmp_3_fu_1453_p3 = memory_q0[32'd20];

assign tmp_4_fu_1519_p3 = {{tmp_8_fu_1499_p4}, {tmp_7_fu_1489_p4}};

assign tmp_6_fu_1461_p4 = {{memory_q0[19:12]}};

assign tmp_7_fu_1489_p4 = {{memory_q0[11:7]}};

assign tmp_8_fu_1499_p4 = {{memory_q0[31:25]}};

assign tmp_9_fu_1527_p4 = {{memory_q0[31:12]}};

assign tmp_fu_1385_p3 = memory_q0[32'd7];

assign tmp_s_fu_1375_p4 = {{memory_q0[30:25]}};

assign trunc_ln117_1_fu_2196_p1 = xreg_q0[18:0];

assign trunc_ln117_2_fu_2226_p4 = {{sub_ln117_fu_2220_p2[18:2]}};

assign trunc_ln117_3_fu_2242_p4 = {{add_ln117_1_fu_2206_p2[18:2]}};

assign trunc_ln117_fu_2189_p1 = xreg_q0[1:0];

assign trunc_ln122_fu_2571_p1 = memory_q0[7:0];

assign trunc_ln133_fu_2544_p1 = memory_q0[15:0];

assign trunc_ln143_fu_2472_p1 = memory_q0[7:0];

assign trunc_ln154_fu_2445_p1 = memory_q0[15:0];

assign trunc_ln167_1_fu_2082_p1 = xreg_q0[18:0];

assign trunc_ln167_2_fu_2112_p4 = {{sub_ln167_fu_2106_p2[18:2]}};

assign trunc_ln167_3_fu_2128_p4 = {{add_ln167_1_fu_2092_p2[18:2]}};

assign trunc_ln167_fu_2075_p1 = xreg_q0[1:0];

assign trunc_ln172_fu_2338_p1 = xreg_q1[7:0];

assign trunc_ln183_fu_2321_p1 = xreg_q1[15:0];

assign trunc_ln185_fu_2304_p1 = xreg_q1[15:0];

assign trunc_ln274_fu_1906_p1 = xreg_q1[4:0];

assign trunc_ln315_fu_1858_p1 = xreg_q1[4:0];

assign trunc_ln318_fu_1839_p1 = xreg_q0[4:0];

assign trunc_ln31_fu_1267_p1 = p_pc[1:0];

assign xor_ln218_fu_1992_p2 = (xreg_q0 ^ sext_ln46_reg_2868);

assign xor_ln306_fu_1877_p2 = (xreg_q1 ^ xreg_q0);

assign zext_ln105_1_fu_1728_p1 = rs2_fu_1345_p4;

assign zext_ln105_fu_1723_p1 = rs1_fu_1335_p4;

assign zext_ln117_1_fu_2182_p1 = xreg_q0;

assign zext_ln117_fu_1708_p1 = rs1_fu_1335_p4;

assign zext_ln122_1_fu_2295_p1 = pos_fu_2252_p3;

assign zext_ln122_fu_2557_p1 = rd_reg_2827;

assign zext_ln133_1_fu_2553_p1 = rd_reg_2827;

assign zext_ln133_fu_2290_p1 = pos_fu_2252_p3;

assign zext_ln135_1_fu_2540_p1 = rd_reg_2827;

assign zext_ln135_fu_2285_p1 = pos_fu_2252_p3;

assign zext_ln139_1_fu_2531_p1 = rd_reg_2827;

assign zext_ln139_fu_2280_p1 = pos_fu_2252_p3;

assign zext_ln143_1_fu_2275_p1 = pos_fu_2252_p3;

assign zext_ln143_2_fu_2526_p1 = select_ln142_2_fu_2518_p3;

assign zext_ln143_fu_2458_p1 = rd_reg_2827;

assign zext_ln154_1_fu_2449_p1 = trunc_ln154_fu_2445_p1;

assign zext_ln154_2_fu_2454_p1 = rd_reg_2827;

assign zext_ln154_fu_2270_p1 = pos_fu_2252_p3;

assign zext_ln156_1_fu_2436_p1 = grp_fu_1228_p4;

assign zext_ln156_2_fu_2441_p1 = rd_reg_2827;

assign zext_ln156_fu_2265_p1 = pos_fu_2252_p3;

assign zext_ln167_1_fu_2068_p1 = xreg_q0;

assign zext_ln167_fu_1703_p1 = rs1_fu_1335_p4;

assign zext_ln172_1_fu_2177_p1 = pos_1_fu_2138_p3;

assign zext_ln172_fu_2173_p1 = rs2_reg_2819;

assign zext_ln183_1_fu_2168_p1 = pos_1_fu_2138_p3;

assign zext_ln183_fu_2164_p1 = rs2_reg_2819;

assign zext_ln185_1_fu_2159_p1 = pos_1_fu_2138_p3;

assign zext_ln185_fu_2155_p1 = rs2_reg_2819;

assign zext_ln189_1_fu_2300_p1 = pos_1_reg_3136;

assign zext_ln189_fu_2151_p1 = rs2_reg_2819;

assign zext_ln201_1_fu_2036_p1 = rd_reg_2827;

assign zext_ln201_fu_1688_p1 = rs1_fu_1335_p4;

assign zext_ln204_1_fu_2025_p1 = icmp_ln204_fu_2016_p2;

assign zext_ln204_fu_1683_p1 = rs1_fu_1335_p4;

assign zext_ln205_fu_2021_p1 = rd_reg_2827;

assign zext_ln211_1_fu_2011_p1 = icmp_ln211_fu_2002_p2;

assign zext_ln211_fu_1678_p1 = rs1_fu_1335_p4;

assign zext_ln212_fu_2007_p1 = rd_reg_2827;

assign zext_ln218_1_fu_1998_p1 = rd_reg_2827;

assign zext_ln218_fu_1673_p1 = rs1_fu_1335_p4;

assign zext_ln221_1_fu_1988_p1 = rd_reg_2827;

assign zext_ln221_fu_1668_p1 = rs1_fu_1335_p4;

assign zext_ln224_1_fu_1978_p1 = rd_reg_2827;

assign zext_ln224_fu_1663_p1 = rs1_fu_1335_p4;

assign zext_ln228_1_fu_1958_p1 = imm_I2_reg_2879;

assign zext_ln228_2_fu_1968_p1 = rd_reg_2827;

assign zext_ln228_fu_1658_p1 = rs1_fu_1335_p4;

assign zext_ln237_1_fu_2054_p1 = imm_I2_reg_2879;

assign zext_ln237_2_fu_2064_p1 = rd_reg_2827;

assign zext_ln237_fu_1698_p1 = rs1_fu_1335_p4;

assign zext_ln240_1_fu_2040_p1 = imm_I2_reg_2879;

assign zext_ln240_2_fu_2050_p1 = rd_reg_2827;

assign zext_ln240_fu_1693_p1 = rs1_fu_1335_p4;

assign zext_ln260_1_fu_1643_p1 = rs2_fu_1345_p4;

assign zext_ln260_2_fu_1943_p1 = rd_reg_2827;

assign zext_ln260_fu_1638_p1 = rs1_fu_1335_p4;

assign zext_ln264_1_fu_1633_p1 = rs2_fu_1345_p4;

assign zext_ln264_2_fu_1932_p1 = rd_reg_2827;

assign zext_ln264_fu_1628_p1 = rs1_fu_1335_p4;

assign zext_ln274_1_fu_1623_p1 = rs2_fu_1345_p4;

assign zext_ln274_2_fu_1910_p1 = trunc_ln274_fu_1906_p1;

assign zext_ln274_3_fu_1921_p1 = rd_reg_2827;

assign zext_ln274_fu_1618_p1 = rs1_fu_1335_p4;

assign zext_ln282_1_fu_1613_p1 = rs2_fu_1345_p4;

assign zext_ln282_2_fu_1901_p1 = grp_fu_1222_p2;

assign zext_ln282_fu_1608_p1 = rs1_fu_1335_p4;

assign zext_ln283_fu_1897_p1 = rd_reg_2827;

assign zext_ln294_1_fu_1603_p1 = rs2_fu_1345_p4;

assign zext_ln294_2_fu_1892_p1 = grp_fu_1216_p2;

assign zext_ln294_fu_1598_p1 = rs1_fu_1335_p4;

assign zext_ln295_fu_1888_p1 = rd_reg_2827;

assign zext_ln306_1_fu_1593_p1 = rs2_fu_1345_p4;

assign zext_ln306_2_fu_1884_p1 = rd_reg_2827;

assign zext_ln306_fu_1588_p1 = rs1_fu_1335_p4;

assign zext_ln315_1_fu_1583_p1 = rs2_fu_1345_p4;

assign zext_ln315_2_fu_1862_p1 = trunc_ln315_fu_1858_p1;

assign zext_ln315_3_fu_1873_p1 = rd_reg_2827;

assign zext_ln315_fu_1578_p1 = rs1_fu_1335_p4;

assign zext_ln318_1_fu_1573_p1 = rs2_fu_1345_p4;

assign zext_ln318_2_fu_1843_p1 = trunc_ln318_fu_1839_p1;

assign zext_ln318_3_fu_1854_p1 = rd_reg_2827;

assign zext_ln318_fu_1568_p1 = rs1_fu_1335_p4;

assign zext_ln328_1_fu_1563_p1 = rs2_fu_1345_p4;

assign zext_ln328_2_fu_1835_p1 = rd_reg_2827;

assign zext_ln328_fu_1558_p1 = rs1_fu_1335_p4;

assign zext_ln336_1_fu_1653_p1 = rs2_fu_1345_p4;

assign zext_ln336_2_fu_1954_p1 = rd_reg_2827;

assign zext_ln336_fu_1648_p1 = rs1_fu_1335_p4;

assign zext_ln36_fu_1287_p1 = lshr_ln_fu_1277_p4;

assign zext_ln57_fu_1815_p1 = rd_fu_1355_p4;

assign zext_ln60_fu_1810_p1 = rd_fu_1355_p4;

assign zext_ln63_fu_1788_p1 = rd_fu_1355_p4;

assign zext_ln68_fu_1783_p1 = rd_fu_1355_p4;

assign zext_ln69_fu_2689_p1 = rs1_reg_2814;

assign zext_ln75_1_fu_1778_p1 = rs2_fu_1345_p4;

assign zext_ln75_fu_1773_p1 = rs1_fu_1335_p4;

assign zext_ln81_1_fu_1768_p1 = rs2_fu_1345_p4;

assign zext_ln81_fu_1763_p1 = rs1_fu_1335_p4;

assign zext_ln87_1_fu_1758_p1 = rs2_fu_1345_p4;

assign zext_ln87_fu_1753_p1 = rs1_fu_1335_p4;

assign zext_ln93_1_fu_1748_p1 = rs2_fu_1345_p4;

assign zext_ln93_fu_1743_p1 = rs1_fu_1335_p4;

assign zext_ln99_1_fu_1738_p1 = rs2_fu_1345_p4;

assign zext_ln99_fu_1733_p1 = rs1_fu_1335_p4;

always @ (posedge ap_clk) begin
    sext_ln45_reg_2857[0] <= 1'b0;
end

endmodule //processor
