$date
	Sun Oct 23 04:15:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#736454
b11 &
b11 %
1$
b11 !
1"
#736455
0"
#736458
b1010 &
b1010 %
#736462
b101 &
b101 %
#736466
b10000 &
b10000 %
#736470
b1000 &
b1000 %
#736474
b100 &
b100 %
#736478
b10 &
b10 %
#736482
b1 &
b1 %
1#
#736486
b0 &
0#
b0 %
0$
#1811994
b11010 &
b11010 %
1$
b11010 !
1"
#1811995
0"
#1811998
b1101 &
b1101 %
#1812002
b101000 &
b101000 %
#1812006
b10100 &
b10100 %
#1812010
b1010 &
b1010 %
#1812014
b101 &
b101 %
#1812018
b10000 &
b10000 %
#1812022
b1000 &
b1000 %
#1812026
b100 &
b100 %
#1812030
b10 &
b10 %
#1812034
b1 &
b1 %
1#
#1812038
b0 &
0#
b0 %
0$
#2769001
b11000 !
1"
#2769002
b11000 &
b11000 %
1$
#2769003
0"
#2769006
b1100 &
b1100 %
#2769010
b110 &
b110 %
#2769014
b11 &
b11 %
#2769018
b1010 &
b1010 %
#2769022
b101 &
b101 %
#2769026
b10000 &
b10000 %
#2769030
b1000 &
b1000 %
#2769034
b100 &
b100 %
#2769038
b10 &
b10 %
#2769042
b1 &
b1 %
1#
#2769046
b0 &
0#
b0 %
0$
#4500012
