module Add_8
	#(parameter N = 4)
	(input logic [N-1:0] a, b, c, d, e, f, g, h output logic [N-1:0] i);
	
	assign i = a + b + c + d + e + f + g + h;
	
endmodule 