#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 19 03:54:57 2020
# Process ID: 20140
# Current directory: C:/Users/student/Desktop/DS Project/psnr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21360 C:\Users\student\Desktop\DS Project\psnr\psnr.xpr
# Log file: C:/Users/student/Desktop/DS Project/psnr/vivado.log
# Journal file: C:/Users/student/Desktop/DS Project/psnr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/student/Desktop/DS Project/psnr/psnr.xpr}
update_compile_order -fileset sources_1
close_project
open_project C:/Users/student/Desktop/ssim/ssim.xpr
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  C:/Users/student/Desktop/ssim/ssim.srcs/sources_1/new/ssim.v]
set_property file_type SystemVerilog [get_files  C:/Users/student/Desktop/ssim/ssim.srcs/sim_1/new/test.v]
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/extracted_watermark1.txt} {C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/extracted_watermark.txt} {C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.sim/sim_1/behav/xsim/watermark_data.txt}}
launch_simulation
source test.tcl
run all
run all
close_sim
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_project
open_project C:/Users/student/Desktop/ssim/ssim.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
close_design
launch_simulation
source test.tcl
close_sim
launch_simulation
source test.tcl
close_sim
launch_simulation
source test.tcl
close_sim
launch_simulation
source test.tcl
close_sim
launch_simulation
source test.tcl
close_sim
launch_simulation
source test.tcl
close_sim
launch_simulation
source test.tcl
close_sim
launch_simulation
source test.tcl
close_sim
launch_simulation
source test.tcl
close_sim
launch_simulation
source test.tcl
close_sim
launch_simulation
source test.tcl
close_sim
launch_simulation
source test.tcl
close_sim
launch_simulation
source test.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
source test.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
source test.tcl
close_sim
export_ip_user_files -of_objects  [get_files C:/Users/student/Desktop/ssim/ssim.srcs/sources_1/new/ssim.v] -no_script -reset -force -quiet
remove_files  C:/Users/student/Desktop/ssim/ssim.srcs/sources_1/new/ssim.v
export_ip_user_files -of_objects  [get_files C:/Users/student/Desktop/ssim/ssim.srcs/sim_1/new/test.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/student/Desktop/ssim/ssim.srcs/sim_1/new/test.v
file delete -force C:/Users/student/Desktop/ssim/ssim.srcs/sim_1/new/test.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/student/Desktop/ssim/ssim.srcs/sim_1/new/ssim.v w ]
add_files -fileset sim_1 C:/Users/student/Desktop/ssim/ssim.srcs/sim_1/new/ssim.v
update_compile_order -fileset sim_1
set_property file_type SystemVerilog [get_files  C:/Users/student/Desktop/ssim/ssim.srcs/sim_1/new/ssim.v]
launch_simulation
source ssim.tcl
close_sim
launch_simulation
source ssim.tcl
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
close_sim
