Peripheral/src/ch32v00x_exti.o: ../Peripheral/src/ch32v00x_exti.c \
 /home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_exti.h \
 /home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x.h \
 /home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Core/core_riscv.h \
 /home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/User/system_ch32v00x.h \
 /home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/User/ch32v00x_conf.h \
 /home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_adc.h \
 /home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_dbgmcu.h \
 /home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_dma.h \
 /home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_flash.h \
 /home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_gpio.h \
 /home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_i2c.h \
 /home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/User/ch32v00x_it.h \
 /home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Debug/debug.h \
 /home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_iwdg.h \
 /home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_misc.h \
 /home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_pwr.h \
 /home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_rcc.h \
 /home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_spi.h \
 /home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_tim.h \
 /home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_usart.h \
 /home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_wwdg.h \
 /home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_opa.h \
 /home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x.h

/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_exti.h:

/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x.h:

/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Core/core_riscv.h:

/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/User/system_ch32v00x.h:

/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/User/ch32v00x_conf.h:

/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_adc.h:

/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_dbgmcu.h:

/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_dma.h:

/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_flash.h:

/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_gpio.h:

/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_i2c.h:

/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/User/ch32v00x_it.h:

/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Debug/debug.h:

/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_iwdg.h:

/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_misc.h:

/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_pwr.h:

/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_rcc.h:

/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_spi.h:

/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_tim.h:

/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_usart.h:

/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_wwdg.h:

/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x_opa.h:

/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/Peripheral/inc/ch32v00x.h:
