

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Tue Jul 11 11:48:04 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cnn
* Solution:       solution2
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.666 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1946887|  1946887| 19.469 ms | 19.469 ms |  1946887|  1946887|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                   Loop Name                   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop  |  1946885|  1946885|        16|         10|          1|  194688|    yes   |
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      -|       0|     668|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     421|     418|    -|
|Memory           |        2|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     281|    -|
|Register         |        -|      -|     497|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      6|     918|    1367|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U1  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  214|    0|
    |cnn_fcmp_32ns_32neOg_U3  |cnn_fcmp_32ns_32neOg  |        0|      0|   66|   66|    0|
    |cnn_fmul_32ns_32ndEe_U2  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  138|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  421|  418|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |cnn_mac_muladd_5nfYi_U4  |cnn_mac_muladd_5nfYi  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U       |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|   288|   32|     1|         9216|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        2|  0|   0|    0|   320|   64|     2|        10240|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln12_4_fu_440_p2      |     +    |      0|  0|  21|          14|           1|
    |add_ln15_5_fu_434_p2      |     +    |      0|  0|  17|          10|           1|
    |add_ln19_fu_428_p2        |     +    |      0|  0|  13|           4|           1|
    |add_ln31_2_fu_731_p2      |     +    |      0|  0|  15|           5|           5|
    |add_ln31_6_fu_640_p2      |     +    |      0|  0|  15|           5|           5|
    |add_ln31_7_fu_706_p2      |     +    |      0|  0|  15|           5|           5|
    |add_ln31_8_fu_720_p2      |     +    |      0|  0|  17|          10|          10|
    |add_ln31_9_fu_741_p2      |     +    |      0|  0|  15|          11|          11|
    |add_ln31_fu_308_p2        |     +    |      0|  0|  15|           5|           5|
    |add_ln39_6_fu_549_p2      |     +    |      0|  0|  23|          16|          16|
    |add_ln9_fu_446_p2         |     +    |      0|  0|  25|          18|           1|
    |c_fu_482_p2               |     +    |      0|  0|  15|           5|           1|
    |f_fu_525_p2               |     +    |      0|  0|  15|           6|           1|
    |r_fu_320_p2               |     +    |      0|  0|  15|           5|           1|
    |wc_fu_798_p2              |     +    |      0|  0|  10|           2|           1|
    |wr_fu_584_p2              |     +    |      0|  0|  10|           2|           1|
    |sub_ln31_1_fu_678_p2      |     -    |      0|  0|  15|          11|          11|
    |sub_ln31_fu_634_p2        |     -    |      0|  0|  15|           5|           5|
    |and_ln31_2_fu_578_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln31_fu_572_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln33_fu_758_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln38_fu_857_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln39_10_fu_515_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln39_11_fu_520_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln39_12_fu_402_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln39_7_fu_477_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln39_8_fu_358_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln39_9_fu_370_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln39_fu_467_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_326_p2       |   icmp   |      0|  0|  13|          14|          13|
    |icmp_ln15_fu_364_p2       |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln19_fu_352_p2       |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln22_fu_471_p2       |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln27_fu_784_p2       |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln3331_fu_346_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln33_2_fu_752_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln33_fu_684_p2       |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln38_2_fu_845_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln38_fu_839_p2       |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln9_fu_314_p2        |   icmp   |      0|  0|  18|          18|          18|
    |or_ln19_4_fu_594_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln19_fu_589_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln27_fu_780_p2         |    or    |      0|  0|   2|           2|           2|
    |or_ln31_64_fu_414_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln31_fu_408_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln38_fu_851_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln39_2_fu_396_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln39_fu_376_p2         |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0               |  select  |      0|  0|  32|           1|          32|
    |select_ln12_fu_815_p3     |  select  |      0|  0|  14|           1|           1|
    |select_ln15_fu_809_p3     |  select  |      0|  0|  10|           1|           1|
    |select_ln19_15_fu_611_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln19_16_fu_646_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln19_17_fu_690_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln19_18_fu_803_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln19_fu_599_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln27_fu_790_p3     |  select  |      0|  0|  32|           1|           1|
    |select_ln31_4_fu_535_p3   |  select  |      0|  0|   6|           1|           6|
    |select_ln31_5_fu_770_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln31_6_fu_560_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln31_fu_420_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln39_10_fu_382_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln39_11_fu_487_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln39_12_fu_764_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln39_13_fu_508_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln39_8_fu_452_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln39_9_fu_462_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln39_fu_332_p3     |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln31_fu_567_p2        |    xor   |      0|  0|   2|           2|           1|
    |xor_ln39_2_fu_390_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln39_fu_340_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 668|         271|         311|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  56|         13|    1|         13|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_208_p4                |   9|          2|    5|         10|
    |ap_phi_mux_f_0_phi_fu_230_p4                |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten114_phi_fu_173_p4  |   9|          2|   18|         36|
    |ap_phi_mux_indvar_flatten25_phi_fu_219_p4   |   9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten64_phi_fu_197_p4   |   9|          2|   14|         28|
    |ap_phi_mux_indvar_flatten_phi_fu_241_p4     |   9|          2|    4|          8|
    |ap_phi_mux_r_0_phi_fu_185_p4                |   9|          2|    5|         10|
    |ap_phi_mux_wc_0_phi_fu_263_p4               |   9|          2|    2|          4|
    |ap_phi_mux_wr_0_phi_fu_252_p4               |   9|          2|    2|          4|
    |c_0_reg_204                                 |   9|          2|    5|         10|
    |conv_1_bias_address0                        |  15|          3|    5|         15|
    |f_0_reg_226                                 |   9|          2|    6|         12|
    |grp_fu_270_p0                               |  15|          3|   32|         96|
    |grp_fu_270_p1                               |  15|          3|   32|         96|
    |indvar_flatten114_reg_169                   |   9|          2|   18|         36|
    |indvar_flatten25_reg_215                    |   9|          2|   10|         20|
    |indvar_flatten64_reg_193                    |   9|          2|   14|         28|
    |indvar_flatten_reg_237                      |   9|          2|    4|          8|
    |r_0_reg_181                                 |   9|          2|    5|         10|
    |w_sum_4_fu_106                              |   9|          2|   32|         64|
    |wc_0_reg_259                                |   9|          2|    2|          4|
    |wr_0_reg_248                                |   9|          2|    2|          4|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 281|         62|  235|        550|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln12_4_reg_987                    |  14|   0|   14|          0|
    |add_ln15_5_reg_982                    |  10|   0|   10|          0|
    |add_ln19_reg_977                      |   4|   0|    4|          0|
    |add_ln31_reg_893                      |   5|   0|    5|          0|
    |add_ln9_reg_997                       |  18|   0|   18|          0|
    |and_ln33_reg_1049                     |   1|   0|    1|          0|
    |and_ln33_reg_1049_pp0_iter1_reg       |   1|   0|    1|          0|
    |and_ln39_12_reg_957                   |   1|   0|    1|          0|
    |and_ln39_9_reg_932                    |   1|   0|    1|          0|
    |ap_CS_fsm                             |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |c_0_reg_204                           |   5|   0|    5|          0|
    |conv_1_bias_load_reg_992              |  32|   0|   32|          0|
    |conv_1_weights_0_loa_reg_1058         |  32|   0|   32|          0|
    |conv_out_addr_reg_1017                |  15|   0|   15|          0|
    |conv_out_addr_reg_1017_pp0_iter1_reg  |  15|   0|   15|          0|
    |f_0_reg_226                           |   6|   0|    6|          0|
    |icmp_ln12_reg_908                     |   1|   0|    1|          0|
    |icmp_ln3331_reg_927                   |   1|   0|    1|          0|
    |icmp_ln9_reg_898                      |   1|   0|    1|          0|
    |icmp_ln9_reg_898_pp0_iter1_reg        |   1|   0|    1|          0|
    |indvar_flatten114_reg_169             |  18|   0|   18|          0|
    |indvar_flatten25_reg_215              |  10|   0|   10|          0|
    |indvar_flatten64_reg_193              |  14|   0|   14|          0|
    |indvar_flatten_reg_237                |   4|   0|    4|          0|
    |input_load_reg_1063                   |  32|   0|   32|          0|
    |or_ln31_64_reg_966                    |   1|   0|    1|          0|
    |or_ln39_2_reg_951                     |   1|   0|    1|          0|
    |or_ln39_reg_938                       |   1|   0|    1|          0|
    |r_0_reg_181                           |   5|   0|    5|          0|
    |r_reg_902                             |   5|   0|    5|          0|
    |reg_283                               |  32|   0|   32|          0|
    |select_ln12_reg_1093                  |  14|   0|   14|          0|
    |select_ln15_reg_1088                  |  10|   0|   10|          0|
    |select_ln19_15_reg_1033               |   2|   0|    2|          0|
    |select_ln19_18_reg_1083               |   4|   0|    4|          0|
    |select_ln19_reg_1027                  |   2|   0|    2|          0|
    |select_ln27_reg_1068                  |  32|   0|   32|          0|
    |select_ln31_4_reg_1012                |   6|   0|    6|          0|
    |select_ln31_5_reg_1053                |  32|   0|   32|          0|
    |select_ln31_reg_971                   |   2|   0|    2|          0|
    |select_ln39_10_reg_945                |   6|   0|    6|          0|
    |select_ln39_11_reg_1007               |   5|   0|    5|          0|
    |select_ln39_8_reg_1002                |   5|   0|    5|          0|
    |select_ln39_reg_915                   |   5|   0|    5|          0|
    |tmp2_reg_1073                         |  32|   0|   32|          0|
    |w_sum_4_fu_106                        |  32|   0|   32|          0|
    |wc_0_reg_259                          |   2|   0|    2|          0|
    |wc_reg_1078                           |   2|   0|    2|          0|
    |wr_0_reg_248                          |   2|   0|    2|          0|
    |xor_ln39_reg_921                      |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 497|   0|  497|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_r_address0   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 10, D = 16, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 18 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 2 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%w_sum_4 = alloca float"   --->   Operation 19 'alloca' 'w_sum_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %w_sum_4" [conv_1.cpp:9]   --->   Operation 20 'store' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 21 [1/1] (1.18ns)   --->   "br label %1" [conv_1.cpp:9]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 3.95>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten114 = phi i18 [ 0, %0 ], [ %add_ln9, %W_Col_Loop_end ]" [conv_1.cpp:9]   --->   Operation 22 'phi' 'indvar_flatten114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln39_8, %W_Col_Loop_end ]" [conv_1.cpp:39]   --->   Operation 23 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten64 = phi i14 [ 0, %0 ], [ %select_ln12, %W_Col_Loop_end ]" [conv_1.cpp:12]   --->   Operation 24 'phi' 'indvar_flatten64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln39_11, %W_Col_Loop_end ]" [conv_1.cpp:39]   --->   Operation 25 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten25 = phi i10 [ 0, %0 ], [ %select_ln15, %W_Col_Loop_end ]" [conv_1.cpp:15]   --->   Operation 26 'phi' 'indvar_flatten25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %select_ln31_4, %W_Col_Loop_end ]" [conv_1.cpp:31]   --->   Operation 27 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %select_ln19_18, %W_Col_Loop_end ]" [conv_1.cpp:19]   --->   Operation 28 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %0 ], [ %select_ln19_15, %W_Col_Loop_end ]" [conv_1.cpp:19]   --->   Operation 29 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i6 %f_0 to i64" [conv_1.cpp:31]   --->   Operation 30 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln31" [conv_1.cpp:35]   --->   Operation 31 'getelementptr' 'conv_1_bias_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.66ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1.cpp:35]   --->   Operation 32 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i2 %wr_0 to i5" [conv_1.cpp:19]   --->   Operation 33 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.36ns)   --->   "%add_ln31 = add i5 %zext_ln19, %r_0" [conv_1.cpp:31]   --->   Operation 34 'add' 'add_ln31' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.44ns)   --->   "%icmp_ln9 = icmp eq i18 %indvar_flatten114, -67456" [conv_1.cpp:9]   --->   Operation 35 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.36ns)   --->   "%r = add i5 %r_0, 1" [conv_1.cpp:9]   --->   Operation 36 'add' 'r' <Predicate = (!icmp_ln9)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.34ns)   --->   "%icmp_ln12 = icmp eq i14 %indvar_flatten64, 7488" [conv_1.cpp:12]   --->   Operation 37 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln9)> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.79ns)   --->   "%select_ln39 = select i1 %icmp_ln12, i5 0, i5 %c_0" [conv_1.cpp:39]   --->   Operation 38 'select' 'select_ln39' <Predicate = (!icmp_ln9)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.61ns)   --->   "%xor_ln39 = xor i1 %icmp_ln12, true" [conv_1.cpp:39]   --->   Operation 39 'xor' 'xor_ln39' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.61ns)   --->   "%icmp_ln3331 = icmp eq i2 %wr_0, -2" [conv_1.cpp:33]   --->   Operation 40 'icmp' 'icmp_ln3331' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.12ns)   --->   "%icmp_ln19 = icmp eq i4 %indvar_flatten, -7" [conv_1.cpp:19]   --->   Operation 41 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln9)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_12)   --->   "%and_ln39_8 = and i1 %icmp_ln19, %xor_ln39" [conv_1.cpp:39]   --->   Operation 42 'and' 'and_ln39_8' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.19ns)   --->   "%icmp_ln15 = icmp eq i10 %indvar_flatten25, 288" [conv_1.cpp:15]   --->   Operation 43 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln9)> <Delay = 1.19> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.61ns)   --->   "%and_ln39_9 = and i1 %icmp_ln15, %xor_ln39" [conv_1.cpp:39]   --->   Operation 44 'and' 'and_ln39_9' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.61ns)   --->   "%or_ln39 = or i1 %and_ln39_9, %icmp_ln12" [conv_1.cpp:39]   --->   Operation 45 'or' 'or_ln39' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.75ns)   --->   "%select_ln39_10 = select i1 %or_ln39, i6 0, i6 %f_0" [conv_1.cpp:39]   --->   Operation 46 'select' 'select_ln39_10' <Predicate = (!icmp_ln9)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln39_2)   --->   "%xor_ln39_2 = xor i1 %icmp_ln15, true" [conv_1.cpp:39]   --->   Operation 47 'xor' 'xor_ln39_2' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln39_2 = or i1 %icmp_ln12, %xor_ln39_2" [conv_1.cpp:39]   --->   Operation 48 'or' 'or_ln39_2' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln39_12 = and i1 %and_ln39_8, %or_ln39_2" [conv_1.cpp:39]   --->   Operation 49 'and' 'and_ln39_12' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln31_64)   --->   "%or_ln31 = or i1 %and_ln39_12, %and_ln39_9" [conv_1.cpp:31]   --->   Operation 50 'or' 'or_ln31' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln31_64 = or i1 %or_ln31, %icmp_ln12" [conv_1.cpp:31]   --->   Operation 51 'or' 'or_ln31_64' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.62ns)   --->   "%select_ln31 = select i1 %or_ln31_64, i2 0, i2 %wr_0" [conv_1.cpp:31]   --->   Operation 52 'select' 'select_ln31' <Predicate = (!icmp_ln9)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.36ns)   --->   "%add_ln19 = add i4 %indvar_flatten, 1" [conv_1.cpp:19]   --->   Operation 53 'add' 'add_ln19' <Predicate = (!icmp_ln9)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.44ns)   --->   "%add_ln15_5 = add i10 %indvar_flatten25, 1" [conv_1.cpp:15]   --->   Operation 54 'add' 'add_ln15_5' <Predicate = (!icmp_ln9)> <Delay = 1.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.54ns)   --->   "%add_ln12_4 = add i14 %indvar_flatten64, 1" [conv_1.cpp:12]   --->   Operation 55 'add' 'add_ln12_4' <Predicate = (!icmp_ln9)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.66>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %0 ], [ %wc, %W_Col_Loop_end ]"   --->   Operation 56 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/2] (2.66ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1.cpp:35]   --->   Operation 57 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 58 [1/1] (1.59ns)   --->   "%add_ln9 = add i18 %indvar_flatten114, 1" [conv_1.cpp:9]   --->   Operation 58 'add' 'add_ln9' <Predicate = true> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %3, label %W_Col_Loop_begin" [conv_1.cpp:9]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.79ns)   --->   "%select_ln39_8 = select i1 %icmp_ln12, i5 %r, i5 %r_0" [conv_1.cpp:39]   --->   Operation 60 'select' 'select_ln39_8' <Predicate = (!icmp_ln9)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i5 %select_ln39_8 to i10" [conv_1.cpp:39]   --->   Operation 61 'zext' 'zext_ln39' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (2.84ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln39 = mul i10 %zext_ln39, 26" [conv_1.cpp:39]   --->   Operation 62 'mul' 'mul_ln39' <Predicate = (!icmp_ln9)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_13)   --->   "%select_ln39_9 = select i1 %icmp_ln12, i5 %r, i5 %add_ln31" [conv_1.cpp:39]   --->   Operation 63 'select' 'select_ln39_9' <Predicate = (!icmp_ln9 & !and_ln39_9 & !and_ln39_12)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_17)   --->   "%and_ln39 = and i1 %icmp_ln3331, %xor_ln39" [conv_1.cpp:39]   --->   Operation 64 'and' 'and_ln39' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.61ns)   --->   "%icmp_ln22 = icmp eq i2 %wc_0, -1" [conv_1.cpp:22]   --->   Operation 65 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_2)   --->   "%and_ln39_7 = and i1 %icmp_ln22, %xor_ln39" [conv_1.cpp:39]   --->   Operation 66 'and' 'and_ln39_7' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.36ns)   --->   "%c = add i5 %select_ln39, 1" [conv_1.cpp:12]   --->   Operation 67 'add' 'c' <Predicate = (!icmp_ln9 & and_ln39_9)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.79ns)   --->   "%select_ln39_11 = select i1 %and_ln39_9, i5 %c, i5 %select_ln39" [conv_1.cpp:39]   --->   Operation 68 'select' 'select_ln39_11' <Predicate = (!icmp_ln9)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln39_11 = zext i5 %select_ln39_11 to i10" [conv_1.cpp:39]   --->   Operation 69 'zext' 'zext_ln39_11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (2.75ns) (root node of the DSP)   --->   "%add_ln39 = add i10 %zext_ln39_11, %mul_ln39" [conv_1.cpp:39]   --->   Operation 70 'add' 'add_ln39' <Predicate = (!icmp_ln9)> <Delay = 2.75> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln39, i5 0)" [conv_1.cpp:39]   --->   Operation 71 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln39_12 = zext i15 %tmp to i16" [conv_1.cpp:39]   --->   Operation 72 'zext' 'zext_ln39_12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.79ns) (out node of the LUT)   --->   "%select_ln39_13 = select i1 %and_ln39_9, i5 %select_ln39_8, i5 %select_ln39_9" [conv_1.cpp:39]   --->   Operation 73 'select' 'select_ln39_13' <Predicate = (!icmp_ln9 & !and_ln39_12)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_17)   --->   "%and_ln39_10 = and i1 %and_ln39, %or_ln39_2" [conv_1.cpp:39]   --->   Operation 74 'and' 'and_ln39_10' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln31_2)   --->   "%and_ln39_11 = and i1 %and_ln39_7, %or_ln39_2" [conv_1.cpp:39]   --->   Operation 75 'and' 'and_ln39_11' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.37ns)   --->   "%f = add i6 %select_ln39_10, 1" [conv_1.cpp:15]   --->   Operation 76 'add' 'f' <Predicate = (!icmp_ln9)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln31_10 = zext i6 %f to i64" [conv_1.cpp:31]   --->   Operation 77 'zext' 'zext_ln31_10' <Predicate = (!icmp_ln9 & and_ln39_12)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.75ns)   --->   "%select_ln31_4 = select i1 %and_ln39_12, i6 %f, i6 %select_ln39_10" [conv_1.cpp:31]   --->   Operation 78 'select' 'select_ln31_4' <Predicate = (!icmp_ln9)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln31_42 = zext i6 %select_ln31_4 to i10" [conv_1.cpp:31]   --->   Operation 79 'zext' 'zext_ln31_42' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln31_43 = zext i6 %select_ln31_4 to i16" [conv_1.cpp:31]   --->   Operation 80 'zext' 'zext_ln31_43' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.56ns)   --->   "%add_ln39_6 = add i16 %zext_ln31_43, %zext_ln39_12" [conv_1.cpp:39]   --->   Operation 81 'add' 'add_ln39_6' <Predicate = (!icmp_ln9)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln39_13 = zext i16 %add_ln39_6 to i64" [conv_1.cpp:39]   --->   Operation 82 'zext' 'zext_ln39_13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln39_13" [conv_1.cpp:39]   --->   Operation 83 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_1 = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln31_10" [conv_1.cpp:35]   --->   Operation 84 'getelementptr' 'conv_1_bias_addr_1' <Predicate = (!icmp_ln9 & and_ln39_12)> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (2.66ns)   --->   "%conv_1_bias_load_1 = load float* %conv_1_bias_addr_1, align 4" [conv_1.cpp:35]   --->   Operation 85 'load' 'conv_1_bias_load_1' <Predicate = (!icmp_ln9 & and_ln39_12)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_16)   --->   "%select_ln31_6 = select i1 %and_ln39_12, i5 %select_ln39_8, i5 %select_ln39_13" [conv_1.cpp:31]   --->   Operation 86 'select' 'select_ln31_6' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.61ns)   --->   "%xor_ln31 = xor i1 %and_ln39_12, true" [conv_1.cpp:31]   --->   Operation 87 'xor' 'xor_ln31' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_17)   --->   "%and_ln31 = and i1 %and_ln39_10, %xor_ln31" [conv_1.cpp:31]   --->   Operation 88 'and' 'and_ln31' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln31_2 = and i1 %and_ln39_11, %xor_ln31" [conv_1.cpp:31]   --->   Operation 89 'and' 'and_ln31_2' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.00ns)   --->   "%wr = add i2 %select_ln31, 1" [conv_1.cpp:19]   --->   Operation 90 'add' 'wr' <Predicate = (!icmp_ln9)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln19 = or i1 %and_ln31_2, %and_ln39_12" [conv_1.cpp:19]   --->   Operation 91 'or' 'or_ln19' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln19_4 = or i1 %or_ln19, %or_ln39" [conv_1.cpp:19]   --->   Operation 92 'or' 'or_ln19_4' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln19 = select i1 %or_ln19_4, i2 0, i2 %wc_0" [conv_1.cpp:19]   --->   Operation 93 'select' 'select_ln19' <Predicate = (!icmp_ln9)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i2 %wr to i5" [conv_1.cpp:19]   --->   Operation 94 'zext' 'zext_ln19_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.62ns)   --->   "%select_ln19_15 = select i1 %and_ln31_2, i2 %wr, i2 %select_ln31" [conv_1.cpp:19]   --->   Operation 95 'select' 'select_ln19_15' <Predicate = (!icmp_ln9)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln31_44 = zext i2 %select_ln19_15 to i5" [conv_1.cpp:31]   --->   Operation 96 'zext' 'zext_ln31_44' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_33 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln19_15, i2 0)" [conv_1.cpp:31]   --->   Operation 97 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln31_45 = zext i4 %tmp_33 to i5" [conv_1.cpp:31]   --->   Operation 98 'zext' 'zext_ln31_45' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln31 = sub i5 %zext_ln31_45, %zext_ln31_44" [conv_1.cpp:31]   --->   Operation 99 'sub' 'sub_ln31' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.26> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [1/1] (1.36ns)   --->   "%add_ln31_6 = add i5 %select_ln39_8, %zext_ln19_4" [conv_1.cpp:31]   --->   Operation 100 'add' 'add_ln31_6' <Predicate = (!icmp_ln9)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.79ns) (out node of the LUT)   --->   "%select_ln19_16 = select i1 %and_ln31_2, i5 %add_ln31_6, i5 %select_ln31_6" [conv_1.cpp:19]   --->   Operation 101 'select' 'select_ln19_16' <Predicate = (!icmp_ln9)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_34 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln19_16, i5 0)" [conv_1.cpp:31]   --->   Operation 102 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln31_46 = zext i10 %tmp_34 to i11" [conv_1.cpp:31]   --->   Operation 103 'zext' 'zext_ln31_46' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_35 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln19_16, i2 0)" [conv_1.cpp:31]   --->   Operation 104 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln31_47 = zext i7 %tmp_35 to i11" [conv_1.cpp:31]   --->   Operation 105 'zext' 'zext_ln31_47' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln31_1 = sub i11 %zext_ln31_46, %zext_ln31_47" [conv_1.cpp:31]   --->   Operation 106 'sub' 'sub_ln31_1' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.26> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 107 [1/1] (0.61ns)   --->   "%icmp_ln33 = icmp eq i2 %wr, -2" [conv_1.cpp:33]   --->   Operation 107 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln19_17 = select i1 %and_ln31_2, i1 %icmp_ln33, i1 %and_ln31" [conv_1.cpp:19]   --->   Operation 108 'select' 'select_ln19_17' <Predicate = (!icmp_ln9)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i2 %select_ln19 to i5" [conv_1.cpp:22]   --->   Operation 109 'zext' 'zext_ln22' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln31_7 = zext i2 %select_ln19 to i5" [conv_1.cpp:31]   --->   Operation 110 'zext' 'zext_ln31_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (2.19ns) (root node of TernaryAdder)   --->   "%add_ln31_7 = add i5 %zext_ln31_7, %sub_ln31" [conv_1.cpp:31]   --->   Operation 111 'add' 'add_ln31_7' <Predicate = (!icmp_ln9)> <Delay = 2.19> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.26> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_45_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln31_7, i5 0)" [conv_1.cpp:31]   --->   Operation 112 'bitconcatenate' 'tmp_45_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.44ns)   --->   "%add_ln31_8 = add i10 %zext_ln31_42, %tmp_45_cast" [conv_1.cpp:31]   --->   Operation 113 'add' 'add_ln31_8' <Predicate = (!icmp_ln9)> <Delay = 1.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln31_48 = zext i10 %add_ln31_8 to i64" [conv_1.cpp:31]   --->   Operation 114 'zext' 'zext_ln31_48' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln31_48" [conv_1.cpp:31]   --->   Operation 115 'getelementptr' 'conv_1_weights_0_add' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.36ns)   --->   "%add_ln31_2 = add i5 %select_ln39_11, %zext_ln22" [conv_1.cpp:31]   --->   Operation 116 'add' 'add_ln31_2' <Predicate = (!icmp_ln9)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln31_49 = zext i5 %add_ln31_2 to i11" [conv_1.cpp:31]   --->   Operation 117 'zext' 'zext_ln31_49' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (2.46ns) (root node of TernaryAdder)   --->   "%add_ln31_9 = add i11 %zext_ln31_49, %sub_ln31_1" [conv_1.cpp:31]   --->   Operation 118 'add' 'add_ln31_9' <Predicate = (!icmp_ln9)> <Delay = 2.46> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.26> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln31_50 = zext i11 %add_ln31_9 to i64" [conv_1.cpp:31]   --->   Operation 119 'zext' 'zext_ln31_50' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln31_50" [conv_1.cpp:31]   --->   Operation 120 'getelementptr' 'input_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.61ns)   --->   "%icmp_ln33_2 = icmp eq i2 %select_ln19, -2" [conv_1.cpp:33]   --->   Operation 121 'icmp' 'icmp_ln33_2' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [2/2] (2.66ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [conv_1.cpp:31]   --->   Operation 122 'load' 'conv_1_weights_0_loa' <Predicate = (!icmp_ln9)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_3 : Operation 123 [2/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv_1.cpp:31]   --->   Operation 123 'load' 'input_load' <Predicate = (!icmp_ln9)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_3 : Operation 124 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln33 = and i1 %select_ln19_17, %icmp_ln33_2" [conv_1.cpp:33]   --->   Operation 124 'and' 'and_ln33' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %and_ln33, label %2, label %W_Col_Loop_begin.W_Col_Loop_end_crit_edge" [conv_1.cpp:33]   --->   Operation 125 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.27>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_5)   --->   "%select_ln39_12 = select i1 %or_ln39, float 0xBFA606D500000000, float %conv_1_bias_load" [conv_1.cpp:39]   --->   Operation 126 'select' 'select_ln39_12' <Predicate = (!icmp_ln9 & !and_ln39_12)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [1/2] (2.66ns)   --->   "%conv_1_bias_load_1 = load float* %conv_1_bias_addr_1, align 4" [conv_1.cpp:35]   --->   Operation 127 'load' 'conv_1_bias_load_1' <Predicate = (!icmp_ln9 & and_ln39_12)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 128 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln31_5 = select i1 %and_ln39_12, float %conv_1_bias_load_1, float %select_ln39_12" [conv_1.cpp:31]   --->   Operation 128 'select' 'select_ln31_5' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 129 [1/2] (2.66ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [conv_1.cpp:31]   --->   Operation 129 'load' 'conv_1_weights_0_loa' <Predicate = (!icmp_ln9)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 130 [1/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv_1.cpp:31]   --->   Operation 130 'load' 'input_load' <Predicate = (!icmp_ln9)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>

State 5 <SV = 4> <Delay = 8.44>
ST_5 : Operation 131 [3/3] (8.44ns)   --->   "%tmp2 = fmul float %conv_1_weights_0_loa, %input_load" [conv_1.cpp:31]   --->   Operation 131 'fmul' 'tmp2' <Predicate = (!icmp_ln9)> <Delay = 8.44> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.44>
ST_6 : Operation 132 [2/3] (8.44ns)   --->   "%tmp2 = fmul float %conv_1_weights_0_loa, %input_load" [conv_1.cpp:31]   --->   Operation 132 'fmul' 'tmp2' <Predicate = (!icmp_ln9)> <Delay = 8.44> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.44>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%w_sum_4_load = load float* %w_sum_4" [conv_1.cpp:27]   --->   Operation 133 'load' 'w_sum_4_load' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln27)   --->   "%or_ln27 = or i2 %select_ln19, %select_ln19_15" [conv_1.cpp:27]   --->   Operation 134 'or' 'or_ln27' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln27 = icmp eq i2 %or_ln27, 0" [conv_1.cpp:27]   --->   Operation 135 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.61ns)   --->   "%select_ln27 = select i1 %icmp_ln27, float 0.000000e+00, float %w_sum_4_load" [conv_1.cpp:27]   --->   Operation 136 'select' 'select_ln27' <Predicate = (!icmp_ln9)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 137 [1/3] (8.44ns)   --->   "%tmp2 = fmul float %conv_1_weights_0_loa, %input_load" [conv_1.cpp:31]   --->   Operation 137 'fmul' 'tmp2' <Predicate = (!icmp_ln9)> <Delay = 8.44> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (1.00ns)   --->   "%wc = add i2 %select_ln19, 1" [conv_1.cpp:22]   --->   Operation 138 'add' 'wc' <Predicate = (!icmp_ln9)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.21>
ST_8 : Operation 139 [4/4] (8.21ns)   --->   "%w_sum_06 = fadd float %select_ln27, %tmp2" [conv_1.cpp:31]   --->   Operation 139 'fadd' 'w_sum_06' <Predicate = (!icmp_ln9)> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.21>
ST_9 : Operation 140 [3/4] (8.21ns)   --->   "%w_sum_06 = fadd float %select_ln27, %tmp2" [conv_1.cpp:31]   --->   Operation 140 'fadd' 'w_sum_06' <Predicate = (!icmp_ln9)> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.21>
ST_10 : Operation 141 [2/4] (8.21ns)   --->   "%w_sum_06 = fadd float %select_ln27, %tmp2" [conv_1.cpp:31]   --->   Operation 141 'fadd' 'w_sum_06' <Predicate = (!icmp_ln9)> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.21>
ST_11 : Operation 142 [1/4] (8.21ns)   --->   "%w_sum_06 = fadd float %select_ln27, %tmp2" [conv_1.cpp:31]   --->   Operation 142 'fadd' 'w_sum_06' <Predicate = (!icmp_ln9)> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.65ns)   --->   "%select_ln19_18 = select i1 %or_ln31_64, i4 1, i4 %add_ln19" [conv_1.cpp:19]   --->   Operation 143 'select' 'select_ln19_18' <Predicate = (!icmp_ln9)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.66ns)   --->   "%select_ln15 = select i1 %or_ln39, i10 1, i10 %add_ln15_5" [conv_1.cpp:15]   --->   Operation 144 'select' 'select_ln15' <Predicate = (!icmp_ln9)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.84ns)   --->   "%select_ln12 = select i1 %icmp_ln12, i14 1, i14 %add_ln12_4" [conv_1.cpp:12]   --->   Operation 145 'select' 'select_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.84> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.21>
ST_12 : Operation 146 [1/1] (1.23ns)   --->   "store float %w_sum_06, float* %w_sum_4" [conv_1.cpp:33]   --->   Operation 146 'store' <Predicate = (!and_ln33)> <Delay = 1.23>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "br label %W_Col_Loop_end" [conv_1.cpp:33]   --->   Operation 147 'br' <Predicate = (!and_ln33)> <Delay = 0.00>
ST_12 : Operation 148 [4/4] (8.21ns)   --->   "%w_sum_9 = fadd float %w_sum_06, %select_ln31_5" [conv_1.cpp:35]   --->   Operation 148 'fadd' 'w_sum_9' <Predicate = (and_ln33)> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.21>
ST_13 : Operation 149 [3/4] (8.21ns)   --->   "%w_sum_9 = fadd float %w_sum_06, %select_ln31_5" [conv_1.cpp:35]   --->   Operation 149 'fadd' 'w_sum_9' <Predicate = (and_ln33)> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.21>
ST_14 : Operation 150 [2/4] (8.21ns)   --->   "%w_sum_9 = fadd float %w_sum_06, %select_ln31_5" [conv_1.cpp:35]   --->   Operation 150 'fadd' 'w_sum_9' <Predicate = (and_ln33)> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.21>
ST_15 : Operation 151 [1/4] (8.21ns)   --->   "%w_sum_9 = fadd float %w_sum_06, %select_ln31_5" [conv_1.cpp:35]   --->   Operation 151 'fadd' 'w_sum_9' <Predicate = (and_ln33)> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.78>
ST_16 : Operation 152 [2/2] (3.78ns)   --->   "%tmp_37 = fcmp ogt float %w_sum_9, 0.000000e+00" [conv_1.cpp:38]   --->   Operation 152 'fcmp' 'tmp_37' <Predicate = (and_ln33)> <Delay = 3.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 153 [1/1] (1.23ns)   --->   "store float %w_sum_9, float* %w_sum_4" [conv_1.cpp:42]   --->   Operation 153 'store' <Predicate = (and_ln33)> <Delay = 1.23>

State 17 <SV = 16> <Delay = 7.06>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([44 x i8]* @Row_Loop_Filter1_Loo)"   --->   Operation 154 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 194688, i64 194688, i64 194688)"   --->   Operation 155 'speclooptripcount' 'empty_13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Col_Loop_W_Row_Loop_s)"   --->   Operation 156 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @Filter1_Loop_W_Row_L)"   --->   Operation 157 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @W_Row_Loop_W_Col_Loo)"   --->   Operation 158 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_17 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1.cpp:23]   --->   Operation 159 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4)" [conv_1.cpp:23]   --->   Operation 160 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [conv_1.cpp:24]   --->   Operation 161 'specpipeline' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast float %w_sum_9 to i32" [conv_1.cpp:38]   --->   Operation 162 'bitcast' 'bitcast_ln38' <Predicate = (and_ln33)> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln38, i32 23, i32 30)" [conv_1.cpp:38]   --->   Operation 163 'partselect' 'tmp_36' <Predicate = (and_ln33)> <Delay = 0.00>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %bitcast_ln38 to i23" [conv_1.cpp:38]   --->   Operation 164 'trunc' 'trunc_ln38' <Predicate = (and_ln33)> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (1.12ns)   --->   "%icmp_ln38 = icmp ne i8 %tmp_36, -1" [conv_1.cpp:38]   --->   Operation 165 'icmp' 'icmp_ln38' <Predicate = (and_ln33)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [1/1] (1.48ns)   --->   "%icmp_ln38_2 = icmp eq i23 %trunc_ln38, 0" [conv_1.cpp:38]   --->   Operation 166 'icmp' 'icmp_ln38_2' <Predicate = (and_ln33)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%or_ln38 = or i1 %icmp_ln38_2, %icmp_ln38" [conv_1.cpp:38]   --->   Operation 167 'or' 'or_ln38' <Predicate = (and_ln33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 168 [1/2] (3.78ns)   --->   "%tmp_37 = fcmp ogt float %w_sum_9, 0.000000e+00" [conv_1.cpp:38]   --->   Operation 168 'fcmp' 'tmp_37' <Predicate = (and_ln33)> <Delay = 3.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%and_ln38 = and i1 %or_ln38, %tmp_37" [conv_1.cpp:38]   --->   Operation 169 'and' 'and_ln38' <Predicate = (and_ln33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 170 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln38 = select i1 %and_ln38, float %w_sum_9, float 0.000000e+00" [conv_1.cpp:38]   --->   Operation 170 'select' 'select_ln38' <Predicate = (and_ln33)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 171 [1/1] (2.66ns)   --->   "store float %select_ln38, float* %conv_out_addr, align 4" [conv_1.cpp:39]   --->   Operation 171 'store' <Predicate = (and_ln33)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "br label %W_Col_Loop_end" [conv_1.cpp:42]   --->   Operation 172 'br' <Predicate = (and_ln33)> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_s)" [conv_1.cpp:44]   --->   Operation 173 'specregionend' 'empty' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 174 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 18 <SV = 3> <Delay = 0.00>
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "ret void" [conv_1.cpp:50]   --->   Operation 175 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w_sum_4              (alloca           ) [ 0111111111111111110]
store_ln9            (store            ) [ 0000000000000000000]
br_ln9               (br               ) [ 0111111111111111110]
indvar_flatten114    (phi              ) [ 0011000000000000000]
r_0                  (phi              ) [ 0011000000000000000]
indvar_flatten64     (phi              ) [ 0010000000000000000]
c_0                  (phi              ) [ 0010000000000000000]
indvar_flatten25     (phi              ) [ 0010000000000000000]
f_0                  (phi              ) [ 0010000000000000000]
indvar_flatten       (phi              ) [ 0010000000000000000]
wr_0                 (phi              ) [ 0010000000000000000]
zext_ln31            (zext             ) [ 0000000000000000000]
conv_1_bias_addr     (getelementptr    ) [ 0001000000000000000]
zext_ln19            (zext             ) [ 0000000000000000000]
add_ln31             (add              ) [ 0001000000000000000]
icmp_ln9             (icmp             ) [ 0011111111111111110]
r                    (add              ) [ 0001000000000000000]
icmp_ln12            (icmp             ) [ 0001111111110000000]
select_ln39          (select           ) [ 0001000000000000000]
xor_ln39             (xor              ) [ 0001000000000000000]
icmp_ln3331          (icmp             ) [ 0001000000000000000]
icmp_ln19            (icmp             ) [ 0000000000000000000]
and_ln39_8           (and              ) [ 0000000000000000000]
icmp_ln15            (icmp             ) [ 0000000000000000000]
and_ln39_9           (and              ) [ 0001000000000000000]
or_ln39              (or               ) [ 0001111111110000000]
select_ln39_10       (select           ) [ 0001000000000000000]
xor_ln39_2           (xor              ) [ 0000000000000000000]
or_ln39_2            (or               ) [ 0001000000000000000]
and_ln39_12          (and              ) [ 0001100000000000000]
or_ln31              (or               ) [ 0000000000000000000]
or_ln31_64           (or               ) [ 0001111111110000000]
select_ln31          (select           ) [ 0001000000000000000]
add_ln19             (add              ) [ 0001111111110000000]
add_ln15_5           (add              ) [ 0001111111110000000]
add_ln12_4           (add              ) [ 0001111111110000000]
wc_0                 (phi              ) [ 0011000000000000000]
conv_1_bias_load     (load             ) [ 0000100000000000000]
add_ln9              (add              ) [ 0111111111111111110]
br_ln9               (br               ) [ 0000000000000000000]
select_ln39_8        (select           ) [ 0111111111111111110]
zext_ln39            (zext             ) [ 0000000000000000000]
mul_ln39             (mul              ) [ 0000000000000000000]
select_ln39_9        (select           ) [ 0000000000000000000]
and_ln39             (and              ) [ 0000000000000000000]
icmp_ln22            (icmp             ) [ 0000000000000000000]
and_ln39_7           (and              ) [ 0000000000000000000]
c                    (add              ) [ 0000000000000000000]
select_ln39_11       (select           ) [ 0111111111111111110]
zext_ln39_11         (zext             ) [ 0000000000000000000]
add_ln39             (add              ) [ 0000000000000000000]
tmp                  (bitconcatenate   ) [ 0000000000000000000]
zext_ln39_12         (zext             ) [ 0000000000000000000]
select_ln39_13       (select           ) [ 0000000000000000000]
and_ln39_10          (and              ) [ 0000000000000000000]
and_ln39_11          (and              ) [ 0000000000000000000]
f                    (add              ) [ 0000000000000000000]
zext_ln31_10         (zext             ) [ 0000000000000000000]
select_ln31_4        (select           ) [ 0111111111111111110]
zext_ln31_42         (zext             ) [ 0000000000000000000]
zext_ln31_43         (zext             ) [ 0000000000000000000]
add_ln39_6           (add              ) [ 0000000000000000000]
zext_ln39_13         (zext             ) [ 0000000000000000000]
conv_out_addr        (getelementptr    ) [ 0011111111111111110]
conv_1_bias_addr_1   (getelementptr    ) [ 0000100000000000000]
select_ln31_6        (select           ) [ 0000000000000000000]
xor_ln31             (xor              ) [ 0000000000000000000]
and_ln31             (and              ) [ 0000000000000000000]
and_ln31_2           (and              ) [ 0000000000000000000]
wr                   (add              ) [ 0000000000000000000]
or_ln19              (or               ) [ 0000000000000000000]
or_ln19_4            (or               ) [ 0000000000000000000]
select_ln19          (select           ) [ 0000111100000000000]
zext_ln19_4          (zext             ) [ 0000000000000000000]
select_ln19_15       (select           ) [ 0111111111111111110]
zext_ln31_44         (zext             ) [ 0000000000000000000]
tmp_33               (bitconcatenate   ) [ 0000000000000000000]
zext_ln31_45         (zext             ) [ 0000000000000000000]
sub_ln31             (sub              ) [ 0000000000000000000]
add_ln31_6           (add              ) [ 0000000000000000000]
select_ln19_16       (select           ) [ 0000000000000000000]
tmp_34               (bitconcatenate   ) [ 0000000000000000000]
zext_ln31_46         (zext             ) [ 0000000000000000000]
tmp_35               (bitconcatenate   ) [ 0000000000000000000]
zext_ln31_47         (zext             ) [ 0000000000000000000]
sub_ln31_1           (sub              ) [ 0000000000000000000]
icmp_ln33            (icmp             ) [ 0000000000000000000]
select_ln19_17       (select           ) [ 0000000000000000000]
zext_ln22            (zext             ) [ 0000000000000000000]
zext_ln31_7          (zext             ) [ 0000000000000000000]
add_ln31_7           (add              ) [ 0000000000000000000]
tmp_45_cast          (bitconcatenate   ) [ 0000000000000000000]
add_ln31_8           (add              ) [ 0000000000000000000]
zext_ln31_48         (zext             ) [ 0000000000000000000]
conv_1_weights_0_add (getelementptr    ) [ 0000100000000000000]
add_ln31_2           (add              ) [ 0000000000000000000]
zext_ln31_49         (zext             ) [ 0000000000000000000]
add_ln31_9           (add              ) [ 0000000000000000000]
zext_ln31_50         (zext             ) [ 0000000000000000000]
input_addr           (getelementptr    ) [ 0000100000000000000]
icmp_ln33_2          (icmp             ) [ 0000000000000000000]
and_ln33             (and              ) [ 0011111111111111110]
br_ln33              (br               ) [ 0000000000000000000]
select_ln39_12       (select           ) [ 0000000000000000000]
conv_1_bias_load_1   (load             ) [ 0000000000000000000]
select_ln31_5        (select           ) [ 0011111111111111000]
conv_1_weights_0_loa (load             ) [ 0000011100000000000]
input_load           (load             ) [ 0000011100000000000]
w_sum_4_load         (load             ) [ 0000000000000000000]
or_ln27              (or               ) [ 0000000000000000000]
icmp_ln27            (icmp             ) [ 0000000000000000000]
select_ln27          (select           ) [ 0000000011110000000]
tmp2                 (fmul             ) [ 0000000011110000000]
wc                   (add              ) [ 0111111111111111110]
w_sum_06             (fadd             ) [ 0011110000001111000]
select_ln19_18       (select           ) [ 0111111100001111110]
select_ln15          (select           ) [ 0111111100001111110]
select_ln12          (select           ) [ 0111111100001111110]
store_ln33           (store            ) [ 0000000000000000000]
br_ln33              (br               ) [ 0000000000000000000]
w_sum_9              (fadd             ) [ 0000001100000000110]
store_ln42           (store            ) [ 0000000000000000000]
specloopname_ln0     (specloopname     ) [ 0000000000000000000]
empty_13             (speclooptripcount) [ 0000000000000000000]
specloopname_ln0     (specloopname     ) [ 0000000000000000000]
specloopname_ln0     (specloopname     ) [ 0000000000000000000]
specloopname_ln0     (specloopname     ) [ 0000000000000000000]
specloopname_ln23    (specloopname     ) [ 0000000000000000000]
tmp_s                (specregionbegin  ) [ 0000000000000000000]
specpipeline_ln24    (specpipeline     ) [ 0000000000000000000]
bitcast_ln38         (bitcast          ) [ 0000000000000000000]
tmp_36               (partselect       ) [ 0000000000000000000]
trunc_ln38           (trunc            ) [ 0000000000000000000]
icmp_ln38            (icmp             ) [ 0000000000000000000]
icmp_ln38_2          (icmp             ) [ 0000000000000000000]
or_ln38              (or               ) [ 0000000000000000000]
tmp_37               (fcmp             ) [ 0000000000000000000]
and_ln38             (and              ) [ 0000000000000000000]
select_ln38          (select           ) [ 0000000000000000000]
store_ln39           (store            ) [ 0000000000000000000]
br_ln42              (br               ) [ 0000000000000000000]
empty                (specregionend    ) [ 0000000000000000000]
br_ln0               (br               ) [ 0111111111111111110]
ret_ln50             (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_weights_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_W_Row_Loop_s"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter1_Loop_W_Row_L"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Row_Loop_W_Col_Loo"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="w_sum_4_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_sum_4/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="conv_1_bias_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/2 conv_1_bias_load_1/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="conv_out_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="16" slack="0"/>
<pin id="127" dir="1" index="3" bw="15" slack="14"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="conv_1_bias_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="6" slack="0"/>
<pin id="134" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr_1/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="conv_1_weights_0_add_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="10" slack="0"/>
<pin id="142" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_add/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="input_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="11" slack="0"/>
<pin id="149" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_loa/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln39_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="15" slack="14"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/17 "/>
</bind>
</comp>

<comp id="169" class="1005" name="indvar_flatten114_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="18" slack="1"/>
<pin id="171" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten114 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="indvar_flatten114_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="18" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten114/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="r_0_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="1"/>
<pin id="183" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="r_0_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="5" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="indvar_flatten64_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="14" slack="1"/>
<pin id="195" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten64 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="indvar_flatten64_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="14" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten64/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="c_0_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="1"/>
<pin id="206" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="c_0_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="5" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="indvar_flatten25_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="1"/>
<pin id="217" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten25 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="indvar_flatten25_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="10" slack="1"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten25/2 "/>
</bind>
</comp>

<comp id="226" class="1005" name="f_0_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="1"/>
<pin id="228" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="f_0_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="6" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="indvar_flatten_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="indvar_flatten_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="4" slack="1"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="248" class="1005" name="wr_0_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="1"/>
<pin id="250" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="wr_0_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="2" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/2 "/>
</bind>
</comp>

<comp id="259" class="1005" name="wc_0_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="2"/>
<pin id="261" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="wc_0_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="2"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="2" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="0" index="1" bw="32" slack="1"/>
<pin id="273" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_06/8 w_sum_9/12 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="0" index="1" bw="32" slack="1"/>
<pin id="277" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_37/16 "/>
</bind>
</comp>

<comp id="283" class="1005" name="reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_06 w_sum_9 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="0" index="1" bw="32" slack="11"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/12 store_ln42/16 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln9_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln31_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln19_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln31_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="0"/>
<pin id="310" dir="0" index="1" bw="5" slack="0"/>
<pin id="311" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln9_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="18" slack="0"/>
<pin id="316" dir="0" index="1" bw="18" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="r_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln12_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="14" slack="0"/>
<pin id="328" dir="0" index="1" bw="14" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln39_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="5" slack="0"/>
<pin id="335" dir="0" index="2" bw="5" slack="0"/>
<pin id="336" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="xor_ln39_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln3331_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="0" index="1" bw="2" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln3331/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="icmp_ln19_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="4" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="and_ln39_8_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_8/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln15_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="0"/>
<pin id="366" dir="0" index="1" bw="10" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="and_ln39_9_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_9/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="or_ln39_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln39_10_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="6" slack="0"/>
<pin id="385" dir="0" index="2" bw="6" slack="0"/>
<pin id="386" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_10/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="xor_ln39_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39_2/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="or_ln39_2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_2/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="and_ln39_12_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_12/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="or_ln31_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="or_ln31_64_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_64/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="select_ln31_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="2" slack="0"/>
<pin id="423" dir="0" index="2" bw="2" slack="0"/>
<pin id="424" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln19_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln15_5_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="10" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_5/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln12_4_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="14" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="14" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_4/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln9_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="18" slack="1"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="select_ln39_8_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="1"/>
<pin id="454" dir="0" index="1" bw="5" slack="1"/>
<pin id="455" dir="0" index="2" bw="5" slack="1"/>
<pin id="456" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_8/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln39_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="select_ln39_9_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="0" index="1" bw="5" slack="1"/>
<pin id="465" dir="0" index="2" bw="5" slack="1"/>
<pin id="466" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_9/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="and_ln39_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="1"/>
<pin id="469" dir="0" index="1" bw="1" slack="1"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="icmp_ln22_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="2" slack="0"/>
<pin id="473" dir="0" index="1" bw="2" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="and_ln39_7_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="1"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_7/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="c_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="1"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="select_ln39_11_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="1"/>
<pin id="489" dir="0" index="1" bw="5" slack="0"/>
<pin id="490" dir="0" index="2" bw="5" slack="1"/>
<pin id="491" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_11/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln39_11_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="5" slack="0"/>
<pin id="495" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_11/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="15" slack="0"/>
<pin id="499" dir="0" index="1" bw="10" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln39_12_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="15" slack="0"/>
<pin id="506" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_12/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="select_ln39_13_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="0" index="1" bw="5" slack="0"/>
<pin id="511" dir="0" index="2" bw="5" slack="0"/>
<pin id="512" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_13/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="and_ln39_10_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="1"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_10/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="and_ln39_11_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="1"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_11/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="f_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="1"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln31_10_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="0"/>
<pin id="532" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_10/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="select_ln31_4_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="1"/>
<pin id="537" dir="0" index="1" bw="6" slack="0"/>
<pin id="538" dir="0" index="2" bw="6" slack="1"/>
<pin id="539" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_4/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln31_42_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="6" slack="0"/>
<pin id="543" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_42/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln31_43_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="6" slack="0"/>
<pin id="547" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_43/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="add_ln39_6_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="6" slack="0"/>
<pin id="551" dir="0" index="1" bw="15" slack="0"/>
<pin id="552" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_6/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="zext_ln39_13_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="0"/>
<pin id="557" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_13/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="select_ln31_6_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="0" index="1" bw="5" slack="0"/>
<pin id="563" dir="0" index="2" bw="5" slack="0"/>
<pin id="564" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_6/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="xor_ln31_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln31/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="and_ln31_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="and_ln31_2_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31_2/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="wr_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2" slack="1"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="or_ln19_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="1"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="or_ln19_4_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="1"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_4/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="select_ln19_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="2" slack="0"/>
<pin id="602" dir="0" index="2" bw="2" slack="0"/>
<pin id="603" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln19_4_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="2" slack="0"/>
<pin id="609" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_4/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="select_ln19_15_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="2" slack="0"/>
<pin id="614" dir="0" index="2" bw="2" slack="1"/>
<pin id="615" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_15/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln31_44_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="2" slack="0"/>
<pin id="620" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_44/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_33_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="4" slack="0"/>
<pin id="624" dir="0" index="1" bw="2" slack="0"/>
<pin id="625" dir="0" index="2" bw="1" slack="0"/>
<pin id="626" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln31_45_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="0"/>
<pin id="632" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_45/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sub_ln31_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="4" slack="0"/>
<pin id="636" dir="0" index="1" bw="2" slack="0"/>
<pin id="637" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln31/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="add_ln31_6_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="5" slack="0"/>
<pin id="642" dir="0" index="1" bw="2" slack="0"/>
<pin id="643" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_6/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="select_ln19_16_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="5" slack="0"/>
<pin id="649" dir="0" index="2" bw="5" slack="0"/>
<pin id="650" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_16/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_34_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="10" slack="0"/>
<pin id="656" dir="0" index="1" bw="5" slack="0"/>
<pin id="657" dir="0" index="2" bw="1" slack="0"/>
<pin id="658" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln31_46_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="10" slack="0"/>
<pin id="664" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_46/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_35_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="7" slack="0"/>
<pin id="668" dir="0" index="1" bw="5" slack="0"/>
<pin id="669" dir="0" index="2" bw="1" slack="0"/>
<pin id="670" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln31_47_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="7" slack="0"/>
<pin id="676" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_47/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="sub_ln31_1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="10" slack="0"/>
<pin id="680" dir="0" index="1" bw="7" slack="0"/>
<pin id="681" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln31_1/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="icmp_ln33_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="2" slack="0"/>
<pin id="686" dir="0" index="1" bw="2" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="select_ln19_17_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="0" index="2" bw="1" slack="0"/>
<pin id="694" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_17/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="zext_ln22_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="2" slack="0"/>
<pin id="700" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="zext_ln31_7_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="2" slack="0"/>
<pin id="704" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_7/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="add_ln31_7_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="0"/>
<pin id="708" dir="0" index="1" bw="5" slack="0"/>
<pin id="709" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_7/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_45_cast_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="10" slack="0"/>
<pin id="714" dir="0" index="1" bw="5" slack="0"/>
<pin id="715" dir="0" index="2" bw="1" slack="0"/>
<pin id="716" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45_cast/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="add_ln31_8_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="6" slack="0"/>
<pin id="722" dir="0" index="1" bw="10" slack="0"/>
<pin id="723" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_8/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln31_48_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="10" slack="0"/>
<pin id="728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_48/3 "/>
</bind>
</comp>

<comp id="731" class="1004" name="add_ln31_2_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="5" slack="0"/>
<pin id="733" dir="0" index="1" bw="2" slack="0"/>
<pin id="734" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_2/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="zext_ln31_49_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="5" slack="0"/>
<pin id="739" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_49/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="add_ln31_9_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="5" slack="0"/>
<pin id="743" dir="0" index="1" bw="11" slack="0"/>
<pin id="744" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_9/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln31_50_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="11" slack="0"/>
<pin id="749" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_50/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="icmp_ln33_2_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="2" slack="0"/>
<pin id="754" dir="0" index="1" bw="2" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_2/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="and_ln33_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="select_ln39_12_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="2"/>
<pin id="766" dir="0" index="1" bw="32" slack="0"/>
<pin id="767" dir="0" index="2" bw="32" slack="1"/>
<pin id="768" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_12/4 "/>
</bind>
</comp>

<comp id="770" class="1004" name="select_ln31_5_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="2"/>
<pin id="772" dir="0" index="1" bw="32" slack="0"/>
<pin id="773" dir="0" index="2" bw="32" slack="0"/>
<pin id="774" dir="1" index="3" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_5/4 "/>
</bind>
</comp>

<comp id="777" class="1004" name="w_sum_4_load_load_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="6"/>
<pin id="779" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_sum_4_load/7 "/>
</bind>
</comp>

<comp id="780" class="1004" name="or_ln27_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="2" slack="4"/>
<pin id="782" dir="0" index="1" bw="2" slack="4"/>
<pin id="783" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/7 "/>
</bind>
</comp>

<comp id="784" class="1004" name="icmp_ln27_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="2" slack="0"/>
<pin id="786" dir="0" index="1" bw="2" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/7 "/>
</bind>
</comp>

<comp id="790" class="1004" name="select_ln27_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="32" slack="0"/>
<pin id="793" dir="0" index="2" bw="32" slack="0"/>
<pin id="794" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/7 "/>
</bind>
</comp>

<comp id="798" class="1004" name="wc_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="2" slack="4"/>
<pin id="800" dir="0" index="1" bw="1" slack="0"/>
<pin id="801" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/7 "/>
</bind>
</comp>

<comp id="803" class="1004" name="select_ln19_18_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="9"/>
<pin id="805" dir="0" index="1" bw="4" slack="0"/>
<pin id="806" dir="0" index="2" bw="4" slack="9"/>
<pin id="807" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_18/11 "/>
</bind>
</comp>

<comp id="809" class="1004" name="select_ln15_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="9"/>
<pin id="811" dir="0" index="1" bw="10" slack="0"/>
<pin id="812" dir="0" index="2" bw="10" slack="9"/>
<pin id="813" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/11 "/>
</bind>
</comp>

<comp id="815" class="1004" name="select_ln12_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="9"/>
<pin id="817" dir="0" index="1" bw="14" slack="0"/>
<pin id="818" dir="0" index="2" bw="14" slack="9"/>
<pin id="819" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12/11 "/>
</bind>
</comp>

<comp id="821" class="1004" name="bitcast_ln38_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="2"/>
<pin id="823" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln38/17 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_36_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="8" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="0"/>
<pin id="828" dir="0" index="2" bw="6" slack="0"/>
<pin id="829" dir="0" index="3" bw="6" slack="0"/>
<pin id="830" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36/17 "/>
</bind>
</comp>

<comp id="835" class="1004" name="trunc_ln38_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="0"/>
<pin id="837" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/17 "/>
</bind>
</comp>

<comp id="839" class="1004" name="icmp_ln38_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="0"/>
<pin id="841" dir="0" index="1" bw="8" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/17 "/>
</bind>
</comp>

<comp id="845" class="1004" name="icmp_ln38_2_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="23" slack="0"/>
<pin id="847" dir="0" index="1" bw="23" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38_2/17 "/>
</bind>
</comp>

<comp id="851" class="1004" name="or_ln38_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38/17 "/>
</bind>
</comp>

<comp id="857" class="1004" name="and_ln38_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38/17 "/>
</bind>
</comp>

<comp id="863" class="1004" name="select_ln38_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="32" slack="2"/>
<pin id="866" dir="0" index="2" bw="32" slack="0"/>
<pin id="867" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/17 "/>
</bind>
</comp>

<comp id="872" class="1007" name="grp_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="5" slack="0"/>
<pin id="874" dir="0" index="1" bw="10" slack="0"/>
<pin id="875" dir="0" index="2" bw="5" slack="0"/>
<pin id="876" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39/3 add_ln39/3 "/>
</bind>
</comp>

<comp id="881" class="1005" name="w_sum_4_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="0"/>
<pin id="883" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="w_sum_4 "/>
</bind>
</comp>

<comp id="888" class="1005" name="conv_1_bias_addr_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="5" slack="1"/>
<pin id="890" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="893" class="1005" name="add_ln31_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="5" slack="1"/>
<pin id="895" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="898" class="1005" name="icmp_ln9_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="1"/>
<pin id="900" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="902" class="1005" name="r_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="5" slack="1"/>
<pin id="904" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="908" class="1005" name="icmp_ln12_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="1"/>
<pin id="910" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="915" class="1005" name="select_ln39_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="5" slack="1"/>
<pin id="917" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln39 "/>
</bind>
</comp>

<comp id="921" class="1005" name="xor_ln39_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="1"/>
<pin id="923" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln39 "/>
</bind>
</comp>

<comp id="927" class="1005" name="icmp_ln3331_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="1"/>
<pin id="929" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln3331 "/>
</bind>
</comp>

<comp id="932" class="1005" name="and_ln39_9_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="1"/>
<pin id="934" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln39_9 "/>
</bind>
</comp>

<comp id="938" class="1005" name="or_ln39_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="1"/>
<pin id="940" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln39 "/>
</bind>
</comp>

<comp id="945" class="1005" name="select_ln39_10_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="6" slack="1"/>
<pin id="947" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln39_10 "/>
</bind>
</comp>

<comp id="951" class="1005" name="or_ln39_2_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="1"/>
<pin id="953" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln39_2 "/>
</bind>
</comp>

<comp id="957" class="1005" name="and_ln39_12_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="1"/>
<pin id="959" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln39_12 "/>
</bind>
</comp>

<comp id="966" class="1005" name="or_ln31_64_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="9"/>
<pin id="968" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="or_ln31_64 "/>
</bind>
</comp>

<comp id="971" class="1005" name="select_ln31_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="2" slack="1"/>
<pin id="973" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="977" class="1005" name="add_ln19_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="4" slack="9"/>
<pin id="979" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="982" class="1005" name="add_ln15_5_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="10" slack="9"/>
<pin id="984" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opset="add_ln15_5 "/>
</bind>
</comp>

<comp id="987" class="1005" name="add_ln12_4_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="14" slack="9"/>
<pin id="989" dir="1" index="1" bw="14" slack="9"/>
</pin_list>
<bind>
<opset="add_ln12_4 "/>
</bind>
</comp>

<comp id="992" class="1005" name="conv_1_bias_load_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="1"/>
<pin id="994" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

<comp id="997" class="1005" name="add_ln9_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="18" slack="1"/>
<pin id="999" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="select_ln39_8_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="5" slack="1"/>
<pin id="1004" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln39_8 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="select_ln39_11_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="5" slack="1"/>
<pin id="1009" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln39_11 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="select_ln31_4_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="6" slack="1"/>
<pin id="1014" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31_4 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="conv_out_addr_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="15" slack="14"/>
<pin id="1019" dir="1" index="1" bw="15" slack="14"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="1022" class="1005" name="conv_1_bias_addr_1_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="5" slack="1"/>
<pin id="1024" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr_1 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="select_ln19_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="2" slack="4"/>
<pin id="1029" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="select_ln19 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="select_ln19_15_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="2" slack="1"/>
<pin id="1035" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln19_15 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="conv_1_weights_0_add_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="9" slack="1"/>
<pin id="1041" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_add "/>
</bind>
</comp>

<comp id="1044" class="1005" name="input_addr_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="10" slack="1"/>
<pin id="1046" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1049" class="1005" name="and_ln33_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="9"/>
<pin id="1051" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln33 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="select_ln31_5_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="8"/>
<pin id="1055" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="select_ln31_5 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="conv_1_weights_0_loa_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="1"/>
<pin id="1060" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_loa "/>
</bind>
</comp>

<comp id="1063" class="1005" name="input_load_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="1"/>
<pin id="1065" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="1068" class="1005" name="select_ln27_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="1"/>
<pin id="1070" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="tmp2_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="1"/>
<pin id="1075" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="wc_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="2" slack="1"/>
<pin id="1080" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="1083" class="1005" name="select_ln19_18_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="4" slack="1"/>
<pin id="1085" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln19_18 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="select_ln15_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="10" slack="1"/>
<pin id="1090" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln15 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="select_ln12_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="14" slack="1"/>
<pin id="1095" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="138" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="145" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="185" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="20" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="22" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="282"><net_src comp="10" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="270" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="10" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="230" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="307"><net_src comp="252" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="185" pin="4"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="173" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="28" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="185" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="197" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="32" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="14" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="208" pin="4"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="326" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="34" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="252" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="36" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="241" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="38" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="340" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="219" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="40" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="340" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="326" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="20" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="230" pin="4"/><net_sink comp="382" pin=2"/></net>

<net id="394"><net_src comp="364" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="34" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="326" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="390" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="358" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="396" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="370" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="326" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="24" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="252" pin="4"/><net_sink comp="420" pin=2"/></net>

<net id="432"><net_src comp="241" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="42" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="219" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="44" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="197" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="46" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="169" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="48" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="181" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="452" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="475"><net_src comp="263" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="52" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="30" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="482" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="487" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="54" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="14" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="507"><net_src comp="497" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="452" pin="3"/><net_sink comp="508" pin=1"/></net>

<net id="514"><net_src comp="462" pin="3"/><net_sink comp="508" pin=2"/></net>

<net id="519"><net_src comp="467" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="477" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="56" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="533"><net_src comp="525" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="540"><net_src comp="525" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="535" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="535" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="545" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="504" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="549" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="565"><net_src comp="452" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="566"><net_src comp="508" pin="3"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="34" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="515" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="567" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="520" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="567" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="58" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="578" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="598"><net_src comp="589" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="604"><net_src comp="594" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="24" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="263" pin="4"/><net_sink comp="599" pin=2"/></net>

<net id="610"><net_src comp="584" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="616"><net_src comp="578" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="584" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="611" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="627"><net_src comp="60" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="611" pin="3"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="24" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="633"><net_src comp="622" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="630" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="618" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="452" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="607" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="651"><net_src comp="578" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="640" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="560" pin="3"/><net_sink comp="646" pin=2"/></net>

<net id="659"><net_src comp="62" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="646" pin="3"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="14" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="665"><net_src comp="654" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="671"><net_src comp="64" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="646" pin="3"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="24" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="677"><net_src comp="666" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="682"><net_src comp="662" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="674" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="584" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="36" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="695"><net_src comp="578" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="684" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="572" pin="2"/><net_sink comp="690" pin=2"/></net>

<net id="701"><net_src comp="599" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="599" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="702" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="634" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="717"><net_src comp="62" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="706" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="14" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="724"><net_src comp="541" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="712" pin="3"/><net_sink comp="720" pin=1"/></net>

<net id="729"><net_src comp="720" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="735"><net_src comp="487" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="698" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="740"><net_src comp="731" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="737" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="678" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="741" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="756"><net_src comp="599" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="36" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="690" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="752" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="769"><net_src comp="66" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="775"><net_src comp="117" pin="3"/><net_sink comp="770" pin=1"/></net>

<net id="776"><net_src comp="764" pin="3"/><net_sink comp="770" pin=2"/></net>

<net id="788"><net_src comp="780" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="24" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="795"><net_src comp="784" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="10" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="777" pin="1"/><net_sink comp="790" pin=2"/></net>

<net id="802"><net_src comp="58" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="808"><net_src comp="42" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="814"><net_src comp="44" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="820"><net_src comp="46" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="824"><net_src comp="283" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="831"><net_src comp="94" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="821" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="833"><net_src comp="96" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="834"><net_src comp="98" pin="0"/><net_sink comp="825" pin=3"/></net>

<net id="838"><net_src comp="821" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="825" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="100" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="835" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="102" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="855"><net_src comp="845" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="839" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="851" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="278" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="868"><net_src comp="857" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="869"><net_src comp="283" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="870"><net_src comp="10" pin="0"/><net_sink comp="863" pin=2"/></net>

<net id="871"><net_src comp="863" pin="3"/><net_sink comp="164" pin=1"/></net>

<net id="877"><net_src comp="458" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="50" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="879"><net_src comp="493" pin="1"/><net_sink comp="872" pin=2"/></net>

<net id="880"><net_src comp="872" pin="3"/><net_sink comp="497" pin=1"/></net>

<net id="884"><net_src comp="106" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="887"><net_src comp="881" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="891"><net_src comp="110" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="896"><net_src comp="308" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="901"><net_src comp="314" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="320" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="911"><net_src comp="326" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="914"><net_src comp="908" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="918"><net_src comp="332" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="924"><net_src comp="340" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="930"><net_src comp="346" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="935"><net_src comp="370" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="941"><net_src comp="376" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="944"><net_src comp="938" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="948"><net_src comp="382" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="954"><net_src comp="396" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="956"><net_src comp="951" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="960"><net_src comp="402" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="962"><net_src comp="957" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="963"><net_src comp="957" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="964"><net_src comp="957" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="965"><net_src comp="957" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="969"><net_src comp="414" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="974"><net_src comp="420" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="611" pin=2"/></net>

<net id="980"><net_src comp="428" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="803" pin=2"/></net>

<net id="985"><net_src comp="434" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="809" pin=2"/></net>

<net id="990"><net_src comp="440" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="815" pin=2"/></net>

<net id="995"><net_src comp="117" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="764" pin=2"/></net>

<net id="1000"><net_src comp="446" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="1005"><net_src comp="452" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="1010"><net_src comp="487" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="1015"><net_src comp="535" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1020"><net_src comp="123" pin="3"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="1025"><net_src comp="130" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1030"><net_src comp="599" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1032"><net_src comp="1027" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1036"><net_src comp="611" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1038"><net_src comp="1033" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1042"><net_src comp="138" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="1047"><net_src comp="145" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1052"><net_src comp="758" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1056"><net_src comp="770" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="1061"><net_src comp="152" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="1066"><net_src comp="158" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="1071"><net_src comp="790" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="1076"><net_src comp="274" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="1081"><net_src comp="798" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="1086"><net_src comp="803" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1091"><net_src comp="809" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="1096"><net_src comp="815" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="197" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: conv_out | {17 }
	Port: conv_1_bias | {}
	Port: conv_1_weights_0 | {}
 - Input state : 
	Port: conv_1 : input_r | {3 4 }
	Port: conv_1 : conv_1_bias | {2 3 4 }
	Port: conv_1 : conv_1_weights_0 | {3 4 }
  - Chain level:
	State 1
		store_ln9 : 1
	State 2
		zext_ln31 : 1
		conv_1_bias_addr : 2
		conv_1_bias_load : 3
		zext_ln19 : 1
		add_ln31 : 2
		icmp_ln9 : 1
		r : 1
		icmp_ln12 : 1
		select_ln39 : 2
		xor_ln39 : 2
		icmp_ln3331 : 1
		icmp_ln19 : 1
		and_ln39_8 : 2
		icmp_ln15 : 1
		and_ln39_9 : 2
		or_ln39 : 2
		select_ln39_10 : 2
		xor_ln39_2 : 2
		or_ln39_2 : 2
		and_ln39_12 : 2
		or_ln31 : 2
		or_ln31_64 : 2
		select_ln31 : 2
		add_ln19 : 1
		add_ln15_5 : 1
		add_ln12_4 : 1
	State 3
		zext_ln39 : 1
		mul_ln39 : 2
		icmp_ln22 : 1
		and_ln39_7 : 2
		select_ln39_11 : 1
		zext_ln39_11 : 2
		add_ln39 : 3
		tmp : 4
		zext_ln39_12 : 5
		select_ln39_13 : 1
		and_ln39_11 : 2
		zext_ln31_10 : 1
		select_ln31_4 : 1
		zext_ln31_42 : 2
		zext_ln31_43 : 2
		add_ln39_6 : 6
		zext_ln39_13 : 7
		conv_out_addr : 8
		conv_1_bias_addr_1 : 2
		conv_1_bias_load_1 : 3
		select_ln31_6 : 2
		and_ln31_2 : 2
		or_ln19 : 2
		or_ln19_4 : 2
		select_ln19 : 2
		zext_ln19_4 : 1
		select_ln19_15 : 2
		zext_ln31_44 : 3
		tmp_33 : 3
		zext_ln31_45 : 4
		sub_ln31 : 5
		add_ln31_6 : 2
		select_ln19_16 : 2
		tmp_34 : 3
		zext_ln31_46 : 4
		tmp_35 : 3
		zext_ln31_47 : 4
		sub_ln31_1 : 5
		icmp_ln33 : 1
		select_ln19_17 : 2
		zext_ln22 : 3
		zext_ln31_7 : 3
		add_ln31_7 : 6
		tmp_45_cast : 7
		add_ln31_8 : 8
		zext_ln31_48 : 9
		conv_1_weights_0_add : 10
		add_ln31_2 : 4
		zext_ln31_49 : 5
		add_ln31_9 : 6
		zext_ln31_50 : 7
		input_addr : 8
		icmp_ln33_2 : 3
		conv_1_weights_0_loa : 11
		input_load : 9
		and_ln33 : 4
		br_ln33 : 4
	State 4
		select_ln31_5 : 1
	State 5
	State 6
	State 7
		select_ln27 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		tmp_36 : 1
		trunc_ln38 : 1
		icmp_ln38 : 2
		icmp_ln38_2 : 2
		or_ln38 : 3
		and_ln38 : 3
		select_ln38 : 3
		store_ln39 : 4
		empty : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_270      |    2    |   227   |   214   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_274      |    3    |   128   |   138   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln31_fu_308    |    0    |    0    |    15   |
|          |        r_fu_320       |    0    |    0    |    15   |
|          |    add_ln19_fu_428    |    0    |    0    |    13   |
|          |   add_ln15_5_fu_434   |    0    |    0    |    17   |
|          |   add_ln12_4_fu_440   |    0    |    0    |    21   |
|          |     add_ln9_fu_446    |    0    |    0    |    25   |
|          |        c_fu_482       |    0    |    0    |    15   |
|    add   |        f_fu_525       |    0    |    0    |    15   |
|          |   add_ln39_6_fu_549   |    0    |    0    |    22   |
|          |       wr_fu_584       |    0    |    0    |    10   |
|          |   add_ln31_6_fu_640   |    0    |    0    |    15   |
|          |   add_ln31_7_fu_706   |    0    |    0    |    15   |
|          |   add_ln31_8_fu_720   |    0    |    0    |    17   |
|          |   add_ln31_2_fu_731   |    0    |    0    |    15   |
|          |   add_ln31_9_fu_741   |    0    |    0    |    15   |
|          |       wc_fu_798       |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln39_fu_332  |    0    |    0    |    5    |
|          | select_ln39_10_fu_382 |    0    |    0    |    6    |
|          |   select_ln31_fu_420  |    0    |    0    |    2    |
|          |  select_ln39_8_fu_452 |    0    |    0    |    5    |
|          |  select_ln39_9_fu_462 |    0    |    0    |    5    |
|          | select_ln39_11_fu_487 |    0    |    0    |    5    |
|          | select_ln39_13_fu_508 |    0    |    0    |    5    |
|          |  select_ln31_4_fu_535 |    0    |    0    |    6    |
|          |  select_ln31_6_fu_560 |    0    |    0    |    5    |
|  select  |   select_ln19_fu_599  |    0    |    0    |    2    |
|          | select_ln19_15_fu_611 |    0    |    0    |    2    |
|          | select_ln19_16_fu_646 |    0    |    0    |    5    |
|          | select_ln19_17_fu_690 |    0    |    0    |    2    |
|          | select_ln39_12_fu_764 |    0    |    0    |    32   |
|          |  select_ln31_5_fu_770 |    0    |    0    |    32   |
|          |   select_ln27_fu_790  |    0    |    0    |    32   |
|          | select_ln19_18_fu_803 |    0    |    0    |    4    |
|          |   select_ln15_fu_809  |    0    |    0    |    10   |
|          |   select_ln12_fu_815  |    0    |    0    |    14   |
|          |   select_ln38_fu_863  |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|   fcmp   |       grp_fu_278      |    0    |    66   |    66   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln9_fu_314    |    0    |    0    |    18   |
|          |    icmp_ln12_fu_326   |    0    |    0    |    13   |
|          |   icmp_ln3331_fu_346  |    0    |    0    |    8    |
|          |    icmp_ln19_fu_352   |    0    |    0    |    9    |
|          |    icmp_ln15_fu_364   |    0    |    0    |    13   |
|   icmp   |    icmp_ln22_fu_471   |    0    |    0    |    8    |
|          |    icmp_ln33_fu_684   |    0    |    0    |    8    |
|          |   icmp_ln33_2_fu_752  |    0    |    0    |    8    |
|          |    icmp_ln27_fu_784   |    0    |    0    |    8    |
|          |    icmp_ln38_fu_839   |    0    |    0    |    11   |
|          |   icmp_ln38_2_fu_845  |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|    sub   |    sub_ln31_fu_634    |    0    |    0    |    15   |
|          |   sub_ln31_1_fu_678   |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|          |   and_ln39_8_fu_358   |    0    |    0    |    2    |
|          |   and_ln39_9_fu_370   |    0    |    0    |    2    |
|          |   and_ln39_12_fu_402  |    0    |    0    |    2    |
|          |    and_ln39_fu_467    |    0    |    0    |    2    |
|          |   and_ln39_7_fu_477   |    0    |    0    |    2    |
|    and   |   and_ln39_10_fu_515  |    0    |    0    |    2    |
|          |   and_ln39_11_fu_520  |    0    |    0    |    2    |
|          |    and_ln31_fu_572    |    0    |    0    |    2    |
|          |   and_ln31_2_fu_578   |    0    |    0    |    2    |
|          |    and_ln33_fu_758    |    0    |    0    |    2    |
|          |    and_ln38_fu_857    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |     or_ln39_fu_376    |    0    |    0    |    2    |
|          |    or_ln39_2_fu_396   |    0    |    0    |    2    |
|          |     or_ln31_fu_408    |    0    |    0    |    2    |
|    or    |   or_ln31_64_fu_414   |    0    |    0    |    2    |
|          |     or_ln19_fu_589    |    0    |    0    |    2    |
|          |    or_ln19_4_fu_594   |    0    |    0    |    2    |
|          |     or_ln27_fu_780    |    0    |    0    |    2    |
|          |     or_ln38_fu_851    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    xor_ln39_fu_340    |    0    |    0    |    2    |
|    xor   |   xor_ln39_2_fu_390   |    0    |    0    |    2    |
|          |    xor_ln31_fu_567    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_872      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln31_fu_299   |    0    |    0    |    0    |
|          |    zext_ln19_fu_304   |    0    |    0    |    0    |
|          |    zext_ln39_fu_458   |    0    |    0    |    0    |
|          |  zext_ln39_11_fu_493  |    0    |    0    |    0    |
|          |  zext_ln39_12_fu_504  |    0    |    0    |    0    |
|          |  zext_ln31_10_fu_530  |    0    |    0    |    0    |
|          |  zext_ln31_42_fu_541  |    0    |    0    |    0    |
|          |  zext_ln31_43_fu_545  |    0    |    0    |    0    |
|          |  zext_ln39_13_fu_555  |    0    |    0    |    0    |
|   zext   |   zext_ln19_4_fu_607  |    0    |    0    |    0    |
|          |  zext_ln31_44_fu_618  |    0    |    0    |    0    |
|          |  zext_ln31_45_fu_630  |    0    |    0    |    0    |
|          |  zext_ln31_46_fu_662  |    0    |    0    |    0    |
|          |  zext_ln31_47_fu_674  |    0    |    0    |    0    |
|          |    zext_ln22_fu_698   |    0    |    0    |    0    |
|          |   zext_ln31_7_fu_702  |    0    |    0    |    0    |
|          |  zext_ln31_48_fu_726  |    0    |    0    |    0    |
|          |  zext_ln31_49_fu_737  |    0    |    0    |    0    |
|          |  zext_ln31_50_fu_747  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_497      |    0    |    0    |    0    |
|          |     tmp_33_fu_622     |    0    |    0    |    0    |
|bitconcatenate|     tmp_34_fu_654     |    0    |    0    |    0    |
|          |     tmp_35_fu_666     |    0    |    0    |    0    |
|          |   tmp_45_cast_fu_712  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|     tmp_36_fu_825     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln38_fu_835   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    6    |   421   |   1080  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln12_4_reg_987     |   14   |
|      add_ln15_5_reg_982     |   10   |
|       add_ln19_reg_977      |    4   |
|       add_ln31_reg_893      |    5   |
|       add_ln9_reg_997       |   18   |
|      and_ln33_reg_1049      |    1   |
|     and_ln39_12_reg_957     |    1   |
|      and_ln39_9_reg_932     |    1   |
|         c_0_reg_204         |    5   |
| conv_1_bias_addr_1_reg_1022 |    5   |
|   conv_1_bias_addr_reg_888  |    5   |
|   conv_1_bias_load_reg_992  |   32   |
|conv_1_weights_0_add_reg_1039|    9   |
|conv_1_weights_0_loa_reg_1058|   32   |
|    conv_out_addr_reg_1017   |   15   |
|         f_0_reg_226         |    6   |
|      icmp_ln12_reg_908      |    1   |
|     icmp_ln3331_reg_927     |    1   |
|       icmp_ln9_reg_898      |    1   |
|  indvar_flatten114_reg_169  |   18   |
|   indvar_flatten25_reg_215  |   10   |
|   indvar_flatten64_reg_193  |   14   |
|    indvar_flatten_reg_237   |    4   |
|     input_addr_reg_1044     |   10   |
|     input_load_reg_1063     |   32   |
|      or_ln31_64_reg_966     |    1   |
|      or_ln39_2_reg_951      |    1   |
|       or_ln39_reg_938       |    1   |
|         r_0_reg_181         |    5   |
|          r_reg_902          |    5   |
|           reg_283           |   32   |
|     select_ln12_reg_1093    |   14   |
|     select_ln15_reg_1088    |   10   |
|   select_ln19_15_reg_1033   |    2   |
|   select_ln19_18_reg_1083   |    4   |
|     select_ln19_reg_1027    |    2   |
|     select_ln27_reg_1068    |   32   |
|    select_ln31_4_reg_1012   |    6   |
|    select_ln31_5_reg_1053   |   32   |
|     select_ln31_reg_971     |    2   |
|    select_ln39_10_reg_945   |    6   |
|   select_ln39_11_reg_1007   |    5   |
|    select_ln39_8_reg_1002   |    5   |
|     select_ln39_reg_915     |    5   |
|        tmp2_reg_1073        |   32   |
|       w_sum_4_reg_881       |   32   |
|         wc_0_reg_259        |    2   |
|         wc_reg_1078         |    2   |
|         wr_0_reg_248        |    2   |
|       xor_ln39_reg_921      |    1   |
+-----------------------------+--------+
|            Total            |   495  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_117     |  p0  |   4  |   5  |   20   ||    21   |
|     grp_access_fu_152     |  p0  |   2  |   9  |   18   ||    9    |
|     grp_access_fu_158     |  p0  |   2  |  10  |   20   ||    9    |
| indvar_flatten114_reg_169 |  p0  |   2  |  18  |   36   ||    9    |
|        r_0_reg_181        |  p0  |   2  |   5  |   10   ||    9    |
|         grp_fu_270        |  p0  |   2  |  32  |   64   ||    9    |
|         grp_fu_270        |  p1  |   2  |  32  |   64   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   232  ||  8.394  ||    75   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   421  |  1080  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   75   |
|  Register |    -   |    -   |   495  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    8   |   916  |  1155  |
+-----------+--------+--------+--------+--------+
