* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Jun 24 2018 00:19:02

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : countZ0Z_0
T_2_6_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g0_3
T_2_7_wire_logic_cluster/lc_0/in_1

T_2_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g0_3
T_2_6_wire_logic_cluster/lc_2/in_1

T_2_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g0_3
T_2_6_wire_logic_cluster/lc_0/in_1

T_2_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g0_3
T_2_6_wire_logic_cluster/lc_3/in_0

T_2_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g0_3
T_2_6_wire_logic_cluster/lc_1/in_0

End 

Net : un7_count_cry_20
T_2_9_wire_logic_cluster/lc_3/cout
T_2_9_wire_logic_cluster/lc_4/in_3

End 

Net : count_RNO_0Z0Z_21
T_2_9_wire_logic_cluster/lc_4/out
T_1_8_lc_trk_g2_4
T_1_8_wire_logic_cluster/lc_3/in_1

End 

Net : countZ0Z_1
T_2_6_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g1_1
T_2_7_input_2_0
T_2_7_wire_logic_cluster/lc_0/in_2

T_2_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g3_1
T_2_6_wire_logic_cluster/lc_2/in_0

T_2_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g3_1
T_2_6_wire_logic_cluster/lc_0/in_0

T_2_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g3_1
T_2_6_wire_logic_cluster/lc_1/in_3

End 

Net : countZ0Z_4
T_1_5_wire_logic_cluster/lc_1/out
T_2_3_sp4_v_t_46
T_2_7_lc_trk_g1_3
T_2_7_wire_logic_cluster/lc_3/in_1

T_1_5_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g1_1
T_1_6_wire_logic_cluster/lc_3/in_1

T_1_5_wire_logic_cluster/lc_1/out
T_1_3_sp4_v_t_47
T_1_7_lc_trk_g1_2
T_1_7_wire_logic_cluster/lc_0/in_1

End 

Net : Tescht_un14_countlto19_1
T_1_8_wire_logic_cluster/lc_5/out
T_1_7_lc_trk_g1_5
T_1_7_wire_logic_cluster/lc_7/in_3

T_1_8_wire_logic_cluster/lc_5/out
T_2_4_sp4_v_t_46
T_2_6_lc_trk_g2_3
T_2_6_wire_logic_cluster/lc_4/in_3

End 

Net : count_RNIBDEJ3Z0Z_10
T_1_6_wire_logic_cluster/lc_4/out
T_1_5_sp4_v_t_40
T_1_8_lc_trk_g0_0
T_1_8_wire_logic_cluster/lc_2/in_0

T_1_6_wire_logic_cluster/lc_4/out
T_2_4_sp4_v_t_36
T_0_8_span4_horz_30
T_1_8_lc_trk_g3_3
T_1_8_wire_logic_cluster/lc_7/in_3

T_1_6_wire_logic_cluster/lc_4/out
T_2_4_sp4_v_t_36
T_0_8_span4_horz_30
T_1_8_lc_trk_g3_3
T_1_8_wire_logic_cluster/lc_3/in_3

T_1_6_wire_logic_cluster/lc_4/out
T_1_5_sp4_v_t_40
T_1_8_lc_trk_g0_0
T_1_8_input_2_0
T_1_8_wire_logic_cluster/lc_0/in_2

T_1_6_wire_logic_cluster/lc_4/out
T_1_5_sp4_v_t_40
T_1_8_lc_trk_g0_0
T_1_8_input_2_4
T_1_8_wire_logic_cluster/lc_4/in_2

T_1_6_wire_logic_cluster/lc_4/out
T_1_5_sp4_v_t_40
T_1_8_lc_trk_g1_0
T_1_8_input_2_1
T_1_8_wire_logic_cluster/lc_1/in_2

T_1_6_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g1_4
T_1_5_wire_logic_cluster/lc_1/in_0

T_1_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g1_4
T_1_6_input_2_7
T_1_6_wire_logic_cluster/lc_7/in_2

T_1_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g1_4
T_1_6_wire_logic_cluster/lc_0/in_3

T_1_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g1_4
T_1_6_wire_logic_cluster/lc_6/in_3

T_1_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_5/in_3

T_1_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_7/in_3

T_1_6_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g1_4
T_1_5_wire_logic_cluster/lc_0/in_3

End 

Net : count_RNIFGS82Z0Z_12
T_1_7_wire_logic_cluster/lc_7/out
T_1_6_lc_trk_g0_7
T_1_6_wire_logic_cluster/lc_4/in_3

End 

Net : countZ0Z_17
T_1_8_wire_logic_cluster/lc_0/out
T_2_8_sp4_h_l_0
T_1_4_sp4_v_t_40
T_1_8_lc_trk_g0_5
T_1_8_wire_logic_cluster/lc_5/in_0

T_1_8_wire_logic_cluster/lc_0/out
T_1_4_sp4_v_t_37
T_1_7_lc_trk_g0_5
T_1_7_wire_logic_cluster/lc_3/in_0

T_1_8_wire_logic_cluster/lc_0/out
T_2_9_lc_trk_g3_0
T_2_9_wire_logic_cluster/lc_0/in_1

T_1_8_wire_logic_cluster/lc_0/out
T_1_8_lc_trk_g2_0
T_1_8_wire_logic_cluster/lc_6/in_0

End 

Net : countZ0Z_2
T_2_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g3_1
T_2_7_wire_logic_cluster/lc_1/in_1

T_2_7_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g1_1
T_2_6_input_2_2
T_2_6_wire_logic_cluster/lc_2/in_2

T_2_7_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g1_1
T_2_6_input_2_0
T_2_6_wire_logic_cluster/lc_0/in_2

End 

Net : countZ0Z_3
T_2_7_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g1_2
T_2_7_wire_logic_cluster/lc_2/in_1

T_2_7_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g1_2
T_2_6_wire_logic_cluster/lc_2/in_3

T_2_7_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g1_2
T_2_6_wire_logic_cluster/lc_0/in_3

End 

Net : un7_count_cry_19
T_2_9_wire_logic_cluster/lc_2/cout
T_2_9_wire_logic_cluster/lc_3/in_3

Net : count_RNO_0Z0Z_20
T_2_9_wire_logic_cluster/lc_3/out
T_1_8_lc_trk_g2_3
T_1_8_wire_logic_cluster/lc_4/in_3

End 

Net : count_RNO_0Z0Z_15
T_2_8_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_36
T_0_5_span4_horz_31
T_1_5_lc_trk_g3_2
T_1_5_wire_logic_cluster/lc_0/in_1

End 

Net : un7_count_cry_14
T_2_8_wire_logic_cluster/lc_5/cout
T_2_8_wire_logic_cluster/lc_6/in_3

Net : count_RNIJKS82Z0Z_14
T_2_6_wire_logic_cluster/lc_4/out
T_3_4_sp4_v_t_36
T_0_8_span4_horz_19
T_1_8_lc_trk_g2_6
T_1_8_wire_logic_cluster/lc_0/in_0

T_2_6_wire_logic_cluster/lc_4/out
T_3_4_sp4_v_t_36
T_0_8_span4_horz_19
T_1_8_lc_trk_g2_6
T_1_8_wire_logic_cluster/lc_4/in_0

T_2_6_wire_logic_cluster/lc_4/out
T_3_4_sp4_v_t_36
T_0_8_span4_horz_19
T_1_8_lc_trk_g3_6
T_1_8_wire_logic_cluster/lc_3/in_0

T_2_6_wire_logic_cluster/lc_4/out
T_3_4_sp4_v_t_36
T_0_8_span4_horz_19
T_1_8_lc_trk_g2_6
T_1_8_wire_logic_cluster/lc_7/in_1

T_2_6_wire_logic_cluster/lc_4/out
T_3_4_sp4_v_t_36
T_0_8_span4_horz_19
T_1_8_lc_trk_g2_6
T_1_8_wire_logic_cluster/lc_1/in_1

T_2_6_wire_logic_cluster/lc_4/out
T_3_4_sp4_v_t_36
T_0_8_span4_horz_19
T_1_8_lc_trk_g3_6
T_1_8_wire_logic_cluster/lc_2/in_3

T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g3_4
T_2_6_wire_logic_cluster/lc_7/in_0

T_2_6_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g2_4
T_1_5_wire_logic_cluster/lc_0/in_0

T_2_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/in_1

T_2_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g2_4
T_1_6_input_2_0
T_1_6_wire_logic_cluster/lc_0/in_2

T_2_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g2_4
T_1_6_input_2_6
T_1_6_wire_logic_cluster/lc_6/in_2

T_2_6_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g3_4
T_1_5_input_2_1
T_1_5_wire_logic_cluster/lc_1/in_2

T_2_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_7/in_3

End 

Net : countZ0Z_5
T_2_7_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g3_4
T_2_7_wire_logic_cluster/lc_4/in_1

T_2_7_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g3_4
T_1_7_wire_logic_cluster/lc_6/in_1

T_2_7_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g3_4
T_1_6_wire_logic_cluster/lc_3/in_0

End 

Net : countZ0Z_18
T_2_9_wire_logic_cluster/lc_1/out
T_2_6_sp4_v_t_42
T_1_8_lc_trk_g0_7
T_1_8_input_2_5
T_1_8_wire_logic_cluster/lc_5/in_2

T_2_9_wire_logic_cluster/lc_1/out
T_2_7_sp4_v_t_47
T_0_7_span4_horz_28
T_1_7_lc_trk_g3_1
T_1_7_wire_logic_cluster/lc_3/in_3

T_2_9_wire_logic_cluster/lc_1/out
T_2_9_lc_trk_g3_1
T_2_9_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_2_9_0_
T_2_9_wire_logic_cluster/carry_in_mux/cout
T_2_9_wire_logic_cluster/lc_0/in_3

Net : countZ0Z_6
T_1_6_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g3_5
T_2_7_wire_logic_cluster/lc_5/in_1

T_1_6_wire_logic_cluster/lc_5/out
T_2_5_sp4_v_t_43
T_1_7_lc_trk_g0_6
T_1_7_input_2_6
T_1_7_wire_logic_cluster/lc_6/in_2

T_1_6_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g2_5
T_1_6_wire_logic_cluster/lc_2/in_1

End 

Net : count_RNO_0Z0Z_17
T_2_9_wire_logic_cluster/lc_0/out
T_1_8_lc_trk_g3_0
T_1_8_wire_logic_cluster/lc_0/in_3

End 

Net : un7_count_cry_13
T_2_8_wire_logic_cluster/lc_4/cout
T_2_8_wire_logic_cluster/lc_5/in_3

Net : count_RNO_0Z0Z_14
T_2_8_wire_logic_cluster/lc_5/out
T_2_4_sp4_v_t_47
T_2_6_lc_trk_g2_2
T_2_6_wire_logic_cluster/lc_7/in_1

End 

Net : countZ0Z_7
T_1_6_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g3_0
T_2_7_wire_logic_cluster/lc_6/in_1

T_1_6_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g1_0
T_2_6_wire_logic_cluster/lc_6/in_1

T_1_6_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g2_0
T_1_6_wire_logic_cluster/lc_2/in_0

End 

Net : countZ0Z_9
T_1_6_wire_logic_cluster/lc_7/out
T_2_5_sp4_v_t_47
T_2_8_lc_trk_g0_7
T_2_8_wire_logic_cluster/lc_0/in_1

T_1_6_wire_logic_cluster/lc_7/out
T_2_5_sp4_v_t_47
T_2_6_lc_trk_g3_7
T_2_6_wire_logic_cluster/lc_6/in_0

T_1_6_wire_logic_cluster/lc_7/out
T_1_6_lc_trk_g1_7
T_1_6_input_2_2
T_1_6_wire_logic_cluster/lc_2/in_2

End 

Net : countZ0Z_16
T_2_8_wire_logic_cluster/lc_7/out
T_1_8_lc_trk_g3_7
T_1_8_wire_logic_cluster/lc_5/in_1

T_2_8_wire_logic_cluster/lc_7/out
T_2_3_sp12_v_t_22
T_2_5_lc_trk_g2_5
T_2_5_wire_logic_cluster/lc_0/in_1

T_2_8_wire_logic_cluster/lc_7/out
T_1_7_lc_trk_g3_7
T_1_7_wire_logic_cluster/lc_3/in_1

T_2_8_wire_logic_cluster/lc_7/out
T_2_8_lc_trk_g3_7
T_2_8_wire_logic_cluster/lc_7/in_1

T_2_8_wire_logic_cluster/lc_7/out
T_1_7_lc_trk_g3_7
T_1_7_wire_logic_cluster/lc_6/in_0

End 

Net : countZ0Z_8
T_1_6_wire_logic_cluster/lc_6/out
T_2_7_lc_trk_g2_6
T_2_7_wire_logic_cluster/lc_7/in_1

T_1_6_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g0_6
T_2_6_input_2_6
T_2_6_wire_logic_cluster/lc_6/in_2

T_1_6_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g3_6
T_1_6_wire_logic_cluster/lc_2/in_3

End 

Net : Tescht_un4_countlto20_d_5_1
T_1_7_wire_logic_cluster/lc_6/out
T_1_7_lc_trk_g3_6
T_1_7_wire_logic_cluster/lc_1/in_0

End 

Net : Tescht_un4_count
T_1_7_wire_logic_cluster/lc_1/out
T_1_8_lc_trk_g1_1
T_1_8_input_2_2
T_1_8_wire_logic_cluster/lc_2/in_2

T_1_7_wire_logic_cluster/lc_1/out
T_1_8_lc_trk_g1_1
T_1_8_wire_logic_cluster/lc_1/in_3

End 

Net : Tescht_un4_countlto20_d_4
T_2_6_wire_logic_cluster/lc_6/out
T_1_7_lc_trk_g1_6
T_1_7_wire_logic_cluster/lc_6/in_3

End 

Net : countZ0Z_19
T_2_9_wire_logic_cluster/lc_2/out
T_1_8_lc_trk_g2_2
T_1_8_wire_logic_cluster/lc_5/in_3

T_2_9_wire_logic_cluster/lc_2/out
T_2_7_sp12_v_t_23
T_0_7_span12_horz_20
T_1_7_lc_trk_g0_7
T_1_7_wire_logic_cluster/lc_5/in_0

T_2_9_wire_logic_cluster/lc_2/out
T_2_9_sp4_h_l_9
T_1_5_sp4_v_t_39
T_1_7_lc_trk_g2_2
T_1_7_wire_logic_cluster/lc_4/in_0

T_2_9_wire_logic_cluster/lc_2/out
T_2_9_sp4_h_l_9
T_2_9_lc_trk_g1_4
T_2_9_wire_logic_cluster/lc_2/in_1

End 

Net : countZ0Z_10
T_1_8_wire_logic_cluster/lc_7/out
T_2_5_sp4_v_t_39
T_2_6_lc_trk_g2_7
T_2_6_wire_logic_cluster/lc_6/in_3

T_1_8_wire_logic_cluster/lc_7/out
T_2_8_lc_trk_g1_7
T_2_8_wire_logic_cluster/lc_1/in_1

T_1_8_wire_logic_cluster/lc_7/out
T_1_3_sp12_v_t_22
T_1_6_lc_trk_g3_2
T_1_6_wire_logic_cluster/lc_4/in_1

End 

Net : count_RNIFVD41Z0Z_11
T_2_5_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_45
T_1_7_lc_trk_g2_0
T_1_7_input_2_0
T_1_7_wire_logic_cluster/lc_0/in_2

T_2_5_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_45
T_1_7_lc_trk_g2_0
T_1_7_wire_logic_cluster/lc_1/in_1

End 

Net : count_RNI7P5U2Z0Z_4_cascade_
T_1_7_wire_logic_cluster/lc_0/ltout
T_1_7_wire_logic_cluster/lc_1/in_2

End 

Net : un7_count_cry_10
T_2_8_wire_logic_cluster/lc_1/cout
T_2_8_wire_logic_cluster/lc_2/in_3

Net : count_RNO_0Z0Z_11
T_2_8_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_44
T_2_6_lc_trk_g2_4
T_2_6_wire_logic_cluster/lc_5/in_1

End 

Net : countZ0Z_11
T_2_6_wire_logic_cluster/lc_5/out
T_2_5_sp4_v_t_42
T_2_8_lc_trk_g1_2
T_2_8_wire_logic_cluster/lc_2/in_1

T_2_6_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g1_5
T_2_5_wire_logic_cluster/lc_0/in_0

T_2_6_wire_logic_cluster/lc_5/out
T_2_4_sp4_v_t_39
T_1_6_lc_trk_g0_2
T_1_6_wire_logic_cluster/lc_4/in_0

End 

Net : count_RNIBDEJ3Z0Z_10_cascade_
T_1_6_wire_logic_cluster/lc_4/ltout
T_1_6_wire_logic_cluster/lc_5/in_2

End 

Net : Tescht_un4_countlto20_d_5
T_1_7_wire_logic_cluster/lc_5/out
T_1_7_lc_trk_g3_5
T_1_7_wire_logic_cluster/lc_0/in_0

End 

Net : countZ0Z_12
T_2_8_wire_logic_cluster/lc_3/out
T_2_4_sp4_v_t_43
T_2_5_lc_trk_g2_3
T_2_5_wire_logic_cluster/lc_0/in_3

T_2_8_wire_logic_cluster/lc_3/out
T_2_8_lc_trk_g1_3
T_2_8_wire_logic_cluster/lc_3/in_1

T_2_8_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g2_3
T_1_7_wire_logic_cluster/lc_7/in_0

End 

Net : countZ0Z_15
T_1_5_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_44
T_2_7_sp4_v_t_37
T_2_8_lc_trk_g2_5
T_2_8_wire_logic_cluster/lc_6/in_1

T_1_5_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_44
T_1_7_lc_trk_g2_1
T_1_7_input_2_3
T_1_7_wire_logic_cluster/lc_3/in_2

T_1_5_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g3_0
T_2_6_wire_logic_cluster/lc_4/in_1

End 

Net : un7_count_cry_18
T_2_9_wire_logic_cluster/lc_1/cout
T_2_9_wire_logic_cluster/lc_2/in_3

Net : bfn_2_8_0_
T_2_8_wire_logic_cluster/carry_in_mux/cout
T_2_8_wire_logic_cluster/lc_0/in_3

Net : count_RNO_0Z0Z_9
T_2_8_wire_logic_cluster/lc_0/out
T_2_4_sp4_v_t_37
T_1_6_lc_trk_g0_0
T_1_6_wire_logic_cluster/lc_7/in_1

End 

Net : un7_count_cry_17
T_2_9_wire_logic_cluster/lc_0/cout
T_2_9_wire_logic_cluster/lc_1/in_3

Net : countZ0Z_14
T_2_6_wire_logic_cluster/lc_7/out
T_2_5_sp4_v_t_46
T_2_8_lc_trk_g0_6
T_2_8_wire_logic_cluster/lc_5/in_1

T_2_6_wire_logic_cluster/lc_7/out
T_1_7_lc_trk_g1_7
T_1_7_wire_logic_cluster/lc_5/in_3

T_2_6_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g1_7
T_2_6_wire_logic_cluster/lc_4/in_0

End 

Net : Tescht_un14_countlto21_a0_1_cascade_
T_1_6_wire_logic_cluster/lc_3/ltout
T_1_6_wire_logic_cluster/lc_4/in_2

End 

Net : count_RNO_0Z0Z_10
T_2_8_wire_logic_cluster/lc_1/out
T_1_8_lc_trk_g2_1
T_1_8_wire_logic_cluster/lc_7/in_0

End 

Net : un7_count_cry_9
T_2_8_wire_logic_cluster/lc_0/cout
T_2_8_wire_logic_cluster/lc_1/in_3

Net : count_RNIAG97Z0Z_1
T_2_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g2_2
T_1_6_wire_logic_cluster/lc_3/in_3

End 

Net : count_RNIK73L2Z0Z_21
T_1_7_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g0_4
T_1_7_wire_logic_cluster/lc_1/in_3

End 

Net : Tescht_un4_countlto16_c_0_1_cascade_
T_1_7_wire_logic_cluster/lc_3/ltout
T_1_7_wire_logic_cluster/lc_4/in_2

End 

Net : Tescht_un14_countlto19_1_cascade_
T_1_8_wire_logic_cluster/lc_5/ltout
T_1_8_wire_logic_cluster/lc_6/in_2

End 

Net : Tescht_un14_countlto21_1_1
T_1_8_wire_logic_cluster/lc_6/out
T_1_2_sp12_v_t_23
T_1_6_lc_trk_g3_0
T_1_6_wire_logic_cluster/lc_5/in_0

T_1_8_wire_logic_cluster/lc_6/out
T_1_2_sp12_v_t_23
T_1_6_lc_trk_g3_0
T_1_6_wire_logic_cluster/lc_7/in_0

T_1_8_wire_logic_cluster/lc_6/out
T_1_2_sp12_v_t_23
T_1_6_lc_trk_g3_0
T_1_6_wire_logic_cluster/lc_0/in_1

T_1_8_wire_logic_cluster/lc_6/out
T_1_2_sp12_v_t_23
T_1_6_lc_trk_g3_0
T_1_6_wire_logic_cluster/lc_6/in_1

T_1_8_wire_logic_cluster/lc_6/out
T_1_2_sp12_v_t_23
T_1_5_lc_trk_g3_3
T_1_5_input_2_0
T_1_5_wire_logic_cluster/lc_0/in_2

T_1_8_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_37
T_2_6_lc_trk_g2_5
T_2_6_wire_logic_cluster/lc_5/in_0

T_1_8_wire_logic_cluster/lc_6/out
T_1_2_sp12_v_t_23
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_1/in_3

T_1_8_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_37
T_2_6_lc_trk_g2_5
T_2_6_input_2_7
T_2_6_wire_logic_cluster/lc_7/in_2

T_1_8_wire_logic_cluster/lc_6/out
T_1_8_lc_trk_g1_6
T_1_8_wire_logic_cluster/lc_1/in_0

T_1_8_wire_logic_cluster/lc_6/out
T_1_8_lc_trk_g1_6
T_1_8_wire_logic_cluster/lc_0/in_1

T_1_8_wire_logic_cluster/lc_6/out
T_1_8_lc_trk_g1_6
T_1_8_wire_logic_cluster/lc_4/in_1

T_1_8_wire_logic_cluster/lc_6/out
T_1_8_lc_trk_g1_6
T_1_8_wire_logic_cluster/lc_2/in_1

T_1_8_wire_logic_cluster/lc_6/out
T_1_8_lc_trk_g1_6
T_1_8_input_2_3
T_1_8_wire_logic_cluster/lc_3/in_2

End 

Net : countZ0Z_13
T_2_8_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g3_4
T_2_8_wire_logic_cluster/lc_4/in_1

T_2_8_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g2_4
T_1_7_wire_logic_cluster/lc_7/in_1

T_2_8_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g2_4
T_1_7_wire_logic_cluster/lc_5/in_1

End 

Net : count_RNIJKS82Z0Z_14_cascade_
T_2_6_wire_logic_cluster/lc_4/ltout
T_2_6_wire_logic_cluster/lc_5/in_2

End 

Net : un7_count_cry_15
T_2_8_wire_logic_cluster/lc_6/cout
T_2_8_wire_logic_cluster/lc_7/in_3

Net : countZ0Z_20
T_1_8_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g1_4
T_1_7_input_2_5
T_1_7_wire_logic_cluster/lc_5/in_2

T_1_8_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g1_4
T_1_7_wire_logic_cluster/lc_4/in_3

T_1_8_wire_logic_cluster/lc_4/out
T_1_8_lc_trk_g1_4
T_1_8_wire_logic_cluster/lc_6/in_3

T_1_8_wire_logic_cluster/lc_4/out
T_2_9_lc_trk_g2_4
T_2_9_wire_logic_cluster/lc_3/in_1

End 

Net : count_RNO_0Z0Z_8
T_2_7_wire_logic_cluster/lc_7/out
T_1_6_lc_trk_g3_7
T_1_6_wire_logic_cluster/lc_6/in_0

End 

Net : Tescht_un4_countlto20_1_N_6L10_1
T_2_6_wire_logic_cluster/lc_0/out
T_1_7_lc_trk_g1_0
T_1_7_wire_logic_cluster/lc_0/in_3

End 

Net : un7_count_cry_7
T_2_7_wire_logic_cluster/lc_6/cout
T_2_7_wire_logic_cluster/lc_7/in_3

Net : count_RNO_0Z0Z_7
T_2_7_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g2_6
T_1_6_wire_logic_cluster/lc_0/in_0

End 

Net : un7_count_cry_6
T_2_7_wire_logic_cluster/lc_5/cout
T_2_7_wire_logic_cluster/lc_6/in_3

Net : Tescht_un14_countlto11_3_cascade_
T_1_6_wire_logic_cluster/lc_2/ltout
T_1_6_wire_logic_cluster/lc_3/in_2

End 

Net : un7_count_cry_3
T_2_7_wire_logic_cluster/lc_2/cout
T_2_7_wire_logic_cluster/lc_3/in_3

Net : count_RNO_0Z0Z_4
T_2_7_wire_logic_cluster/lc_3/out
T_2_3_sp4_v_t_43
T_1_5_lc_trk_g0_6
T_1_5_wire_logic_cluster/lc_1/in_1

End 

Net : un7_count_cry_12
T_2_8_wire_logic_cluster/lc_3/cout
T_2_8_wire_logic_cluster/lc_4/in_3

Net : countZ0Z_21
T_1_8_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g0_3
T_1_7_wire_logic_cluster/lc_4/in_1

T_1_8_wire_logic_cluster/lc_3/out
T_1_8_lc_trk_g0_3
T_1_8_wire_logic_cluster/lc_6/in_1

T_1_8_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g2_3
T_2_9_wire_logic_cluster/lc_4/in_1

End 

Net : un7_count_cry_11
T_2_8_wire_logic_cluster/lc_2/cout
T_2_8_wire_logic_cluster/lc_3/in_3

Net : un7_count_cry_5
T_2_7_wire_logic_cluster/lc_4/cout
T_2_7_wire_logic_cluster/lc_5/in_3

Net : count_RNO_0Z0Z_6
T_2_7_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_5/in_3

End 

Net : Tescht_un14_countlto21_1_1_cascade_
T_1_8_wire_logic_cluster/lc_6/ltout
T_1_8_wire_logic_cluster/lc_7/in_2

End 

Net : un7_count_cry_4
T_2_7_wire_logic_cluster/lc_3/cout
T_2_7_wire_logic_cluster/lc_4/in_3

Net : un7_count_cry_2
T_2_7_wire_logic_cluster/lc_1/cout
T_2_7_wire_logic_cluster/lc_2/in_3

Net : un7_count_cry_1
T_2_7_wire_logic_cluster/lc_0/cout
T_2_7_wire_logic_cluster/lc_1/in_3

Net : led_0_c
T_1_8_wire_logic_cluster/lc_1/out
T_2_8_sp4_h_l_2
T_6_8_sp4_h_l_10
T_10_8_sp4_h_l_6
T_13_4_span4_vert_t_15
T_13_7_lc_trk_g0_7
T_13_7_wire_io_cluster/io_1/D_OUT_0

End 

Net : led_1_c
T_1_8_wire_logic_cluster/lc_2/out
T_1_7_sp4_v_t_36
T_2_7_sp4_h_l_1
T_6_7_sp4_h_l_1
T_9_3_sp4_v_t_36
T_10_3_sp4_h_l_1
T_13_3_lc_trk_g1_4
T_13_3_wire_io_cluster/io_1/D_OUT_0

End 

Net : led_3_c
T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span4_vert_4
T_3_1_sp4_h_l_9
T_2_1_sp4_v_t_38
T_1_5_lc_trk_g1_3
T_1_5_wire_logic_cluster/lc_2/in_0

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span4_horz_r_2
T_10_0_span4_horz_r_2
T_13_3_span4_vert_t_14
T_13_6_lc_trk_g1_6
T_13_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : led_3_c_i
T_1_5_wire_logic_cluster/lc_2/out
T_0_5_span4_horz_25
T_0_5_span4_vert_t_12
T_0_8_lc_trk_g1_4
T_0_8_wire_gbuf/in

End 

Net : led_3_c_i_g
T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_4_glb2local_1
T_1_4_lc_trk_g0_5
T_1_4_wire_logic_cluster/lc_3/in_0

End 

Net : GB_BUFFER_led_3_c_i_g_THRU_CO
T_1_4_wire_logic_cluster/lc_3/out
T_0_4_span12_horz_13
T_7_4_sp12_h_l_1
T_13_4_lc_trk_g0_5
T_13_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : refclk_c_g
T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_9_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_9_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_8_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_8_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_8_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_8_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_8_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_8_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

End 

