@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":48:36:48:58|Tristate driver data_ready_for_transmit on net data_ready_for_transmit has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":46:36:46:52|Tristate driver transmit_complete on net transmit_complete has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_1 on net address_out_1 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_2 on net address_out_2 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_3 on net address_out_3 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_4 on net address_out_4 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_5 on net address_out_5 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_6 on net address_out_6 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_7 on net address_out_7 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_8 on net address_out_8 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_9 on net address_out_9 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_10 on net address_out_10 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_11 on net address_out_11 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_12 on net address_out_12 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_13 on net address_out_13 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_14 on net address_out_14 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":39:36:39:46|Tristate driver address_out_15 on net address_out_15 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\work\core_sb\fabosc_0\core_sb_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F on net XTLOSC_O2F has its enable tied to GND (module Core_sb_FABOSC_0_OSC) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\work\core_sb\fabosc_0\core_sb_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC on net XTLOSC_CCC has its enable tied to GND (module Core_sb_FABOSC_0_OSC) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\work\core_sb\fabosc_0\core_sb_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F on net RCOSC_1MHZ_O2F has its enable tied to GND (module Core_sb_FABOSC_0_OSC) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\work\core_sb\fabosc_0\core_sb_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC on net RCOSC_1MHZ_CCC has its enable tied to GND (module Core_sb_FABOSC_0_OSC) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\work\core_sb\fabosc_0\core_sb_fabosc_0_osc.v":15:7:15:24|Tristate driver RCOSC_25_50MHZ_CCC on net RCOSC_25_50MHZ_CCC has its enable tied to GND (module Core_sb_FABOSC_0_OSC) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\parallelporthptdc.v":27:28:27:47|Tristate driver hptdc_encode_control on net hptdc_encode_control has its enable tied to GND (module ParallelPortHPTDC) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\parallelporthptdc.v":28:28:28:44|Tristate driver hptdc_bunch_reset on net hptdc_bunch_reset has its enable tied to GND (module ParallelPortHPTDC) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\parallelporthptdc.v":35:28:35:44|Tristate driver hptdc_event_reset on net hptdc_event_reset has its enable tied to GND (module ParallelPortHPTDC) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\parallelporthptdc.v":33:28:33:40|Tristate driver hptdc_trigger on net hptdc_trigger has its enable tied to GND (module ParallelPortHPTDC) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\parallelporthptdc.v":31:28:31:49|Tristate driver hptdc_serial_bypass_in on net hptdc_serial_bypass_in has its enable tied to GND (module ParallelPortHPTDC) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\parallelporthptdc.v":30:28:30:42|Tristate driver hptdc_serial_in on net hptdc_serial_in has its enable tied to GND (module ParallelPortHPTDC) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\parallelporthptdc.v":29:28:29:48|Tristate driver hptdc_token_bypass_in on net hptdc_token_bypass_in has its enable tied to GND (module ParallelPortHPTDC) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":27:28:27:37|Tristate driver serial_clk on net serial_clk has its enable tied to GND (module SerialTransmitter) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":32:36:32:51|Tristate driver transmit_request on net transmit_request has its enable tied to GND (module ControlDecoder) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[0] on net Adder_0_address_out[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[1] on net Adder_0_address_out[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[2] on net Adder_0_address_out[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[3] on net Adder_0_address_out[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[4] on net Adder_0_address_out[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[5] on net Adder_0_address_out[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[6] on net Adder_0_address_out[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[7] on net Adder_0_address_out[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[8] on net Adder_0_address_out[8] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[9] on net Adder_0_address_out[9] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[10] on net Adder_0_address_out[10] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[11] on net Adder_0_address_out[11] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[12] on net Adder_0_address_out[12] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[13] on net Adder_0_address_out[13] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[14] on net Adder_0_address_out[14] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_transmit_complete_t on net Adder_0_transmit_complete has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_data_ready_for_transmit_t on net Adder_0_data_ready_for_transmit has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[0] on net Adder_1_address_out[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[1] on net Adder_1_address_out[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[2] on net Adder_1_address_out[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[3] on net Adder_1_address_out[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[4] on net Adder_1_address_out[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[5] on net Adder_1_address_out[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[6] on net Adder_1_address_out[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[7] on net Adder_1_address_out[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[8] on net Adder_1_address_out[8] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[9] on net Adder_1_address_out[9] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[10] on net Adder_1_address_out[10] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[11] on net Adder_1_address_out[11] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[12] on net Adder_1_address_out[12] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[13] on net Adder_1_address_out[13] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[14] on net Adder_1_address_out[14] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_transmit_complete_t on net Adder_1_transmit_complete has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_data_ready_for_transmit_t on net Adder_1_data_ready_for_transmit has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[0] on net Adder_2_address_out[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[1] on net Adder_2_address_out[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[2] on net Adder_2_address_out[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[3] on net Adder_2_address_out[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[4] on net Adder_2_address_out[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[5] on net Adder_2_address_out[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[6] on net Adder_2_address_out[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[7] on net Adder_2_address_out[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[8] on net Adder_2_address_out[8] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[9] on net Adder_2_address_out[9] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[10] on net Adder_2_address_out[10] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[11] on net Adder_2_address_out[11] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[12] on net Adder_2_address_out[12] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[13] on net Adder_2_address_out[13] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[14] on net Adder_2_address_out[14] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_transmit_complete_t on net Adder_2_transmit_complete has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_data_ready_for_transmit_t on net Adder_2_data_ready_for_transmit has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[0] on net Adder_3_address_out[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[1] on net Adder_3_address_out[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[2] on net Adder_3_address_out[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[3] on net Adder_3_address_out[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[4] on net Adder_3_address_out[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[5] on net Adder_3_address_out[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[6] on net Adder_3_address_out[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[7] on net Adder_3_address_out[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[8] on net Adder_3_address_out[8] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[9] on net Adder_3_address_out[9] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[10] on net Adder_3_address_out[10] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[11] on net Adder_3_address_out[11] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[12] on net Adder_3_address_out[12] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[13] on net Adder_3_address_out[13] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[14] on net Adder_3_address_out[14] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_transmit_complete_t on net Adder_3_transmit_complete has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_data_ready_for_transmit_t on net Adder_3_data_ready_for_transmit has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ControlDecoder_0_transmit_request_t on net ControlDecoder_0_transmit_request has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ControlDecoder_1_transmit_request_t on net ControlDecoder_1_transmit_request has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ControlDecoder_2_transmit_request_t on net ControlDecoder_2_transmit_request has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ControlDecoder_3_transmit_request_t on net ControlDecoder_3_transmit_request has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_token_bypass_in_0_t on net hptdc_token_bypass_in_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_in_0_t on net hptdc_serial_in_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_bypass_in_0_t on net hptdc_serial_bypass_in_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_trigger_0_t on net hptdc_trigger_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_event_reset_0_t on net hptdc_event_reset_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_bunch_reset_0_t on net hptdc_bunch_reset_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_encode_control_0_t on net hptdc_encode_control_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_token_bypass_in_1_t on net hptdc_token_bypass_in_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_in_1_t on net hptdc_serial_in_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_bypass_in_1_t on net hptdc_serial_bypass_in_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_trigger_1_t on net hptdc_trigger_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_event_reset_1_t on net hptdc_event_reset_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_bunch_reset_1_t on net hptdc_bunch_reset_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_encode_control_1_t on net hptdc_encode_control_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_token_bypass_in_2_t on net hptdc_token_bypass_in_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_in_2_t on net hptdc_serial_in_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_bypass_in_2_t on net hptdc_serial_bypass_in_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_trigger_2_t on net hptdc_trigger_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_event_reset_2_t on net hptdc_event_reset_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_bunch_reset_2_t on net hptdc_bunch_reset_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_encode_control_2_t on net hptdc_encode_control_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_token_bypass_in_3_t on net hptdc_token_bypass_in_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_in_3_t on net hptdc_serial_in_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_bypass_in_3_t on net hptdc_serial_bypass_in_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_trigger_3_t on net hptdc_trigger_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_event_reset_3_t on net hptdc_event_reset_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_bunch_reset_3_t on net hptdc_bunch_reset_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_encode_control_3_t on net hptdc_encode_control_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver poh_clk_0_t on net poh_clk_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver poh_clk_1_t on net poh_clk_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver poh_clk_2_t on net poh_clk_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver poh_clk_3_t on net poh_clk_3 has its enable tied to GND (module TDR) 
@W: MO171 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance Core_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance Core_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance Core_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance Core_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance Core_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance Core_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance Core_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance Core_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance Core_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance Core_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance Core_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO171 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance Core_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 reduced to a combinational gate by constant propagation 
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\fifo.v":66:4:66:9|Sequential instance FIFO_0.old_write_enable reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\fifo.v":66:4:66:9|Sequential instance FIFO_1.old_write_enable reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\fifo.v":66:4:66:9|Sequential instance FIFO_2.old_write_enable reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\fifo.v":66:4:66:9|Sequential instance FIFO_3.old_write_enable reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Sequential instance ControlDecoder_0.old_ccu25_strobe_out reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Sequential instance ControlDecoder_1.old_ccu25_strobe_out reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Sequential instance ControlDecoder_2.old_ccu25_strobe_out reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Sequential instance ControlDecoder_3.old_ccu25_strobe_out reduced to a combinational gate by constant propagation
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Register bit CoreAHBLite_1.matrix4x16.masterstage_0.masterRegAddrSel is always 0, optimizing ...
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_3.get_data_from_hptdc,  because it is equivalent to instance ControlDecoder_2.get_data_from_hptdc
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_2.get_data_from_hptdc,  because it is equivalent to instance ControlDecoder_1.get_data_from_hptdc
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\controldecoder.v":78:4:78:9|Removing sequential instance ControlDecoder_1.get_data_from_hptdc,  because it is equivalent to instance ControlDecoder_0.get_data_from_hptdc
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_3.trstn_pad_o,  because it is equivalent to instance JTAG_2.trstn_pad_o
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_2.trstn_pad_o,  because it is equivalent to instance JTAG_1.trstn_pad_o
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\jtag.v":120:4:120:9|Removing sequential instance JTAG_1.trstn_pad_o,  because it is equivalent to instance JTAG_0.trstn_pad_o
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\work\tdr\tdr.v":945:15:945:30|Removing user instance BiasController_1,  because it is equivalent to instance BiasController_0
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\work\tdr\tdr.v":957:15:957:30|Removing user instance BiasController_2,  because it is equivalent to instance BiasController_0
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\work\tdr\tdr.v":969:15:969:30|Removing user instance BiasController_3,  because it is equivalent to instance BiasController_0
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance Core_sb_0.CORERESETP_0.sdif3_spll_lock_q1,  because it is equivalent to instance Core_sb_0.CORERESETP_0.CONFIG2_DONE_q1
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":90:4:90:9|Register bit Adder_0.counter[1] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":90:4:90:9|Register bit Adder_1.counter[1] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":90:4:90:9|Register bit Adder_2.counter[1] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":90:4:90:9|Register bit Adder_3.counter[1] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":90:4:90:9|Register bit Adder_0.counter[0] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":90:4:90:9|Register bit Adder_1.counter[0] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":90:4:90:9|Register bit Adder_2.counter[0] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\adder.v":90:4:90:9|Register bit Adder_3.counter[0] is always 0, optimizing ...
@W: MO111 :|Tristate driver ccu25_data_2_t_0[7] on net ccu25_data_2[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_2_t_0[6] on net ccu25_data_2[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_2_t_0[5] on net ccu25_data_2[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_2_t_0[4] on net ccu25_data_2[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_2_t_0[3] on net ccu25_data_2[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_2_t_0[2] on net ccu25_data_2[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_2_t_0[1] on net ccu25_data_2[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_2_t_0[0] on net ccu25_data_2[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_3_t_0[7] on net ccu25_data_3[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_3_t_0[6] on net ccu25_data_3[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_3_t_0[5] on net ccu25_data_3[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_3_t_0[4] on net ccu25_data_3[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_3_t_0[3] on net ccu25_data_3[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_3_t_0[2] on net ccu25_data_3[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_3_t_0[1] on net ccu25_data_3[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_3_t_0[0] on net ccu25_data_3[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_0_t_0[7] on net ccu25_data_0[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_0_t_0[6] on net ccu25_data_0[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_0_t_0[5] on net ccu25_data_0[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_0_t_0[4] on net ccu25_data_0[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_0_t_0[3] on net ccu25_data_0[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_0_t_0[2] on net ccu25_data_0[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_0_t_0[1] on net ccu25_data_0[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_0_t_0[0] on net ccu25_data_0[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_1_t_0[7] on net ccu25_data_1[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_1_t_0[6] on net ccu25_data_1[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_1_t_0[5] on net ccu25_data_1[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_1_t_0[4] on net ccu25_data_1[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_1_t_0[3] on net ccu25_data_1[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_1_t_0[2] on net ccu25_data_1[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_1_t_0[1] on net ccu25_data_1[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ccu25_data_1_t_0[0] on net ccu25_data_1[0] has its enable tied to GND (module TDR) 
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[16] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] is always 0, optimizing ...
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[0] reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[3] reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[4] reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[7] reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[8] reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[11] reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[12] reduced to a combinational gate by constant propagation
@W: MO129 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Sequential instance Core_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[15] reduced to a combinational gate by constant propagation
@W: MO197 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|FSM register arbRegSMCurrentState[14] removed due to constant propagation
@W: MO197 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|FSM register arbRegSMCurrentState[10] removed due to constant propagation
@W: MO197 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|FSM register arbRegSMCurrentState[6] removed due to constant propagation
@W: MO197 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|FSM register arbRegSMCurrentState[2] removed due to constant propagation
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[9] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[5] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[15] is always 0, optimizing ...
@W: MO161 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[13] is always 1, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[11] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[7] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[3] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[0] is always 0, optimizing ...
@W: MO197 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|FSM register arbRegSMCurrentState[14] removed due to constant propagation
@W: MO197 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|FSM register arbRegSMCurrentState[10] removed due to constant propagation
@W: MO197 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|FSM register arbRegSMCurrentState[6] removed due to constant propagation
@W: MO197 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|FSM register arbRegSMCurrentState[2] removed due to constant propagation
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][62] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][61] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][58] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][57] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][56] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][55] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][54] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][53] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][52] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][51] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][50] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][49] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][48] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][47] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][46] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][45] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][44] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][43] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][42] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][41] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][40] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][39] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][38] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][37] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][36] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][35] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][34] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][33] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][32] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][31] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][30] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][29] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][28] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][27] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][26] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][25] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][24] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][23] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][22] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][21] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][20] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][19] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][18] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][17] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][16] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][15] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][14] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][13] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][12] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][11] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][10] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][9] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][8] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][7] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][6] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][5] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][4] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][3] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][2] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][1] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][0] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][62] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][61] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][58] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][57] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][56] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][55] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][54] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][53] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][52] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][51] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][50] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][49] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][48] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][47] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][46] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][45] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][44] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][43] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][42] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][41] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][40] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][39] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][38] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][37] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][36] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][35] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][34] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][33] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][32] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][31] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][30] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][29] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][28] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][27] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][26] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][25] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][24] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][23] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][22] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][21] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][20] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][19] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][18] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][17] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][16] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][15] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][14] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][13] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][12] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][11] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][10] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][9] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][8] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][7] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][6] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][5] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][4] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][3] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][2] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][1] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][0] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][62] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][61] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][58] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][57] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][56] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][55] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][54] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][53] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][52] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][51] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][50] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][49] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][48] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][47] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][46] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][45] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][44] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][43] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][42] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][41] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][40] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][39] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][38] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][37] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][36] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][35] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][34] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][33] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][32] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][31] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][30] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][29] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][28] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][27] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][26] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][25] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][24] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][23] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][22] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][21] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][20] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][19] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][18] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][17] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][16] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][15] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][14] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][13] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][12] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][11] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][10] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][9] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][8] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][7] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][6] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][5] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][4] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][3] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][2] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][1] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][0] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][62] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][61] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][58] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][57] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][56] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][55] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][54] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][53] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][52] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][51] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][50] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][49] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][48] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][47] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][46] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][45] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][44] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][43] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][42] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][41] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][40] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][39] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][38] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][37] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][36] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][35] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][34] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][33] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][32] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][31] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][30] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][29] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][28] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][27] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][26] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][25] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][24] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][23] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][22] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][21] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][20] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][19] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][18] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][17] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][16] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][15] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][14] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][13] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][12] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][11] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][10] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][9] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][8] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][7] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][6] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][5] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][4] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][3] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][2] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][1] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\final2\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][0] is always 0, optimizing ...
@W: MT420 |Found inferred clock TDR|clk with period 10.00ns. Please declare a user-defined clock on object "p:clk"
@W: MT420 |Found inferred clock TDR|ifclk with period 10.00ns. Please declare a user-defined clock on object "p:ifclk"
