/**
 * MFRC522.h - Library to use ARDUINO RFID MODULE KIT 13.56 MHZ WITH TAGS SPI W
 * AND R BY COOQROBOT. Based on code Dr.Leong   ( WWW.B2CQSHOP.COM ) Created by
 * Miguel Balboa (circuitito.com), Jan, 2012. Rewritten by SÃ¸ren Thing Andersen
 * (access.thing.dk), fall of 2013 (Translation to English, refactored,
 * comments, anti collision, cascade levels.) Extended by Tom Clement with
 * functionality to write to sector 0 of UID changeable Mifare cards. Released
 * into the public domain.
 * -- Repurposed to fit Raspberry Pi ---
 */
#ifndef MFRC522_H
#define MFRC522_H

#include <stdbool.h>
#include <stdint.h>

// Firmware data for self-test
// Reference values based on firmware version; taken from 16.1.1 in spec.
// Version 1.0
extern const uint8_t mfrc522_firmware_reference_v1[];
// Version 2.0
extern const uint8_t mfrc522_firmware_reference_v2[];

//  MFRC522 registers. Described in chapter 9 of the datasheet.
//  When using SPI all addresses are shifted one bit left in the "SPI address
//  uint8_t" (section 8.1.2.3)
enum mfrc522_pcd_register {
    // Page 0: Command and status
    //		  0x00			// reserved for future use
    CommandReg = 0x01 << 1, // starts and stops command execution
    ComIEnReg = 0x02 << 1,  // enable and disable interrupt request control bits
    DivIEnReg = 0x03 << 1,  // enable and disable interrupt request control bits
    ComIrqReg = 0x04 << 1,  // interrupt request bits
    DivIrqReg = 0x05 << 1,  // interrupt request bits
    ErrorReg = 0x06 << 1,   // error bits showing the error status of the last
                            // command executed
    Status1Reg = 0x07 << 1, // communication status bits
    Status2Reg = 0x08 << 1, // receiver and transmitter status bits
    FIFODataReg = 0x09 << 1,   // input and output of 64 uint8_t FIFO buffer
    FIFOLevelReg = 0x0A << 1,  // number of uint8_ts stored in the FIFO buffer
    WaterLevelReg = 0x0B << 1, // level for FIFO underflow and overflow warning
    ControlReg = 0x0C << 1,    // miscellaneous control registers
    BitFramingReg = 0x0D << 1, // adjustments for bit-oriented frames
    CollReg = 0x0E << 1, // bit position of the first bit-collision detected on
                         // the RF interface
    //						  0x0F			// reserved
    // for
    // future
    // use

    // Page 1: Command
    // 						  0x10			// reserved
    // for
    // future
    // use
    ModeReg = 0x11 << 1, // defines general modes for transmitting and receiving
    TxModeReg = 0x12 << 1,    // defines transmission data rate and framing
    RxModeReg = 0x13 << 1,    // defines reception data rate and framing
    TxControlReg = 0x14 << 1, // controls the logical behavior of the antenna
                              // driver pins TX1 and TX2
    TxASKReg = 0x15 << 1, // controls the setting of the transmission modulation
    TxSelReg = 0x16 << 1, // selects the internal sources for the antenna driver
    RxSelReg = 0x17 << 1, // selects internal receiver settings
    RxThresholdReg = 0x18 << 1, // selects thresholds for the bit decoder
    DemodReg = 0x19 << 1,       // defines demodulator settings
    // 						  0x1A			// reserved
    // for
    // future
    // use
    // 						  0x1B			// reserved
    // for
    // future
    // use
    MfTxReg =
        0x1C << 1, // controls some MIFARE communication transmit parameters
    MfRxReg =
        0x1D << 1, // controls some MIFARE communication receive parameters
    // 						  0x1E			// reserved
    // for
    // future
    // use
    SerialSpeedReg =
        0x1F << 1, // selects the speed of the serial UART interface

    // Page 2: Configuration
    // 						  0x20			// reserved
    // for
    // future
    // use
    CRCResultRegH =
        0x21 << 1, // shows the MSB and LSB values of the CRC calculation
    CRCResultRegL = 0x22 << 1,
    // 						  0x23			// reserved
    // for
    // future
    // use
    ModWidthReg = 0x24 << 1, // controls the ModWidth setting?
    // 						  0x25			// reserved
    // for
    // future
    // use
    RFCfgReg = 0x26 << 1,  // configures the receiver gain
    GsNReg = 0x27 << 1,    // selects the conductance of the antenna driver pins
                           // TX1 and TX2 for modulation
    CWGsPReg = 0x28 << 1,  // defines the conductance of the p-driver output
                           // during periods of no modulation
    ModGsPReg = 0x29 << 1, // defines the conductance of the p-driver output
                           // during periods of modulation
    TModeReg = 0x2A << 1,  // defines settings for the internal timer
    TPrescalerReg = 0x2B << 1, // the lower 8 bits of the TPrescaler value. The
                               // 4 high bits are in TModeReg.
    TReloadRegH = 0x2C << 1,   // defines the 16-bit timer reload value
    TReloadRegL = 0x2D << 1,
    TCounterValueRegH = 0x2E << 1, // shows the 16-bit timer value
    TCounterValueRegL = 0x2F << 1,

    // Page 3: Test Registers
    // 						  0x30			// reserved
    // for
    // future
    // use
    TestSel1Reg = 0x31 << 1,  // general test signal configuration
    TestSel2Reg = 0x32 << 1,  // general test signal configuration
    TestPinEnReg = 0x33 << 1, // enables pin output driver on pins D1 to D7
    TestPinValueReg =
        0x34
        << 1, // defines the values for D1 to D7 when it is used as an I/O bus
    TestBusReg = 0x35 << 1,    // shows the status of the internal test bus
    AutoTestReg = 0x36 << 1,   // controls the digital self test
    VersionReg = 0x37 << 1,    // shows the software version
    AnalogTestReg = 0x38 << 1, // controls the pins AUX1 and AUX2
    TestDAC1Reg = 0x39 << 1,   // defines the test value for TestDAC1
    TestDAC2Reg = 0x3A << 1,   // defines the test value for TestDAC2
    TestADCReg = 0x3B << 1     // shows the value of ADC I and Q channels
                               // 						  0x3C //
                               // reserved for production tests 0x3D
                               // // reserved for production tests
                               // 						  0x3E			//
                               // reserved for production tests 0x3F
                               // // reserved for production tests
};

// MFRC522 commands. Described in chapter 10 of the datasheet.
enum mfrc522_pcd_command {
    PCD_Idle = 0x00,             // no action, cancels current command execution
    PCD_Mem = 0x01,              // stores 25 uint8_ts into the internal buffer
    PCD_GenerateRandomID = 0x02, // generates a 10-uint8_t random ID number
    PCD_CalcCRC = 0x03, // activates the CRC coprocessor or performs a self test
    PCD_Transmit = 0x04,    // transmits data from the FIFO buffer
    PCD_NoCmdChange = 0x07, // no command change, can be used to modify the
                            // CommandReg register bits without affecting the
                            // command, for example, the PowerDown bit
    PCD_Receive = 0x08,     // activates the receiver circuits
    PCD_Transceive =
        0x0C, // transmits data from FIFO buffer to antenna and automatically
              // activates the receiver after transmission
    PCD_MFAuthent =
        0x0E, // performs the MIFARE standard authentication as a reader
    PCD_SoftReset = 0x0F // resets the MFRC522
};

// MFRC522 RxGain[2:0] masks, defines the receiver's signal voltage gain
// factor (on the PCD). Described in 9.3.3.6 / table 98 of the datasheet at
// http://www.nxp.com/documents/data_sheet/MFRC522.pdf
enum mfrc522_pcd_rxgain {
    RxGain_18dB = 0x00 << 4, // 000b - 18 dB, minimum
    RxGain_23dB = 0x01 << 4, // 001b - 23 dB
    RxGain_18dB_2 =
        0x02 << 4, // 010b - 18 dB, it seems 010b is a duplicate for 000b
    RxGain_23dB_2 =
        0x03 << 4, // 011b - 23 dB, it seems 011b is a duplicate for 001b
    RxGain_33dB = 0x04 << 4, // 100b - 33 dB, average, and typical default
    RxGain_38dB = 0x05 << 4, // 101b - 38 dB
    RxGain_43dB = 0x06 << 4, // 110b - 43 dB
    RxGain_48dB = 0x07 << 4, // 111b - 48 dB, maximum
    RxGain_min =
        0x00 << 4, // 000b - 18 dB, minimum, convenience for RxGain_18dB
    RxGain_avg =
        0x04 << 4,         // 100b - 33 dB, average, convenience for RxGain_33dB
    RxGain_max = 0x07 << 4 // 111b - 48 dB, maximum, convenience for RxGain_48dB
};

// Commands sent to the PICC.
enum mfrc522_picc_command {
    // The commands used by the PCD to manage communication with several PICCs
    // (ISO 14443-3, Type A, section 6.4)
    PICC_CMD_REQA =
        0x26, // REQuest command, Type A. Invites PICCs in state IDLE to go to
              // READY and prepare for anticollision or selection. 7 bit frame.
    PICC_CMD_WUPA = 0x52, // Wake-UP command, Type A. Invites PICCs in state
                          // IDLE and HALT to go to READY(*) and prepare for
                          // anticollision or selection. 7 bit frame.
    PICC_CMD_CT = 0x88,   // Cascade Tag. Not really a command, but used during
                          // anti collision.
    PICC_CMD_SEL_CL1 = 0x93, // Anti collision/Select, Cascade Level 1
    PICC_CMD_SEL_CL2 = 0x95, // Anti collision/Select, Cascade Level 2
    PICC_CMD_SEL_CL3 = 0x97, // Anti collision/Select, Cascade Level 3
    PICC_CMD_HLTA = 0x50, // HaLT command, Type A. Instructs an ACTIVE PICC to
                          // go to state HALT.
    // The commands used for MIFARE Classic (from
    // http://www.nxp.com/documents/data_sheet/MF1S503x.pdf, Section 9)
    // Use PCD_MFAuthent to authenticate access to a sector, then use these
    // commands to read/write/modify the blocks on the sector.
    // The read/write commands can also be used for MIFARE Ultralight.
    PICC_CMD_MF_AUTH_KEY_A = 0x60, // Perform authentication with Key A
    PICC_CMD_MF_AUTH_KEY_B = 0x61, // Perform authentication with Key B
    PICC_CMD_MF_READ =
        0x30, // Reads one 16 uint8_t block from the authenticated sector of the
              // PICC. Also used for MIFARE Ultralight.
    PICC_CMD_MF_WRITE =
        0xA0, // Writes one 16 uint8_t block to the authenticated sector of the
              // PICC. Called "COMPATIBILITY WRITE" for MIFARE Ultralight.
    PICC_CMD_MF_DECREMENT =
        0xC0, // Decrements the contents of a block and stores the result in the
              // internal data register.
    PICC_CMD_MF_INCREMENT =
        0xC1, // Increments the contents of a block and stores the result in the
              // internal data register.
    PICC_CMD_MF_RESTORE =
        0xC2, // Reads the contents of a block into the internal data register.
    PICC_CMD_MF_TRANSFER =
        0xB0, // Writes the contents of the internal data register to a block.
    // The commands used for MIFARE Ultralight (from
    // http://www.nxp.com/documents/data_sheet/MF0ICU1.pdf, Section 8.6)
    // The PICC_CMD_MF_READ and PICC_CMD_MF_WRITE can also be used for MIFARE
    // Ultralight.
    PICC_CMD_UL_WRITE = 0xA2 // Writes one 4 uint8_t page to the PICC.
};

// MIFARE constants that does not fit anywhere else
enum mfrc522_mifare_misc {
    MF_ACK = 0xA,   // The MIFARE Classic uses a 4 bit ACK/NAK. Any other value
                    // than 0xA is NAK.
    MF_KEY_SIZE = 6 // A Mifare Crypto1 key is 6 uint8_ts.
};

// PICC types we can detect. Remember to update PICC_GetTypeName() if you add
// more.
enum mfrc522_picc_type {
    PICC_TYPE_UNKNOWN,
    PICC_TYPE_NOT_COMPLETE, // SAK indicates UID is not complete.
    PICC_TYPE_ISO_14443_4,  // PICC compliant with ISO/IEC 14443-4
    PICC_TYPE_ISO_18092,    // PICC compliant with ISO/IEC 18092 (NFC)
    PICC_TYPE_MIFARE_MINI,  // MIFARE Classic protocol, 320 uint8_ts
    PICC_TYPE_MIFARE_1K,    // MIFARE Classic protocol, 1KB
    PICC_TYPE_MIFARE_4K,    // MIFARE Classic protocol, 4KB
    PICC_TYPE_MIFARE_UL,    // MIFARE Ultralight or Ultralight C
    PICC_TYPE_MIFARE_PLUS,  // MIFARE Plus
    PICC_TYPE_TNP3XXX,      // Only mentioned in NXP AN 10833 MIFARE Type
                            // Identification Procedure
    PICC_TYPE_MAX
};

// Return codes from the functions in this class. Remember to update
// Getmfrc522_status_codeName() if you add more.
enum mfrc522_status_code {
    STATUS_OK = 1,        // Success
    STATUS_ERROR = 2,     // Error in communication
    STATUS_COLLISION = 3, // Collission detected
    STATUS_TIMEOUT = 4,   // Timeout in communication.
    STATUS_NO_ROOM = 5,   // A buffer is not big enough.
    STATUS_INTERNAL_ERROR =
        6,                  // Internal error in the code. Should not happen ;-)
    STATUS_INVALID = 7,     // Invalid argument.
    STATUS_CRC_WRONG = 8,   // The CRC_A does not match
    STATUS_MIFARE_NACK = 9, // A MIFARE PICC responded with NAK.
    MAXSTATUS
};

// FIXME: make static
extern const char *mfrc_status_code_names[];

// A struct used for passing the UID of a PICC.
struct mfrc522_uid {
    uint8_t size; // Number of uint8_ts in the UID. 4, 7 or 10.
                  // FIXME: camel -> snake
    uint8_t uidByte[10];
    uint8_t sak; // The SAK (Select acknowledge) uint8_t returned from the PICC
                 // after successful selection.
};

// A struct used for passing a MIFARE Crypto1 key
struct mfrc522_mifare_key {
    // FIXME: camel -> snake
    uint8_t keyByte[MF_KEY_SIZE];
};

struct mfrc522 {
    struct mfrc522_uid uid; // Used by PICC_ReadCardSerial().
};

/****************************************************************************
 * Functions for setting up the Raspberry Pi
 ****************************************************************************/
int mfrc522_init();
int mfrc522_deinit();
void mfrc522_set_spi_config();

/****************************************************************************
 * Basic interface functions for communicating with the MFRC522
 ****************************************************************************/
void mfrc522_pcd_write_register(uint8_t reg, uint8_t value);
void mfrc522_pcd_write_registers(uint8_t reg, uint8_t count, uint8_t *values);
uint8_t mfrc522_pcd_read_register(uint8_t reg);
void mfrc522_pcd_read_registers(uint8_t reg, uint8_t count, uint8_t *values,
                                uint8_t rxalign);
void mfrc522_set_bitmask(unsigned char reg, unsigned char mask);
void mfrc522_pcd_set_register_bitmask(uint8_t reg, uint8_t mask);
void mfrc522_pcd_clear_register_bitmask(uint8_t reg, uint8_t mask);
uint8_t mfrc522_pcd_calculatec_rc(uint8_t *data, uint8_t length,
                                  uint8_t *result);

/****************************************************************************
 * Functions for manipualting the MFRC522
 ****************************************************************************/
void mfrc522_pcd_init();
void mfrc522_pcd_reset();
void mfrc522_pcd_antenna_on();
void mfrc522_pcd_antenna_off();
uint8_t mfrc522_pcd_get_antenna_gain();
void mfrc522_pcd_set_antenna_gain(uint8_t mask);
bool mfrc522_pcd_perform_selftest();

/****************************************************************************
 * Functions for communicating with PICCs
 ****************************************************************************/
// FIXME:parameter names
uint8_t mfrc522_pcd_transceive_data(uint8_t *senddata, uint8_t sendlen,
                                    uint8_t *backdata, uint8_t *backlen,
                                    uint8_t *validbits, uint8_t rxalign,
                                    bool checkcrc);
uint8_t mfrc522_pcd_communicate_with_picc(uint8_t command, uint8_t waitirq,
                                          uint8_t *senddata, uint8_t sendlen,
                                          uint8_t *backdata, uint8_t *backlen,
                                          uint8_t *validbits, uint8_t rxalign,
                                          bool checkcrc);
uint8_t mfrc522_picc_request_a(uint8_t *bufferatqa, uint8_t *buffersize);
uint8_t mfrc522_picc_wakeup_a(uint8_t *bufferatqa, uint8_t *buffersize);
uint8_t mfrc522_picc_req_a_or_wup_a(uint8_t command, uint8_t *bufferatqa,
                                    uint8_t *buffersize);
uint8_t mfrc522_picc_select(struct mfrc522_uid *uid, uint8_t validbits);
uint8_t mfrc522_picc_halt_a();

/****************************************************************************
 * Functions for communicating with MIFARE PICCs
 ****************************************************************************/
uint8_t mfrc522_pcd_authenticate(uint8_t command, uint8_t blockaddr,
                                 struct mfrc522_mifare_key *key,
                                 struct mfrc522_uid *uid);
void mfrc522_pcd_stop_crypto_1();
uint8_t mfrc522_mifare_read(uint8_t blockaddr, uint8_t *buffer,
                            uint8_t *buffersize);
uint8_t mfrc522_mifare_write(uint8_t blockaddr, uint8_t *buffer,
                             uint8_t buffersize);
uint8_t mfrc522_mifare_decrement(uint8_t blockaddr, long delta);
uint8_t mfrc522_mifare_increment(uint8_t blockaddr, long delta);
uint8_t mfrc522_mifare_restore(uint8_t blockaddr);
uint8_t mfrc522_mifare_transfer(uint8_t blockaddr);
uint8_t mfrc522_mifare_ultralight_write(uint8_t page, uint8_t *buffer,
                                        uint8_t buffersize);
uint8_t mfrc522_mifare_get_value(uint8_t blockaddr, long *value);
uint8_t mfrc522_mifare_set_value(uint8_t blockaddr, long value);

/****************************************************************************
 * Support functions
 ****************************************************************************/
uint8_t mfrc522_pcd_mifare_transceive(uint8_t *senddata, uint8_t sendlen,
                                      bool accepttimeout);
const char *mfrc522_get_status_name(uint8_t code);
uint8_t mfrc522_picc_get_type(uint8_t sak);
const char *mfrc522_picc_get_typename(uint8_t type);
void mfrc522_picc_dump_to_serial(struct mfrc522_uid *uid);
void mfrc522_picc_dump_mifare_classic_to_serial(struct mfrc522_uid *uid,
                                                uint8_t picctype,
                                                struct mfrc522_mifare_key *key);
void mfrc522_picc_dump_mifare_classic_sector_to_serial(
    struct mfrc522_uid *uid, struct mfrc522_mifare_key *key, uint8_t sector);
void mfrc522_picc_dump_mifare_ultralight_to_serial();
void mfrc522_mifare_set_access_bits(uint8_t *accessbitbuffer, uint8_t g0,
                                    uint8_t g1, uint8_t g2, uint8_t g3);
bool mfrc522_mifare_open_uid_backdoor(bool logerrors);
bool mfrc522_set_uid(struct mfrc522_uid *uid, uint8_t *newuid, uint8_t uidsize,
                     bool logerrors);
bool mfrc522_mifare_unbrick_uid_sector(bool logerrors);

/****************************************************************************
 * Convenience functions
 ****************************************************************************/
bool mfrc522_picc_is_new_card_present();
bool mfrc522_picc_read_card_serial(struct mfrc522_uid *uid);

#endif
