**HW #1 Assignments**

**(Due : 1/15/22) 6pm EST** 

No submission is required. 

In this assignments, you will get familiar with verilator, verilog and RISC-V ISA. 

** Part 1** 
Install Verliator 

Please see the instruction 

** Part 2** 
simple excercise of verilator 


** Part 3** Pipeline design 
Using RISC-V tiny ISA, design a 5-stage pipeline. 
Enhance the pipeline with all control-flow signals. 


