Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun May 26 10:38:51 2024
| Host         : mecha-4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file input_timing_summary_routed.rpt -pb input_timing_summary_routed.pb -rpx input_timing_summary_routed.rpx -warn_on_violation
| Design       : \input 
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (9)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clock/clkTog_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.351        0.000                      0                   13        0.235        0.000                      0                   13        4.500        0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.351        0.000                      0                   13        0.235        0.000                      0                   13        4.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 clock/clkDividerCtr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clkDividerCtr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.715ns (32.729%)  route 1.470ns (67.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  clock/clkDividerCtr_reg[4]/Q
                         net (fo=4, routed)           0.837     6.342    clock/clkDividerCtr[4]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.296     6.638 r  clock/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.632     7.271    clock/clkDividerCtr[5]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExt (IN)
                         net (fo=0)                   0.000    10.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    14.622    clock/clkDividerCtr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 clock/clkDividerCtr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clkDividerCtr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.715ns (32.729%)  route 1.470ns (67.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  clock/clkDividerCtr_reg[4]/Q
                         net (fo=4, routed)           0.837     6.342    clock/clkDividerCtr[4]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.296     6.638 r  clock/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.632     7.271    clock/clkDividerCtr[5]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExt (IN)
                         net (fo=0)                   0.000    10.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    14.622    clock/clkDividerCtr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 clock/clkDividerCtr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clkDividerCtr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.715ns (32.729%)  route 1.470ns (67.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  clock/clkDividerCtr_reg[4]/Q
                         net (fo=4, routed)           0.837     6.342    clock/clkDividerCtr[4]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.296     6.638 r  clock/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.632     7.271    clock/clkDividerCtr[5]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExt (IN)
                         net (fo=0)                   0.000    10.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[2]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    14.622    clock/clkDividerCtr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 clock/clkDividerCtr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clkDividerCtr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.715ns (32.729%)  route 1.470ns (67.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  clock/clkDividerCtr_reg[4]/Q
                         net (fo=4, routed)           0.837     6.342    clock/clkDividerCtr[4]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.296     6.638 r  clock/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.632     7.271    clock/clkDividerCtr[5]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExt (IN)
                         net (fo=0)                   0.000    10.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[3]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    14.622    clock/clkDividerCtr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 clock/clkDividerCtr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clkDividerCtr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.715ns (32.729%)  route 1.470ns (67.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  clock/clkDividerCtr_reg[4]/Q
                         net (fo=4, routed)           0.837     6.342    clock/clkDividerCtr[4]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.296     6.638 r  clock/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.632     7.271    clock/clkDividerCtr[5]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExt (IN)
                         net (fo=0)                   0.000    10.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[4]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    14.622    clock/clkDividerCtr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 clock/clkDividerCtr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clkDividerCtr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.715ns (32.729%)  route 1.470ns (67.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  clock/clkDividerCtr_reg[4]/Q
                         net (fo=4, routed)           0.837     6.342    clock/clkDividerCtr[4]
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.296     6.638 r  clock/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.632     7.271    clock/clkDividerCtr[5]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExt (IN)
                         net (fo=0)                   0.000    10.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[5]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    14.622    clock/clkDividerCtr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             8.273ns  (required time - arrival time)
  Source:                 clock/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clkTog_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.842ns (49.558%)  route 0.857ns (50.442%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  clock/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.695     6.201    clock/clkDividerCtr[2]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.299     6.500 r  clock/clkTog/O
                         net (fo=1, routed)           0.162     6.661    clock/clkTog_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.124     6.785 r  clock/clkTog_i_1/O
                         net (fo=1, routed)           0.000     6.785    clock/clkTog_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock/clkTog_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExt (IN)
                         net (fo=0)                   0.000    10.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    clock/clkExt_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock/clkTog_reg/C
                         clock pessimism              0.278    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.058    clock/clkTog_reg
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  8.273    

Slack (MET) :             8.393ns  (required time - arrival time)
  Source:                 clock/clkDividerCtr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clkDividerCtr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.746ns (45.311%)  route 0.900ns (54.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  clock/clkDividerCtr_reg[2]/Q
                         net (fo=6, routed)           0.900     6.406    clock/clkDividerCtr[2]
    SLICE_X37Y46         LUT3 (Prop_lut3_I2_O)        0.327     6.733 r  clock/clkDividerCtr[2]_i_1/O
                         net (fo=1, routed)           0.000     6.733    clock/data0[2]
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExt (IN)
                         net (fo=0)                   0.000    10.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[2]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.075    15.126    clock/clkDividerCtr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.733    
  -------------------------------------------------------------------
                         slack                                  8.393    

Slack (MET) :             8.504ns  (required time - arrival time)
  Source:                 clock/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clkDividerCtr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.580ns (38.872%)  route 0.912ns (61.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.912     6.454    clock/clkDividerCtr[0]
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.578 r  clock/clkDividerCtr[3]_i_1/O
                         net (fo=1, routed)           0.000     6.578    clock/data0[3]
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExt (IN)
                         net (fo=0)                   0.000    10.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[3]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.031    15.082    clock/clkDividerCtr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  8.504    

Slack (MET) :             8.504ns  (required time - arrival time)
  Source:                 clock/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clkDividerCtr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.580ns (38.924%)  route 0.910ns (61.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clock/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.910     6.452    clock/clkDividerCtr[0]
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.576 r  clock/clkDividerCtr[1]_i_1/O
                         net (fo=1, routed)           0.000     6.576    clock/data0[1]
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkExt (IN)
                         net (fo=0)                   0.000    10.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    clock/clkDividerCtr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                  8.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 clock/clkDividerCtr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clkDividerCtr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.024%)  route 0.101ns (30.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  clock/clkDividerCtr_reg[4]/Q
                         net (fo=4, routed)           0.101     1.676    clock/clkDividerCtr[4]
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.098     1.774 r  clock/clkDividerCtr[5]_i_2/O
                         net (fo=1, routed)           0.000     1.774    clock/data0[5]
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    clock/clkDividerCtr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock/clkDividerCtr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clkTog_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.920%)  route 0.179ns (49.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock/clkDividerCtr_reg[3]/Q
                         net (fo=5, routed)           0.179     1.766    clock/clkDividerCtr[3]
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.811 r  clock/clkTog_i_1/O
                         net (fo=1, routed)           0.000     1.811    clock/clkTog_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock/clkTog_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    clock/clkExt_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock/clkTog_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.550    clock/clkTog_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clock/clkDividerCtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clkDividerCtr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.183ns (47.742%)  route 0.200ns (52.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock/clkDividerCtr_reg[1]/Q
                         net (fo=7, routed)           0.200     1.787    clock/clkDividerCtr[1]
    SLICE_X37Y46         LUT3 (Prop_lut3_I1_O)        0.042     1.829 r  clock/clkDividerCtr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.829    clock/data0[2]
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    clock/clkDividerCtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 clock/clkDividerCtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clkDividerCtr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.184ns (47.630%)  route 0.202ns (52.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock/clkDividerCtr_reg[1]/Q
                         net (fo=7, routed)           0.202     1.789    clock/clkDividerCtr[1]
    SLICE_X37Y46         LUT5 (Prop_lut5_I2_O)        0.043     1.832 r  clock/clkDividerCtr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.832    clock/data0[4]
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    clock/clkDividerCtr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 clock/clkDividerCtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clkDividerCtr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.147%)  route 0.200ns (51.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock/clkDividerCtr_reg[1]/Q
                         net (fo=7, routed)           0.200     1.787    clock/clkDividerCtr[1]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.832 r  clock/clkDividerCtr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.832    clock/data0[1]
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clock/clkDividerCtr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 clock/clkDividerCtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clkDividerCtr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.899%)  route 0.202ns (52.101%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock/clkDividerCtr_reg[1]/Q
                         net (fo=7, routed)           0.202     1.789    clock/clkDividerCtr[1]
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.834 r  clock/clkDividerCtr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.834    clock/data0[3]
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    clock/clkDividerCtr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 clock/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clkDividerCtr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.323%)  route 0.264ns (58.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clock/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.264     1.851    clock/clkDividerCtr[0]
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.896 r  clock/clkDividerCtr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.896    clock/clkDividerCtr[0]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    clock/clkDividerCtr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 clock/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clkDividerCtr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.408%)  route 0.325ns (63.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.101     1.689    clock/clkDividerCtr[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.734 r  clock/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.223     1.957    clock/clkDividerCtr[5]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_R)        -0.018     1.428    clock/clkDividerCtr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 clock/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clkDividerCtr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.408%)  route 0.325ns (63.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.101     1.689    clock/clkDividerCtr[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.734 r  clock/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.223     1.957    clock/clkDividerCtr[5]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_R)        -0.018     1.428    clock/clkDividerCtr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 clock/clkDividerCtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/clkDividerCtr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.408%)  route 0.325ns (63.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock/clkDividerCtr_reg[0]/Q
                         net (fo=8, routed)           0.101     1.689    clock/clkDividerCtr[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.734 r  clock/clkDividerCtr[5]_i_1/O
                         net (fo=6, routed)           0.223     1.957    clock/clkDividerCtr[5]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkExt (IN)
                         net (fo=0)                   0.000     0.000    clkExt
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkExt_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkExt_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkExt_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    clock/clkExt_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clock/clkDividerCtr_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_R)        -0.018     1.428    clock/clkDividerCtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.529    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkExt }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clkExt_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   clock/clkDividerCtr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   clock/clkDividerCtr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   clock/clkDividerCtr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   clock/clkDividerCtr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   clock/clkDividerCtr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   clock/clkDividerCtr_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clock/clkTog_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock/clkDividerCtr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock/clkDividerCtr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock/clkDividerCtr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock/clkDividerCtr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock/clkDividerCtr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock/clkDividerCtr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock/clkDividerCtr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock/clkDividerCtr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock/clkDividerCtr_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock/clkDividerCtr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock/clkDividerCtr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock/clkDividerCtr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock/clkDividerCtr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock/clkDividerCtr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock/clkDividerCtr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock/clkDividerCtr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock/clkDividerCtr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock/clkDividerCtr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock/clkDividerCtr_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock/clkDividerCtr_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tr/intData_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TxPort
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.667ns  (logic 3.974ns (45.849%)  route 4.693ns (54.151%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE                         0.000     0.000 r  tr/intData_reg[9]/C
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tr/intData_reg[9]/Q
                         net (fo=1, routed)           4.693     5.149    TxPort_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.667 r  TxPort_OBUF_inst/O
                         net (fo=0)                   0.000     8.667    TxPort
    A18                                                               r  TxPort (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonPort
                            (input port)
  Destination:            tr/baudCtr_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.956ns  (logic 1.565ns (39.568%)  route 2.391ns (60.432%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  buttonPort (IN)
                         net (fo=0)                   0.000     0.000    buttonPort
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  buttonPort_IBUF_inst/O
                         net (fo=11, routed)          1.462     2.903    tr/buttonPort_IBUF
    SLICE_X1Y9           LUT5 (Prop_lut5_I1_O)        0.124     3.027 r  tr/intData[9]_i_1/O
                         net (fo=23, routed)          0.928     3.956    tr/intData[9]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  tr/baudCtr_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonPort
                            (input port)
  Destination:            tr/baudCtr_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.956ns  (logic 1.565ns (39.568%)  route 2.391ns (60.432%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  buttonPort (IN)
                         net (fo=0)                   0.000     0.000    buttonPort
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  buttonPort_IBUF_inst/O
                         net (fo=11, routed)          1.462     2.903    tr/buttonPort_IBUF
    SLICE_X1Y9           LUT5 (Prop_lut5_I1_O)        0.124     3.027 r  tr/intData[9]_i_1/O
                         net (fo=23, routed)          0.928     3.956    tr/intData[9]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  tr/baudCtr_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonPort
                            (input port)
  Destination:            tr/baudCtr_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.790ns  (logic 1.565ns (41.305%)  route 2.224ns (58.695%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  buttonPort (IN)
                         net (fo=0)                   0.000     0.000    buttonPort
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  buttonPort_IBUF_inst/O
                         net (fo=11, routed)          1.462     2.903    tr/buttonPort_IBUF
    SLICE_X1Y9           LUT5 (Prop_lut5_I1_O)        0.124     3.027 r  tr/intData[9]_i_1/O
                         net (fo=23, routed)          0.762     3.790    tr/intData[9]_i_1_n_0
    SLICE_X0Y8           FDRE                                         r  tr/baudCtr_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonPort
                            (input port)
  Destination:            tr/baudCtr_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.790ns  (logic 1.565ns (41.305%)  route 2.224ns (58.695%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  buttonPort (IN)
                         net (fo=0)                   0.000     0.000    buttonPort
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  buttonPort_IBUF_inst/O
                         net (fo=11, routed)          1.462     2.903    tr/buttonPort_IBUF
    SLICE_X1Y9           LUT5 (Prop_lut5_I1_O)        0.124     3.027 r  tr/intData[9]_i_1/O
                         net (fo=23, routed)          0.762     3.790    tr/intData[9]_i_1_n_0
    SLICE_X0Y8           FDRE                                         r  tr/baudCtr_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonPort
                            (input port)
  Destination:            tr/baudCtr_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.790ns  (logic 1.565ns (41.305%)  route 2.224ns (58.695%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  buttonPort (IN)
                         net (fo=0)                   0.000     0.000    buttonPort
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  buttonPort_IBUF_inst/O
                         net (fo=11, routed)          1.462     2.903    tr/buttonPort_IBUF
    SLICE_X1Y9           LUT5 (Prop_lut5_I1_O)        0.124     3.027 r  tr/intData[9]_i_1/O
                         net (fo=23, routed)          0.762     3.790    tr/intData[9]_i_1_n_0
    SLICE_X0Y8           FDRE                                         r  tr/baudCtr_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonPort
                            (input port)
  Destination:            tr/baudCtr_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.790ns  (logic 1.565ns (41.305%)  route 2.224ns (58.695%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  buttonPort (IN)
                         net (fo=0)                   0.000     0.000    buttonPort
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  buttonPort_IBUF_inst/O
                         net (fo=11, routed)          1.462     2.903    tr/buttonPort_IBUF
    SLICE_X1Y9           LUT5 (Prop_lut5_I1_O)        0.124     3.027 r  tr/intData[9]_i_1/O
                         net (fo=23, routed)          0.762     3.790    tr/intData[9]_i_1_n_0
    SLICE_X0Y8           FDRE                                         r  tr/baudCtr_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonPort
                            (input port)
  Destination:            tr/intData_reg[1]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.715ns  (logic 1.593ns (42.884%)  route 2.122ns (57.116%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  buttonPort (IN)
                         net (fo=0)                   0.000     0.000    buttonPort
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  buttonPort_IBUF_inst/O
                         net (fo=11, routed)          1.462     2.903    tr/buttonPort_IBUF
    SLICE_X1Y9           LUT5 (Prop_lut5_I4_O)        0.152     3.055 r  tr/intData[1]_i_1/O
                         net (fo=1, routed)           0.660     3.715    tr/intData[1]_i_1_n_0
    SLICE_X2Y10          FDSE                                         r  tr/intData_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonPort
                            (input port)
  Destination:            tr/intData_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 1.565ns (42.751%)  route 2.096ns (57.249%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  buttonPort (IN)
                         net (fo=0)                   0.000     0.000    buttonPort
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  buttonPort_IBUF_inst/O
                         net (fo=11, routed)          1.462     2.903    tr/buttonPort_IBUF
    SLICE_X1Y9           LUT5 (Prop_lut5_I1_O)        0.124     3.027 r  tr/intData[9]_i_1/O
                         net (fo=23, routed)          0.634     3.661    tr/intData[9]_i_1_n_0
    SLICE_X2Y10          FDSE                                         r  tr/intData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonPort
                            (input port)
  Destination:            tr/baudCtr_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.590ns  (logic 1.565ns (43.596%)  route 2.025ns (56.404%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  buttonPort (IN)
                         net (fo=0)                   0.000     0.000    buttonPort
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  buttonPort_IBUF_inst/O
                         net (fo=11, routed)          1.462     2.903    tr/buttonPort_IBUF
    SLICE_X1Y9           LUT5 (Prop_lut5_I1_O)        0.124     3.027 r  tr/intData[9]_i_1/O
                         net (fo=23, routed)          0.563     3.590    tr/intData[9]_i_1_n_0
    SLICE_X0Y9           FDRE                                         r  tr/baudCtr_reg[10]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tr/intData_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tr/intData_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE                         0.000     0.000 r  tr/intData_reg[3]/C
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tr/intData_reg[3]/Q
                         net (fo=1, routed)           0.158     0.299    inp/intData[2]
    SLICE_X1Y10          LUT4 (Prop_lut4_I3_O)        0.045     0.344 r  inp/intData[4]_i_1/O
                         net (fo=1, routed)           0.000     0.344    tr/D[2]
    SLICE_X1Y10          FDRE                                         r  tr/intData_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tr/intData_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tr/intData_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  tr/intData_reg[5]/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tr/intData_reg[5]/Q
                         net (fo=1, routed)           0.158     0.299    inp/intData[4]
    SLICE_X1Y8           LUT4 (Prop_lut4_I3_O)        0.045     0.344 r  inp/intData[6]_i_1/O
                         net (fo=1, routed)           0.000     0.344    tr/D[4]
    SLICE_X1Y8           FDRE                                         r  tr/intData_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tr/intData_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tr/intData_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.643%)  route 0.196ns (51.357%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  tr/intData_reg[6]/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tr/intData_reg[6]/Q
                         net (fo=1, routed)           0.196     0.337    inp/intData[5]
    SLICE_X1Y8           LUT4 (Prop_lut4_I3_O)        0.045     0.382 r  inp/intData[7]_i_1/O
                         net (fo=1, routed)           0.000     0.382    tr/D[5]
    SLICE_X1Y8           FDRE                                         r  tr/intData_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tr/intData_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tr/intData_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.512%)  route 0.197ns (51.488%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  tr/intData_reg[8]/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tr/intData_reg[8]/Q
                         net (fo=1, routed)           0.197     0.338    tr/intData[8]
    SLICE_X1Y10          LUT3 (Prop_lut3_I0_O)        0.045     0.383 r  tr/intData[9]_i_2/O
                         net (fo=1, routed)           0.000     0.383    tr/intData[9]_i_2_n_0
    SLICE_X1Y10          FDRE                                         r  tr/intData_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tr/baudCtr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tr/baudCtr_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  tr/baudCtr_reg[10]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tr/baudCtr_reg[10]/Q
                         net (fo=2, routed)           0.133     0.274    tr/baudCtr_reg[10]
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  tr/baudCtr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    tr/baudCtr_reg[8]_i_1_n_5
    SLICE_X0Y9           FDRE                                         r  tr/baudCtr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tr/baudCtr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tr/baudCtr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  tr/baudCtr_reg[6]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tr/baudCtr_reg[6]/Q
                         net (fo=2, routed)           0.134     0.275    tr/baudCtr_reg[6]
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  tr/baudCtr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    tr/baudCtr_reg[4]_i_1_n_5
    SLICE_X0Y8           FDRE                                         r  tr/baudCtr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tr/baudCtr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tr/baudCtr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  tr/baudCtr_reg[2]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tr/baudCtr_reg[2]/Q
                         net (fo=2, routed)           0.134     0.275    tr/baudCtr_reg[2]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  tr/baudCtr_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    tr/baudCtr_reg[0]_i_1_n_5
    SLICE_X0Y7           FDRE                                         r  tr/baudCtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp/mpDelayReg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tr/intData_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.186ns (46.543%)  route 0.214ns (53.457%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  inp/mpDelayReg_reg/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inp/mpDelayReg_reg/Q
                         net (fo=10, routed)          0.214     0.355    inp/mpDelayReg
    SLICE_X1Y10          LUT4 (Prop_lut4_I2_O)        0.045     0.400 r  inp/intData[2]_i_1/O
                         net (fo=1, routed)           0.000     0.400    tr/D[0]
    SLICE_X1Y10          FDRE                                         r  tr/intData_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tr/intData_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tr/intData_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.186ns (45.801%)  route 0.220ns (54.199%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  tr/intData_reg[7]/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tr/intData_reg[7]/Q
                         net (fo=1, routed)           0.220     0.361    inp/intData[6]
    SLICE_X1Y8           LUT4 (Prop_lut4_I3_O)        0.045     0.406 r  inp/intData[8]_i_1/O
                         net (fo=1, routed)           0.000     0.406    tr/D[6]
    SLICE_X1Y8           FDRE                                         r  tr/intData_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tr/baudCtr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tr/baudCtr_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  tr/baudCtr_reg[10]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tr/baudCtr_reg[10]/Q
                         net (fo=2, routed)           0.133     0.274    tr/baudCtr_reg[10]
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  tr/baudCtr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    tr/baudCtr_reg[8]_i_1_n_4
    SLICE_X0Y9           FDRE                                         r  tr/baudCtr_reg[11]/D
  -------------------------------------------------------------------    -------------------





