{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 13:11:00 2024 " "Info: Processing started: Sat Apr 27 13:11:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off micro_address_generator -c micro_address_generator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off micro_address_generator -c micro_address_generator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "uIR0 Y4 19.475 ns Longest " "Info: Longest tpd from source pin \"uIR0\" to destination pin \"Y4\" is 19.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns uIR0 1 PIN PIN_86 7 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 7; PIN Node = 'uIR0'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR0 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/micro_address_generator/micro_address_generator.bdf" { { 448 120 288 464 "uIR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.977 ns) + CELL(0.370 ns) 8.311 ns mux4-8_4inputs:inst23\|mux2-8:inst2\|inst10~18 2 COMB LCCOMB_X1_Y6_N2 3 " "Info: 2: + IC(6.977 ns) + CELL(0.370 ns) = 8.311 ns; Loc. = LCCOMB_X1_Y6_N2; Fanout = 3; COMB Node = 'mux4-8_4inputs:inst23\|mux2-8:inst2\|inst10~18'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.347 ns" { uIR0 mux4-8_4inputs:inst23|mux2-8:inst2|inst10~18 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/micro_address_generator/mux2-8.bdf" { { 480 296 360 528 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.651 ns) 9.721 ns inst17 3 COMB LCCOMB_X1_Y6_N22 4 " "Info: 3: + IC(0.759 ns) + CELL(0.651 ns) = 9.721 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 4; COMB Node = 'inst17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { mux4-8_4inputs:inst23|mux2-8:inst2|inst10~18 inst17 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/micro_address_generator/micro_address_generator.bdf" { { 992 1216 1280 1040 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.523 ns) + CELL(0.624 ns) 12.868 ns mux4-8_4inputs:inst23\|inst7 4 COMB LCCOMB_X15_Y3_N12 1 " "Info: 4: + IC(2.523 ns) + CELL(0.624 ns) = 12.868 ns; Loc. = LCCOMB_X15_Y3_N12; Fanout = 1; COMB Node = 'mux4-8_4inputs:inst23\|inst7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.147 ns" { inst17 mux4-8_4inputs:inst23|inst7 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/micro_address_generator/mux4-8_4inputs.bdf" { { 384 872 936 432 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.501 ns) + CELL(3.106 ns) 19.475 ns Y4 5 PIN PIN_15 0 " "Info: 5: + IC(3.501 ns) + CELL(3.106 ns) = 19.475 ns; Loc. = PIN_15; Fanout = 0; PIN Node = 'Y4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.607 ns" { mux4-8_4inputs:inst23|inst7 Y4 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/micro_address_generator/micro_address_generator.bdf" { { -144 2120 2296 -128 "Y4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.715 ns ( 29.35 % ) " "Info: Total cell delay = 5.715 ns ( 29.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.760 ns ( 70.65 % ) " "Info: Total interconnect delay = 13.760 ns ( 70.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.475 ns" { uIR0 mux4-8_4inputs:inst23|mux2-8:inst2|inst10~18 inst17 mux4-8_4inputs:inst23|inst7 Y4 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.475 ns" { uIR0 {} uIR0~combout {} mux4-8_4inputs:inst23|mux2-8:inst2|inst10~18 {} inst17 {} mux4-8_4inputs:inst23|inst7 {} Y4 {} } { 0.000ns 0.000ns 6.977ns 0.759ns 2.523ns 3.501ns } { 0.000ns 0.964ns 0.370ns 0.651ns 0.624ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 13:11:00 2024 " "Info: Processing ended: Sat Apr 27 13:11:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
