validate|timespec DUM,mov|r9|qword|ptr|rdi|+|8|	|lea|rcx|r9|-|const_2|	|cmp|rcx|1|	|jbe|const_4|	|cmp|r9|const_7|	|ja|const_3|	|sub|rsp|8|	|call|const_0|	|mov|dword|ptr|rax|const_6|	|mov|eax|const_8|	|add|rsp|8|	|ret|	|CONS|<Bool|__eq__|reg_rdi|const_5|>	|<Bool|Not|__eq__|Extract|63|1|__add__|const_9|mem_0|const_10|>	|<Bool|Or|Not|__eq__|Extract|63|30|mem_0|const_10|Not|ULE|Extract|29|0|mem_0|const_7|>	|<Bool|__le__|ret_0|const_1|>	|<Bool|__eq__|ret_0|const_1|>	,DUM
validate|timespec DUM,mov|r9|qword|ptr|rdi|+|8|	|lea|rcx|r9|-|const_2|	|cmp|rcx|1|	|jbe|const_4|	|mov|rdx|qword|ptr|rdi|+|const_12|	|lea|r8|rdx|-|const_2|	|cmp|r8|1|	|jbe|const_11|	|cmp|rdx|const_7|	|ja|const_3|	|sub|rsp|8|	|call|const_0|	|mov|dword|ptr|rax|const_6|	|mov|eax|const_8|	|add|rsp|8|	|ret|	|CONS|<Bool|__eq__|reg_rdi|const_5|>	|<Bool|__eq__|Extract|63|1|__add__|const_9|mem_0|const_10|>	|<Bool|Not|__eq__|Extract|63|1|__add__|const_9|mem_1|const_10|>	|<Bool|Or|Not|__eq__|Extract|63|30|mem_1|const_10|Not|ULE|Extract|29|0|mem_1|const_7|>	|<Bool|__le__|ret_1|const_1|>	|<Bool|__eq__|ret_1|const_1|>	,DUM
validate|timespec DUM,mov|r9|qword|ptr|rdi|+|8|	|lea|rcx|r9|-|const_2|	|cmp|rcx|1|	|jbe|const_4|	|cmp|r9|const_7|	|ja|const_3|	|mov|rdx|qword|ptr|rdi|+|const_12|	|lea|r8|rdx|-|const_2|	|cmp|r8|1|	|jbe|const_11|	|cmp|rdx|const_7|	|ja|const_3|	|sub|rsp|8|	|call|const_0|	|mov|dword|ptr|rax|const_6|	|mov|eax|const_8|	|add|rsp|8|	|ret|	|CONS|<Bool|__eq__|reg_rdi|const_5|>	|<Bool|__eq__|Extract|63|30|mem_0|const_10|>	|<Bool|ULE|Extract|29|0|mem_0|const_7|>	|<Bool|Not|__eq__|Extract|63|1|__add__|const_9|mem_2|const_10|>	|<Bool|Or|Not|__eq__|Extract|63|30|mem_2|const_10|Not|ULE|Extract|29|0|mem_2|const_7|>	|<Bool|__le__|ret_2|const_1|>	|<Bool|__eq__|ret_2|const_1|>	,DUM
validate|timespec DUM,mov|r9|qword|ptr|rdi|+|8|	|lea|rcx|r9|-|const_2|	|cmp|rcx|1|	|jbe|const_4|	|mov|rdx|qword|ptr|rdi|+|const_12|	|lea|r8|rdx|-|const_2|	|cmp|r8|1|	|jbe|const_11|	|xor|esi|esi|	|xor|r10d|r10d|	|cmp|rcx|1|	|ja|const_16|	|xor|esi|esi|	|cmp|r9|const_2|	|mov|qword|ptr|rdi|0|	|sete|sil|	|mov|r10d|1|	|cmp|r8|1|	|ja|const_14|	|cmp|r8|1|	|ja|const_14|	|xor|eax|eax|	|cmp|rdx|const_2|	|mov|qword|ptr|rdi|+|const_13|0|	|sete|al|	|mov|r10d|1|	|add|esi|eax|	|xor|eax|eax|	|cmp|esi|1|	|sete|al|	|add|eax|r10d|	|ret|	|xor|eax|eax|	|cmp|esi|1|	|sete|al|	|add|eax|r10d|	|ret|	|CONS|<Bool|__eq__|reg_rdi|const_5|>	|<Bool|__eq__|Extract|63|1|__add__|const_9|mem_0|const_10|>	|<Bool|__eq__|Extract|63|1|__add__|const_9|mem_1|const_10|>	|<Bool|__le__|__add__|reg_rdi|const_13|const_15|>	|<Bool|__eq__|__add__|reg_rdi|const_13|const_15|>	,DUM
validate|timespec DUM,mov|r9|qword|ptr|rdi|+|8|	|lea|rcx|r9|-|const_2|	|cmp|rcx|1|	|jbe|const_4|	|mov|rdx|qword|ptr|rdi|+|const_12|	|lea|r8|rdx|-|const_2|	|cmp|r8|1|	|jbe|const_11|	|cmp|rdx|const_7|	|ja|const_3|	|xor|esi|esi|	|xor|r10d|r10d|	|cmp|rcx|1|	|ja|const_16|	|xor|esi|esi|	|cmp|r9|const_2|	|mov|qword|ptr|rdi|0|	|sete|sil|	|mov|r10d|1|	|cmp|r8|1|	|ja|const_14|	|cmp|r8|1|	|ja|const_14|	|xor|eax|eax|	|cmp|esi|1|	|sete|al|	|add|eax|r10d|	|ret|	|CONS|<Bool|__eq__|reg_rdi|const_5|>	|<Bool|__eq__|Extract|63|1|__add__|const_9|mem_0|const_10|>	|<Bool|__eq__|Extract|63|30|mem_1|const_10|>	|<Bool|ULE|Extract|29|0|mem_1|const_7|>	|<Bool|__le__|reg_rdi|const_5|>	|<Bool|__gt__|__add__|const_9|mem_1|const_17|>	,DUM
validate|timespec DUM,mov|r9|qword|ptr|rdi|+|8|	|lea|rcx|r9|-|const_2|	|cmp|rcx|1|	|jbe|const_4|	|cmp|r9|const_7|	|ja|const_3|	|mov|rdx|qword|ptr|rdi|+|const_12|	|lea|r8|rdx|-|const_2|	|cmp|r8|1|	|jbe|const_11|	|xor|esi|esi|	|xor|r10d|r10d|	|cmp|rcx|1|	|ja|const_16|	|cmp|r8|1|	|ja|const_14|	|xor|eax|eax|	|cmp|rdx|const_2|	|mov|qword|ptr|rdi|+|const_13|0|	|sete|al|	|mov|r10d|1|	|add|esi|eax|	|xor|eax|eax|	|cmp|esi|1|	|sete|al|	|add|eax|r10d|	|ret|	|xor|eax|eax|	|cmp|esi|1|	|sete|al|	|add|eax|r10d|	|ret|	|CONS|<Bool|__eq__|reg_rdi|const_5|>	|<Bool|__eq__|Extract|63|30|mem_0|const_10|>	|<Bool|ULE|Extract|29|0|mem_0|const_7|>	|<Bool|__eq__|Extract|63|1|__add__|const_9|mem_2|const_10|>	|<Bool|__le__|__add__|reg_rdi|const_13|const_15|>	|<Bool|__eq__|__add__|reg_rdi|const_13|const_15|>	,DUM
validate|timespec DUM,mov|r9|qword|ptr|rdi|+|8|	|lea|rcx|r9|-|const_2|	|cmp|rcx|1|	|jbe|const_4|	|cmp|r9|const_7|	|ja|const_3|	|mov|rdx|qword|ptr|rdi|+|const_12|	|lea|r8|rdx|-|const_2|	|cmp|r8|1|	|jbe|const_11|	|cmp|rdx|const_7|	|ja|const_3|	|xor|esi|esi|	|xor|r10d|r10d|	|cmp|rcx|1|	|ja|const_16|	|cmp|r8|1|	|ja|const_14|	|xor|eax|eax|	|cmp|esi|1|	|sete|al|	|add|eax|r10d|	|ret|	|CONS|<Bool|__eq__|reg_rdi|const_5|>	|<Bool|__eq__|Extract|63|30|mem_0|const_10|>	|<Bool|ULE|Extract|29|0|mem_0|const_7|>	|<Bool|__eq__|__add__|reg_rdi|const_12|const_18|>	|<Bool|__gt__|__add__|mem_2|const_9|const_17|>	|<Bool|__le__|mem_2|const_7|>	|<Bool|__gt__|__add__|const_9|mem_0|const_17|>	|<Bool|__gt__|__add__|const_9|mem_2|const_17|>	,DUM
