<HTML>
<HEAD>
<TITLE>VHDL Reference Guide - Block Statement</TITLE>
</HEAD>
<BODY BGCOLOR="mintcream">
<a href="attrib.htm"><img border=0 src="../../images/left.gif" align=left></a>
<a href="cases.htm"><img border=0 src="../../images/right.gif" align=right></a>

<DIV ALIGN=CENTER>
<TABLE BORDER=0 CELLPADDING=5>
<CAPTION><B>Block Statement</B></CAPTION>
<TR><TD COLSPAN=3><HR></TD></TR>
<TR>
<TD BGCOLOR="lightcyan">Concurrent Statement</TD>
<TD>---- used in ----></TD>
<TD BGCOLOR="lightgreen">Architecture</TD>
</TR>
</TABLE>

<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>
<TR>
<TD>
<Pre>
label: <b>block</b> (optional_guard_condition)
	declarations
<b>begin</b>
	concurrent statements
<b>end block</b> label;
</pre></TD>
</TR>
</TABLE>
</DIV>

<DIV ALIGN=CENTER>
See LRM section 9.1

<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=left>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=80%>
<TR>
<TD>The label is compulsory
<pre>
CONTROL_LOGIC: block
begin
  U1: CONTROLLER_A
    port map (CLK,X,Y,Z);
  U2: CONTROLLER_A
      port map (CLK,A,B,C);
end block CONTROL_LOGIC;

DATA_PATH: block
begin
  U3: DATAPATH_A port map
    (BUS_A,BUS_B,BUS_C,Z);
  U4: DATAPATH_B port map
    (BUS_A,BUS_C,BUS_D,C);
end block DATA_PATH;
</pre></TD>
</TR>
</TABLE>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>
<TR>
<TD>Without a guard condition a block is a grouping together of
concurrent statements within an architecture. It may have local signals,
constants etc. declared.</TD>
</TR>
</TABLE>
</DIV>

<DIV ALIGN=left>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=50%>
<TR>
<TD>Blocks may contain further blocks, implying a form of
hierarchy within a single architecture.</TD>
</TR>
</TABLE>
</DIV>

<DIV ALIGN=right>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=50%>
<TR>
<TD>A Block may contain any of the declarations possible for an
architecture. Items declared within a block are only visible inside it.</TD>
</TR>
</TABLE>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=80%>
<TR>
<TD>IF an optional guard condition is included, the block becomes a
<b>guarded block</b>. the <b>guard condition</b> must return a boolean
value, and controls <b>guarded signal assignments</b> within the block.
If the guard condition evaluates to false, the drive to any <b>guarded
signals</b> from the block is "switched off". Such signals must be
declared to be guarded signals of a resolved type. Guarded signals can
be declared by adding the words <b>bus</b> or <b>register</b> after the
name of the type of the signal. The difference between bus and register
signals is that if all drivers to a bus signal are "switched off", it
requires a resolution function to provide a value for the signal but a
register signal retains its last driven value after all drivers to it
have been switched off.
<pre>

architecture BLKS of TRISTATE is
  signal INT: std_logic bus;
begin
  DRIVER_1: block (EN = '1')
  begin
    INT <= guarded DATA_1;
  end block DRIVER_1;
end BLKS;
</pre>
</TD>
</TR>
</TABLE>
</DIV>

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

Unguarded <b>block</b> statements are usually ignored by logic synthesis
tools (i.i. all blocks within an architecture are "flattened").<br>
<b>Guarded block</b> statements are <b>not</b> usually supported for
synthesis.
<p>
Sequential (i.e. flip-flop and register) behaviour can be modelled using
guarded blocks, but again for synthesis and readability it is better
described using "clocked" processes.

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>
</TABLE><P>

In VHDL-93 the keyword <b>block</b> (or the guard condition, if there is
one), may be followed by the keyword <b>is</b>, for consistancy.:<br>
<pre>
label: <b>block</b> (optional guard_condition) <b>is</b>
 -- etc
</pre>

</DIV>

<HR WIDTH="80%">
<div align=center>
<a href="attrib.htm"><img border=0 src="../../images/left.gif"></a>
<a href="index.htm"><img border=0 src="../../images/up.gif"></a>
<a href="cases.htm"><img border=0 src="../../images/right.gif"></a>
</div>

<HR WIDTH="80%">
<ADDRESS>
<CENTER>
This page maintained by <A HREF="mailto:dave@truechap.demon.co.uk">
<IMG SRC="/images/emailed.gif" BORDER=0>
Dave Trueman</A>
</CENTER>
</ADDRESS>
<HR WIDTH="80%">
</BODY>
</HTML>
