This repository contains all the Verilog labs completed during the course.