# CSE-332-Lab-Assignment-NO-02-In-Logisim
Here, is my CSE-332 Lab Assignment NO-02 which is I Build a 32 bit parallel register with separate enable input, the appearance  should have 1 input of 32 bits, 1 output of 32 bits, clock input and enable input in Logisim.
