Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 16 15:01:37 2018
| Host         : YC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab8_1_1_timing_summary_routed.rpt -pb lab8_1_1_timing_summary_routed.pb -rpx lab8_1_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8_1_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 24 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.227        0.000                      0                   24        0.161        0.000                      0                   24        3.000        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        194.227        0.000                      0                   24        0.479        0.000                      0                   24       13.360        0.000                       0                    26  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      194.255        0.000                      0                   24        0.479        0.000                      0                   24       13.360        0.000                       0                    26  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        194.227        0.000                      0                   24        0.161        0.000                      0                   24  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      194.227        0.000                      0                   24        0.161        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line25/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line25/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.479ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.227ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 1.948ns (37.227%)  route 3.285ns (62.773%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.305 r  nolabel_line26/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.305    nolabel_line26/cnt_reg[16]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.419 r  nolabel_line26/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.419    nolabel_line26/cnt_reg[20]_i_1_n_0
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[23]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)       -0.198   198.646    nolabel_line26/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        198.646    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                194.227    

Slack (MET) :             194.267ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 2.168ns (39.760%)  route 3.285ns (60.240%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.305 r  nolabel_line26/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.305    nolabel_line26/cnt_reg[16]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.639 r  nolabel_line26/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.639    nolabel_line26/cnt_reg[20]_i_1_n_6
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[21]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    nolabel_line26/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                194.267    

Slack (MET) :             194.362ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 2.073ns (38.692%)  route 3.285ns (61.308%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.305 r  nolabel_line26/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.305    nolabel_line26/cnt_reg[16]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.544 r  nolabel_line26/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.544    nolabel_line26/cnt_reg[20]_i_1_n_5
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[22]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    nolabel_line26/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.544    
  -------------------------------------------------------------------
                         slack                                194.362    

Slack (MET) :             194.378ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 2.057ns (38.508%)  route 3.285ns (61.492%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.305 r  nolabel_line26/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.305    nolabel_line26/cnt_reg[16]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.528 r  nolabel_line26/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.528    nolabel_line26/cnt_reg[20]_i_1_n_7
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[20]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    nolabel_line26/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                194.378    

Slack (MET) :             194.406ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 2.054ns (38.474%)  route 3.285ns (61.526%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.525 r  nolabel_line26/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.525    nolabel_line26/cnt_reg[16]_i_1_n_6
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
                         clock pessimism              0.600   199.186    
                         clock uncertainty           -0.318   198.869    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)        0.062   198.931    nolabel_line26/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.931    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                194.406    

Slack (MET) :             194.427ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 2.033ns (38.231%)  route 3.285ns (61.769%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.504 r  nolabel_line26/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.504    nolabel_line26/cnt_reg[16]_i_1_n_4
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[19]/C
                         clock pessimism              0.600   199.186    
                         clock uncertainty           -0.318   198.869    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)        0.062   198.931    nolabel_line26/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.931    
                         arrival time                          -4.504    
  -------------------------------------------------------------------
                         slack                                194.427    

Slack (MET) :             194.494ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 1.940ns (37.131%)  route 3.285ns (62.869%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.411 r  nolabel_line26/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.411    nolabel_line26/cnt_reg[12]_i_1_n_6
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    nolabel_line26/clk_out1
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[13]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y96          FDCE (Setup_fdce_C_D)        0.062   198.905    nolabel_line26/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                194.494    

Slack (MET) :             194.501ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 1.959ns (37.359%)  route 3.285ns (62.641%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.430 r  nolabel_line26/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.430    nolabel_line26/cnt_reg[16]_i_1_n_5
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[18]/C
                         clock pessimism              0.600   199.186    
                         clock uncertainty           -0.318   198.869    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)        0.062   198.931    nolabel_line26/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.931    
                         arrival time                          -4.430    
  -------------------------------------------------------------------
                         slack                                194.501    

Slack (MET) :             194.515ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.919ns (36.878%)  route 3.285ns (63.122%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.390 r  nolabel_line26/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.390    nolabel_line26/cnt_reg[12]_i_1_n_4
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    nolabel_line26/clk_out1
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[15]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y96          FDCE (Setup_fdce_C_D)        0.062   198.905    nolabel_line26/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                194.515    

Slack (MET) :             194.517ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 1.943ns (37.167%)  route 3.285ns (62.833%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.414 r  nolabel_line26/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.414    nolabel_line26/cnt_reg[16]_i_1_n_7
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[16]/C
                         clock pessimism              0.600   199.186    
                         clock uncertainty           -0.318   198.869    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)        0.062   198.931    nolabel_line26/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.931    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                194.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.249ns (42.659%)  route 0.335ns (57.341%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    nolabel_line26/clk_out1
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line26/cnt_reg[15]/Q
                         net (fo=5, routed)           0.335    -0.085    nolabel_line26/cnt_reg[15]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.045    -0.040 r  nolabel_line26/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.040    nolabel_line26/cnt[12]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.023 r  nolabel_line26/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.023    nolabel_line26/cnt_reg[12]_i_1_n_4
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    nolabel_line26/clk_out1
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[15]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y96          FDCE (Hold_fdce_C_D)         0.105    -0.455    nolabel_line26/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.249ns (40.894%)  route 0.360ns (59.106%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    nolabel_line26/clk_out1
    SLICE_X0Y94          FDCE                                         r  nolabel_line26/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line26/cnt_reg[7]/Q
                         net (fo=3, routed)           0.360    -0.059    nolabel_line26/cnt_reg[7]
    SLICE_X0Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.014 r  nolabel_line26/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.014    nolabel_line26/cnt[4]_i_2_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.049 r  nolabel_line26/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.049    nolabel_line26/cnt_reg[4]_i_1_n_4
    SLICE_X0Y94          FDCE                                         r  nolabel_line26/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    nolabel_line26/clk_out1
    SLICE_X0Y94          FDCE                                         r  nolabel_line26/cnt_reg[7]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y94          FDCE (Hold_fdce_C_D)         0.105    -0.455    nolabel_line26/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.251ns (40.983%)  route 0.361ns (59.017%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           0.361    -0.057    nolabel_line26/cnt_reg[17]
    SLICE_X0Y97          LUT4 (Prop_lut4_I0_O)        0.045    -0.012 r  nolabel_line26/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.012    nolabel_line26/cnt[16]_i_4_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.053 r  nolabel_line26/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.053    nolabel_line26/cnt_reg[16]_i_1_n_6
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.878    -0.795    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X0Y97          FDCE (Hold_fdce_C_D)         0.105    -0.454    nolabel_line26/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.249ns (40.099%)  route 0.372ns (59.901%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  nolabel_line26/cnt_reg[18]/Q
                         net (fo=4, routed)           0.372    -0.046    nolabel_line26/cnt_reg[18]
    SLICE_X0Y97          LUT6 (Prop_lut6_I2_O)        0.045    -0.001 r  nolabel_line26/cnt[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.001    nolabel_line26/cnt[16]_i_2_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.062 r  nolabel_line26/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.062    nolabel_line26/cnt_reg[16]_i_1_n_4
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.878    -0.795    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[19]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X0Y97          FDCE (Hold_fdce_C_D)         0.105    -0.454    nolabel_line26/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.252ns (40.214%)  route 0.375ns (59.786%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  nolabel_line26/cnt_reg[18]/Q
                         net (fo=4, routed)           0.375    -0.044    nolabel_line26/cnt_reg[18]
    SLICE_X0Y97          LUT6 (Prop_lut6_I2_O)        0.045     0.001 r  nolabel_line26/cnt[16]_i_3/O
                         net (fo=1, routed)           0.000     0.001    nolabel_line26/cnt[16]_i_3_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.067 r  nolabel_line26/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.067    nolabel_line26/cnt_reg[16]_i_1_n_5
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.878    -0.795    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[18]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X0Y97          FDCE (Hold_fdce_C_D)         0.105    -0.454    nolabel_line26/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.252ns (39.259%)  route 0.390ns (60.741%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    nolabel_line26/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  nolabel_line26/cnt_reg[22]/Q
                         net (fo=8, routed)           0.390    -0.028    nolabel_line26/cnt_reg[22]
    SLICE_X0Y98          LUT6 (Prop_lut6_I5_O)        0.045     0.017 r  nolabel_line26/cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     0.017    nolabel_line26/cnt[20]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.083 r  nolabel_line26/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.083    nolabel_line26/cnt_reg[20]_i_1_n_5
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.878    -0.795    nolabel_line26/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[22]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X0Y98          FDCE (Hold_fdce_C_D)         0.105    -0.454    nolabel_line26/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.256ns (38.825%)  route 0.403ns (61.175%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    nolabel_line26/clk_out1
    SLICE_X0Y93          FDCE                                         r  nolabel_line26/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  nolabel_line26/cnt_reg[0]/Q
                         net (fo=3, routed)           0.403    -0.016    nolabel_line26/cnt_reg[0]
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.045     0.029 r  nolabel_line26/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     0.029    nolabel_line26/cnt[0]_i_7_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.099 r  nolabel_line26/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.099    nolabel_line26/cnt_reg[0]_i_1_n_7
    SLICE_X0Y93          FDCE                                         r  nolabel_line26/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    nolabel_line26/clk_out1
    SLICE_X0Y93          FDCE                                         r  nolabel_line26/cnt_reg[0]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.105    -0.455    nolabel_line26/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.355ns (51.472%)  route 0.335ns (48.528%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    nolabel_line26/clk_out1
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line26/cnt_reg[15]/Q
                         net (fo=5, routed)           0.335    -0.085    nolabel_line26/cnt_reg[15]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.045    -0.040 r  nolabel_line26/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.040    nolabel_line26/cnt[12]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.075 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.075    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.129 r  nolabel_line26/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.129    nolabel_line26/cnt_reg[16]_i_1_n_7
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.878    -0.795    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[16]/C
                         clock pessimism              0.252    -0.543    
    SLICE_X0Y97          FDCE (Hold_fdce_C_D)         0.105    -0.438    nolabel_line26/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.249ns (36.733%)  route 0.429ns (63.268%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    nolabel_line26/clk_out1
    SLICE_X0Y93          FDCE                                         r  nolabel_line26/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line26/cnt_reg[3]/Q
                         net (fo=2, routed)           0.429     0.010    nolabel_line26/cnt_reg[3]
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.045     0.055 r  nolabel_line26/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     0.055    nolabel_line26/cnt[0]_i_4_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.118 r  nolabel_line26/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.118    nolabel_line26/cnt_reg[0]_i_1_n_4
    SLICE_X0Y93          FDCE                                         r  nolabel_line26/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    nolabel_line26/clk_out1
    SLICE_X0Y93          FDCE                                         r  nolabel_line26/cnt_reg[3]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.105    -0.455    nolabel_line26/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.249ns (36.467%)  route 0.434ns (63.533%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    nolabel_line26/clk_out1
    SLICE_X0Y95          FDCE                                         r  nolabel_line26/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line26/cnt_reg[11]/Q
                         net (fo=3, routed)           0.434     0.015    nolabel_line26/cnt_reg[11]
    SLICE_X0Y95          LUT4 (Prop_lut4_I0_O)        0.045     0.060 r  nolabel_line26/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     0.060    nolabel_line26/cnt[8]_i_2_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.123 r  nolabel_line26/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.123    nolabel_line26/cnt_reg[8]_i_1_n_4
    SLICE_X0Y95          FDCE                                         r  nolabel_line26/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    nolabel_line26/clk_out1
    SLICE_X0Y95          FDCE                                         r  nolabel_line26/cnt_reg[11]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y95          FDCE (Hold_fdce_C_D)         0.105    -0.455    nolabel_line26/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.578    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line25/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line25/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y93      nolabel_line26/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y95      nolabel_line26/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y95      nolabel_line26/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y96      nolabel_line26/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y96      nolabel_line26/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y96      nolabel_line26/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y96      nolabel_line26/cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y97      nolabel_line26/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y97      nolabel_line26/cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y97      nolabel_line26/cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y97      nolabel_line26/cnt_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y97      nolabel_line26/cnt_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y98      nolabel_line26/cnt_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y98      nolabel_line26/cnt_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y98      nolabel_line26/cnt_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y98      nolabel_line26/cnt_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      nolabel_line26/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y95      nolabel_line26/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      nolabel_line26/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      nolabel_line26/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y95      nolabel_line26/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y95      nolabel_line26/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y95      nolabel_line26/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y95      nolabel_line26/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y96      nolabel_line26/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y96      nolabel_line26/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y96      nolabel_line26/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y96      nolabel_line26/cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line25/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line25/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line25/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line25/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line25/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line25/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.479ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.255ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 1.948ns (37.227%)  route 3.285ns (62.773%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.305 r  nolabel_line26/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.305    nolabel_line26/cnt_reg[16]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.419 r  nolabel_line26/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.419    nolabel_line26/cnt_reg[20]_i_1_n_0
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[23]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.289   198.872    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)       -0.198   198.674    nolabel_line26/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        198.674    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                194.255    

Slack (MET) :             194.295ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 2.168ns (39.760%)  route 3.285ns (60.240%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.305 r  nolabel_line26/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.305    nolabel_line26/cnt_reg[16]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.639 r  nolabel_line26/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.639    nolabel_line26/cnt_reg[20]_i_1_n_6
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[21]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.289   198.872    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)        0.062   198.934    nolabel_line26/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        198.934    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                194.295    

Slack (MET) :             194.390ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 2.073ns (38.692%)  route 3.285ns (61.308%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.305 r  nolabel_line26/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.305    nolabel_line26/cnt_reg[16]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.544 r  nolabel_line26/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.544    nolabel_line26/cnt_reg[20]_i_1_n_5
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[22]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.289   198.872    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)        0.062   198.934    nolabel_line26/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        198.934    
                         arrival time                          -4.544    
  -------------------------------------------------------------------
                         slack                                194.390    

Slack (MET) :             194.406ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 2.057ns (38.508%)  route 3.285ns (61.492%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.305 r  nolabel_line26/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.305    nolabel_line26/cnt_reg[16]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.528 r  nolabel_line26/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.528    nolabel_line26/cnt_reg[20]_i_1_n_7
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[20]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.289   198.872    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)        0.062   198.934    nolabel_line26/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        198.934    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                194.406    

Slack (MET) :             194.434ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 2.054ns (38.474%)  route 3.285ns (61.526%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.525 r  nolabel_line26/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.525    nolabel_line26/cnt_reg[16]_i_1_n_6
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
                         clock pessimism              0.600   199.186    
                         clock uncertainty           -0.289   198.897    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)        0.062   198.959    nolabel_line26/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.959    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                194.434    

Slack (MET) :             194.455ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 2.033ns (38.231%)  route 3.285ns (61.769%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.504 r  nolabel_line26/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.504    nolabel_line26/cnt_reg[16]_i_1_n_4
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[19]/C
                         clock pessimism              0.600   199.186    
                         clock uncertainty           -0.289   198.897    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)        0.062   198.959    nolabel_line26/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.959    
                         arrival time                          -4.504    
  -------------------------------------------------------------------
                         slack                                194.455    

Slack (MET) :             194.522ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 1.940ns (37.131%)  route 3.285ns (62.869%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.411 r  nolabel_line26/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.411    nolabel_line26/cnt_reg[12]_i_1_n_6
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    nolabel_line26/clk_out1
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[13]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X0Y96          FDCE (Setup_fdce_C_D)        0.062   198.933    nolabel_line26/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        198.933    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                194.522    

Slack (MET) :             194.529ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 1.959ns (37.359%)  route 3.285ns (62.641%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.430 r  nolabel_line26/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.430    nolabel_line26/cnt_reg[16]_i_1_n_5
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[18]/C
                         clock pessimism              0.600   199.186    
                         clock uncertainty           -0.289   198.897    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)        0.062   198.959    nolabel_line26/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.959    
                         arrival time                          -4.430    
  -------------------------------------------------------------------
                         slack                                194.529    

Slack (MET) :             194.543ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.919ns (36.878%)  route 3.285ns (63.122%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.390 r  nolabel_line26/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.390    nolabel_line26/cnt_reg[12]_i_1_n_4
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    nolabel_line26/clk_out1
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[15]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X0Y96          FDCE (Setup_fdce_C_D)        0.062   198.933    nolabel_line26/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        198.933    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                194.543    

Slack (MET) :             194.545ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 1.943ns (37.167%)  route 3.285ns (62.833%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.414 r  nolabel_line26/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.414    nolabel_line26/cnt_reg[16]_i_1_n_7
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[16]/C
                         clock pessimism              0.600   199.186    
                         clock uncertainty           -0.289   198.897    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)        0.062   198.959    nolabel_line26/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.959    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                194.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.249ns (42.659%)  route 0.335ns (57.341%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    nolabel_line26/clk_out1
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line26/cnt_reg[15]/Q
                         net (fo=5, routed)           0.335    -0.085    nolabel_line26/cnt_reg[15]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.045    -0.040 r  nolabel_line26/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.040    nolabel_line26/cnt[12]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.023 r  nolabel_line26/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.023    nolabel_line26/cnt_reg[12]_i_1_n_4
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    nolabel_line26/clk_out1
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[15]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y96          FDCE (Hold_fdce_C_D)         0.105    -0.455    nolabel_line26/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.249ns (40.894%)  route 0.360ns (59.106%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    nolabel_line26/clk_out1
    SLICE_X0Y94          FDCE                                         r  nolabel_line26/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line26/cnt_reg[7]/Q
                         net (fo=3, routed)           0.360    -0.059    nolabel_line26/cnt_reg[7]
    SLICE_X0Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.014 r  nolabel_line26/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.014    nolabel_line26/cnt[4]_i_2_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.049 r  nolabel_line26/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.049    nolabel_line26/cnt_reg[4]_i_1_n_4
    SLICE_X0Y94          FDCE                                         r  nolabel_line26/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    nolabel_line26/clk_out1
    SLICE_X0Y94          FDCE                                         r  nolabel_line26/cnt_reg[7]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y94          FDCE (Hold_fdce_C_D)         0.105    -0.455    nolabel_line26/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.251ns (40.983%)  route 0.361ns (59.017%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           0.361    -0.057    nolabel_line26/cnt_reg[17]
    SLICE_X0Y97          LUT4 (Prop_lut4_I0_O)        0.045    -0.012 r  nolabel_line26/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.012    nolabel_line26/cnt[16]_i_4_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.053 r  nolabel_line26/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.053    nolabel_line26/cnt_reg[16]_i_1_n_6
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.878    -0.795    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X0Y97          FDCE (Hold_fdce_C_D)         0.105    -0.454    nolabel_line26/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.249ns (40.099%)  route 0.372ns (59.901%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  nolabel_line26/cnt_reg[18]/Q
                         net (fo=4, routed)           0.372    -0.046    nolabel_line26/cnt_reg[18]
    SLICE_X0Y97          LUT6 (Prop_lut6_I2_O)        0.045    -0.001 r  nolabel_line26/cnt[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.001    nolabel_line26/cnt[16]_i_2_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.062 r  nolabel_line26/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.062    nolabel_line26/cnt_reg[16]_i_1_n_4
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.878    -0.795    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[19]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X0Y97          FDCE (Hold_fdce_C_D)         0.105    -0.454    nolabel_line26/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.252ns (40.214%)  route 0.375ns (59.786%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  nolabel_line26/cnt_reg[18]/Q
                         net (fo=4, routed)           0.375    -0.044    nolabel_line26/cnt_reg[18]
    SLICE_X0Y97          LUT6 (Prop_lut6_I2_O)        0.045     0.001 r  nolabel_line26/cnt[16]_i_3/O
                         net (fo=1, routed)           0.000     0.001    nolabel_line26/cnt[16]_i_3_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.067 r  nolabel_line26/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.067    nolabel_line26/cnt_reg[16]_i_1_n_5
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.878    -0.795    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[18]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X0Y97          FDCE (Hold_fdce_C_D)         0.105    -0.454    nolabel_line26/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.252ns (39.259%)  route 0.390ns (60.741%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    nolabel_line26/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  nolabel_line26/cnt_reg[22]/Q
                         net (fo=8, routed)           0.390    -0.028    nolabel_line26/cnt_reg[22]
    SLICE_X0Y98          LUT6 (Prop_lut6_I5_O)        0.045     0.017 r  nolabel_line26/cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     0.017    nolabel_line26/cnt[20]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.083 r  nolabel_line26/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.083    nolabel_line26/cnt_reg[20]_i_1_n_5
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.878    -0.795    nolabel_line26/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[22]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X0Y98          FDCE (Hold_fdce_C_D)         0.105    -0.454    nolabel_line26/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.256ns (38.825%)  route 0.403ns (61.175%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    nolabel_line26/clk_out1
    SLICE_X0Y93          FDCE                                         r  nolabel_line26/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  nolabel_line26/cnt_reg[0]/Q
                         net (fo=3, routed)           0.403    -0.016    nolabel_line26/cnt_reg[0]
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.045     0.029 r  nolabel_line26/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     0.029    nolabel_line26/cnt[0]_i_7_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.099 r  nolabel_line26/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.099    nolabel_line26/cnt_reg[0]_i_1_n_7
    SLICE_X0Y93          FDCE                                         r  nolabel_line26/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    nolabel_line26/clk_out1
    SLICE_X0Y93          FDCE                                         r  nolabel_line26/cnt_reg[0]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.105    -0.455    nolabel_line26/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.355ns (51.472%)  route 0.335ns (48.528%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    nolabel_line26/clk_out1
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line26/cnt_reg[15]/Q
                         net (fo=5, routed)           0.335    -0.085    nolabel_line26/cnt_reg[15]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.045    -0.040 r  nolabel_line26/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.040    nolabel_line26/cnt[12]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.075 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.075    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.129 r  nolabel_line26/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.129    nolabel_line26/cnt_reg[16]_i_1_n_7
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.878    -0.795    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[16]/C
                         clock pessimism              0.252    -0.543    
    SLICE_X0Y97          FDCE (Hold_fdce_C_D)         0.105    -0.438    nolabel_line26/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.249ns (36.733%)  route 0.429ns (63.268%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    nolabel_line26/clk_out1
    SLICE_X0Y93          FDCE                                         r  nolabel_line26/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line26/cnt_reg[3]/Q
                         net (fo=2, routed)           0.429     0.010    nolabel_line26/cnt_reg[3]
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.045     0.055 r  nolabel_line26/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     0.055    nolabel_line26/cnt[0]_i_4_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.118 r  nolabel_line26/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.118    nolabel_line26/cnt_reg[0]_i_1_n_4
    SLICE_X0Y93          FDCE                                         r  nolabel_line26/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    nolabel_line26/clk_out1
    SLICE_X0Y93          FDCE                                         r  nolabel_line26/cnt_reg[3]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.105    -0.455    nolabel_line26/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.249ns (36.467%)  route 0.434ns (63.533%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    nolabel_line26/clk_out1
    SLICE_X0Y95          FDCE                                         r  nolabel_line26/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line26/cnt_reg[11]/Q
                         net (fo=3, routed)           0.434     0.015    nolabel_line26/cnt_reg[11]
    SLICE_X0Y95          LUT4 (Prop_lut4_I0_O)        0.045     0.060 r  nolabel_line26/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     0.060    nolabel_line26/cnt[8]_i_2_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.123 r  nolabel_line26/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.123    nolabel_line26/cnt_reg[8]_i_1_n_4
    SLICE_X0Y95          FDCE                                         r  nolabel_line26/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    nolabel_line26/clk_out1
    SLICE_X0Y95          FDCE                                         r  nolabel_line26/cnt_reg[11]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y95          FDCE (Hold_fdce_C_D)         0.105    -0.455    nolabel_line26/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.578    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line25/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line25/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y93      nolabel_line26/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y95      nolabel_line26/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y95      nolabel_line26/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y96      nolabel_line26/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y96      nolabel_line26/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y96      nolabel_line26/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y96      nolabel_line26/cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y97      nolabel_line26/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y97      nolabel_line26/cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y97      nolabel_line26/cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y97      nolabel_line26/cnt_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y97      nolabel_line26/cnt_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y98      nolabel_line26/cnt_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y98      nolabel_line26/cnt_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y98      nolabel_line26/cnt_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y98      nolabel_line26/cnt_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      nolabel_line26/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y95      nolabel_line26/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      nolabel_line26/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      nolabel_line26/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y95      nolabel_line26/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y95      nolabel_line26/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y95      nolabel_line26/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y95      nolabel_line26/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y96      nolabel_line26/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y96      nolabel_line26/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y96      nolabel_line26/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y96      nolabel_line26/cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line25/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line25/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line25/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line25/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.227ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 1.948ns (37.227%)  route 3.285ns (62.773%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.305 r  nolabel_line26/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.305    nolabel_line26/cnt_reg[16]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.419 r  nolabel_line26/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.419    nolabel_line26/cnt_reg[20]_i_1_n_0
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[23]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)       -0.198   198.646    nolabel_line26/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        198.646    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                194.227    

Slack (MET) :             194.267ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 2.168ns (39.760%)  route 3.285ns (60.240%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.305 r  nolabel_line26/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.305    nolabel_line26/cnt_reg[16]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.639 r  nolabel_line26/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.639    nolabel_line26/cnt_reg[20]_i_1_n_6
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[21]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    nolabel_line26/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                194.267    

Slack (MET) :             194.362ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 2.073ns (38.692%)  route 3.285ns (61.308%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.305 r  nolabel_line26/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.305    nolabel_line26/cnt_reg[16]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.544 r  nolabel_line26/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.544    nolabel_line26/cnt_reg[20]_i_1_n_5
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[22]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    nolabel_line26/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.544    
  -------------------------------------------------------------------
                         slack                                194.362    

Slack (MET) :             194.378ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 2.057ns (38.508%)  route 3.285ns (61.492%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.305 r  nolabel_line26/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.305    nolabel_line26/cnt_reg[16]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.528 r  nolabel_line26/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.528    nolabel_line26/cnt_reg[20]_i_1_n_7
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[20]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    nolabel_line26/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                194.378    

Slack (MET) :             194.406ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 2.054ns (38.474%)  route 3.285ns (61.526%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.525 r  nolabel_line26/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.525    nolabel_line26/cnt_reg[16]_i_1_n_6
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
                         clock pessimism              0.600   199.186    
                         clock uncertainty           -0.318   198.869    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)        0.062   198.931    nolabel_line26/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.931    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                194.406    

Slack (MET) :             194.427ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 2.033ns (38.231%)  route 3.285ns (61.769%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.504 r  nolabel_line26/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.504    nolabel_line26/cnt_reg[16]_i_1_n_4
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[19]/C
                         clock pessimism              0.600   199.186    
                         clock uncertainty           -0.318   198.869    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)        0.062   198.931    nolabel_line26/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.931    
                         arrival time                          -4.504    
  -------------------------------------------------------------------
                         slack                                194.427    

Slack (MET) :             194.494ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 1.940ns (37.131%)  route 3.285ns (62.869%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.411 r  nolabel_line26/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.411    nolabel_line26/cnt_reg[12]_i_1_n_6
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    nolabel_line26/clk_out1
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[13]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y96          FDCE (Setup_fdce_C_D)        0.062   198.905    nolabel_line26/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                194.494    

Slack (MET) :             194.501ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 1.959ns (37.359%)  route 3.285ns (62.641%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.430 r  nolabel_line26/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.430    nolabel_line26/cnt_reg[16]_i_1_n_5
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[18]/C
                         clock pessimism              0.600   199.186    
                         clock uncertainty           -0.318   198.869    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)        0.062   198.931    nolabel_line26/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.931    
                         arrival time                          -4.430    
  -------------------------------------------------------------------
                         slack                                194.501    

Slack (MET) :             194.515ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.919ns (36.878%)  route 3.285ns (63.122%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.390 r  nolabel_line26/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.390    nolabel_line26/cnt_reg[12]_i_1_n_4
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    nolabel_line26/clk_out1
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[15]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y96          FDCE (Setup_fdce_C_D)        0.062   198.905    nolabel_line26/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                194.515    

Slack (MET) :             194.517ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 1.943ns (37.167%)  route 3.285ns (62.833%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.414 r  nolabel_line26/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.414    nolabel_line26/cnt_reg[16]_i_1_n_7
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[16]/C
                         clock pessimism              0.600   199.186    
                         clock uncertainty           -0.318   198.869    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)        0.062   198.931    nolabel_line26/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.931    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                194.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.249ns (42.659%)  route 0.335ns (57.341%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    nolabel_line26/clk_out1
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line26/cnt_reg[15]/Q
                         net (fo=5, routed)           0.335    -0.085    nolabel_line26/cnt_reg[15]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.045    -0.040 r  nolabel_line26/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.040    nolabel_line26/cnt[12]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.023 r  nolabel_line26/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.023    nolabel_line26/cnt_reg[12]_i_1_n_4
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    nolabel_line26/clk_out1
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[15]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X0Y96          FDCE (Hold_fdce_C_D)         0.105    -0.138    nolabel_line26/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.249ns (40.894%)  route 0.360ns (59.106%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    nolabel_line26/clk_out1
    SLICE_X0Y94          FDCE                                         r  nolabel_line26/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line26/cnt_reg[7]/Q
                         net (fo=3, routed)           0.360    -0.059    nolabel_line26/cnt_reg[7]
    SLICE_X0Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.014 r  nolabel_line26/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.014    nolabel_line26/cnt[4]_i_2_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.049 r  nolabel_line26/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.049    nolabel_line26/cnt_reg[4]_i_1_n_4
    SLICE_X0Y94          FDCE                                         r  nolabel_line26/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    nolabel_line26/clk_out1
    SLICE_X0Y94          FDCE                                         r  nolabel_line26/cnt_reg[7]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X0Y94          FDCE (Hold_fdce_C_D)         0.105    -0.138    nolabel_line26/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.251ns (40.983%)  route 0.361ns (59.017%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           0.361    -0.057    nolabel_line26/cnt_reg[17]
    SLICE_X0Y97          LUT4 (Prop_lut4_I0_O)        0.045    -0.012 r  nolabel_line26/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.012    nolabel_line26/cnt[16]_i_4_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.053 r  nolabel_line26/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.053    nolabel_line26/cnt_reg[16]_i_1_n_6
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.878    -0.795    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X0Y97          FDCE (Hold_fdce_C_D)         0.105    -0.137    nolabel_line26/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.249ns (40.099%)  route 0.372ns (59.901%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  nolabel_line26/cnt_reg[18]/Q
                         net (fo=4, routed)           0.372    -0.046    nolabel_line26/cnt_reg[18]
    SLICE_X0Y97          LUT6 (Prop_lut6_I2_O)        0.045    -0.001 r  nolabel_line26/cnt[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.001    nolabel_line26/cnt[16]_i_2_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.062 r  nolabel_line26/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.062    nolabel_line26/cnt_reg[16]_i_1_n_4
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.878    -0.795    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[19]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X0Y97          FDCE (Hold_fdce_C_D)         0.105    -0.137    nolabel_line26/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.252ns (40.214%)  route 0.375ns (59.786%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  nolabel_line26/cnt_reg[18]/Q
                         net (fo=4, routed)           0.375    -0.044    nolabel_line26/cnt_reg[18]
    SLICE_X0Y97          LUT6 (Prop_lut6_I2_O)        0.045     0.001 r  nolabel_line26/cnt[16]_i_3/O
                         net (fo=1, routed)           0.000     0.001    nolabel_line26/cnt[16]_i_3_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.067 r  nolabel_line26/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.067    nolabel_line26/cnt_reg[16]_i_1_n_5
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.878    -0.795    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[18]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X0Y97          FDCE (Hold_fdce_C_D)         0.105    -0.137    nolabel_line26/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.252ns (39.259%)  route 0.390ns (60.741%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    nolabel_line26/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  nolabel_line26/cnt_reg[22]/Q
                         net (fo=8, routed)           0.390    -0.028    nolabel_line26/cnt_reg[22]
    SLICE_X0Y98          LUT6 (Prop_lut6_I5_O)        0.045     0.017 r  nolabel_line26/cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     0.017    nolabel_line26/cnt[20]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.083 r  nolabel_line26/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.083    nolabel_line26/cnt_reg[20]_i_1_n_5
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.878    -0.795    nolabel_line26/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[22]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X0Y98          FDCE (Hold_fdce_C_D)         0.105    -0.137    nolabel_line26/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.256ns (38.825%)  route 0.403ns (61.175%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    nolabel_line26/clk_out1
    SLICE_X0Y93          FDCE                                         r  nolabel_line26/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  nolabel_line26/cnt_reg[0]/Q
                         net (fo=3, routed)           0.403    -0.016    nolabel_line26/cnt_reg[0]
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.045     0.029 r  nolabel_line26/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     0.029    nolabel_line26/cnt[0]_i_7_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.099 r  nolabel_line26/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.099    nolabel_line26/cnt_reg[0]_i_1_n_7
    SLICE_X0Y93          FDCE                                         r  nolabel_line26/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    nolabel_line26/clk_out1
    SLICE_X0Y93          FDCE                                         r  nolabel_line26/cnt_reg[0]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.105    -0.138    nolabel_line26/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.355ns (51.472%)  route 0.335ns (48.528%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    nolabel_line26/clk_out1
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line26/cnt_reg[15]/Q
                         net (fo=5, routed)           0.335    -0.085    nolabel_line26/cnt_reg[15]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.045    -0.040 r  nolabel_line26/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.040    nolabel_line26/cnt[12]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.075 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.075    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.129 r  nolabel_line26/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.129    nolabel_line26/cnt_reg[16]_i_1_n_7
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.878    -0.795    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[16]/C
                         clock pessimism              0.252    -0.543    
                         clock uncertainty            0.318    -0.226    
    SLICE_X0Y97          FDCE (Hold_fdce_C_D)         0.105    -0.121    nolabel_line26/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.249ns (36.733%)  route 0.429ns (63.268%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    nolabel_line26/clk_out1
    SLICE_X0Y93          FDCE                                         r  nolabel_line26/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line26/cnt_reg[3]/Q
                         net (fo=2, routed)           0.429     0.010    nolabel_line26/cnt_reg[3]
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.045     0.055 r  nolabel_line26/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     0.055    nolabel_line26/cnt[0]_i_4_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.118 r  nolabel_line26/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.118    nolabel_line26/cnt_reg[0]_i_1_n_4
    SLICE_X0Y93          FDCE                                         r  nolabel_line26/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    nolabel_line26/clk_out1
    SLICE_X0Y93          FDCE                                         r  nolabel_line26/cnt_reg[3]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.105    -0.138    nolabel_line26/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.249ns (36.467%)  route 0.434ns (63.533%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    nolabel_line26/clk_out1
    SLICE_X0Y95          FDCE                                         r  nolabel_line26/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line26/cnt_reg[11]/Q
                         net (fo=3, routed)           0.434     0.015    nolabel_line26/cnt_reg[11]
    SLICE_X0Y95          LUT4 (Prop_lut4_I0_O)        0.045     0.060 r  nolabel_line26/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     0.060    nolabel_line26/cnt[8]_i_2_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.123 r  nolabel_line26/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.123    nolabel_line26/cnt_reg[8]_i_1_n_4
    SLICE_X0Y95          FDCE                                         r  nolabel_line26/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    nolabel_line26/clk_out1
    SLICE_X0Y95          FDCE                                         r  nolabel_line26/cnt_reg[11]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X0Y95          FDCE (Hold_fdce_C_D)         0.105    -0.138    nolabel_line26/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.260    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.227ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 1.948ns (37.227%)  route 3.285ns (62.773%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.305 r  nolabel_line26/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.305    nolabel_line26/cnt_reg[16]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.419 r  nolabel_line26/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.419    nolabel_line26/cnt_reg[20]_i_1_n_0
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[23]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)       -0.198   198.646    nolabel_line26/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        198.646    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                194.227    

Slack (MET) :             194.267ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 2.168ns (39.760%)  route 3.285ns (60.240%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.305 r  nolabel_line26/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.305    nolabel_line26/cnt_reg[16]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.639 r  nolabel_line26/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.639    nolabel_line26/cnt_reg[20]_i_1_n_6
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[21]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    nolabel_line26/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.639    
  -------------------------------------------------------------------
                         slack                                194.267    

Slack (MET) :             194.362ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 2.073ns (38.692%)  route 3.285ns (61.308%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.305 r  nolabel_line26/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.305    nolabel_line26/cnt_reg[16]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.544 r  nolabel_line26/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.544    nolabel_line26/cnt_reg[20]_i_1_n_5
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[22]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    nolabel_line26/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.544    
  -------------------------------------------------------------------
                         slack                                194.362    

Slack (MET) :             194.378ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 2.057ns (38.508%)  route 3.285ns (61.492%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.305 r  nolabel_line26/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.305    nolabel_line26/cnt_reg[16]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.528 r  nolabel_line26/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.528    nolabel_line26/cnt_reg[20]_i_1_n_7
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[20]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    nolabel_line26/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                194.378    

Slack (MET) :             194.406ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 2.054ns (38.474%)  route 3.285ns (61.526%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.525 r  nolabel_line26/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.525    nolabel_line26/cnt_reg[16]_i_1_n_6
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
                         clock pessimism              0.600   199.186    
                         clock uncertainty           -0.318   198.869    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)        0.062   198.931    nolabel_line26/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.931    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                194.406    

Slack (MET) :             194.427ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 2.033ns (38.231%)  route 3.285ns (61.769%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.504 r  nolabel_line26/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.504    nolabel_line26/cnt_reg[16]_i_1_n_4
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[19]/C
                         clock pessimism              0.600   199.186    
                         clock uncertainty           -0.318   198.869    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)        0.062   198.931    nolabel_line26/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.931    
                         arrival time                          -4.504    
  -------------------------------------------------------------------
                         slack                                194.427    

Slack (MET) :             194.494ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 1.940ns (37.131%)  route 3.285ns (62.869%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.411 r  nolabel_line26/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.411    nolabel_line26/cnt_reg[12]_i_1_n_6
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    nolabel_line26/clk_out1
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[13]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y96          FDCE (Setup_fdce_C_D)        0.062   198.905    nolabel_line26/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                194.494    

Slack (MET) :             194.501ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 1.959ns (37.359%)  route 3.285ns (62.641%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.430 r  nolabel_line26/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.430    nolabel_line26/cnt_reg[16]_i_1_n_5
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[18]/C
                         clock pessimism              0.600   199.186    
                         clock uncertainty           -0.318   198.869    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)        0.062   198.931    nolabel_line26/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.931    
                         arrival time                          -4.430    
  -------------------------------------------------------------------
                         slack                                194.501    

Slack (MET) :             194.515ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.919ns (36.878%)  route 3.285ns (63.122%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.390 r  nolabel_line26/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.390    nolabel_line26/cnt_reg[12]_i_1_n_4
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.605   198.585    nolabel_line26/clk_out1
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[15]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y96          FDCE (Setup_fdce_C_D)        0.062   198.905    nolabel_line26/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                194.515    

Slack (MET) :             194.517ns  (required time - arrival time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 1.943ns (37.167%)  route 3.285ns (62.833%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.726    -0.814    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456    -0.358 f  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           1.380     1.022    nolabel_line26/cnt_reg[17]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.146 r  nolabel_line26/cnt[0]_i_12/O
                         net (fo=1, routed)           0.665     1.811    nolabel_line26/cnt[0]_i_12_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.935 r  nolabel_line26/cnt[0]_i_8/O
                         net (fo=22, routed)          1.240     3.175    nolabel_line26/cnt[0]_i_8_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     3.299 r  nolabel_line26/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.299    nolabel_line26/cnt[0]_i_6_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.849 r  nolabel_line26/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.849    nolabel_line26/cnt_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.963 r  nolabel_line26/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.963    nolabel_line26/cnt_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.077 r  nolabel_line26/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.077    nolabel_line26/cnt_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.191 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.191    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.414 r  nolabel_line26/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.414    nolabel_line26/cnt_reg[16]_i_1_n_7
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[16]/C
                         clock pessimism              0.600   199.186    
                         clock uncertainty           -0.318   198.869    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)        0.062   198.931    nolabel_line26/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.931    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                194.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.249ns (42.659%)  route 0.335ns (57.341%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    nolabel_line26/clk_out1
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line26/cnt_reg[15]/Q
                         net (fo=5, routed)           0.335    -0.085    nolabel_line26/cnt_reg[15]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.045    -0.040 r  nolabel_line26/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.040    nolabel_line26/cnt[12]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.023 r  nolabel_line26/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.023    nolabel_line26/cnt_reg[12]_i_1_n_4
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    nolabel_line26/clk_out1
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[15]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X0Y96          FDCE (Hold_fdce_C_D)         0.105    -0.138    nolabel_line26/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.249ns (40.894%)  route 0.360ns (59.106%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    nolabel_line26/clk_out1
    SLICE_X0Y94          FDCE                                         r  nolabel_line26/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line26/cnt_reg[7]/Q
                         net (fo=3, routed)           0.360    -0.059    nolabel_line26/cnt_reg[7]
    SLICE_X0Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.014 r  nolabel_line26/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.014    nolabel_line26/cnt[4]_i_2_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.049 r  nolabel_line26/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.049    nolabel_line26/cnt_reg[4]_i_1_n_4
    SLICE_X0Y94          FDCE                                         r  nolabel_line26/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    nolabel_line26/clk_out1
    SLICE_X0Y94          FDCE                                         r  nolabel_line26/cnt_reg[7]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X0Y94          FDCE (Hold_fdce_C_D)         0.105    -0.138    nolabel_line26/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.251ns (40.983%)  route 0.361ns (59.017%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  nolabel_line26/cnt_reg[17]/Q
                         net (fo=5, routed)           0.361    -0.057    nolabel_line26/cnt_reg[17]
    SLICE_X0Y97          LUT4 (Prop_lut4_I0_O)        0.045    -0.012 r  nolabel_line26/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.012    nolabel_line26/cnt[16]_i_4_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.053 r  nolabel_line26/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.053    nolabel_line26/cnt_reg[16]_i_1_n_6
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.878    -0.795    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[17]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X0Y97          FDCE (Hold_fdce_C_D)         0.105    -0.137    nolabel_line26/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.249ns (40.099%)  route 0.372ns (59.901%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  nolabel_line26/cnt_reg[18]/Q
                         net (fo=4, routed)           0.372    -0.046    nolabel_line26/cnt_reg[18]
    SLICE_X0Y97          LUT6 (Prop_lut6_I2_O)        0.045    -0.001 r  nolabel_line26/cnt[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.001    nolabel_line26/cnt[16]_i_2_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.062 r  nolabel_line26/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.062    nolabel_line26/cnt_reg[16]_i_1_n_4
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.878    -0.795    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[19]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X0Y97          FDCE (Hold_fdce_C_D)         0.105    -0.137    nolabel_line26/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.252ns (40.214%)  route 0.375ns (59.786%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  nolabel_line26/cnt_reg[18]/Q
                         net (fo=4, routed)           0.375    -0.044    nolabel_line26/cnt_reg[18]
    SLICE_X0Y97          LUT6 (Prop_lut6_I2_O)        0.045     0.001 r  nolabel_line26/cnt[16]_i_3/O
                         net (fo=1, routed)           0.000     0.001    nolabel_line26/cnt[16]_i_3_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.067 r  nolabel_line26/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.067    nolabel_line26/cnt_reg[16]_i_1_n_5
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.878    -0.795    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[18]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X0Y97          FDCE (Hold_fdce_C_D)         0.105    -0.137    nolabel_line26/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.252ns (39.259%)  route 0.390ns (60.741%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    nolabel_line26/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  nolabel_line26/cnt_reg[22]/Q
                         net (fo=8, routed)           0.390    -0.028    nolabel_line26/cnt_reg[22]
    SLICE_X0Y98          LUT6 (Prop_lut6_I5_O)        0.045     0.017 r  nolabel_line26/cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     0.017    nolabel_line26/cnt[20]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.083 r  nolabel_line26/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.083    nolabel_line26/cnt_reg[20]_i_1_n_5
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.878    -0.795    nolabel_line26/clk_out1
    SLICE_X0Y98          FDCE                                         r  nolabel_line26/cnt_reg[22]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X0Y98          FDCE (Hold_fdce_C_D)         0.105    -0.137    nolabel_line26/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.256ns (38.825%)  route 0.403ns (61.175%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    nolabel_line26/clk_out1
    SLICE_X0Y93          FDCE                                         r  nolabel_line26/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 f  nolabel_line26/cnt_reg[0]/Q
                         net (fo=3, routed)           0.403    -0.016    nolabel_line26/cnt_reg[0]
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.045     0.029 r  nolabel_line26/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     0.029    nolabel_line26/cnt[0]_i_7_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.099 r  nolabel_line26/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.099    nolabel_line26/cnt_reg[0]_i_1_n_7
    SLICE_X0Y93          FDCE                                         r  nolabel_line26/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    nolabel_line26/clk_out1
    SLICE_X0Y93          FDCE                                         r  nolabel_line26/cnt_reg[0]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.105    -0.138    nolabel_line26/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.355ns (51.472%)  route 0.335ns (48.528%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    nolabel_line26/clk_out1
    SLICE_X0Y96          FDCE                                         r  nolabel_line26/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line26/cnt_reg[15]/Q
                         net (fo=5, routed)           0.335    -0.085    nolabel_line26/cnt_reg[15]
    SLICE_X0Y96          LUT4 (Prop_lut4_I0_O)        0.045    -0.040 r  nolabel_line26/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.040    nolabel_line26/cnt[12]_i_2_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.075 r  nolabel_line26/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.075    nolabel_line26/cnt_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.129 r  nolabel_line26/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.129    nolabel_line26/cnt_reg[16]_i_1_n_7
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.878    -0.795    nolabel_line26/clk_out1
    SLICE_X0Y97          FDCE                                         r  nolabel_line26/cnt_reg[16]/C
                         clock pessimism              0.252    -0.543    
                         clock uncertainty            0.318    -0.226    
    SLICE_X0Y97          FDCE (Hold_fdce_C_D)         0.105    -0.121    nolabel_line26/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.249ns (36.733%)  route 0.429ns (63.268%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    nolabel_line26/clk_out1
    SLICE_X0Y93          FDCE                                         r  nolabel_line26/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line26/cnt_reg[3]/Q
                         net (fo=2, routed)           0.429     0.010    nolabel_line26/cnt_reg[3]
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.045     0.055 r  nolabel_line26/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     0.055    nolabel_line26/cnt[0]_i_4_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.118 r  nolabel_line26/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.118    nolabel_line26/cnt_reg[0]_i_1_n_4
    SLICE_X0Y93          FDCE                                         r  nolabel_line26/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    nolabel_line26/clk_out1
    SLICE_X0Y93          FDCE                                         r  nolabel_line26/cnt_reg[3]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.105    -0.138    nolabel_line26/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 nolabel_line26/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line26/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.249ns (36.467%)  route 0.434ns (63.533%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.604    -0.560    nolabel_line26/clk_out1
    SLICE_X0Y95          FDCE                                         r  nolabel_line26/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line26/cnt_reg[11]/Q
                         net (fo=3, routed)           0.434     0.015    nolabel_line26/cnt_reg[11]
    SLICE_X0Y95          LUT4 (Prop_lut4_I0_O)        0.045     0.060 r  nolabel_line26/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     0.060    nolabel_line26/cnt[8]_i_2_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.123 r  nolabel_line26/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.123    nolabel_line26/cnt_reg[8]_i_1_n_4
    SLICE_X0Y95          FDCE                                         r  nolabel_line26/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line25/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line25/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line25/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line25/inst/clkout1_buf/O
                         net (fo=24, routed)          0.877    -0.796    nolabel_line26/clk_out1
    SLICE_X0Y95          FDCE                                         r  nolabel_line26/cnt_reg[11]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X0Y95          FDCE (Hold_fdce_C_D)         0.105    -0.138    nolabel_line26/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.260    





