###################################################################

# Created by write_sdc on Thu Dec 5 23:58:30 2024

###################################################################
set sdc_version 2.1

set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
set_max_transition 0.15 [current_design]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports clk]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports rst]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[63]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[62]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[61]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[60]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[59]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[58]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[57]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[56]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[55]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[54]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[53]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[52]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[51]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[50]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[49]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[48]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[47]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[46]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[45]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[44]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[43]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[42]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[41]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[40]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[39]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[38]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[37]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[36]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[35]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[34]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[33]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[32]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[31]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[30]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[29]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[28]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[27]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[26]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[25]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[24]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[23]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[22]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[21]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[20]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[19]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[18]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[17]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[16]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[15]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[14]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[13]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[12]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[11]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[10]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[9]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[8]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[7]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[6]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[5]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[4]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[3]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[2]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[1]}]
set_driving_cell -lib_cell NBUFFX4_RVT -no_design_rule [get_ports {vec_in[0]}]
set_load -pin_load 0.3 [get_ports {vec_out[63]}]
set_load -pin_load 0.3 [get_ports {vec_out[62]}]
set_load -pin_load 0.3 [get_ports {vec_out[61]}]
set_load -pin_load 0.3 [get_ports {vec_out[60]}]
set_load -pin_load 0.3 [get_ports {vec_out[59]}]
set_load -pin_load 0.3 [get_ports {vec_out[58]}]
set_load -pin_load 0.3 [get_ports {vec_out[57]}]
set_load -pin_load 0.3 [get_ports {vec_out[56]}]
set_load -pin_load 0.3 [get_ports {vec_out[55]}]
set_load -pin_load 0.3 [get_ports {vec_out[54]}]
set_load -pin_load 0.3 [get_ports {vec_out[53]}]
set_load -pin_load 0.3 [get_ports {vec_out[52]}]
set_load -pin_load 0.3 [get_ports {vec_out[51]}]
set_load -pin_load 0.3 [get_ports {vec_out[50]}]
set_load -pin_load 0.3 [get_ports {vec_out[49]}]
set_load -pin_load 0.3 [get_ports {vec_out[48]}]
set_load -pin_load 0.3 [get_ports {vec_out[47]}]
set_load -pin_load 0.3 [get_ports {vec_out[46]}]
set_load -pin_load 0.3 [get_ports {vec_out[45]}]
set_load -pin_load 0.3 [get_ports {vec_out[44]}]
set_load -pin_load 0.3 [get_ports {vec_out[43]}]
set_load -pin_load 0.3 [get_ports {vec_out[42]}]
set_load -pin_load 0.3 [get_ports {vec_out[41]}]
set_load -pin_load 0.3 [get_ports {vec_out[40]}]
set_load -pin_load 0.3 [get_ports {vec_out[39]}]
set_load -pin_load 0.3 [get_ports {vec_out[38]}]
set_load -pin_load 0.3 [get_ports {vec_out[37]}]
set_load -pin_load 0.3 [get_ports {vec_out[36]}]
set_load -pin_load 0.3 [get_ports {vec_out[35]}]
set_load -pin_load 0.3 [get_ports {vec_out[34]}]
set_load -pin_load 0.3 [get_ports {vec_out[33]}]
set_load -pin_load 0.3 [get_ports {vec_out[32]}]
set_load -pin_load 0.3 [get_ports {vec_out[31]}]
set_load -pin_load 0.3 [get_ports {vec_out[30]}]
set_load -pin_load 0.3 [get_ports {vec_out[29]}]
set_load -pin_load 0.3 [get_ports {vec_out[28]}]
set_load -pin_load 0.3 [get_ports {vec_out[27]}]
set_load -pin_load 0.3 [get_ports {vec_out[26]}]
set_load -pin_load 0.3 [get_ports {vec_out[25]}]
set_load -pin_load 0.3 [get_ports {vec_out[24]}]
set_load -pin_load 0.3 [get_ports {vec_out[23]}]
set_load -pin_load 0.3 [get_ports {vec_out[22]}]
set_load -pin_load 0.3 [get_ports {vec_out[21]}]
set_load -pin_load 0.3 [get_ports {vec_out[20]}]
set_load -pin_load 0.3 [get_ports {vec_out[19]}]
set_load -pin_load 0.3 [get_ports {vec_out[18]}]
set_load -pin_load 0.3 [get_ports {vec_out[17]}]
set_load -pin_load 0.3 [get_ports {vec_out[16]}]
set_load -pin_load 0.3 [get_ports {vec_out[15]}]
set_load -pin_load 0.3 [get_ports {vec_out[14]}]
set_load -pin_load 0.3 [get_ports {vec_out[13]}]
set_load -pin_load 0.3 [get_ports {vec_out[12]}]
set_load -pin_load 0.3 [get_ports {vec_out[11]}]
set_load -pin_load 0.3 [get_ports {vec_out[10]}]
set_load -pin_load 0.3 [get_ports {vec_out[9]}]
set_load -pin_load 0.3 [get_ports {vec_out[8]}]
set_load -pin_load 0.3 [get_ports {vec_out[7]}]
set_load -pin_load 0.3 [get_ports {vec_out[6]}]
set_load -pin_load 0.3 [get_ports {vec_out[5]}]
set_load -pin_load 0.3 [get_ports {vec_out[4]}]
set_load -pin_load 0.3 [get_ports {vec_out[3]}]
set_load -pin_load 0.3 [get_ports {vec_out[2]}]
set_load -pin_load 0.3 [get_ports {vec_out[1]}]
set_load -pin_load 0.3 [get_ports {vec_out[0]}]
set_max_transition 0.08 [get_ports {vec_out[63]}]
set_max_transition 0.08 [get_ports {vec_out[62]}]
set_max_transition 0.08 [get_ports {vec_out[61]}]
set_max_transition 0.08 [get_ports {vec_out[60]}]
set_max_transition 0.08 [get_ports {vec_out[59]}]
set_max_transition 0.08 [get_ports {vec_out[58]}]
set_max_transition 0.08 [get_ports {vec_out[57]}]
set_max_transition 0.08 [get_ports {vec_out[56]}]
set_max_transition 0.08 [get_ports {vec_out[55]}]
set_max_transition 0.08 [get_ports {vec_out[54]}]
set_max_transition 0.08 [get_ports {vec_out[53]}]
set_max_transition 0.08 [get_ports {vec_out[52]}]
set_max_transition 0.08 [get_ports {vec_out[51]}]
set_max_transition 0.08 [get_ports {vec_out[50]}]
set_max_transition 0.08 [get_ports {vec_out[49]}]
set_max_transition 0.08 [get_ports {vec_out[48]}]
set_max_transition 0.08 [get_ports {vec_out[47]}]
set_max_transition 0.08 [get_ports {vec_out[46]}]
set_max_transition 0.08 [get_ports {vec_out[45]}]
set_max_transition 0.08 [get_ports {vec_out[44]}]
set_max_transition 0.08 [get_ports {vec_out[43]}]
set_max_transition 0.08 [get_ports {vec_out[42]}]
set_max_transition 0.08 [get_ports {vec_out[41]}]
set_max_transition 0.08 [get_ports {vec_out[40]}]
set_max_transition 0.08 [get_ports {vec_out[39]}]
set_max_transition 0.08 [get_ports {vec_out[38]}]
set_max_transition 0.08 [get_ports {vec_out[37]}]
set_max_transition 0.08 [get_ports {vec_out[36]}]
set_max_transition 0.08 [get_ports {vec_out[35]}]
set_max_transition 0.08 [get_ports {vec_out[34]}]
set_max_transition 0.08 [get_ports {vec_out[33]}]
set_max_transition 0.08 [get_ports {vec_out[32]}]
set_max_transition 0.08 [get_ports {vec_out[31]}]
set_max_transition 0.08 [get_ports {vec_out[30]}]
set_max_transition 0.08 [get_ports {vec_out[29]}]
set_max_transition 0.08 [get_ports {vec_out[28]}]
set_max_transition 0.08 [get_ports {vec_out[27]}]
set_max_transition 0.08 [get_ports {vec_out[26]}]
set_max_transition 0.08 [get_ports {vec_out[25]}]
set_max_transition 0.08 [get_ports {vec_out[24]}]
set_max_transition 0.08 [get_ports {vec_out[23]}]
set_max_transition 0.08 [get_ports {vec_out[22]}]
set_max_transition 0.08 [get_ports {vec_out[21]}]
set_max_transition 0.08 [get_ports {vec_out[20]}]
set_max_transition 0.08 [get_ports {vec_out[19]}]
set_max_transition 0.08 [get_ports {vec_out[18]}]
set_max_transition 0.08 [get_ports {vec_out[17]}]
set_max_transition 0.08 [get_ports {vec_out[16]}]
set_max_transition 0.08 [get_ports {vec_out[15]}]
set_max_transition 0.08 [get_ports {vec_out[14]}]
set_max_transition 0.08 [get_ports {vec_out[13]}]
set_max_transition 0.08 [get_ports {vec_out[12]}]
set_max_transition 0.08 [get_ports {vec_out[11]}]
set_max_transition 0.08 [get_ports {vec_out[10]}]
set_max_transition 0.08 [get_ports {vec_out[9]}]
set_max_transition 0.08 [get_ports {vec_out[8]}]
set_max_transition 0.08 [get_ports {vec_out[7]}]
set_max_transition 0.08 [get_ports {vec_out[6]}]
set_max_transition 0.08 [get_ports {vec_out[5]}]
set_max_transition 0.08 [get_ports {vec_out[4]}]
set_max_transition 0.08 [get_ports {vec_out[3]}]
set_max_transition 0.08 [get_ports {vec_out[2]}]
set_max_transition 0.08 [get_ports {vec_out[1]}]
set_max_transition 0.08 [get_ports {vec_out[0]}]
group_path -name FEEDTHROUGH  -from [list [get_ports clk] [get_ports rst] [get_ports {vec_in[63]}] [get_ports {vec_in[62]}] [get_ports {vec_in[61]}] [get_ports {vec_in[60]}] [get_ports {vec_in[59]}] [get_ports {vec_in[58]}] [get_ports {vec_in[57]}] [get_ports {vec_in[56]}] [get_ports {vec_in[55]}] [get_ports {vec_in[54]}] [get_ports {vec_in[53]}] [get_ports {vec_in[52]}] [get_ports {vec_in[51]}] [get_ports {vec_in[50]}] [get_ports {vec_in[49]}] [get_ports {vec_in[48]}] [get_ports {vec_in[47]}] [get_ports {vec_in[46]}] [get_ports {vec_in[45]}] [get_ports {vec_in[44]}] [get_ports {vec_in[43]}] [get_ports {vec_in[42]}] [get_ports {vec_in[41]}] [get_ports {vec_in[40]}] [get_ports {vec_in[39]}] [get_ports {vec_in[38]}] [get_ports {vec_in[37]}] [get_ports {vec_in[36]}] [get_ports {vec_in[35]}] [get_ports {vec_in[34]}] [get_ports {vec_in[33]}] [get_ports {vec_in[32]}] [get_ports {vec_in[31]}] [get_ports {vec_in[30]}] [get_ports {vec_in[29]}] [get_ports {vec_in[28]}] [get_ports {vec_in[27]}] [get_ports {vec_in[26]}] [get_ports {vec_in[25]}] [get_ports {vec_in[24]}] [get_ports {vec_in[23]}] [get_ports {vec_in[22]}] [get_ports {vec_in[21]}] [get_ports {vec_in[20]}] [get_ports {vec_in[19]}] [get_ports {vec_in[18]}] [get_ports {vec_in[17]}] [get_ports {vec_in[16]}] [get_ports {vec_in[15]}] [get_ports {vec_in[14]}] [get_ports {vec_in[13]}] [get_ports {vec_in[12]}] [get_ports {vec_in[11]}] [get_ports {vec_in[10]}] [get_ports {vec_in[9]}] [get_ports {vec_in[8]}] [get_ports {vec_in[7]}] [get_ports {vec_in[6]}] [get_ports {vec_in[5]}] [get_ports {vec_in[4]}] [get_ports {vec_in[3]}] [get_ports {vec_in[2]}] [get_ports {vec_in[1]}] [get_ports {vec_in[0]}]]  -to [list [get_ports {vec_out[63]}] [get_ports {vec_out[62]}] [get_ports {vec_out[61]}] [get_ports {vec_out[60]}] [get_ports {vec_out[59]}] [get_ports {vec_out[58]}] [get_ports {vec_out[57]}] [get_ports {vec_out[56]}] [get_ports {vec_out[55]}] [get_ports {vec_out[54]}] [get_ports {vec_out[53]}] [get_ports {vec_out[52]}] [get_ports {vec_out[51]}] [get_ports {vec_out[50]}] [get_ports {vec_out[49]}] [get_ports {vec_out[48]}] [get_ports {vec_out[47]}] [get_ports {vec_out[46]}] [get_ports {vec_out[45]}] [get_ports {vec_out[44]}] [get_ports {vec_out[43]}] [get_ports {vec_out[42]}] [get_ports {vec_out[41]}] [get_ports {vec_out[40]}] [get_ports {vec_out[39]}] [get_ports {vec_out[38]}] [get_ports {vec_out[37]}] [get_ports {vec_out[36]}] [get_ports {vec_out[35]}] [get_ports {vec_out[34]}] [get_ports {vec_out[33]}] [get_ports {vec_out[32]}] [get_ports {vec_out[31]}] [get_ports {vec_out[30]}] [get_ports {vec_out[29]}] [get_ports {vec_out[28]}] [get_ports {vec_out[27]}] [get_ports {vec_out[26]}] [get_ports {vec_out[25]}] [get_ports {vec_out[24]}] [get_ports {vec_out[23]}] [get_ports {vec_out[22]}] [get_ports {vec_out[21]}] [get_ports {vec_out[20]}] [get_ports {vec_out[19]}] [get_ports {vec_out[18]}] [get_ports {vec_out[17]}] [get_ports {vec_out[16]}] [get_ports {vec_out[15]}] [get_ports {vec_out[14]}] [get_ports {vec_out[13]}] [get_ports {vec_out[12]}] [get_ports {vec_out[11]}] [get_ports {vec_out[10]}] [get_ports {vec_out[9]}] [get_ports {vec_out[8]}] [get_ports {vec_out[7]}] [get_ports {vec_out[6]}] [get_ports {vec_out[5]}] [get_ports {vec_out[4]}] [get_ports {vec_out[3]}] [get_ports {vec_out[2]}] [get_ports {vec_out[1]}] [get_ports {vec_out[0]}]]
group_path -name REGIN  -from [get_ports rst]
group_path -name REGIN  -from [list [get_ports clk] [get_ports {vec_in[63]}] [get_ports {vec_in[62]}] [get_ports {vec_in[61]}] [get_ports {vec_in[60]}] [get_ports {vec_in[59]}] [get_ports {vec_in[58]}] [get_ports {vec_in[57]}] [get_ports {vec_in[56]}] [get_ports {vec_in[55]}] [get_ports {vec_in[54]}] [get_ports {vec_in[53]}] [get_ports {vec_in[52]}] [get_ports {vec_in[51]}] [get_ports {vec_in[50]}] [get_ports {vec_in[49]}] [get_ports {vec_in[48]}] [get_ports {vec_in[47]}] [get_ports {vec_in[46]}] [get_ports {vec_in[45]}] [get_ports {vec_in[44]}] [get_ports {vec_in[43]}] [get_ports {vec_in[42]}] [get_ports {vec_in[41]}] [get_ports {vec_in[40]}] [get_ports {vec_in[39]}] [get_ports {vec_in[38]}] [get_ports {vec_in[37]}] [get_ports {vec_in[36]}] [get_ports {vec_in[35]}] [get_ports {vec_in[34]}] [get_ports {vec_in[33]}] [get_ports {vec_in[32]}] [get_ports {vec_in[31]}] [get_ports {vec_in[30]}] [get_ports {vec_in[29]}] [get_ports {vec_in[28]}] [get_ports {vec_in[27]}] [get_ports {vec_in[26]}] [get_ports {vec_in[25]}] [get_ports {vec_in[24]}] [get_ports {vec_in[23]}] [get_ports {vec_in[22]}] [get_ports {vec_in[21]}] [get_ports {vec_in[20]}] [get_ports {vec_in[19]}] [get_ports {vec_in[18]}] [get_ports {vec_in[17]}] [get_ports {vec_in[16]}] [get_ports {vec_in[15]}] [get_ports {vec_in[14]}] [get_ports {vec_in[13]}] [get_ports {vec_in[12]}] [get_ports {vec_in[11]}] [get_ports {vec_in[10]}] [get_ports {vec_in[9]}] [get_ports {vec_in[8]}] [get_ports {vec_in[7]}] [get_ports {vec_in[6]}] [get_ports {vec_in[5]}] [get_ports {vec_in[4]}] [get_ports {vec_in[3]}] [get_ports {vec_in[2]}] [get_ports {vec_in[1]}] [get_ports {vec_in[0]}]]
group_path -name REGOUT  -to [list [get_ports {vec_out[63]}] [get_ports {vec_out[62]}] [get_ports {vec_out[61]}] [get_ports {vec_out[60]}] [get_ports {vec_out[59]}] [get_ports {vec_out[58]}] [get_ports {vec_out[57]}] [get_ports {vec_out[56]}] [get_ports {vec_out[55]}] [get_ports {vec_out[54]}] [get_ports {vec_out[53]}] [get_ports {vec_out[52]}] [get_ports {vec_out[51]}] [get_ports {vec_out[50]}] [get_ports {vec_out[49]}] [get_ports {vec_out[48]}] [get_ports {vec_out[47]}] [get_ports {vec_out[46]}] [get_ports {vec_out[45]}] [get_ports {vec_out[44]}] [get_ports {vec_out[43]}] [get_ports {vec_out[42]}] [get_ports {vec_out[41]}] [get_ports {vec_out[40]}] [get_ports {vec_out[39]}] [get_ports {vec_out[38]}] [get_ports {vec_out[37]}] [get_ports {vec_out[36]}] [get_ports {vec_out[35]}] [get_ports {vec_out[34]}] [get_ports {vec_out[33]}] [get_ports {vec_out[32]}] [get_ports {vec_out[31]}] [get_ports {vec_out[30]}] [get_ports {vec_out[29]}] [get_ports {vec_out[28]}] [get_ports {vec_out[27]}] [get_ports {vec_out[26]}] [get_ports {vec_out[25]}] [get_ports {vec_out[24]}] [get_ports {vec_out[23]}] [get_ports {vec_out[22]}] [get_ports {vec_out[21]}] [get_ports {vec_out[20]}] [get_ports {vec_out[19]}] [get_ports {vec_out[18]}] [get_ports {vec_out[17]}] [get_ports {vec_out[16]}] [get_ports {vec_out[15]}] [get_ports {vec_out[14]}] [get_ports {vec_out[13]}] [get_ports {vec_out[12]}] [get_ports {vec_out[11]}] [get_ports {vec_out[10]}] [get_ports {vec_out[9]}] [get_ports {vec_out[8]}] [get_ports {vec_out[7]}] [get_ports {vec_out[6]}] [get_ports {vec_out[5]}] [get_ports {vec_out[4]}] [get_ports {vec_out[3]}] [get_ports {vec_out[2]}] [get_ports {vec_out[1]}] [get_ports {vec_out[0]}]]
set_false_path   -from [get_ports rst]
