{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511773517242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511773517242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 17:05:17 2017 " "Processing started: Mon Nov 27 17:05:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511773517242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511773517242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd_test -c lcd_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd_test -c lcd_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511773517242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1511773517473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511773517520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511773517520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_test " "Found entity 1: lcd_test" {  } { { "lcd_test.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511773517524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511773517524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_module.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_module " "Found entity 1: sync_module" {  } { { "sync_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/sync_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511773517527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511773517527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_control_module " "Found entity 1: lcd_control_module" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511773517531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511773517531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_module " "Found entity 1: rom_module" {  } { { "rom_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511773517536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511773517536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511773517542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511773517542 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511773517573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_module sync_module:inst1 " "Elaborating entity \"sync_module\" for hierarchy \"sync_module:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 48 688 896 192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sync_module.v(76) " "Verilog HDL assignment warning at sync_module.v(76): truncated value with size 32 to match size of target (11)" {  } { { "sync_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/sync_module.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511773517635 "|top|sync_module:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sync_module.v(77) " "Verilog HDL assignment warning at sync_module.v(77): truncated value with size 32 to match size of target (11)" {  } { { "sync_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/sync_module.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511773517636 "|top|sync_module:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst " "Elaborating entity \"pll\" for hierarchy \"pll:inst\"" {  } { { "top.bdf" "inst" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 48 408 552 128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511773517852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst\|altpll:altpll_component " "Instantiated megafunction \"pll:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517853 ""}  } { { "pll.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511773517853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511773517952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511773517952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773517953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_control_module lcd_control_module:inst2 " "Elaborating entity \"lcd_control_module\" for hierarchy \"lcd_control_module:inst2\"" {  } { { "top.bdf" "inst2" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 264 696 952 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773518033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_module rom_module:inst3 " "Elaborating entity \"rom_module\" for hierarchy \"rom_module:inst3\"" {  } { { "top.bdf" "inst3" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 264 336 560 376 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773518051 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom_module:inst3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom_module:inst3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511773518462 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511773518462 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511773518462 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511773518462 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511773518462 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511773518462 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511773518462 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511773518462 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511773518462 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lcd_test.rom0_rom_module_80245e0.hdl.mif " "Parameter INIT_FILE set to db/lcd_test.rom0_rom_module_80245e0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1511773518462 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1511773518462 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1511773518462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_module:inst3\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"rom_module:inst3\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511773519098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_module:inst3\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"rom_module:inst3\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773519098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773519098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773519098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773519098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773519098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773519098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773519098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773519098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773519098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lcd_test.rom0_rom_module_80245e0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lcd_test.rom0_rom_module_80245e0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511773519098 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511773519098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e771 " "Found entity 1: altsyncram_e771" {  } { { "db/altsyncram_e771.tdf" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/altsyncram_e771.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511773519218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511773519218 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_b\[7\] GND " "Pin \"lcd_b\[7\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 336 1024 1200 352 "lcd_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511773519632 "|top|lcd_b[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_b\[6\] GND " "Pin \"lcd_b\[6\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 336 1024 1200 352 "lcd_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511773519632 "|top|lcd_b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_b\[5\] GND " "Pin \"lcd_b\[5\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 336 1024 1200 352 "lcd_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511773519632 "|top|lcd_b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_b\[3\] GND " "Pin \"lcd_b\[3\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 336 1024 1200 352 "lcd_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511773519632 "|top|lcd_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_b\[1\] GND " "Pin \"lcd_b\[1\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 336 1024 1200 352 "lcd_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511773519632 "|top|lcd_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_b\[0\] GND " "Pin \"lcd_b\[0\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 336 1024 1200 352 "lcd_b\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511773519632 "|top|lcd_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_g\[7\] GND " "Pin \"lcd_g\[7\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 320 1024 1200 336 "lcd_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511773519632 "|top|lcd_g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_g\[6\] GND " "Pin \"lcd_g\[6\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 320 1024 1200 336 "lcd_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511773519632 "|top|lcd_g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_g\[5\] GND " "Pin \"lcd_g\[5\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 320 1024 1200 336 "lcd_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511773519632 "|top|lcd_g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_g\[3\] GND " "Pin \"lcd_g\[3\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 320 1024 1200 336 "lcd_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511773519632 "|top|lcd_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_g\[1\] GND " "Pin \"lcd_g\[1\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 320 1024 1200 336 "lcd_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511773519632 "|top|lcd_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_g\[0\] GND " "Pin \"lcd_g\[0\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 320 1024 1200 336 "lcd_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511773519632 "|top|lcd_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_r\[7\] GND " "Pin \"lcd_r\[7\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 304 1024 1200 320 "lcd_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511773519632 "|top|lcd_r[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_r\[6\] GND " "Pin \"lcd_r\[6\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 304 1024 1200 320 "lcd_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511773519632 "|top|lcd_r[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_r\[5\] GND " "Pin \"lcd_r\[5\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 304 1024 1200 320 "lcd_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511773519632 "|top|lcd_r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_r\[3\] GND " "Pin \"lcd_r\[3\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 304 1024 1200 320 "lcd_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511773519632 "|top|lcd_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_r\[1\] GND " "Pin \"lcd_r\[1\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 304 1024 1200 320 "lcd_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511773519632 "|top|lcd_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_r\[0\] GND " "Pin \"lcd_r\[0\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 304 1024 1200 320 "lcd_r\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511773519632 "|top|lcd_r[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1511773519632 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1511773519727 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511773520739 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511773520739 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "242 " "Implemented 242 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511773520821 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511773520821 ""} { "Info" "ICUT_CUT_TM_LCELLS" "147 " "Implemented 147 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511773520821 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1511773520821 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1511773520821 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511773520821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511773520861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 17:05:20 2017 " "Processing ended: Mon Nov 27 17:05:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511773520861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511773520861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511773520861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511773520861 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511773521858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511773521858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 17:05:21 2017 " "Processing started: Mon Nov 27 17:05:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511773521858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1511773521858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lcd_test -c lcd_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lcd_test -c lcd_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1511773521859 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1511773521945 ""}
{ "Info" "0" "" "Project  = lcd_test" {  } {  } 0 0 "Project  = lcd_test" 0 0 "Fitter" 0 0 1511773521946 ""}
{ "Info" "0" "" "Revision = lcd_test" {  } {  } 0 0 "Revision = lcd_test" 0 0 "Fitter" 0 0 1511773521946 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1511773521997 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lcd_test EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"lcd_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1511773522012 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511773522047 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511773522048 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511773522048 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 9 50 0 0 " "Implementing clock multiplication of 9, clock division of 50, and phase shift of 0 degrees (0 ps) for pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1511773522100 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1511773522100 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1511773522131 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511773522288 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511773522288 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511773522288 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1511773522288 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 986 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511773522290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 988 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511773522290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 990 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511773522290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 992 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511773522290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 994 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511773522290 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1511773522290 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1511773522291 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1511773522294 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "No exact pin location assignment(s) for 30 pins of 30 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_de " "Pin lcd_de not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_de } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 104 1016 1192 120 "lcd_de" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_de } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_dclk " "Pin lcd_dclk not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_dclk } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 152 1024 1200 168 "lcd_dclk" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_dclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_hsync " "Pin lcd_hsync not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_hsync } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 88 1016 1192 104 "lcd_hsync" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_hsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_vsync " "Pin lcd_vsync not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_vsync } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 72 1016 1192 88 "lcd_vsync" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_vsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_b\[7\] " "Pin lcd_b\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_b[7] } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 336 1024 1200 352 "lcd_b" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_b[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_b\[6\] " "Pin lcd_b\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_b[6] } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 336 1024 1200 352 "lcd_b" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_b[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_b\[5\] " "Pin lcd_b\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_b[5] } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 336 1024 1200 352 "lcd_b" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_b[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_b\[4\] " "Pin lcd_b\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_b[4] } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 336 1024 1200 352 "lcd_b" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_b\[3\] " "Pin lcd_b\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_b[3] } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 336 1024 1200 352 "lcd_b" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_b\[2\] " "Pin lcd_b\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_b[2] } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 336 1024 1200 352 "lcd_b" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_b\[1\] " "Pin lcd_b\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_b[1] } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 336 1024 1200 352 "lcd_b" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_b\[0\] " "Pin lcd_b\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_b[0] } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 336 1024 1200 352 "lcd_b" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_g\[7\] " "Pin lcd_g\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_g[7] } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 320 1024 1200 336 "lcd_g" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_g[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_g\[6\] " "Pin lcd_g\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_g[6] } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 320 1024 1200 336 "lcd_g" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_g[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_g\[5\] " "Pin lcd_g\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_g[5] } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 320 1024 1200 336 "lcd_g" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_g[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_g\[4\] " "Pin lcd_g\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_g[4] } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 320 1024 1200 336 "lcd_g" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_g[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_g\[3\] " "Pin lcd_g\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_g[3] } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 320 1024 1200 336 "lcd_g" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_g[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_g\[2\] " "Pin lcd_g\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_g[2] } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 320 1024 1200 336 "lcd_g" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_g[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_g\[1\] " "Pin lcd_g\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_g[1] } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 320 1024 1200 336 "lcd_g" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_g[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_g\[0\] " "Pin lcd_g\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_g[0] } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 320 1024 1200 336 "lcd_g" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_g[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_r\[7\] " "Pin lcd_r\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_r[7] } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 304 1024 1200 320 "lcd_r" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_r[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_r\[6\] " "Pin lcd_r\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_r[6] } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 304 1024 1200 320 "lcd_r" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_r[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_r\[5\] " "Pin lcd_r\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_r[5] } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 304 1024 1200 320 "lcd_r" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_r[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_r\[4\] " "Pin lcd_r\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_r[4] } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 304 1024 1200 320 "lcd_r" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_r[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_r\[3\] " "Pin lcd_r\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_r[3] } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 304 1024 1200 320 "lcd_r" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_r\[2\] " "Pin lcd_r\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_r[2] } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 304 1024 1200 320 "lcd_r" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_r\[1\] " "Pin lcd_r\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_r[1] } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 304 1024 1200 320 "lcd_r" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_r\[0\] " "Pin lcd_r\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { lcd_r[0] } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 304 1024 1200 320 "lcd_r" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rstn " "Pin rstn not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { rstn } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { -8 72 240 8 "rstn" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rstn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/quartus_ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_ii/quartus/bin64/pin_planner.ppl" { clk } } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 72 72 240 88 "clk" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1511773522647 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1511773522647 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd_test.sdc " "Synopsys Design Constraints File file not found: 'lcd_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1511773522861 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1511773522861 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1511773522862 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1511773522863 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1511773522865 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1511773522865 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1511773522865 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1511773522885 ""}  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 72 72 240 88 "clk" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 979 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511773522885 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1511773522885 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1511773522885 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/pll_altpll.v" 80 -1 0 } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511773522885 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rstn~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rstn~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1511773522886 ""}  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { -8 72 240 8 "rstn" "" } } } } { "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rstn~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 0 { 0 ""} 0 978 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511773522886 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1511773523185 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511773523186 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511773523186 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511773523187 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511773523187 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1511773523188 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1511773523188 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1511773523189 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1511773523209 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1511773523210 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1511773523210 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "27 unused 2.5V 0 27 0 " "Number of I/O pins in group: 27 (unused VREF, 2.5V VCCIO, 0 input, 27 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1511773523213 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1511773523213 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1511773523213 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511773523214 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511773523214 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 25 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511773523214 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511773523214 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511773523214 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511773523214 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511773523214 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1511773523214 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1511773523214 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1511773523214 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511773523243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1511773523891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511773524013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1511773524022 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1511773524273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511773524273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1511773524599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/Computer_Science/Projects/quartus_projects/lcd_test/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1511773525150 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1511773525150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511773525258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1511773525261 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1511773525261 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1511773525261 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1511773525298 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511773525354 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511773525520 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511773525574 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511773525787 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511773526120 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Computer_Science/Projects/quartus_projects/lcd_test/output_files/lcd_test.fit.smsg " "Generated suppressed messages file D:/Computer_Science/Projects/quartus_projects/lcd_test/output_files/lcd_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1511773526531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1061 " "Peak virtual memory: 1061 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511773526958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 17:05:26 2017 " "Processing ended: Mon Nov 27 17:05:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511773526958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511773526958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511773526958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1511773526958 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1511773527799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511773527799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 17:05:27 2017 " "Processing started: Mon Nov 27 17:05:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511773527799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1511773527799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lcd_test -c lcd_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lcd_test -c lcd_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1511773527799 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1511773528374 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1511773528393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "471 " "Peak virtual memory: 471 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511773528846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 17:05:28 2017 " "Processing ended: Mon Nov 27 17:05:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511773528846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511773528846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511773528846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1511773528846 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1511773529456 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1511773529862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511773529863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 17:05:29 2017 " "Processing started: Mon Nov 27 17:05:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511773529863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511773529863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lcd_test -c lcd_test " "Command: quartus_sta lcd_test -c lcd_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511773529863 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1511773529954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1511773530039 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1511773530040 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1511773530078 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1511773530078 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd_test.sdc " "Synopsys Design Constraints File file not found: 'lcd_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1511773530296 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1511773530297 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530298 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530298 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530298 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1511773530298 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1511773530298 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1511773530390 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530391 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1511773530392 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1511773530402 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1511773530434 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1511773530434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.207 " "Worst-case setup slack is -0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.207        -0.330 clk  " "   -0.207        -0.330 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  105.333         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  105.333         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511773530440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.453         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.786         0.000 clk  " "    0.786         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511773530448 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511773530454 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511773530461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.663 " "Worst-case minimum pulse width slack is 9.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.663         0.000 clk  " "    9.663         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.277         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   55.277         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511773530467 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1511773530545 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1511773530568 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1511773530823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530911 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1511773530920 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1511773530920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.348 " "Worst-case setup slack is -0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.348        -0.629 clk  " "   -0.348        -0.629 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  105.737         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  105.737         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511773530928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.401         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.805         0.000 clk  " "    0.805         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511773530936 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511773530943 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511773530951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.668 " "Worst-case minimum pulse width slack is 9.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.668         0.000 clk  " "    9.668         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.273         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   55.273         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773530957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511773530957 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1511773531183 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511773531406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.093 " "Worst-case setup slack is 1.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773531414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773531414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.093         0.000 clk  " "    1.093         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773531414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  108.658         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  108.658         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773531414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511773531414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773531423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773531423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 clk  " "    0.186         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773531423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773531423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511773531423 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511773531432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511773531441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.373 " "Worst-case minimum pulse width slack is 9.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773531450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773531450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.373         0.000 clk  " "    9.373         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773531450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.353         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   55.353         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511773531450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511773531450 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1511773531998 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1511773531999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "556 " "Peak virtual memory: 556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511773532108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 17:05:32 2017 " "Processing ended: Mon Nov 27 17:05:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511773532108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511773532108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511773532108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511773532108 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511773533006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511773533006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 17:05:32 2017 " "Processing started: Mon Nov 27 17:05:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511773533006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511773533006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lcd_test -c lcd_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lcd_test -c lcd_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511773533006 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_test_8_1200mv_85c_slow.vo D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/ simulation " "Generated file lcd_test_8_1200mv_85c_slow.vo in folder \"D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511773533345 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_test_8_1200mv_0c_slow.vo D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/ simulation " "Generated file lcd_test_8_1200mv_0c_slow.vo in folder \"D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511773533397 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_test_min_1200mv_0c_fast.vo D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/ simulation " "Generated file lcd_test_min_1200mv_0c_fast.vo in folder \"D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511773533443 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_test.vo D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/ simulation " "Generated file lcd_test.vo in folder \"D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511773533490 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_test_8_1200mv_85c_v_slow.sdo D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/ simulation " "Generated file lcd_test_8_1200mv_85c_v_slow.sdo in folder \"D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511773533567 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_test_8_1200mv_0c_v_slow.sdo D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/ simulation " "Generated file lcd_test_8_1200mv_0c_v_slow.sdo in folder \"D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511773533624 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_test_min_1200mv_0c_v_fast.sdo D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/ simulation " "Generated file lcd_test_min_1200mv_0c_v_fast.sdo in folder \"D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511773533668 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lcd_test_v.sdo D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/ simulation " "Generated file lcd_test_v.sdo in folder \"D:/Computer_Science/Projects/quartus_projects/lcd_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1511773533717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511773533786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 17:05:33 2017 " "Processing ended: Mon Nov 27 17:05:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511773533786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511773533786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511773533786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511773533786 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511773534412 ""}
