// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="axi_algorithm,hls_ip_2017_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=11.107000,HLS_SYN_LAT=19983,HLS_SYN_TPT=none,HLS_SYN_MEM=10,HLS_SYN_DSP=2048,HLS_SYN_FF=161222,HLS_SYN_LUT=63535}" *)

module axi_algorithm (
        ap_clk,
        ap_rst_n,
        input_AX_ALG_TDATA,
        input_AX_ALG_TVALID,
        input_AX_ALG_TREADY,
        input_AX_ALG_TKEEP,
        input_AX_ALG_TSTRB,
        input_AX_ALG_TUSER,
        input_AX_ALG_TLAST,
        input_AX_ALG_TID,
        input_AX_ALG_TDEST,
        output_AX_ALG_TDATA,
        output_AX_ALG_TVALID,
        output_AX_ALG_TREADY,
        output_AX_ALG_TKEEP,
        output_AX_ALG_TSTRB,
        output_AX_ALG_TUSER,
        output_AX_ALG_TLAST,
        output_AX_ALG_TID,
        output_AX_ALG_TDEST,
        full_fifo
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst_n;
input  [31:0] input_AX_ALG_TDATA;
input   input_AX_ALG_TVALID;
output   input_AX_ALG_TREADY;
input  [3:0] input_AX_ALG_TKEEP;
input  [3:0] input_AX_ALG_TSTRB;
input  [3:0] input_AX_ALG_TUSER;
input  [0:0] input_AX_ALG_TLAST;
input  [4:0] input_AX_ALG_TID;
input  [4:0] input_AX_ALG_TDEST;
output  [31:0] output_AX_ALG_TDATA;
output   output_AX_ALG_TVALID;
input   output_AX_ALG_TREADY;
output  [3:0] output_AX_ALG_TKEEP;
output  [3:0] output_AX_ALG_TSTRB;
output  [3:0] output_AX_ALG_TUSER;
output  [0:0] output_AX_ALG_TLAST;
output  [4:0] output_AX_ALG_TID;
output  [4:0] output_AX_ALG_TDEST;
input  [31:0] full_fifo;

reg    ap_rst_n_inv;
reg   [31:0] input_AX_ALG_data_V_0_data_out;
wire    input_AX_ALG_data_V_0_vld_in;
wire    input_AX_ALG_data_V_0_vld_out;
wire    input_AX_ALG_data_V_0_ack_in;
wire    input_AX_ALG_data_V_0_ack_out;
reg   [31:0] input_AX_ALG_data_V_0_payload_A;
reg   [31:0] input_AX_ALG_data_V_0_payload_B;
reg    input_AX_ALG_data_V_0_sel_rd;
reg    input_AX_ALG_data_V_0_sel_wr;
wire    input_AX_ALG_data_V_0_sel;
wire    input_AX_ALG_data_V_0_load_A;
wire    input_AX_ALG_data_V_0_load_B;
reg   [1:0] input_AX_ALG_data_V_0_state;
wire    input_AX_ALG_data_V_0_state_cmp_full;
reg   [3:0] input_AX_ALG_keep_V_0_data_out;
wire    input_AX_ALG_keep_V_0_vld_in;
wire    input_AX_ALG_keep_V_0_vld_out;
wire    input_AX_ALG_keep_V_0_ack_in;
wire    input_AX_ALG_keep_V_0_ack_out;
reg   [3:0] input_AX_ALG_keep_V_0_payload_A;
reg   [3:0] input_AX_ALG_keep_V_0_payload_B;
reg    input_AX_ALG_keep_V_0_sel_rd;
reg    input_AX_ALG_keep_V_0_sel_wr;
wire    input_AX_ALG_keep_V_0_sel;
wire    input_AX_ALG_keep_V_0_load_A;
wire    input_AX_ALG_keep_V_0_load_B;
reg   [1:0] input_AX_ALG_keep_V_0_state;
wire    input_AX_ALG_keep_V_0_state_cmp_full;
reg   [3:0] input_AX_ALG_strb_V_0_data_out;
wire    input_AX_ALG_strb_V_0_vld_in;
wire    input_AX_ALG_strb_V_0_vld_out;
wire    input_AX_ALG_strb_V_0_ack_in;
wire    input_AX_ALG_strb_V_0_ack_out;
reg   [3:0] input_AX_ALG_strb_V_0_payload_A;
reg   [3:0] input_AX_ALG_strb_V_0_payload_B;
reg    input_AX_ALG_strb_V_0_sel_rd;
reg    input_AX_ALG_strb_V_0_sel_wr;
wire    input_AX_ALG_strb_V_0_sel;
wire    input_AX_ALG_strb_V_0_load_A;
wire    input_AX_ALG_strb_V_0_load_B;
reg   [1:0] input_AX_ALG_strb_V_0_state;
wire    input_AX_ALG_strb_V_0_state_cmp_full;
reg   [3:0] input_AX_ALG_user_V_0_data_out;
wire    input_AX_ALG_user_V_0_vld_in;
wire    input_AX_ALG_user_V_0_vld_out;
wire    input_AX_ALG_user_V_0_ack_in;
wire    input_AX_ALG_user_V_0_ack_out;
reg   [3:0] input_AX_ALG_user_V_0_payload_A;
reg   [3:0] input_AX_ALG_user_V_0_payload_B;
reg    input_AX_ALG_user_V_0_sel_rd;
reg    input_AX_ALG_user_V_0_sel_wr;
wire    input_AX_ALG_user_V_0_sel;
wire    input_AX_ALG_user_V_0_load_A;
wire    input_AX_ALG_user_V_0_load_B;
reg   [1:0] input_AX_ALG_user_V_0_state;
wire    input_AX_ALG_user_V_0_state_cmp_full;
reg   [0:0] input_AX_ALG_last_V_0_data_out;
wire    input_AX_ALG_last_V_0_vld_in;
wire    input_AX_ALG_last_V_0_vld_out;
wire    input_AX_ALG_last_V_0_ack_in;
wire    input_AX_ALG_last_V_0_ack_out;
reg   [0:0] input_AX_ALG_last_V_0_payload_A;
reg   [0:0] input_AX_ALG_last_V_0_payload_B;
reg    input_AX_ALG_last_V_0_sel_rd;
reg    input_AX_ALG_last_V_0_sel_wr;
wire    input_AX_ALG_last_V_0_sel;
wire    input_AX_ALG_last_V_0_load_A;
wire    input_AX_ALG_last_V_0_load_B;
reg   [1:0] input_AX_ALG_last_V_0_state;
wire    input_AX_ALG_last_V_0_state_cmp_full;
reg   [4:0] input_AX_ALG_id_V_0_data_out;
wire    input_AX_ALG_id_V_0_vld_in;
wire    input_AX_ALG_id_V_0_vld_out;
wire    input_AX_ALG_id_V_0_ack_in;
wire    input_AX_ALG_id_V_0_ack_out;
reg   [4:0] input_AX_ALG_id_V_0_payload_A;
reg   [4:0] input_AX_ALG_id_V_0_payload_B;
reg    input_AX_ALG_id_V_0_sel_rd;
reg    input_AX_ALG_id_V_0_sel_wr;
wire    input_AX_ALG_id_V_0_sel;
wire    input_AX_ALG_id_V_0_load_A;
wire    input_AX_ALG_id_V_0_load_B;
reg   [1:0] input_AX_ALG_id_V_0_state;
wire    input_AX_ALG_id_V_0_state_cmp_full;
reg   [4:0] input_AX_ALG_dest_V_0_data_out;
wire    input_AX_ALG_dest_V_0_vld_in;
wire    input_AX_ALG_dest_V_0_vld_out;
wire    input_AX_ALG_dest_V_0_ack_in;
wire    input_AX_ALG_dest_V_0_ack_out;
reg   [4:0] input_AX_ALG_dest_V_0_payload_A;
reg   [4:0] input_AX_ALG_dest_V_0_payload_B;
reg    input_AX_ALG_dest_V_0_sel_rd;
reg    input_AX_ALG_dest_V_0_sel_wr;
wire    input_AX_ALG_dest_V_0_sel;
wire    input_AX_ALG_dest_V_0_load_A;
wire    input_AX_ALG_dest_V_0_load_B;
reg   [1:0] input_AX_ALG_dest_V_0_state;
wire    input_AX_ALG_dest_V_0_state_cmp_full;
reg   [31:0] output_AX_ALG_data_V_1_data_out;
wire    output_AX_ALG_data_V_1_vld_in;
wire    output_AX_ALG_data_V_1_vld_out;
wire    output_AX_ALG_data_V_1_ack_in;
wire    output_AX_ALG_data_V_1_ack_out;
reg   [31:0] output_AX_ALG_data_V_1_payload_A;
reg   [31:0] output_AX_ALG_data_V_1_payload_B;
reg    output_AX_ALG_data_V_1_sel_rd;
reg    output_AX_ALG_data_V_1_sel_wr;
wire    output_AX_ALG_data_V_1_sel;
wire    output_AX_ALG_data_V_1_load_A;
wire    output_AX_ALG_data_V_1_load_B;
reg   [1:0] output_AX_ALG_data_V_1_state;
wire    output_AX_ALG_data_V_1_state_cmp_full;
reg   [3:0] output_AX_ALG_keep_V_1_data_out;
wire    output_AX_ALG_keep_V_1_vld_in;
wire    output_AX_ALG_keep_V_1_vld_out;
wire    output_AX_ALG_keep_V_1_ack_in;
wire    output_AX_ALG_keep_V_1_ack_out;
reg   [3:0] output_AX_ALG_keep_V_1_payload_A;
reg   [3:0] output_AX_ALG_keep_V_1_payload_B;
reg    output_AX_ALG_keep_V_1_sel_rd;
reg    output_AX_ALG_keep_V_1_sel_wr;
wire    output_AX_ALG_keep_V_1_sel;
wire    output_AX_ALG_keep_V_1_load_A;
wire    output_AX_ALG_keep_V_1_load_B;
reg   [1:0] output_AX_ALG_keep_V_1_state;
wire    output_AX_ALG_keep_V_1_state_cmp_full;
reg   [3:0] output_AX_ALG_strb_V_1_data_out;
wire    output_AX_ALG_strb_V_1_vld_in;
wire    output_AX_ALG_strb_V_1_vld_out;
wire    output_AX_ALG_strb_V_1_ack_in;
wire    output_AX_ALG_strb_V_1_ack_out;
reg   [3:0] output_AX_ALG_strb_V_1_payload_A;
reg   [3:0] output_AX_ALG_strb_V_1_payload_B;
reg    output_AX_ALG_strb_V_1_sel_rd;
reg    output_AX_ALG_strb_V_1_sel_wr;
wire    output_AX_ALG_strb_V_1_sel;
wire    output_AX_ALG_strb_V_1_load_A;
wire    output_AX_ALG_strb_V_1_load_B;
reg   [1:0] output_AX_ALG_strb_V_1_state;
wire    output_AX_ALG_strb_V_1_state_cmp_full;
reg   [3:0] output_AX_ALG_user_V_1_data_out;
wire    output_AX_ALG_user_V_1_vld_in;
wire    output_AX_ALG_user_V_1_vld_out;
wire    output_AX_ALG_user_V_1_ack_in;
wire    output_AX_ALG_user_V_1_ack_out;
reg   [3:0] output_AX_ALG_user_V_1_payload_A;
reg   [3:0] output_AX_ALG_user_V_1_payload_B;
reg    output_AX_ALG_user_V_1_sel_rd;
reg    output_AX_ALG_user_V_1_sel_wr;
wire    output_AX_ALG_user_V_1_sel;
wire    output_AX_ALG_user_V_1_load_A;
wire    output_AX_ALG_user_V_1_load_B;
reg   [1:0] output_AX_ALG_user_V_1_state;
wire    output_AX_ALG_user_V_1_state_cmp_full;
reg   [0:0] output_AX_ALG_last_V_1_data_out;
wire    output_AX_ALG_last_V_1_vld_in;
wire    output_AX_ALG_last_V_1_vld_out;
wire    output_AX_ALG_last_V_1_ack_in;
wire    output_AX_ALG_last_V_1_ack_out;
reg   [0:0] output_AX_ALG_last_V_1_payload_A;
reg   [0:0] output_AX_ALG_last_V_1_payload_B;
reg    output_AX_ALG_last_V_1_sel_rd;
reg    output_AX_ALG_last_V_1_sel_wr;
wire    output_AX_ALG_last_V_1_sel;
wire    output_AX_ALG_last_V_1_load_A;
wire    output_AX_ALG_last_V_1_load_B;
reg   [1:0] output_AX_ALG_last_V_1_state;
wire    output_AX_ALG_last_V_1_state_cmp_full;
reg   [4:0] output_AX_ALG_id_V_1_data_out;
wire    output_AX_ALG_id_V_1_vld_in;
wire    output_AX_ALG_id_V_1_vld_out;
wire    output_AX_ALG_id_V_1_ack_in;
wire    output_AX_ALG_id_V_1_ack_out;
reg   [4:0] output_AX_ALG_id_V_1_payload_A;
reg   [4:0] output_AX_ALG_id_V_1_payload_B;
reg    output_AX_ALG_id_V_1_sel_rd;
reg    output_AX_ALG_id_V_1_sel_wr;
wire    output_AX_ALG_id_V_1_sel;
wire    output_AX_ALG_id_V_1_load_A;
wire    output_AX_ALG_id_V_1_load_B;
reg   [1:0] output_AX_ALG_id_V_1_state;
wire    output_AX_ALG_id_V_1_state_cmp_full;
reg   [4:0] output_AX_ALG_dest_V_1_data_out;
wire    output_AX_ALG_dest_V_1_vld_in;
wire    output_AX_ALG_dest_V_1_vld_out;
wire    output_AX_ALG_dest_V_1_ack_in;
wire    output_AX_ALG_dest_V_1_ack_out;
reg   [4:0] output_AX_ALG_dest_V_1_payload_A;
reg   [4:0] output_AX_ALG_dest_V_1_payload_B;
reg    output_AX_ALG_dest_V_1_sel_rd;
reg    output_AX_ALG_dest_V_1_sel_wr;
wire    output_AX_ALG_dest_V_1_sel;
wire    output_AX_ALG_dest_V_1_load_A;
wire    output_AX_ALG_dest_V_1_load_B;
reg   [1:0] output_AX_ALG_dest_V_1_state;
wire    output_AX_ALG_dest_V_1_state_cmp_full;
wire    buf_Tj_in_0_V_read_data_fu_109_input_AX_ALG_TDATA_blk_n;
reg    input_AX_ALG_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state2;
wire   [23:0] p_Val2_1_fu_127_p1;
reg   [23:0] p_Val2_1_reg_138;
wire    grp_sweep_algorithm_DECM_fu_76_ap_start;
wire    grp_sweep_algorithm_DECM_fu_76_ap_done;
wire    grp_sweep_algorithm_DECM_fu_76_ap_idle;
wire    grp_sweep_algorithm_DECM_fu_76_ap_ready;
wire    grp_write_data_fu_89_ap_start;
wire    grp_write_data_fu_89_ap_done;
wire    grp_write_data_fu_89_ap_idle;
wire    grp_write_data_fu_89_ap_ready;
wire   [31:0] grp_write_data_fu_89_output_AX_ALG_TDATA;
wire    grp_write_data_fu_89_output_AX_ALG_TVALID;
wire    grp_write_data_fu_89_output_AX_ALG_TREADY;
wire   [3:0] grp_write_data_fu_89_output_AX_ALG_TKEEP;
wire   [3:0] grp_write_data_fu_89_output_AX_ALG_TSTRB;
wire   [3:0] grp_write_data_fu_89_output_AX_ALG_TUSER;
wire   [0:0] grp_write_data_fu_89_output_AX_ALG_TLAST;
wire   [4:0] grp_write_data_fu_89_output_AX_ALG_TID;
wire   [4:0] grp_write_data_fu_89_output_AX_ALG_TDEST;
reg    buf_Tj_in_0_V_read_data_fu_109_ap_start;
wire    buf_Tj_in_0_V_read_data_fu_109_ap_done;
wire    buf_Tj_in_0_V_read_data_fu_109_ap_idle;
wire    buf_Tj_in_0_V_read_data_fu_109_ap_ready;
wire    buf_Tj_in_0_V_read_data_fu_109_input_AX_ALG_TVALID;
wire    buf_Tj_in_0_V_read_data_fu_109_input_AX_ALG_TREADY;
wire   [31:0] buf_Tj_in_0_V_read_data_fu_109_ap_return;
reg    ap_reg_grp_sweep_algorithm_DECM_fu_76_ap_start;
wire    ap_CS_fsm_state3;
reg    ap_reg_grp_write_data_fu_89_ap_start;
wire   [0:0] tmp_s_fu_132_p2;
wire    ap_CS_fsm_state4;
reg   [4:0] ap_NS_fsm;
wire    ap_CS_fsm_state5;
reg    ap_block_state5;

// power-on initialization
initial begin
#0 input_AX_ALG_data_V_0_sel_rd = 1'b0;
#0 input_AX_ALG_data_V_0_sel_wr = 1'b0;
#0 input_AX_ALG_data_V_0_state = 2'd0;
#0 input_AX_ALG_keep_V_0_sel_rd = 1'b0;
#0 input_AX_ALG_keep_V_0_sel_wr = 1'b0;
#0 input_AX_ALG_keep_V_0_state = 2'd0;
#0 input_AX_ALG_strb_V_0_sel_rd = 1'b0;
#0 input_AX_ALG_strb_V_0_sel_wr = 1'b0;
#0 input_AX_ALG_strb_V_0_state = 2'd0;
#0 input_AX_ALG_user_V_0_sel_rd = 1'b0;
#0 input_AX_ALG_user_V_0_sel_wr = 1'b0;
#0 input_AX_ALG_user_V_0_state = 2'd0;
#0 input_AX_ALG_last_V_0_sel_rd = 1'b0;
#0 input_AX_ALG_last_V_0_sel_wr = 1'b0;
#0 input_AX_ALG_last_V_0_state = 2'd0;
#0 input_AX_ALG_id_V_0_sel_rd = 1'b0;
#0 input_AX_ALG_id_V_0_sel_wr = 1'b0;
#0 input_AX_ALG_id_V_0_state = 2'd0;
#0 input_AX_ALG_dest_V_0_sel_rd = 1'b0;
#0 input_AX_ALG_dest_V_0_sel_wr = 1'b0;
#0 input_AX_ALG_dest_V_0_state = 2'd0;
#0 output_AX_ALG_data_V_1_sel_rd = 1'b0;
#0 output_AX_ALG_data_V_1_sel_wr = 1'b0;
#0 output_AX_ALG_data_V_1_state = 2'd0;
#0 output_AX_ALG_keep_V_1_sel_rd = 1'b0;
#0 output_AX_ALG_keep_V_1_sel_wr = 1'b0;
#0 output_AX_ALG_keep_V_1_state = 2'd0;
#0 output_AX_ALG_strb_V_1_sel_rd = 1'b0;
#0 output_AX_ALG_strb_V_1_sel_wr = 1'b0;
#0 output_AX_ALG_strb_V_1_state = 2'd0;
#0 output_AX_ALG_user_V_1_sel_rd = 1'b0;
#0 output_AX_ALG_user_V_1_sel_wr = 1'b0;
#0 output_AX_ALG_user_V_1_state = 2'd0;
#0 output_AX_ALG_last_V_1_sel_rd = 1'b0;
#0 output_AX_ALG_last_V_1_sel_wr = 1'b0;
#0 output_AX_ALG_last_V_1_state = 2'd0;
#0 output_AX_ALG_id_V_1_sel_rd = 1'b0;
#0 output_AX_ALG_id_V_1_sel_wr = 1'b0;
#0 output_AX_ALG_id_V_1_state = 2'd0;
#0 output_AX_ALG_dest_V_1_sel_rd = 1'b0;
#0 output_AX_ALG_dest_V_1_sel_wr = 1'b0;
#0 output_AX_ALG_dest_V_1_state = 2'd0;
#0 ap_CS_fsm = 5'd1;
#0 ap_reg_grp_sweep_algorithm_DECM_fu_76_ap_start = 1'b0;
#0 ap_reg_grp_write_data_fu_89_ap_start = 1'b0;
end

sweep_algorithm_DECM grp_sweep_algorithm_DECM_fu_76(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sweep_algorithm_DECM_fu_76_ap_start),
    .ap_done(grp_sweep_algorithm_DECM_fu_76_ap_done),
    .ap_idle(grp_sweep_algorithm_DECM_fu_76_ap_idle),
    .ap_ready(grp_sweep_algorithm_DECM_fu_76_ap_ready),
    .inputVal_V(p_Val2_1_reg_138)
);

write_data grp_write_data_fu_89(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_write_data_fu_89_ap_start),
    .ap_done(grp_write_data_fu_89_ap_done),
    .ap_idle(grp_write_data_fu_89_ap_idle),
    .ap_ready(grp_write_data_fu_89_ap_ready),
    .buf_0_V_read(1'd0),
    .output_AX_ALG_TDATA(grp_write_data_fu_89_output_AX_ALG_TDATA),
    .output_AX_ALG_TVALID(grp_write_data_fu_89_output_AX_ALG_TVALID),
    .output_AX_ALG_TREADY(grp_write_data_fu_89_output_AX_ALG_TREADY),
    .output_AX_ALG_TKEEP(grp_write_data_fu_89_output_AX_ALG_TKEEP),
    .output_AX_ALG_TSTRB(grp_write_data_fu_89_output_AX_ALG_TSTRB),
    .output_AX_ALG_TUSER(grp_write_data_fu_89_output_AX_ALG_TUSER),
    .output_AX_ALG_TLAST(grp_write_data_fu_89_output_AX_ALG_TLAST),
    .output_AX_ALG_TID(grp_write_data_fu_89_output_AX_ALG_TID),
    .output_AX_ALG_TDEST(grp_write_data_fu_89_output_AX_ALG_TDEST)
);

read_data buf_Tj_in_0_V_read_data_fu_109(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(buf_Tj_in_0_V_read_data_fu_109_ap_start),
    .ap_done(buf_Tj_in_0_V_read_data_fu_109_ap_done),
    .ap_idle(buf_Tj_in_0_V_read_data_fu_109_ap_idle),
    .ap_ready(buf_Tj_in_0_V_read_data_fu_109_ap_ready),
    .input_AX_ALG_TDATA(input_AX_ALG_data_V_0_data_out),
    .input_AX_ALG_TVALID(buf_Tj_in_0_V_read_data_fu_109_input_AX_ALG_TVALID),
    .input_AX_ALG_TREADY(buf_Tj_in_0_V_read_data_fu_109_input_AX_ALG_TREADY),
    .input_AX_ALG_TKEEP(input_AX_ALG_keep_V_0_data_out),
    .input_AX_ALG_TSTRB(input_AX_ALG_strb_V_0_data_out),
    .input_AX_ALG_TUSER(input_AX_ALG_user_V_0_data_out),
    .input_AX_ALG_TLAST(input_AX_ALG_last_V_0_data_out),
    .input_AX_ALG_TID(input_AX_ALG_id_V_0_data_out),
    .input_AX_ALG_TDEST(input_AX_ALG_dest_V_0_data_out),
    .ap_return(buf_Tj_in_0_V_read_data_fu_109_ap_return),
    .input_AX_ALG_TDATA_blk_n(buf_Tj_in_0_V_read_data_fu_109_input_AX_ALG_TDATA_blk_n)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_grp_sweep_algorithm_DECM_fu_76_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (buf_Tj_in_0_V_read_data_fu_109_input_AX_ALG_TDATA_blk_n == 1'b1))) begin
            ap_reg_grp_sweep_algorithm_DECM_fu_76_ap_start <= 1'b1;
        end else if ((1'b1 == grp_sweep_algorithm_DECM_fu_76_ap_ready)) begin
            ap_reg_grp_sweep_algorithm_DECM_fu_76_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_grp_write_data_fu_89_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (grp_sweep_algorithm_DECM_fu_76_ap_done == 1'b1) & (1'd1 == tmp_s_fu_132_p2))) begin
            ap_reg_grp_write_data_fu_89_ap_start <= 1'b1;
        end else if ((1'b1 == grp_write_data_fu_89_ap_ready)) begin
            ap_reg_grp_write_data_fu_89_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_AX_ALG_data_V_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == input_AX_ALG_data_V_0_ack_out) & (1'b1 == input_AX_ALG_data_V_0_vld_out))) begin
            input_AX_ALG_data_V_0_sel_rd <= ~input_AX_ALG_data_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_AX_ALG_data_V_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == input_AX_ALG_data_V_0_vld_in) & (1'b1 == input_AX_ALG_data_V_0_ack_in))) begin
            input_AX_ALG_data_V_0_sel_wr <= ~input_AX_ALG_data_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_AX_ALG_data_V_0_state <= 2'd0;
    end else begin
        if ((((1'b0 == input_AX_ALG_data_V_0_vld_in) & (1'b1 == input_AX_ALG_data_V_0_ack_out) & (input_AX_ALG_data_V_0_state == 2'd3)) | ((1'b0 == input_AX_ALG_data_V_0_vld_in) & (input_AX_ALG_data_V_0_state == 2'd2)))) begin
            input_AX_ALG_data_V_0_state <= 2'd2;
        end else if ((((1'b1 == input_AX_ALG_data_V_0_vld_in) & (1'b0 == input_AX_ALG_data_V_0_ack_out) & (input_AX_ALG_data_V_0_state == 2'd3)) | ((1'b0 == input_AX_ALG_data_V_0_ack_out) & (input_AX_ALG_data_V_0_state == 2'd1)))) begin
            input_AX_ALG_data_V_0_state <= 2'd1;
        end else if ((((1'b1 == input_AX_ALG_data_V_0_vld_in) & (input_AX_ALG_data_V_0_state == 2'd2)) | ((1'b1 == input_AX_ALG_data_V_0_ack_out) & (input_AX_ALG_data_V_0_state == 2'd1)) | ((input_AX_ALG_data_V_0_state == 2'd3) & ~((1'b1 == input_AX_ALG_data_V_0_vld_in) & (1'b0 == input_AX_ALG_data_V_0_ack_out)) & ~((1'b0 == input_AX_ALG_data_V_0_vld_in) & (1'b1 == input_AX_ALG_data_V_0_ack_out))))) begin
            input_AX_ALG_data_V_0_state <= 2'd3;
        end else begin
            input_AX_ALG_data_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_AX_ALG_dest_V_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == input_AX_ALG_dest_V_0_ack_out) & (1'b1 == input_AX_ALG_dest_V_0_vld_out))) begin
            input_AX_ALG_dest_V_0_sel_rd <= ~input_AX_ALG_dest_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_AX_ALG_dest_V_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == input_AX_ALG_dest_V_0_vld_in) & (1'b1 == input_AX_ALG_dest_V_0_ack_in))) begin
            input_AX_ALG_dest_V_0_sel_wr <= ~input_AX_ALG_dest_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_AX_ALG_dest_V_0_state <= 2'd0;
    end else begin
        if ((((1'b0 == input_AX_ALG_dest_V_0_vld_in) & (1'b1 == input_AX_ALG_dest_V_0_ack_out) & (2'd3 == input_AX_ALG_dest_V_0_state)) | ((1'b0 == input_AX_ALG_dest_V_0_vld_in) & (2'd2 == input_AX_ALG_dest_V_0_state)))) begin
            input_AX_ALG_dest_V_0_state <= 2'd2;
        end else if ((((1'b1 == input_AX_ALG_dest_V_0_vld_in) & (1'b0 == input_AX_ALG_dest_V_0_ack_out) & (2'd3 == input_AX_ALG_dest_V_0_state)) | ((1'b0 == input_AX_ALG_dest_V_0_ack_out) & (2'd1 == input_AX_ALG_dest_V_0_state)))) begin
            input_AX_ALG_dest_V_0_state <= 2'd1;
        end else if ((((1'b1 == input_AX_ALG_dest_V_0_vld_in) & (2'd2 == input_AX_ALG_dest_V_0_state)) | ((1'b1 == input_AX_ALG_dest_V_0_ack_out) & (2'd1 == input_AX_ALG_dest_V_0_state)) | ((2'd3 == input_AX_ALG_dest_V_0_state) & ~((1'b1 == input_AX_ALG_dest_V_0_vld_in) & (1'b0 == input_AX_ALG_dest_V_0_ack_out)) & ~((1'b0 == input_AX_ALG_dest_V_0_vld_in) & (1'b1 == input_AX_ALG_dest_V_0_ack_out))))) begin
            input_AX_ALG_dest_V_0_state <= 2'd3;
        end else begin
            input_AX_ALG_dest_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_AX_ALG_id_V_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == input_AX_ALG_id_V_0_ack_out) & (1'b1 == input_AX_ALG_id_V_0_vld_out))) begin
            input_AX_ALG_id_V_0_sel_rd <= ~input_AX_ALG_id_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_AX_ALG_id_V_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == input_AX_ALG_id_V_0_vld_in) & (1'b1 == input_AX_ALG_id_V_0_ack_in))) begin
            input_AX_ALG_id_V_0_sel_wr <= ~input_AX_ALG_id_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_AX_ALG_id_V_0_state <= 2'd0;
    end else begin
        if ((((1'b0 == input_AX_ALG_id_V_0_vld_in) & (1'b1 == input_AX_ALG_id_V_0_ack_out) & (2'd3 == input_AX_ALG_id_V_0_state)) | ((1'b0 == input_AX_ALG_id_V_0_vld_in) & (2'd2 == input_AX_ALG_id_V_0_state)))) begin
            input_AX_ALG_id_V_0_state <= 2'd2;
        end else if ((((1'b1 == input_AX_ALG_id_V_0_vld_in) & (1'b0 == input_AX_ALG_id_V_0_ack_out) & (2'd3 == input_AX_ALG_id_V_0_state)) | ((1'b0 == input_AX_ALG_id_V_0_ack_out) & (2'd1 == input_AX_ALG_id_V_0_state)))) begin
            input_AX_ALG_id_V_0_state <= 2'd1;
        end else if ((((1'b1 == input_AX_ALG_id_V_0_vld_in) & (2'd2 == input_AX_ALG_id_V_0_state)) | ((1'b1 == input_AX_ALG_id_V_0_ack_out) & (2'd1 == input_AX_ALG_id_V_0_state)) | ((2'd3 == input_AX_ALG_id_V_0_state) & ~((1'b1 == input_AX_ALG_id_V_0_vld_in) & (1'b0 == input_AX_ALG_id_V_0_ack_out)) & ~((1'b0 == input_AX_ALG_id_V_0_vld_in) & (1'b1 == input_AX_ALG_id_V_0_ack_out))))) begin
            input_AX_ALG_id_V_0_state <= 2'd3;
        end else begin
            input_AX_ALG_id_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_AX_ALG_keep_V_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == input_AX_ALG_keep_V_0_ack_out) & (1'b1 == input_AX_ALG_keep_V_0_vld_out))) begin
            input_AX_ALG_keep_V_0_sel_rd <= ~input_AX_ALG_keep_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_AX_ALG_keep_V_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == input_AX_ALG_keep_V_0_vld_in) & (1'b1 == input_AX_ALG_keep_V_0_ack_in))) begin
            input_AX_ALG_keep_V_0_sel_wr <= ~input_AX_ALG_keep_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_AX_ALG_keep_V_0_state <= 2'd0;
    end else begin
        if ((((1'b0 == input_AX_ALG_keep_V_0_vld_in) & (1'b1 == input_AX_ALG_keep_V_0_ack_out) & (2'd3 == input_AX_ALG_keep_V_0_state)) | ((1'b0 == input_AX_ALG_keep_V_0_vld_in) & (2'd2 == input_AX_ALG_keep_V_0_state)))) begin
            input_AX_ALG_keep_V_0_state <= 2'd2;
        end else if ((((1'b1 == input_AX_ALG_keep_V_0_vld_in) & (1'b0 == input_AX_ALG_keep_V_0_ack_out) & (2'd3 == input_AX_ALG_keep_V_0_state)) | ((1'b0 == input_AX_ALG_keep_V_0_ack_out) & (2'd1 == input_AX_ALG_keep_V_0_state)))) begin
            input_AX_ALG_keep_V_0_state <= 2'd1;
        end else if ((((1'b1 == input_AX_ALG_keep_V_0_vld_in) & (2'd2 == input_AX_ALG_keep_V_0_state)) | ((1'b1 == input_AX_ALG_keep_V_0_ack_out) & (2'd1 == input_AX_ALG_keep_V_0_state)) | ((2'd3 == input_AX_ALG_keep_V_0_state) & ~((1'b1 == input_AX_ALG_keep_V_0_vld_in) & (1'b0 == input_AX_ALG_keep_V_0_ack_out)) & ~((1'b0 == input_AX_ALG_keep_V_0_vld_in) & (1'b1 == input_AX_ALG_keep_V_0_ack_out))))) begin
            input_AX_ALG_keep_V_0_state <= 2'd3;
        end else begin
            input_AX_ALG_keep_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_AX_ALG_last_V_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == input_AX_ALG_last_V_0_ack_out) & (1'b1 == input_AX_ALG_last_V_0_vld_out))) begin
            input_AX_ALG_last_V_0_sel_rd <= ~input_AX_ALG_last_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_AX_ALG_last_V_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == input_AX_ALG_last_V_0_vld_in) & (1'b1 == input_AX_ALG_last_V_0_ack_in))) begin
            input_AX_ALG_last_V_0_sel_wr <= ~input_AX_ALG_last_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_AX_ALG_last_V_0_state <= 2'd0;
    end else begin
        if ((((1'b0 == input_AX_ALG_last_V_0_vld_in) & (1'b1 == input_AX_ALG_last_V_0_ack_out) & (2'd3 == input_AX_ALG_last_V_0_state)) | ((1'b0 == input_AX_ALG_last_V_0_vld_in) & (2'd2 == input_AX_ALG_last_V_0_state)))) begin
            input_AX_ALG_last_V_0_state <= 2'd2;
        end else if ((((1'b1 == input_AX_ALG_last_V_0_vld_in) & (1'b0 == input_AX_ALG_last_V_0_ack_out) & (2'd3 == input_AX_ALG_last_V_0_state)) | ((1'b0 == input_AX_ALG_last_V_0_ack_out) & (2'd1 == input_AX_ALG_last_V_0_state)))) begin
            input_AX_ALG_last_V_0_state <= 2'd1;
        end else if ((((1'b1 == input_AX_ALG_last_V_0_vld_in) & (2'd2 == input_AX_ALG_last_V_0_state)) | ((1'b1 == input_AX_ALG_last_V_0_ack_out) & (2'd1 == input_AX_ALG_last_V_0_state)) | ((2'd3 == input_AX_ALG_last_V_0_state) & ~((1'b1 == input_AX_ALG_last_V_0_vld_in) & (1'b0 == input_AX_ALG_last_V_0_ack_out)) & ~((1'b0 == input_AX_ALG_last_V_0_vld_in) & (1'b1 == input_AX_ALG_last_V_0_ack_out))))) begin
            input_AX_ALG_last_V_0_state <= 2'd3;
        end else begin
            input_AX_ALG_last_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_AX_ALG_strb_V_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == input_AX_ALG_strb_V_0_ack_out) & (1'b1 == input_AX_ALG_strb_V_0_vld_out))) begin
            input_AX_ALG_strb_V_0_sel_rd <= ~input_AX_ALG_strb_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_AX_ALG_strb_V_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == input_AX_ALG_strb_V_0_vld_in) & (1'b1 == input_AX_ALG_strb_V_0_ack_in))) begin
            input_AX_ALG_strb_V_0_sel_wr <= ~input_AX_ALG_strb_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_AX_ALG_strb_V_0_state <= 2'd0;
    end else begin
        if ((((1'b0 == input_AX_ALG_strb_V_0_vld_in) & (1'b1 == input_AX_ALG_strb_V_0_ack_out) & (2'd3 == input_AX_ALG_strb_V_0_state)) | ((1'b0 == input_AX_ALG_strb_V_0_vld_in) & (2'd2 == input_AX_ALG_strb_V_0_state)))) begin
            input_AX_ALG_strb_V_0_state <= 2'd2;
        end else if ((((1'b1 == input_AX_ALG_strb_V_0_vld_in) & (1'b0 == input_AX_ALG_strb_V_0_ack_out) & (2'd3 == input_AX_ALG_strb_V_0_state)) | ((1'b0 == input_AX_ALG_strb_V_0_ack_out) & (2'd1 == input_AX_ALG_strb_V_0_state)))) begin
            input_AX_ALG_strb_V_0_state <= 2'd1;
        end else if ((((1'b1 == input_AX_ALG_strb_V_0_vld_in) & (2'd2 == input_AX_ALG_strb_V_0_state)) | ((1'b1 == input_AX_ALG_strb_V_0_ack_out) & (2'd1 == input_AX_ALG_strb_V_0_state)) | ((2'd3 == input_AX_ALG_strb_V_0_state) & ~((1'b1 == input_AX_ALG_strb_V_0_vld_in) & (1'b0 == input_AX_ALG_strb_V_0_ack_out)) & ~((1'b0 == input_AX_ALG_strb_V_0_vld_in) & (1'b1 == input_AX_ALG_strb_V_0_ack_out))))) begin
            input_AX_ALG_strb_V_0_state <= 2'd3;
        end else begin
            input_AX_ALG_strb_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_AX_ALG_user_V_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == input_AX_ALG_user_V_0_ack_out) & (1'b1 == input_AX_ALG_user_V_0_vld_out))) begin
            input_AX_ALG_user_V_0_sel_rd <= ~input_AX_ALG_user_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_AX_ALG_user_V_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == input_AX_ALG_user_V_0_vld_in) & (1'b1 == input_AX_ALG_user_V_0_ack_in))) begin
            input_AX_ALG_user_V_0_sel_wr <= ~input_AX_ALG_user_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        input_AX_ALG_user_V_0_state <= 2'd0;
    end else begin
        if ((((1'b0 == input_AX_ALG_user_V_0_vld_in) & (1'b1 == input_AX_ALG_user_V_0_ack_out) & (2'd3 == input_AX_ALG_user_V_0_state)) | ((1'b0 == input_AX_ALG_user_V_0_vld_in) & (2'd2 == input_AX_ALG_user_V_0_state)))) begin
            input_AX_ALG_user_V_0_state <= 2'd2;
        end else if ((((1'b1 == input_AX_ALG_user_V_0_vld_in) & (1'b0 == input_AX_ALG_user_V_0_ack_out) & (2'd3 == input_AX_ALG_user_V_0_state)) | ((1'b0 == input_AX_ALG_user_V_0_ack_out) & (2'd1 == input_AX_ALG_user_V_0_state)))) begin
            input_AX_ALG_user_V_0_state <= 2'd1;
        end else if ((((1'b1 == input_AX_ALG_user_V_0_vld_in) & (2'd2 == input_AX_ALG_user_V_0_state)) | ((1'b1 == input_AX_ALG_user_V_0_ack_out) & (2'd1 == input_AX_ALG_user_V_0_state)) | ((2'd3 == input_AX_ALG_user_V_0_state) & ~((1'b1 == input_AX_ALG_user_V_0_vld_in) & (1'b0 == input_AX_ALG_user_V_0_ack_out)) & ~((1'b0 == input_AX_ALG_user_V_0_vld_in) & (1'b1 == input_AX_ALG_user_V_0_ack_out))))) begin
            input_AX_ALG_user_V_0_state <= 2'd3;
        end else begin
            input_AX_ALG_user_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_AX_ALG_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == output_AX_ALG_data_V_1_ack_out) & (1'b1 == output_AX_ALG_data_V_1_vld_out))) begin
            output_AX_ALG_data_V_1_sel_rd <= ~output_AX_ALG_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_AX_ALG_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == output_AX_ALG_data_V_1_vld_in) & (1'b1 == output_AX_ALG_data_V_1_ack_in))) begin
            output_AX_ALG_data_V_1_sel_wr <= ~output_AX_ALG_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_AX_ALG_data_V_1_state <= 2'd0;
    end else begin
        if ((((1'b0 == output_AX_ALG_data_V_1_vld_in) & (1'b1 == output_AX_ALG_data_V_1_ack_out) & (2'd3 == output_AX_ALG_data_V_1_state)) | ((1'b0 == output_AX_ALG_data_V_1_vld_in) & (2'd2 == output_AX_ALG_data_V_1_state)))) begin
            output_AX_ALG_data_V_1_state <= 2'd2;
        end else if ((((1'b1 == output_AX_ALG_data_V_1_vld_in) & (1'b0 == output_AX_ALG_data_V_1_ack_out) & (2'd3 == output_AX_ALG_data_V_1_state)) | ((1'b0 == output_AX_ALG_data_V_1_ack_out) & (2'd1 == output_AX_ALG_data_V_1_state)))) begin
            output_AX_ALG_data_V_1_state <= 2'd1;
        end else if ((((1'b1 == output_AX_ALG_data_V_1_vld_in) & (2'd2 == output_AX_ALG_data_V_1_state)) | ((1'b1 == output_AX_ALG_data_V_1_ack_out) & (2'd1 == output_AX_ALG_data_V_1_state)) | ((2'd3 == output_AX_ALG_data_V_1_state) & ~((1'b1 == output_AX_ALG_data_V_1_vld_in) & (1'b0 == output_AX_ALG_data_V_1_ack_out)) & ~((1'b0 == output_AX_ALG_data_V_1_vld_in) & (1'b1 == output_AX_ALG_data_V_1_ack_out))))) begin
            output_AX_ALG_data_V_1_state <= 2'd3;
        end else begin
            output_AX_ALG_data_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_AX_ALG_dest_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == output_AX_ALG_dest_V_1_ack_out) & (1'b1 == output_AX_ALG_dest_V_1_vld_out))) begin
            output_AX_ALG_dest_V_1_sel_rd <= ~output_AX_ALG_dest_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_AX_ALG_dest_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == output_AX_ALG_dest_V_1_vld_in) & (1'b1 == output_AX_ALG_dest_V_1_ack_in))) begin
            output_AX_ALG_dest_V_1_sel_wr <= ~output_AX_ALG_dest_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_AX_ALG_dest_V_1_state <= 2'd0;
    end else begin
        if ((((1'b0 == output_AX_ALG_dest_V_1_vld_in) & (1'b1 == output_AX_ALG_dest_V_1_ack_out) & (2'd3 == output_AX_ALG_dest_V_1_state)) | ((1'b0 == output_AX_ALG_dest_V_1_vld_in) & (2'd2 == output_AX_ALG_dest_V_1_state)))) begin
            output_AX_ALG_dest_V_1_state <= 2'd2;
        end else if ((((1'b1 == output_AX_ALG_dest_V_1_vld_in) & (1'b0 == output_AX_ALG_dest_V_1_ack_out) & (2'd3 == output_AX_ALG_dest_V_1_state)) | ((1'b0 == output_AX_ALG_dest_V_1_ack_out) & (2'd1 == output_AX_ALG_dest_V_1_state)))) begin
            output_AX_ALG_dest_V_1_state <= 2'd1;
        end else if ((((1'b1 == output_AX_ALG_dest_V_1_vld_in) & (2'd2 == output_AX_ALG_dest_V_1_state)) | ((1'b1 == output_AX_ALG_dest_V_1_ack_out) & (2'd1 == output_AX_ALG_dest_V_1_state)) | ((2'd3 == output_AX_ALG_dest_V_1_state) & ~((1'b1 == output_AX_ALG_dest_V_1_vld_in) & (1'b0 == output_AX_ALG_dest_V_1_ack_out)) & ~((1'b0 == output_AX_ALG_dest_V_1_vld_in) & (1'b1 == output_AX_ALG_dest_V_1_ack_out))))) begin
            output_AX_ALG_dest_V_1_state <= 2'd3;
        end else begin
            output_AX_ALG_dest_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_AX_ALG_id_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == output_AX_ALG_id_V_1_ack_out) & (1'b1 == output_AX_ALG_id_V_1_vld_out))) begin
            output_AX_ALG_id_V_1_sel_rd <= ~output_AX_ALG_id_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_AX_ALG_id_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == output_AX_ALG_id_V_1_vld_in) & (1'b1 == output_AX_ALG_id_V_1_ack_in))) begin
            output_AX_ALG_id_V_1_sel_wr <= ~output_AX_ALG_id_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_AX_ALG_id_V_1_state <= 2'd0;
    end else begin
        if ((((1'b0 == output_AX_ALG_id_V_1_vld_in) & (1'b1 == output_AX_ALG_id_V_1_ack_out) & (2'd3 == output_AX_ALG_id_V_1_state)) | ((1'b0 == output_AX_ALG_id_V_1_vld_in) & (2'd2 == output_AX_ALG_id_V_1_state)))) begin
            output_AX_ALG_id_V_1_state <= 2'd2;
        end else if ((((1'b1 == output_AX_ALG_id_V_1_vld_in) & (1'b0 == output_AX_ALG_id_V_1_ack_out) & (2'd3 == output_AX_ALG_id_V_1_state)) | ((1'b0 == output_AX_ALG_id_V_1_ack_out) & (2'd1 == output_AX_ALG_id_V_1_state)))) begin
            output_AX_ALG_id_V_1_state <= 2'd1;
        end else if ((((1'b1 == output_AX_ALG_id_V_1_vld_in) & (2'd2 == output_AX_ALG_id_V_1_state)) | ((1'b1 == output_AX_ALG_id_V_1_ack_out) & (2'd1 == output_AX_ALG_id_V_1_state)) | ((2'd3 == output_AX_ALG_id_V_1_state) & ~((1'b1 == output_AX_ALG_id_V_1_vld_in) & (1'b0 == output_AX_ALG_id_V_1_ack_out)) & ~((1'b0 == output_AX_ALG_id_V_1_vld_in) & (1'b1 == output_AX_ALG_id_V_1_ack_out))))) begin
            output_AX_ALG_id_V_1_state <= 2'd3;
        end else begin
            output_AX_ALG_id_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_AX_ALG_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == output_AX_ALG_keep_V_1_ack_out) & (1'b1 == output_AX_ALG_keep_V_1_vld_out))) begin
            output_AX_ALG_keep_V_1_sel_rd <= ~output_AX_ALG_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_AX_ALG_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == output_AX_ALG_keep_V_1_vld_in) & (1'b1 == output_AX_ALG_keep_V_1_ack_in))) begin
            output_AX_ALG_keep_V_1_sel_wr <= ~output_AX_ALG_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_AX_ALG_keep_V_1_state <= 2'd0;
    end else begin
        if ((((1'b0 == output_AX_ALG_keep_V_1_vld_in) & (1'b1 == output_AX_ALG_keep_V_1_ack_out) & (2'd3 == output_AX_ALG_keep_V_1_state)) | ((1'b0 == output_AX_ALG_keep_V_1_vld_in) & (2'd2 == output_AX_ALG_keep_V_1_state)))) begin
            output_AX_ALG_keep_V_1_state <= 2'd2;
        end else if ((((1'b1 == output_AX_ALG_keep_V_1_vld_in) & (1'b0 == output_AX_ALG_keep_V_1_ack_out) & (2'd3 == output_AX_ALG_keep_V_1_state)) | ((1'b0 == output_AX_ALG_keep_V_1_ack_out) & (2'd1 == output_AX_ALG_keep_V_1_state)))) begin
            output_AX_ALG_keep_V_1_state <= 2'd1;
        end else if ((((1'b1 == output_AX_ALG_keep_V_1_vld_in) & (2'd2 == output_AX_ALG_keep_V_1_state)) | ((1'b1 == output_AX_ALG_keep_V_1_ack_out) & (2'd1 == output_AX_ALG_keep_V_1_state)) | ((2'd3 == output_AX_ALG_keep_V_1_state) & ~((1'b1 == output_AX_ALG_keep_V_1_vld_in) & (1'b0 == output_AX_ALG_keep_V_1_ack_out)) & ~((1'b0 == output_AX_ALG_keep_V_1_vld_in) & (1'b1 == output_AX_ALG_keep_V_1_ack_out))))) begin
            output_AX_ALG_keep_V_1_state <= 2'd3;
        end else begin
            output_AX_ALG_keep_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_AX_ALG_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == output_AX_ALG_last_V_1_ack_out) & (1'b1 == output_AX_ALG_last_V_1_vld_out))) begin
            output_AX_ALG_last_V_1_sel_rd <= ~output_AX_ALG_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_AX_ALG_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == output_AX_ALG_last_V_1_vld_in) & (1'b1 == output_AX_ALG_last_V_1_ack_in))) begin
            output_AX_ALG_last_V_1_sel_wr <= ~output_AX_ALG_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_AX_ALG_last_V_1_state <= 2'd0;
    end else begin
        if ((((1'b0 == output_AX_ALG_last_V_1_vld_in) & (1'b1 == output_AX_ALG_last_V_1_ack_out) & (2'd3 == output_AX_ALG_last_V_1_state)) | ((1'b0 == output_AX_ALG_last_V_1_vld_in) & (2'd2 == output_AX_ALG_last_V_1_state)))) begin
            output_AX_ALG_last_V_1_state <= 2'd2;
        end else if ((((1'b1 == output_AX_ALG_last_V_1_vld_in) & (1'b0 == output_AX_ALG_last_V_1_ack_out) & (2'd3 == output_AX_ALG_last_V_1_state)) | ((1'b0 == output_AX_ALG_last_V_1_ack_out) & (2'd1 == output_AX_ALG_last_V_1_state)))) begin
            output_AX_ALG_last_V_1_state <= 2'd1;
        end else if ((((1'b1 == output_AX_ALG_last_V_1_vld_in) & (2'd2 == output_AX_ALG_last_V_1_state)) | ((1'b1 == output_AX_ALG_last_V_1_ack_out) & (2'd1 == output_AX_ALG_last_V_1_state)) | ((2'd3 == output_AX_ALG_last_V_1_state) & ~((1'b1 == output_AX_ALG_last_V_1_vld_in) & (1'b0 == output_AX_ALG_last_V_1_ack_out)) & ~((1'b0 == output_AX_ALG_last_V_1_vld_in) & (1'b1 == output_AX_ALG_last_V_1_ack_out))))) begin
            output_AX_ALG_last_V_1_state <= 2'd3;
        end else begin
            output_AX_ALG_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_AX_ALG_strb_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == output_AX_ALG_strb_V_1_ack_out) & (1'b1 == output_AX_ALG_strb_V_1_vld_out))) begin
            output_AX_ALG_strb_V_1_sel_rd <= ~output_AX_ALG_strb_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_AX_ALG_strb_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == output_AX_ALG_strb_V_1_vld_in) & (1'b1 == output_AX_ALG_strb_V_1_ack_in))) begin
            output_AX_ALG_strb_V_1_sel_wr <= ~output_AX_ALG_strb_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_AX_ALG_strb_V_1_state <= 2'd0;
    end else begin
        if ((((1'b0 == output_AX_ALG_strb_V_1_vld_in) & (1'b1 == output_AX_ALG_strb_V_1_ack_out) & (2'd3 == output_AX_ALG_strb_V_1_state)) | ((1'b0 == output_AX_ALG_strb_V_1_vld_in) & (2'd2 == output_AX_ALG_strb_V_1_state)))) begin
            output_AX_ALG_strb_V_1_state <= 2'd2;
        end else if ((((1'b1 == output_AX_ALG_strb_V_1_vld_in) & (1'b0 == output_AX_ALG_strb_V_1_ack_out) & (2'd3 == output_AX_ALG_strb_V_1_state)) | ((1'b0 == output_AX_ALG_strb_V_1_ack_out) & (2'd1 == output_AX_ALG_strb_V_1_state)))) begin
            output_AX_ALG_strb_V_1_state <= 2'd1;
        end else if ((((1'b1 == output_AX_ALG_strb_V_1_vld_in) & (2'd2 == output_AX_ALG_strb_V_1_state)) | ((1'b1 == output_AX_ALG_strb_V_1_ack_out) & (2'd1 == output_AX_ALG_strb_V_1_state)) | ((2'd3 == output_AX_ALG_strb_V_1_state) & ~((1'b1 == output_AX_ALG_strb_V_1_vld_in) & (1'b0 == output_AX_ALG_strb_V_1_ack_out)) & ~((1'b0 == output_AX_ALG_strb_V_1_vld_in) & (1'b1 == output_AX_ALG_strb_V_1_ack_out))))) begin
            output_AX_ALG_strb_V_1_state <= 2'd3;
        end else begin
            output_AX_ALG_strb_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_AX_ALG_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == output_AX_ALG_user_V_1_ack_out) & (1'b1 == output_AX_ALG_user_V_1_vld_out))) begin
            output_AX_ALG_user_V_1_sel_rd <= ~output_AX_ALG_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_AX_ALG_user_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == output_AX_ALG_user_V_1_vld_in) & (1'b1 == output_AX_ALG_user_V_1_ack_in))) begin
            output_AX_ALG_user_V_1_sel_wr <= ~output_AX_ALG_user_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        output_AX_ALG_user_V_1_state <= 2'd0;
    end else begin
        if ((((1'b0 == output_AX_ALG_user_V_1_vld_in) & (1'b1 == output_AX_ALG_user_V_1_ack_out) & (2'd3 == output_AX_ALG_user_V_1_state)) | ((1'b0 == output_AX_ALG_user_V_1_vld_in) & (2'd2 == output_AX_ALG_user_V_1_state)))) begin
            output_AX_ALG_user_V_1_state <= 2'd2;
        end else if ((((1'b1 == output_AX_ALG_user_V_1_vld_in) & (1'b0 == output_AX_ALG_user_V_1_ack_out) & (2'd3 == output_AX_ALG_user_V_1_state)) | ((1'b0 == output_AX_ALG_user_V_1_ack_out) & (2'd1 == output_AX_ALG_user_V_1_state)))) begin
            output_AX_ALG_user_V_1_state <= 2'd1;
        end else if ((((1'b1 == output_AX_ALG_user_V_1_vld_in) & (2'd2 == output_AX_ALG_user_V_1_state)) | ((1'b1 == output_AX_ALG_user_V_1_ack_out) & (2'd1 == output_AX_ALG_user_V_1_state)) | ((2'd3 == output_AX_ALG_user_V_1_state) & ~((1'b1 == output_AX_ALG_user_V_1_vld_in) & (1'b0 == output_AX_ALG_user_V_1_ack_out)) & ~((1'b0 == output_AX_ALG_user_V_1_vld_in) & (1'b1 == output_AX_ALG_user_V_1_ack_out))))) begin
            output_AX_ALG_user_V_1_state <= 2'd3;
        end else begin
            output_AX_ALG_user_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == input_AX_ALG_data_V_0_load_A)) begin
        input_AX_ALG_data_V_0_payload_A <= input_AX_ALG_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == input_AX_ALG_data_V_0_load_B)) begin
        input_AX_ALG_data_V_0_payload_B <= input_AX_ALG_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == input_AX_ALG_dest_V_0_load_A)) begin
        input_AX_ALG_dest_V_0_payload_A <= input_AX_ALG_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == input_AX_ALG_dest_V_0_load_B)) begin
        input_AX_ALG_dest_V_0_payload_B <= input_AX_ALG_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == input_AX_ALG_id_V_0_load_A)) begin
        input_AX_ALG_id_V_0_payload_A <= input_AX_ALG_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == input_AX_ALG_id_V_0_load_B)) begin
        input_AX_ALG_id_V_0_payload_B <= input_AX_ALG_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == input_AX_ALG_keep_V_0_load_A)) begin
        input_AX_ALG_keep_V_0_payload_A <= input_AX_ALG_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == input_AX_ALG_keep_V_0_load_B)) begin
        input_AX_ALG_keep_V_0_payload_B <= input_AX_ALG_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == input_AX_ALG_last_V_0_load_A)) begin
        input_AX_ALG_last_V_0_payload_A <= input_AX_ALG_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == input_AX_ALG_last_V_0_load_B)) begin
        input_AX_ALG_last_V_0_payload_B <= input_AX_ALG_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == input_AX_ALG_strb_V_0_load_A)) begin
        input_AX_ALG_strb_V_0_payload_A <= input_AX_ALG_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == input_AX_ALG_strb_V_0_load_B)) begin
        input_AX_ALG_strb_V_0_payload_B <= input_AX_ALG_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == input_AX_ALG_user_V_0_load_A)) begin
        input_AX_ALG_user_V_0_payload_A <= input_AX_ALG_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == input_AX_ALG_user_V_0_load_B)) begin
        input_AX_ALG_user_V_0_payload_B <= input_AX_ALG_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == output_AX_ALG_data_V_1_load_A)) begin
        output_AX_ALG_data_V_1_payload_A <= grp_write_data_fu_89_output_AX_ALG_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == output_AX_ALG_data_V_1_load_B)) begin
        output_AX_ALG_data_V_1_payload_B <= grp_write_data_fu_89_output_AX_ALG_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == output_AX_ALG_dest_V_1_load_A)) begin
        output_AX_ALG_dest_V_1_payload_A <= grp_write_data_fu_89_output_AX_ALG_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == output_AX_ALG_dest_V_1_load_B)) begin
        output_AX_ALG_dest_V_1_payload_B <= grp_write_data_fu_89_output_AX_ALG_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == output_AX_ALG_id_V_1_load_A)) begin
        output_AX_ALG_id_V_1_payload_A <= grp_write_data_fu_89_output_AX_ALG_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == output_AX_ALG_id_V_1_load_B)) begin
        output_AX_ALG_id_V_1_payload_B <= grp_write_data_fu_89_output_AX_ALG_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == output_AX_ALG_keep_V_1_load_A)) begin
        output_AX_ALG_keep_V_1_payload_A <= grp_write_data_fu_89_output_AX_ALG_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == output_AX_ALG_keep_V_1_load_B)) begin
        output_AX_ALG_keep_V_1_payload_B <= grp_write_data_fu_89_output_AX_ALG_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == output_AX_ALG_last_V_1_load_A)) begin
        output_AX_ALG_last_V_1_payload_A <= grp_write_data_fu_89_output_AX_ALG_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == output_AX_ALG_last_V_1_load_B)) begin
        output_AX_ALG_last_V_1_payload_B <= grp_write_data_fu_89_output_AX_ALG_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == output_AX_ALG_strb_V_1_load_A)) begin
        output_AX_ALG_strb_V_1_payload_A <= grp_write_data_fu_89_output_AX_ALG_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == output_AX_ALG_strb_V_1_load_B)) begin
        output_AX_ALG_strb_V_1_payload_B <= grp_write_data_fu_89_output_AX_ALG_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == output_AX_ALG_user_V_1_load_A)) begin
        output_AX_ALG_user_V_1_payload_A <= grp_write_data_fu_89_output_AX_ALG_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == output_AX_ALG_user_V_1_load_B)) begin
        output_AX_ALG_user_V_1_payload_B <= grp_write_data_fu_89_output_AX_ALG_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (buf_Tj_in_0_V_read_data_fu_109_input_AX_ALG_TDATA_blk_n == 1'b1))) begin
        p_Val2_1_reg_138 <= p_Val2_1_fu_127_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        buf_Tj_in_0_V_read_data_fu_109_ap_start = 1'b1;
    end else begin
        buf_Tj_in_0_V_read_data_fu_109_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        input_AX_ALG_TDATA_blk_n = buf_Tj_in_0_V_read_data_fu_109_input_AX_ALG_TDATA_blk_n;
    end else begin
        input_AX_ALG_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == input_AX_ALG_data_V_0_sel)) begin
        input_AX_ALG_data_V_0_data_out = input_AX_ALG_data_V_0_payload_B;
    end else begin
        input_AX_ALG_data_V_0_data_out = input_AX_ALG_data_V_0_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == input_AX_ALG_dest_V_0_sel)) begin
        input_AX_ALG_dest_V_0_data_out = input_AX_ALG_dest_V_0_payload_B;
    end else begin
        input_AX_ALG_dest_V_0_data_out = input_AX_ALG_dest_V_0_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == input_AX_ALG_id_V_0_sel)) begin
        input_AX_ALG_id_V_0_data_out = input_AX_ALG_id_V_0_payload_B;
    end else begin
        input_AX_ALG_id_V_0_data_out = input_AX_ALG_id_V_0_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == input_AX_ALG_keep_V_0_sel)) begin
        input_AX_ALG_keep_V_0_data_out = input_AX_ALG_keep_V_0_payload_B;
    end else begin
        input_AX_ALG_keep_V_0_data_out = input_AX_ALG_keep_V_0_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == input_AX_ALG_last_V_0_sel)) begin
        input_AX_ALG_last_V_0_data_out = input_AX_ALG_last_V_0_payload_B;
    end else begin
        input_AX_ALG_last_V_0_data_out = input_AX_ALG_last_V_0_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == input_AX_ALG_strb_V_0_sel)) begin
        input_AX_ALG_strb_V_0_data_out = input_AX_ALG_strb_V_0_payload_B;
    end else begin
        input_AX_ALG_strb_V_0_data_out = input_AX_ALG_strb_V_0_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == input_AX_ALG_user_V_0_sel)) begin
        input_AX_ALG_user_V_0_data_out = input_AX_ALG_user_V_0_payload_B;
    end else begin
        input_AX_ALG_user_V_0_data_out = input_AX_ALG_user_V_0_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == output_AX_ALG_data_V_1_sel)) begin
        output_AX_ALG_data_V_1_data_out = output_AX_ALG_data_V_1_payload_B;
    end else begin
        output_AX_ALG_data_V_1_data_out = output_AX_ALG_data_V_1_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == output_AX_ALG_dest_V_1_sel)) begin
        output_AX_ALG_dest_V_1_data_out = output_AX_ALG_dest_V_1_payload_B;
    end else begin
        output_AX_ALG_dest_V_1_data_out = output_AX_ALG_dest_V_1_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == output_AX_ALG_id_V_1_sel)) begin
        output_AX_ALG_id_V_1_data_out = output_AX_ALG_id_V_1_payload_B;
    end else begin
        output_AX_ALG_id_V_1_data_out = output_AX_ALG_id_V_1_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == output_AX_ALG_keep_V_1_sel)) begin
        output_AX_ALG_keep_V_1_data_out = output_AX_ALG_keep_V_1_payload_B;
    end else begin
        output_AX_ALG_keep_V_1_data_out = output_AX_ALG_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == output_AX_ALG_last_V_1_sel)) begin
        output_AX_ALG_last_V_1_data_out = output_AX_ALG_last_V_1_payload_B;
    end else begin
        output_AX_ALG_last_V_1_data_out = output_AX_ALG_last_V_1_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == output_AX_ALG_strb_V_1_sel)) begin
        output_AX_ALG_strb_V_1_data_out = output_AX_ALG_strb_V_1_payload_B;
    end else begin
        output_AX_ALG_strb_V_1_data_out = output_AX_ALG_strb_V_1_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == output_AX_ALG_user_V_1_sel)) begin
        output_AX_ALG_user_V_1_data_out = output_AX_ALG_user_V_1_payload_B;
    end else begin
        output_AX_ALG_user_V_1_data_out = output_AX_ALG_user_V_1_payload_A;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (buf_Tj_in_0_V_read_data_fu_109_input_AX_ALG_TDATA_blk_n == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_sweep_algorithm_DECM_fu_76_ap_done == 1'b1) & (1'd0 == tmp_s_fu_132_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((1'b1 == ap_CS_fsm_state3) & (grp_sweep_algorithm_DECM_fu_76_ap_done == 1'b1) & (1'd1 == tmp_s_fu_132_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_write_data_fu_89_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & ~((1'b0 == output_AX_ALG_data_V_1_ack_in) | (1'b0 == output_AX_ALG_keep_V_1_ack_in) | (1'b0 == output_AX_ALG_strb_V_1_ack_in) | (1'b0 == output_AX_ALG_user_V_1_ack_in) | (1'b0 == output_AX_ALG_last_V_1_ack_in) | (1'b0 == output_AX_ALG_id_V_1_ack_in) | (1'b0 == output_AX_ALG_dest_V_1_ack_in)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state5 = ((1'b0 == output_AX_ALG_data_V_1_ack_in) | (1'b0 == output_AX_ALG_keep_V_1_ack_in) | (1'b0 == output_AX_ALG_strb_V_1_ack_in) | (1'b0 == output_AX_ALG_user_V_1_ack_in) | (1'b0 == output_AX_ALG_last_V_1_ack_in) | (1'b0 == output_AX_ALG_id_V_1_ack_in) | (1'b0 == output_AX_ALG_dest_V_1_ack_in));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign buf_Tj_in_0_V_read_data_fu_109_input_AX_ALG_TVALID = input_AX_ALG_dest_V_0_state[1'd0];

assign grp_sweep_algorithm_DECM_fu_76_ap_start = ap_reg_grp_sweep_algorithm_DECM_fu_76_ap_start;

assign grp_write_data_fu_89_ap_start = ap_reg_grp_write_data_fu_89_ap_start;

assign grp_write_data_fu_89_output_AX_ALG_TREADY = output_AX_ALG_dest_V_1_state[1'd1];

assign input_AX_ALG_TREADY = input_AX_ALG_dest_V_0_state[1'd1];

assign input_AX_ALG_data_V_0_ack_in = input_AX_ALG_data_V_0_state[1'd1];

assign input_AX_ALG_data_V_0_ack_out = buf_Tj_in_0_V_read_data_fu_109_input_AX_ALG_TREADY;

assign input_AX_ALG_data_V_0_load_A = (input_AX_ALG_data_V_0_state_cmp_full & ~input_AX_ALG_data_V_0_sel_wr);

assign input_AX_ALG_data_V_0_load_B = (input_AX_ALG_data_V_0_sel_wr & input_AX_ALG_data_V_0_state_cmp_full);

assign input_AX_ALG_data_V_0_sel = input_AX_ALG_data_V_0_sel_rd;

assign input_AX_ALG_data_V_0_state_cmp_full = ((input_AX_ALG_data_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign input_AX_ALG_data_V_0_vld_in = input_AX_ALG_TVALID;

assign input_AX_ALG_data_V_0_vld_out = input_AX_ALG_data_V_0_state[1'd0];

assign input_AX_ALG_dest_V_0_ack_in = input_AX_ALG_dest_V_0_state[1'd1];

assign input_AX_ALG_dest_V_0_ack_out = buf_Tj_in_0_V_read_data_fu_109_input_AX_ALG_TREADY;

assign input_AX_ALG_dest_V_0_load_A = (input_AX_ALG_dest_V_0_state_cmp_full & ~input_AX_ALG_dest_V_0_sel_wr);

assign input_AX_ALG_dest_V_0_load_B = (input_AX_ALG_dest_V_0_sel_wr & input_AX_ALG_dest_V_0_state_cmp_full);

assign input_AX_ALG_dest_V_0_sel = input_AX_ALG_dest_V_0_sel_rd;

assign input_AX_ALG_dest_V_0_state_cmp_full = ((input_AX_ALG_dest_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign input_AX_ALG_dest_V_0_vld_in = input_AX_ALG_TVALID;

assign input_AX_ALG_dest_V_0_vld_out = input_AX_ALG_dest_V_0_state[1'd0];

assign input_AX_ALG_id_V_0_ack_in = input_AX_ALG_id_V_0_state[1'd1];

assign input_AX_ALG_id_V_0_ack_out = buf_Tj_in_0_V_read_data_fu_109_input_AX_ALG_TREADY;

assign input_AX_ALG_id_V_0_load_A = (input_AX_ALG_id_V_0_state_cmp_full & ~input_AX_ALG_id_V_0_sel_wr);

assign input_AX_ALG_id_V_0_load_B = (input_AX_ALG_id_V_0_sel_wr & input_AX_ALG_id_V_0_state_cmp_full);

assign input_AX_ALG_id_V_0_sel = input_AX_ALG_id_V_0_sel_rd;

assign input_AX_ALG_id_V_0_state_cmp_full = ((input_AX_ALG_id_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign input_AX_ALG_id_V_0_vld_in = input_AX_ALG_TVALID;

assign input_AX_ALG_id_V_0_vld_out = input_AX_ALG_id_V_0_state[1'd0];

assign input_AX_ALG_keep_V_0_ack_in = input_AX_ALG_keep_V_0_state[1'd1];

assign input_AX_ALG_keep_V_0_ack_out = buf_Tj_in_0_V_read_data_fu_109_input_AX_ALG_TREADY;

assign input_AX_ALG_keep_V_0_load_A = (input_AX_ALG_keep_V_0_state_cmp_full & ~input_AX_ALG_keep_V_0_sel_wr);

assign input_AX_ALG_keep_V_0_load_B = (input_AX_ALG_keep_V_0_sel_wr & input_AX_ALG_keep_V_0_state_cmp_full);

assign input_AX_ALG_keep_V_0_sel = input_AX_ALG_keep_V_0_sel_rd;

assign input_AX_ALG_keep_V_0_state_cmp_full = ((input_AX_ALG_keep_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign input_AX_ALG_keep_V_0_vld_in = input_AX_ALG_TVALID;

assign input_AX_ALG_keep_V_0_vld_out = input_AX_ALG_keep_V_0_state[1'd0];

assign input_AX_ALG_last_V_0_ack_in = input_AX_ALG_last_V_0_state[1'd1];

assign input_AX_ALG_last_V_0_ack_out = buf_Tj_in_0_V_read_data_fu_109_input_AX_ALG_TREADY;

assign input_AX_ALG_last_V_0_load_A = (input_AX_ALG_last_V_0_state_cmp_full & ~input_AX_ALG_last_V_0_sel_wr);

assign input_AX_ALG_last_V_0_load_B = (input_AX_ALG_last_V_0_sel_wr & input_AX_ALG_last_V_0_state_cmp_full);

assign input_AX_ALG_last_V_0_sel = input_AX_ALG_last_V_0_sel_rd;

assign input_AX_ALG_last_V_0_state_cmp_full = ((input_AX_ALG_last_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign input_AX_ALG_last_V_0_vld_in = input_AX_ALG_TVALID;

assign input_AX_ALG_last_V_0_vld_out = input_AX_ALG_last_V_0_state[1'd0];

assign input_AX_ALG_strb_V_0_ack_in = input_AX_ALG_strb_V_0_state[1'd1];

assign input_AX_ALG_strb_V_0_ack_out = buf_Tj_in_0_V_read_data_fu_109_input_AX_ALG_TREADY;

assign input_AX_ALG_strb_V_0_load_A = (input_AX_ALG_strb_V_0_state_cmp_full & ~input_AX_ALG_strb_V_0_sel_wr);

assign input_AX_ALG_strb_V_0_load_B = (input_AX_ALG_strb_V_0_sel_wr & input_AX_ALG_strb_V_0_state_cmp_full);

assign input_AX_ALG_strb_V_0_sel = input_AX_ALG_strb_V_0_sel_rd;

assign input_AX_ALG_strb_V_0_state_cmp_full = ((input_AX_ALG_strb_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign input_AX_ALG_strb_V_0_vld_in = input_AX_ALG_TVALID;

assign input_AX_ALG_strb_V_0_vld_out = input_AX_ALG_strb_V_0_state[1'd0];

assign input_AX_ALG_user_V_0_ack_in = input_AX_ALG_user_V_0_state[1'd1];

assign input_AX_ALG_user_V_0_ack_out = buf_Tj_in_0_V_read_data_fu_109_input_AX_ALG_TREADY;

assign input_AX_ALG_user_V_0_load_A = (input_AX_ALG_user_V_0_state_cmp_full & ~input_AX_ALG_user_V_0_sel_wr);

assign input_AX_ALG_user_V_0_load_B = (input_AX_ALG_user_V_0_sel_wr & input_AX_ALG_user_V_0_state_cmp_full);

assign input_AX_ALG_user_V_0_sel = input_AX_ALG_user_V_0_sel_rd;

assign input_AX_ALG_user_V_0_state_cmp_full = ((input_AX_ALG_user_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign input_AX_ALG_user_V_0_vld_in = input_AX_ALG_TVALID;

assign input_AX_ALG_user_V_0_vld_out = input_AX_ALG_user_V_0_state[1'd0];

assign output_AX_ALG_TDATA = output_AX_ALG_data_V_1_data_out;

assign output_AX_ALG_TDEST = output_AX_ALG_dest_V_1_data_out;

assign output_AX_ALG_TID = output_AX_ALG_id_V_1_data_out;

assign output_AX_ALG_TKEEP = output_AX_ALG_keep_V_1_data_out;

assign output_AX_ALG_TLAST = output_AX_ALG_last_V_1_data_out;

assign output_AX_ALG_TSTRB = output_AX_ALG_strb_V_1_data_out;

assign output_AX_ALG_TUSER = output_AX_ALG_user_V_1_data_out;

assign output_AX_ALG_TVALID = output_AX_ALG_dest_V_1_state[1'd0];

assign output_AX_ALG_data_V_1_ack_in = output_AX_ALG_data_V_1_state[1'd1];

assign output_AX_ALG_data_V_1_ack_out = output_AX_ALG_TREADY;

assign output_AX_ALG_data_V_1_load_A = (output_AX_ALG_data_V_1_state_cmp_full & ~output_AX_ALG_data_V_1_sel_wr);

assign output_AX_ALG_data_V_1_load_B = (output_AX_ALG_data_V_1_sel_wr & output_AX_ALG_data_V_1_state_cmp_full);

assign output_AX_ALG_data_V_1_sel = output_AX_ALG_data_V_1_sel_rd;

assign output_AX_ALG_data_V_1_state_cmp_full = ((output_AX_ALG_data_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign output_AX_ALG_data_V_1_vld_in = grp_write_data_fu_89_output_AX_ALG_TVALID;

assign output_AX_ALG_data_V_1_vld_out = output_AX_ALG_data_V_1_state[1'd0];

assign output_AX_ALG_dest_V_1_ack_in = output_AX_ALG_dest_V_1_state[1'd1];

assign output_AX_ALG_dest_V_1_ack_out = output_AX_ALG_TREADY;

assign output_AX_ALG_dest_V_1_load_A = (output_AX_ALG_dest_V_1_state_cmp_full & ~output_AX_ALG_dest_V_1_sel_wr);

assign output_AX_ALG_dest_V_1_load_B = (output_AX_ALG_dest_V_1_sel_wr & output_AX_ALG_dest_V_1_state_cmp_full);

assign output_AX_ALG_dest_V_1_sel = output_AX_ALG_dest_V_1_sel_rd;

assign output_AX_ALG_dest_V_1_state_cmp_full = ((output_AX_ALG_dest_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign output_AX_ALG_dest_V_1_vld_in = grp_write_data_fu_89_output_AX_ALG_TVALID;

assign output_AX_ALG_dest_V_1_vld_out = output_AX_ALG_dest_V_1_state[1'd0];

assign output_AX_ALG_id_V_1_ack_in = output_AX_ALG_id_V_1_state[1'd1];

assign output_AX_ALG_id_V_1_ack_out = output_AX_ALG_TREADY;

assign output_AX_ALG_id_V_1_load_A = (output_AX_ALG_id_V_1_state_cmp_full & ~output_AX_ALG_id_V_1_sel_wr);

assign output_AX_ALG_id_V_1_load_B = (output_AX_ALG_id_V_1_sel_wr & output_AX_ALG_id_V_1_state_cmp_full);

assign output_AX_ALG_id_V_1_sel = output_AX_ALG_id_V_1_sel_rd;

assign output_AX_ALG_id_V_1_state_cmp_full = ((output_AX_ALG_id_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign output_AX_ALG_id_V_1_vld_in = grp_write_data_fu_89_output_AX_ALG_TVALID;

assign output_AX_ALG_id_V_1_vld_out = output_AX_ALG_id_V_1_state[1'd0];

assign output_AX_ALG_keep_V_1_ack_in = output_AX_ALG_keep_V_1_state[1'd1];

assign output_AX_ALG_keep_V_1_ack_out = output_AX_ALG_TREADY;

assign output_AX_ALG_keep_V_1_load_A = (output_AX_ALG_keep_V_1_state_cmp_full & ~output_AX_ALG_keep_V_1_sel_wr);

assign output_AX_ALG_keep_V_1_load_B = (output_AX_ALG_keep_V_1_sel_wr & output_AX_ALG_keep_V_1_state_cmp_full);

assign output_AX_ALG_keep_V_1_sel = output_AX_ALG_keep_V_1_sel_rd;

assign output_AX_ALG_keep_V_1_state_cmp_full = ((output_AX_ALG_keep_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign output_AX_ALG_keep_V_1_vld_in = grp_write_data_fu_89_output_AX_ALG_TVALID;

assign output_AX_ALG_keep_V_1_vld_out = output_AX_ALG_keep_V_1_state[1'd0];

assign output_AX_ALG_last_V_1_ack_in = output_AX_ALG_last_V_1_state[1'd1];

assign output_AX_ALG_last_V_1_ack_out = output_AX_ALG_TREADY;

assign output_AX_ALG_last_V_1_load_A = (output_AX_ALG_last_V_1_state_cmp_full & ~output_AX_ALG_last_V_1_sel_wr);

assign output_AX_ALG_last_V_1_load_B = (output_AX_ALG_last_V_1_sel_wr & output_AX_ALG_last_V_1_state_cmp_full);

assign output_AX_ALG_last_V_1_sel = output_AX_ALG_last_V_1_sel_rd;

assign output_AX_ALG_last_V_1_state_cmp_full = ((output_AX_ALG_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign output_AX_ALG_last_V_1_vld_in = grp_write_data_fu_89_output_AX_ALG_TVALID;

assign output_AX_ALG_last_V_1_vld_out = output_AX_ALG_last_V_1_state[1'd0];

assign output_AX_ALG_strb_V_1_ack_in = output_AX_ALG_strb_V_1_state[1'd1];

assign output_AX_ALG_strb_V_1_ack_out = output_AX_ALG_TREADY;

assign output_AX_ALG_strb_V_1_load_A = (output_AX_ALG_strb_V_1_state_cmp_full & ~output_AX_ALG_strb_V_1_sel_wr);

assign output_AX_ALG_strb_V_1_load_B = (output_AX_ALG_strb_V_1_sel_wr & output_AX_ALG_strb_V_1_state_cmp_full);

assign output_AX_ALG_strb_V_1_sel = output_AX_ALG_strb_V_1_sel_rd;

assign output_AX_ALG_strb_V_1_state_cmp_full = ((output_AX_ALG_strb_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign output_AX_ALG_strb_V_1_vld_in = grp_write_data_fu_89_output_AX_ALG_TVALID;

assign output_AX_ALG_strb_V_1_vld_out = output_AX_ALG_strb_V_1_state[1'd0];

assign output_AX_ALG_user_V_1_ack_in = output_AX_ALG_user_V_1_state[1'd1];

assign output_AX_ALG_user_V_1_ack_out = output_AX_ALG_TREADY;

assign output_AX_ALG_user_V_1_load_A = (output_AX_ALG_user_V_1_state_cmp_full & ~output_AX_ALG_user_V_1_sel_wr);

assign output_AX_ALG_user_V_1_load_B = (output_AX_ALG_user_V_1_sel_wr & output_AX_ALG_user_V_1_state_cmp_full);

assign output_AX_ALG_user_V_1_sel = output_AX_ALG_user_V_1_sel_rd;

assign output_AX_ALG_user_V_1_state_cmp_full = ((output_AX_ALG_user_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign output_AX_ALG_user_V_1_vld_in = grp_write_data_fu_89_output_AX_ALG_TVALID;

assign output_AX_ALG_user_V_1_vld_out = output_AX_ALG_user_V_1_state[1'd0];

assign p_Val2_1_fu_127_p1 = buf_Tj_in_0_V_read_data_fu_109_ap_return[23:0];

assign tmp_s_fu_132_p2 = ((full_fifo == 32'd0) ? 1'b1 : 1'b0);

endmodule //axi_algorithm
