#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55e3083147b0 .scope module, "asy_fifo_tb" "asy_fifo_tb" 2 16;
 .timescale 0 0;
P_0x55e30830a870 .param/l "depth" 0 2 19, +C4<00000000000000000000000000001000>;
P_0x55e30830a8b0 .param/l "width" 0 2 18, +C4<00000000000000000000000000001000>;
v0x55e30834cce0_0 .net "fifo_empty", 0 0, L_0x55e30830e770;  1 drivers
v0x55e30834cdd0_0 .net "fifo_full", 0 0, L_0x55e30830de40;  1 drivers
v0x55e30834cea0_0 .var "rd_clk", 0 0;
v0x55e30834cf70_0 .net "rd_data", 7 0, v0x55e30830eee0_0;  1 drivers
v0x55e30834d060_0 .var "rd_en", 0 0;
v0x55e30834d150_0 .var "rd_rst_n", 0 0;
v0x55e30834d1f0_0 .var "wr_clk", 0 0;
v0x55e30834d2e0_0 .var "wr_data", 7 0;
v0x55e30834d3d0_0 .var "wr_en", 0 0;
v0x55e30834d470_0 .var "wr_rst_n", 0 0;
E_0x55e308315b00 .event negedge, v0x55e30834ab40_0;
E_0x55e3082dd7b0 .event negedge, v0x55e30830e960_0;
S_0x55e308324450 .scope module, "myfifo" "asy_fifo" 2 34, 3 16 0, S_0x55e3083147b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_clk";
    .port_info 1 /INPUT 1 "wr_rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /OUTPUT 1 "fifo_full";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /INPUT 1 "rd_clk";
    .port_info 6 /INPUT 1 "rd_rst_n";
    .port_info 7 /INPUT 1 "rd_en";
    .port_info 8 /OUTPUT 1 "fifo_empty";
    .port_info 9 /OUTPUT 8 "rd_data";
P_0x55e308312ae0 .param/l "ADDR_WIDTH" 1 3 35, +C4<00000000000000000000000000000011>;
P_0x55e308312b20 .param/l "DEPTH" 0 3 17, +C4<00000000000000000000000000001000>;
P_0x55e308312b60 .param/l "WIDTH" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x55e308312fb0 .functor XOR 4, v0x55e30834c350_0, L_0x55e30834d7b0, C4<0000>, C4<0000>;
L_0x55e3083136e0 .functor XOR 4, v0x55e30834bbf0_0, L_0x55e30834da90, C4<0000>, C4<0000>;
L_0x55e308313de0 .functor NOT 2, L_0x55e30834dc60, C4<00>, C4<00>, C4<00>;
L_0x55e30830de40 .functor AND 1, L_0x55e30834dfd0, v0x55e30834d470_0, C4<1>, C4<1>;
L_0x55e30830e770 .functor AND 1, L_0x55e30834e240, v0x55e30834d150_0, C4<1>, C4<1>;
L_0x55e30830edc0 .functor NOT 1, L_0x55e30830de40, C4<0>, C4<0>, C4<0>;
L_0x55e30830f410 .functor AND 1, v0x55e30834d3d0_0, L_0x55e30830edc0, C4<1>, C4<1>;
L_0x55e30834e550 .functor NOT 1, L_0x55e30830e770, C4<0>, C4<0>, C4<0>;
L_0x55e30834e610 .functor AND 1, v0x55e30834d060_0, L_0x55e30834e550, C4<1>, C4<1>;
v0x55e30834ade0_0 .net *"_ivl_12", 3 0, L_0x55e30834da90;  1 drivers
v0x55e30834aee0_0 .net *"_ivl_14", 2 0, L_0x55e30834d9a0;  1 drivers
L_0x7f2d4a7c5060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e30834afc0_0 .net *"_ivl_16", 0 0, L_0x7f2d4a7c5060;  1 drivers
v0x55e30834b080_0 .net *"_ivl_21", 1 0, L_0x55e30834dc60;  1 drivers
v0x55e30834b160_0 .net *"_ivl_22", 1 0, L_0x55e308313de0;  1 drivers
v0x55e30834b240_0 .net *"_ivl_25", 1 0, L_0x55e30834dd50;  1 drivers
v0x55e30834b320_0 .net *"_ivl_26", 3 0, L_0x55e30834de90;  1 drivers
v0x55e30834b400_0 .net *"_ivl_28", 0 0, L_0x55e30834dfd0;  1 drivers
v0x55e30834b4c0_0 .net *"_ivl_32", 0 0, L_0x55e30834e240;  1 drivers
v0x55e30834b610_0 .net *"_ivl_36", 0 0, L_0x55e30830edc0;  1 drivers
v0x55e30834b6f0_0 .net *"_ivl_4", 3 0, L_0x55e30834d7b0;  1 drivers
v0x55e30834b7d0_0 .net *"_ivl_40", 0 0, L_0x55e30834e550;  1 drivers
v0x55e30834b8b0_0 .net *"_ivl_6", 2 0, L_0x55e30834d6e0;  1 drivers
L_0x7f2d4a7c5018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e30834b990_0 .net *"_ivl_8", 0 0, L_0x7f2d4a7c5018;  1 drivers
v0x55e30834ba70_0 .net "fifo_empty", 0 0, L_0x55e30830e770;  alias, 1 drivers
v0x55e30834bb30_0 .net "fifo_full", 0 0, L_0x55e30830de40;  alias, 1 drivers
v0x55e30834bbf0_0 .var "rd_addr", 3 0;
v0x55e30834bcd0_0 .net "rd_addr_g", 3 0, L_0x55e3083136e0;  1 drivers
v0x55e30834bdb0_0 .var "rd_addr_g_r", 3 0;
v0x55e30834be90_0 .var "rd_addr_g_rr", 3 0;
v0x55e30834bf70_0 .net "rd_clk", 0 0, v0x55e30834cea0_0;  1 drivers
v0x55e30834c010_0 .net "rd_data", 7 0, v0x55e30830eee0_0;  alias, 1 drivers
v0x55e30834c0b0_0 .net "rd_en", 0 0, v0x55e30834d060_0;  1 drivers
v0x55e30834c150_0 .net "rd_rst_n", 0 0, v0x55e30834d150_0;  1 drivers
v0x55e30834c210_0 .net "ren", 0 0, L_0x55e30834e610;  1 drivers
v0x55e30834c2b0_0 .net "wen", 0 0, L_0x55e30830f410;  1 drivers
v0x55e30834c350_0 .var "wr_addr", 3 0;
v0x55e30834c3f0_0 .net "wr_addr_g", 3 0, L_0x55e308312fb0;  1 drivers
v0x55e30834c4d0_0 .var "wr_addr_g_r", 3 0;
v0x55e30834c5b0_0 .var "wr_addr_g_rr", 3 0;
v0x55e30834c690_0 .net "wr_clk", 0 0, v0x55e30834d1f0_0;  1 drivers
v0x55e30834c730_0 .net "wr_data", 7 0, v0x55e30834d2e0_0;  1 drivers
v0x55e30834c7d0_0 .net "wr_en", 0 0, v0x55e30834d3d0_0;  1 drivers
v0x55e30834ca80_0 .net "wr_rst_n", 0 0, v0x55e30834d470_0;  1 drivers
E_0x55e308300a30/0 .event negedge, v0x55e30834ca80_0;
E_0x55e308300a30/1 .event posedge, v0x55e30834ab40_0;
E_0x55e308300a30 .event/or E_0x55e308300a30/0, E_0x55e308300a30/1;
E_0x55e308313ef0/0 .event negedge, v0x55e30834c150_0;
E_0x55e308313ef0/1 .event posedge, v0x55e30830e960_0;
E_0x55e308313ef0 .event/or E_0x55e308313ef0/0, E_0x55e308313ef0/1;
L_0x55e30834d510 .part v0x55e30834bbf0_0, 0, 3;
L_0x55e30834d5e0 .part v0x55e30834c350_0, 0, 3;
L_0x55e30834d6e0 .part v0x55e30834c350_0, 1, 3;
L_0x55e30834d7b0 .concat [ 3 1 0 0], L_0x55e30834d6e0, L_0x7f2d4a7c5018;
L_0x55e30834d9a0 .part v0x55e30834bbf0_0, 1, 3;
L_0x55e30834da90 .concat [ 3 1 0 0], L_0x55e30834d9a0, L_0x7f2d4a7c5060;
L_0x55e30834dc60 .part v0x55e30834be90_0, 2, 2;
L_0x55e30834dd50 .part v0x55e30834be90_0, 0, 2;
L_0x55e30834de90 .concat [ 2 2 0 0], L_0x55e30834dd50, L_0x55e308313de0;
L_0x55e30834dfd0 .cmp/eq 4, L_0x55e308312fb0, L_0x55e30834de90;
L_0x55e30834e240 .cmp/eq 4, L_0x55e3083136e0, v0x55e30834c5b0_0;
S_0x55e3083202b0 .scope module, "U1" "dual_port_ram" 3 57, 4 16 0, S_0x55e308324450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_clk";
    .port_info 1 /INPUT 1 "rd_clk";
    .port_info 2 /INPUT 8 "wr_data";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /INPUT 3 "rd_addr";
    .port_info 6 /INPUT 3 "wr_addr";
    .port_info 7 /OUTPUT 8 "rd_data";
P_0x55e3083143c0 .param/l "DEPTH" 0 4 17, +C4<00000000000000000000000000001000>;
P_0x55e308314400 .param/l "WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
v0x55e30830e000 .array "mem", 7 0, 7 0;
v0x55e30830e890_0 .net "rd_addr", 2 0, L_0x55e30834d510;  1 drivers
v0x55e30830e960_0 .net "rd_clk", 0 0, v0x55e30834cea0_0;  alias, 1 drivers
v0x55e30830eee0_0 .var "rd_data", 7 0;
v0x55e30830efb0_0 .net "ren", 0 0, L_0x55e30834e610;  alias, 1 drivers
v0x55e30830f530_0 .net "wen", 0 0, L_0x55e30830f410;  alias, 1 drivers
v0x55e30830f600_0 .net "wr_addr", 2 0, L_0x55e30834d5e0;  1 drivers
v0x55e30834ab40_0 .net "wr_clk", 0 0, v0x55e30834d1f0_0;  alias, 1 drivers
v0x55e30834ac00_0 .net "wr_data", 7 0, v0x55e30834d2e0_0;  alias, 1 drivers
E_0x55e308314070 .event posedge, v0x55e30830e960_0;
E_0x55e308314210 .event posedge, v0x55e30834ab40_0;
    .scope S_0x55e3083202b0;
T_0 ;
    %wait E_0x55e308314210;
    %load/vec4 v0x55e30830f530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55e30834ac00_0;
    %load/vec4 v0x55e30830f600_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e30830e000, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55e3083202b0;
T_1 ;
    %wait E_0x55e308314070;
    %load/vec4 v0x55e30830efb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55e30830e890_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55e30830e000, 4;
    %assign/vec4 v0x55e30830eee0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55e308324450;
T_2 ;
    %wait E_0x55e308300a30;
    %load/vec4 v0x55e30834ca80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e30834c350_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55e30834bb30_0;
    %nor/r;
    %load/vec4 v0x55e30834c7d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55e30834c350_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55e30834c350_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55e30834c350_0;
    %assign/vec4 v0x55e30834c350_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55e308324450;
T_3 ;
    %wait E_0x55e308313ef0;
    %load/vec4 v0x55e30834c150_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e30834bbf0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55e30834ba70_0;
    %nor/r;
    %load/vec4 v0x55e30834c0b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55e30834bbf0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55e30834bbf0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55e30834bbf0_0;
    %assign/vec4 v0x55e30834bbf0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55e308324450;
T_4 ;
    %wait E_0x55e308313ef0;
    %load/vec4 v0x55e30834c150_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e30834c4d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55e30834c3f0_0;
    %assign/vec4 v0x55e30834c4d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55e308324450;
T_5 ;
    %wait E_0x55e308300a30;
    %load/vec4 v0x55e30834ca80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e30834bdb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55e30834bcd0_0;
    %assign/vec4 v0x55e30834bdb0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55e308324450;
T_6 ;
    %wait E_0x55e308313ef0;
    %load/vec4 v0x55e30834c150_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e30834c5b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55e30834c4d0_0;
    %assign/vec4 v0x55e30834c5b0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55e308324450;
T_7 ;
    %wait E_0x55e308300a30;
    %load/vec4 v0x55e30834ca80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e30834be90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55e30834bdb0_0;
    %assign/vec4 v0x55e30834be90_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55e3083147b0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e30834cea0_0, 0, 1;
T_8.0 ;
    %delay 25, 0;
    %load/vec4 v0x55e30834cea0_0;
    %inv;
    %store/vec4 v0x55e30834cea0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x55e3083147b0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e30834d1f0_0, 0, 1;
T_9.0 ;
    %delay 30, 0;
    %load/vec4 v0x55e30834d1f0_0;
    %inv;
    %store/vec4 v0x55e30834d1f0_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0x55e3083147b0;
T_10 ;
    %vpi_call 2 60 "$dumpfile", "asy_fifo_wave.vcd" {0 0 0};
    %vpi_call 2 61 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55e3083147b0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x55e3083147b0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e30834d3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e30834d060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e30834d470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e30834d150_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e30834d470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e30834d150_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e30834d470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e30834d150_0, 0, 1;
    %wait E_0x55e308315b00;
    %vpi_func 2 80 "$random" 32 {0 0 0};
    %pushi/vec4 30, 0, 32;
    %mod;
    %pad/u 8;
    %store/vec4 v0x55e30834d2e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e30834d3d0_0, 0, 1;
    %pushi/vec4 7, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e308315b00;
    %vpi_func 2 85 "$random" 32 {0 0 0};
    %pushi/vec4 30, 0, 32;
    %mod;
    %pad/u 8;
    %store/vec4 v0x55e30834d2e0_0, 0, 8;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %wait E_0x55e308315b00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e30834d3d0_0, 0, 1;
    %wait E_0x55e3082dd7b0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e30834d060_0, 0, 1;
    %pushi/vec4 7, 0, 32;
T_11.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.3, 5;
    %jmp/1 T_11.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e3082dd7b0;
    %jmp T_11.2;
T_11.3 ;
    %pop/vec4 1;
    %wait E_0x55e3082dd7b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e30834d060_0, 0, 1;
    %delay 150, 0;
    %wait E_0x55e308315b00;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e30834d3d0_0, 0, 1;
    %vpi_func 2 105 "$random" 32 {0 0 0};
    %pushi/vec4 30, 0, 32;
    %mod;
    %pad/u 8;
    %store/vec4 v0x55e30834d2e0_0, 0, 8;
    %pushi/vec4 15, 0, 32;
T_11.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.5, 5;
    %jmp/1 T_11.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e308315b00;
    %vpi_func 2 109 "$random" 32 {0 0 0};
    %pushi/vec4 30, 0, 32;
    %mod;
    %pad/u 8;
    %store/vec4 v0x55e30834d2e0_0, 0, 8;
    %jmp T_11.4;
T_11.5 ;
    %pop/vec4 1;
    %wait E_0x55e308315b00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e30834d3d0_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 116 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "asy_fifo_tb.v";
    "asy_fifo.v";
    "dual_port_ram.v";
