<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xqspipsu_hw.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xqspipsu_hw.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This file contains low level access funcitons using the base address directly without an instance.<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who Date     Changes
 ----- --- -------- -----------------------------------------------.
 1.0   hk  08/21/14 First release</pre><p>
<pre> </pre>
<p>
<code>#include &quot;xil_types.h&quot;</code><br>
<code>#include &quot;xil_assert.h&quot;</code><br>
<code>#include &quot;xil_io.h&quot;</code><br>
<code>#include &quot;xparameters.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#3366a39fc10295ec9048d83899e58dfa">_XQSPIPSU_HW_H_</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#49734e127e6359b15c1ce7f117748c36">XQSPIPS_BASEADDR</a>&nbsp;&nbsp;&nbsp;0XFF0F0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#137198cf9ed99131ff88af7201399ebe">XQSPIPSU_BASEADDR</a>&nbsp;&nbsp;&nbsp;0xFF0F0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#31c5986aae494ee1e370e7aa1cb9fecc">XQSPIPSU_OFFSET</a>&nbsp;&nbsp;&nbsp;0x100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#b5bb698f82719c1ffdf5055dd5ebf939">XQSPIPS_EN_REG</a>&nbsp;&nbsp;&nbsp;( ( XQSPIPS_BASEADDR ) + 0X00000014 )</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#125c3a3536e6dca9a5f07f44d2d1e01a">XQSPIPS_EN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#2313fb0e43c0f5eb2c95bd9a1260e22d">XQSPIPS_EN_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#96889f957fdaacfd54de755e5ee65d63">XQSPIPS_EN_MASK</a>&nbsp;&nbsp;&nbsp;0X00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#1d76a2f706f3988da79345132e484303">XQSPIPSU_CFG_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#d2fafa33e883a7f13ddeecc632296253">XQSPIPSU_CFG_MODE_EN_SHIFT</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#49938026c5a387a152326b1d6b873f2f">XQSPIPSU_CFG_MODE_EN_WIDTH</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#60acbb4fc55232d1fdcf12f88b7642a6">XQSPIPSU_CFG_MODE_EN_MASK</a>&nbsp;&nbsp;&nbsp;0XC0000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#014fda4357af943315be062a5076c250">XQSPIPSU_CFG_MODE_EN_DMA_MASK</a>&nbsp;&nbsp;&nbsp;0X80000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#e9d42317afd1df665f226893db2c415a">XQSPIPSU_CFG_GEN_FIFO_START_MODE_SHIFT</a>&nbsp;&nbsp;&nbsp;29</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#6a23207d51d07830c00518b58c25b5a6">XQSPIPSU_CFG_GEN_FIFO_START_MODE_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#f73da674276d7ba7aca39bfe08f6b284">XQSPIPSU_CFG_GEN_FIFO_START_MODE_MASK</a>&nbsp;&nbsp;&nbsp;0X20000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#cb3f588d757d3e0c4747df0cfc57317d">XQSPIPSU_CFG_START_GEN_FIFO_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#c786c85b0506ab185104e641fc951715">XQSPIPSU_CFG_START_GEN_FIFO_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#ee84f57a34e2430e16738110aa975deb">XQSPIPSU_CFG_START_GEN_FIFO_MASK</a>&nbsp;&nbsp;&nbsp;0X10000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#d6ed4a02784f14b06fac16a09b68642c">XQSPIPSU_CFG_ENDIAN_SHIFT</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#95de107fc3ee72382e02fd1adbb9fbd3">XQSPIPSU_CFG_ENDIAN_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#eac40499ca4034f931b2ea531a6013fc">XQSPIPSU_CFG_ENDIAN_MASK</a>&nbsp;&nbsp;&nbsp;0X04000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#81dae524dc35a12cfbb4651bb9560f0e">XQSPIPSU_CFG_EN_POLL_TO_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#f2ddbd54acd18f02b4672c2186312a0b">XQSPIPSU_CFG_EN_POLL_TO_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#d33bcd2c755cb68771f24f4734be5f33">XQSPIPSU_CFG_EN_POLL_TO_MASK</a>&nbsp;&nbsp;&nbsp;0X00100000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#771373ef1eae2f3c9a82a04d3c0c358a">XQSPIPSU_CFG_WP_HOLD_SHIFT</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#95b22cb1e6ee4b22d96555e11a0347db">XQSPIPSU_CFG_WP_HOLD_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#84bdb1d6152946bdcd559ea1b602356f">XQSPIPSU_CFG_WP_HOLD_MASK</a>&nbsp;&nbsp;&nbsp;0X00080000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#d64ffc186724c821d7cc55b4aeb49be1">XQSPIPSU_CFG_BAUD_RATE_DIV_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#37f707d372fbcfc37c745ff62cd8fb8c">XQSPIPSU_CFG_BAUD_RATE_DIV_WIDTH</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#48b3cc8b2d9935034b039aabfb073dd1">XQSPIPSU_CFG_BAUD_RATE_DIV_MASK</a>&nbsp;&nbsp;&nbsp;0X00000038</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#7187578088d1971acb50346b19635461">XQSPIPSU_CFG_CLK_PHA_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#30ce08292eb1293db101b2dda35c9788">XQSPIPSU_CFG_CLK_PHA_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#9fccb70fc5ea29d98c3f50dfe17c4e2b">XQSPIPSU_CFG_CLK_PHA_MASK</a>&nbsp;&nbsp;&nbsp;0X00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#554d9029242094a23d3431e968d6c8c3">XQSPIPSU_CFG_CLK_POL_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#16ef5f7f509807b0b13ad5726d9f74e8">XQSPIPSU_CFG_CLK_POL_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#0ba50355ead654fc778b5a499d1b0fcd">XQSPIPSU_CFG_CLK_POL_MASK</a>&nbsp;&nbsp;&nbsp;0X00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#dae24d033fb12577e3e4eda5427a950a">XQSPIPSU_ISR_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#cd6a2bb2a65244bdd203cb9d6106f9bd">XQSPIPSU_ISR_RXEMPTY_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#bca87ef79796944b674376eb004962aa">XQSPIPSU_ISR_RXEMPTY_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#fa1357dd40fff82a11471d589edc8c24">XQSPIPSU_ISR_RXEMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0X00000800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#f4d2280070de1ccdfcb84868bbcb71ff">XQSPIPSU_ISR_GENFIFOFULL_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#5c041cc59a45645cddfa6d642e72ff1c">XQSPIPSU_ISR_GENFIFOFULL_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#cfa64727ceb72b9607544e92c4076582">XQSPIPSU_ISR_GENFIFOFULL_MASK</a>&nbsp;&nbsp;&nbsp;0X00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#858bc0bec834ca6fbd0391344f05baf3">XQSPIPSU_ISR_GENFIFONOT_FULL_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#f91ae38e48600a5e5bdbdcd7c87ac916">XQSPIPSU_ISR_GENFIFONOT_FULL_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#391f5e49d75dcfa36e3a87602f8bd041">XQSPIPSU_ISR_GENFIFONOT_FULL_MASK</a>&nbsp;&nbsp;&nbsp;0X00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#a4941eb6f67e9800ed4f03418b04c81e">XQSPIPSU_ISR_TXEMPTY_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#a914a82f6076b9a807d5dd4e0565e69f">XQSPIPSU_ISR_TXEMPTY_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#b83d8828517dda57f65d558cc4b11a40">XQSPIPSU_ISR_TXEMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0X00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#a27a4168a18193d5afee00109049a4dc">XQSPIPSU_ISR_GENFIFOEMPTY_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#e8dfd0d31ed4afd6d6a31c822ffe9d0c">XQSPIPSU_ISR_GENFIFOEMPTY_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#e7928789ab182d71a0360c50c04cfb64">XQSPIPSU_ISR_GENFIFOEMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0X00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#5614fb7c43f2295625a1d8ee93a6e0ce">XQSPIPSU_ISR_RXFULL_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#68214e35f32f4ce49ab14967949a07ed">XQSPIPSU_ISR_RXFULL_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#b7c9ec748efb6603c9e08ab6c4a19562">XQSPIPSU_ISR_RXFULL_MASK</a>&nbsp;&nbsp;&nbsp;0X00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#1f4f968a1d2a9c7b9134e34a4828160a">XQSPIPSU_ISR_RXNEMPTY_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#139c17d2d7819552d7d46dda45b2705e">XQSPIPSU_ISR_RXNEMPTY_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#fbb29916b8d3ac4a6a09d4a414f712c8">XQSPIPSU_ISR_RXNEMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0X00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#2cfc1ec9759ece536ea32c8061995bf2">XQSPIPSU_ISR_TXFULL_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#f1aca5a1f9aa8633ffd3e021f5e8247f">XQSPIPSU_ISR_TXFULL_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#1e41fe64461cbcea181cbde6ee2d0600">XQSPIPSU_ISR_TXFULL_MASK</a>&nbsp;&nbsp;&nbsp;0X00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#94f57e0a7160e9f6564c6ff409645928">XQSPIPSU_ISR_TXNOT_FULL_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#cb31ee1a6fc9072ee369761a82f86f3a">XQSPIPSU_ISR_TXNOT_FULL_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#3775f12bac4f69e6a69425ff820835e9">XQSPIPSU_ISR_TXNOT_FULL_MASK</a>&nbsp;&nbsp;&nbsp;0X00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#6aeff30c8cc063b806b28cafcfef970e">XQSPIPSU_ISR_POLL_TIME_EXPIRE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#6670316b327a116df182dae3c7ef14b5">XQSPIPSU_ISR_POLL_TIME_EXPIRE_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#52002b54521a589354a12413d6037f55">XQSPIPSU_ISR_POLL_TIME_EXPIRE_MASK</a>&nbsp;&nbsp;&nbsp;0X00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#1f6d8d8245874f422d990d496a48c288">XQSPIPSU_ISR_WR_TO_CLR_MASK</a>&nbsp;&nbsp;&nbsp;0X00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#b8e3a4621239cb556fc8acdd0a6d10b6">XQSPIPSU_IER_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#9f244e10a82deaa7faf6b30480aea7e5">XQSPIPSU_IER_RXEMPTY_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#7e54d921015916bccc3dc9d808962218">XQSPIPSU_IER_RXEMPTY_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#83d2877403883d73ba27978f8a66af0d">XQSPIPSU_IER_RXEMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0X00000800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#5c8c577496c48738f26eca00fbeb2997">XQSPIPSU_IER_GENFIFOFULL_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#6f92b0d136c51e7566363fe3398dcda7">XQSPIPSU_IER_GENFIFOFULL_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#3917dc8f00c02319d3d388cf7053f12d">XQSPIPSU_IER_GENFIFOFULL_MASK</a>&nbsp;&nbsp;&nbsp;0X00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#1b49b036b952ff81f0e74a5ab4d03e8b">XQSPIPSU_IER_GENFIFONOT_FULL_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#86506cfcdd6165f72907eacd01e649c5">XQSPIPSU_IER_GENFIFONOT_FULL_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#92a75418a3aaf26104c0a013ddabad19">XQSPIPSU_IER_GENFIFONOT_FULL_MASK</a>&nbsp;&nbsp;&nbsp;0X00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#9a5c54481edf87eafb22dacb3a5f43b4">XQSPIPSU_IER_TXEMPTY_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#92cbce0e114256e442411b5aec9511f8">XQSPIPSU_IER_TXEMPTY_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#6c158b9b577de62df32984fa3277239c">XQSPIPSU_IER_TXEMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0X00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#18a196026bbb30c0be2b7f563f1ef514">XQSPIPSU_IER_GENFIFOEMPTY_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#8832469d79138702ee460d8dfdc39cd5">XQSPIPSU_IER_GENFIFOEMPTY_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#0ca8a77a99447ebec472fa5616aaf075">XQSPIPSU_IER_GENFIFOEMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0X00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#6ebb4704d617d04ca285b961a5f71314">XQSPIPSU_IER_RXFULL_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#317fad3c0f08202172d5ac7828ba5761">XQSPIPSU_IER_RXFULL_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#a5280c9a17c4e4d407af7bdf9fbb9e65">XQSPIPSU_IER_RXFULL_MASK</a>&nbsp;&nbsp;&nbsp;0X00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#37c907c28cfac57681aac4f3d2cc800e">XQSPIPSU_IER_RXNEMPTY_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#8cbd7d48ffb1fec6de2e0f1d4021b1eb">XQSPIPSU_IER_RXNEMPTY_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#b0db03f42761412d147a24f70d622bef">XQSPIPSU_IER_RXNEMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0X00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#61d414723ff949466d8262cb09aa1d6c">XQSPIPSU_IER_TXFULL_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#94ef816765a6bc8ed702a9509181e88c">XQSPIPSU_IER_TXFULL_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#4cdf7f8891dbc5262b863311e861d0f5">XQSPIPSU_IER_TXFULL_MASK</a>&nbsp;&nbsp;&nbsp;0X00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#1ed916045c6867cc83765192cb2e0de4">XQSPIPSU_IER_TXNOT_FULL_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#95c3565a4276ddc0d8e12215eec7b4aa">XQSPIPSU_IER_TXNOT_FULL_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#15b5075d4c943c71682b5aec6265e3ec">XQSPIPSU_IER_TXNOT_FULL_MASK</a>&nbsp;&nbsp;&nbsp;0X00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#344cae10f68de138962c4fae7746880d">XQSPIPSU_IER_POLL_TIME_EXPIRE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#41dd4af0f034e73ab8508450efb110df">XQSPIPSU_IER_POLL_TIME_EXPIRE_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#7e56e82bc0cf983a788abf916a648244">XQSPIPSU_IER_POLL_TIME_EXPIRE_MASK</a>&nbsp;&nbsp;&nbsp;0X00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#5eb684785dfb0a249b18126089624b91">XQSPIPSU_IDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0X0000000C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#02b4569f0b80bf6f60ff2a71a2dc39b9">XQSPIPSU_IDR_RXEMPTY_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#ebc9edf79074885ff77e4f985095fd50">XQSPIPSU_IDR_RXEMPTY_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#dec77ed3456965cb1d5eff277ee3d033">XQSPIPSU_IDR_RXEMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0X00000800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#713fffdd4fc3974eacf87cf57bef4d3f">XQSPIPSU_IDR_GENFIFOFULL_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#8ff53f8472bc264a8e11fc23d98e8dcd">XQSPIPSU_IDR_GENFIFOFULL_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#3aa9bfb67d633f855cf6309467b52fc5">XQSPIPSU_IDR_GENFIFOFULL_MASK</a>&nbsp;&nbsp;&nbsp;0X00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#049c752447cb8923454ec7cb11a77bac">XQSPIPSU_IDR_GENFIFONOT_FULL_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#627a709f65e7776f529d69ffc2013d7b">XQSPIPSU_IDR_GENFIFONOT_FULL_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#30efac42afa9c679fcb58d8a2b3fb5c5">XQSPIPSU_IDR_GENFIFONOT_FULL_MASK</a>&nbsp;&nbsp;&nbsp;0X00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#a852f2d66139b8f643e0d7229d0fc678">XQSPIPSU_IDR_TXEMPTY_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#a12869c10c832ce654fc31128ef422c2">XQSPIPSU_IDR_TXEMPTY_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#bc6a96e745d9dadc68a8703a0ca46136">XQSPIPSU_IDR_TXEMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0X00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#b8cd142762c6f566ea03bfb9dd9e26ee">XQSPIPSU_IDR_GENFIFOEMPTY_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#69f98bbda5d969b0e344d1b214b12e94">XQSPIPSU_IDR_GENFIFOEMPTY_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#7ff79fdfb738b1aa9da7da1b69efaf53">XQSPIPSU_IDR_GENFIFOEMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0X00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#198b57421e658f174db74fe7de2aee54">XQSPIPSU_IDR_RXFULL_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#afbbe1eabc3697e78f35cfef8c95dd24">XQSPIPSU_IDR_RXFULL_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#ee75941a2e175942356db9716a116df7">XQSPIPSU_IDR_RXFULL_MASK</a>&nbsp;&nbsp;&nbsp;0X00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#c558673fbec3d68729349ce4330cbecb">XQSPIPSU_IDR_RXNEMPTY_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#d5a663c93d8e3be7ac427fc24643a5f0">XQSPIPSU_IDR_RXNEMPTY_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#c2702dd262b8a4d08c70a4b1f9eaac7e">XQSPIPSU_IDR_RXNEMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0X00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#f096ed6387f093582d64c738bf432c9f">XQSPIPSU_IDR_TXFULL_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#6485347e92b591d67a46a58801cfb76d">XQSPIPSU_IDR_TXFULL_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#b5ccffba2efc6db9680052c18cfa6762">XQSPIPSU_IDR_TXFULL_MASK</a>&nbsp;&nbsp;&nbsp;0X00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#c199858ca94fddec314c837c6e012dc2">XQSPIPSU_IDR_TXNOT_FULL_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#c4a1915b0626096a00265c1d6574ffac">XQSPIPSU_IDR_TXNOT_FULL_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#d8264f6b3a67886b80e596935393e2ad">XQSPIPSU_IDR_TXNOT_FULL_MASK</a>&nbsp;&nbsp;&nbsp;0X00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#8cd4e034aa2fef80f18f13ed427054a7">XQSPIPSU_IDR_POLL_TIME_EXPIRE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#92255aa3166be0f92ad40cdfb118b641">XQSPIPSU_IDR_POLL_TIME_EXPIRE_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#8e9d89f1bda9e54e94ff046d3ecc7bae">XQSPIPSU_IDR_POLL_TIME_EXPIRE_MASK</a>&nbsp;&nbsp;&nbsp;0X00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#c5ad3237e06b306dd09f876dc8a2445f">XQSPIPSU_IDR_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0X0FBE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#1711ff533a11dd37b3d72056050025e5">XQSPIPSU_IMR_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#5981d36a9fe0e865d504f31a8d639c0f">XQSPIPSU_IMR_RXEMPTY_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#c9d661b97c366df6fbbe75a86c510bfb">XQSPIPSU_IMR_RXEMPTY_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#a05f1119dc47f4e498017a0ec00cf7f6">XQSPIPSU_IMR_RXEMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0X00000800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#eb9c7061650a9e261fe30871e9957281">XQSPIPSU_IMR_GENFIFOFULL_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#df9c01b9a4478556933082bc03189e3e">XQSPIPSU_IMR_GENFIFOFULL_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#1d82132b380817721395622000d6174d">XQSPIPSU_IMR_GENFIFOFULL_MASK</a>&nbsp;&nbsp;&nbsp;0X00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#890cda7177e5295b10615e1464e74bdf">XQSPIPSU_IMR_GENFIFONOT_FULL_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#0cde2c77110d998919e66d3cb2c9f65d">XQSPIPSU_IMR_GENFIFONOT_FULL_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#31959d17fdf5bffc0ec12b9b2ae9a1f1">XQSPIPSU_IMR_GENFIFONOT_FULL_MASK</a>&nbsp;&nbsp;&nbsp;0X00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#4c58fb9c4d2200e242ff450126ec16e8">XQSPIPSU_IMR_TXEMPTY_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#b084b88249b77c770060053bd181a792">XQSPIPSU_IMR_TXEMPTY_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#bfb51b6802fff87a97635bff17bfda93">XQSPIPSU_IMR_TXEMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0X00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#6c763dd851fea56cc4ad4621c80ab00c">XQSPIPSU_IMR_GENFIFOEMPTY_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#4355b784b5fa03e0e1e6bb71082ca9bb">XQSPIPSU_IMR_GENFIFOEMPTY_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#168b7548d332ccdbbdc64cda2e5b7264">XQSPIPSU_IMR_GENFIFOEMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0X00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#ec1a53dee68e0b14842ec9f41079d45a">XQSPIPSU_IMR_RXFULL_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#7a363be77ba1868e042eab54175f4e8f">XQSPIPSU_IMR_RXFULL_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#dc2b998de7a0553d2a7fbf46ed7a77a4">XQSPIPSU_IMR_RXFULL_MASK</a>&nbsp;&nbsp;&nbsp;0X00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#252089511474b376379e21d03324b338">XQSPIPSU_IMR_RXNEMPTY_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#1d8de28ed67afd33cefe17c5218a331a">XQSPIPSU_IMR_RXNEMPTY_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#e7dbd0d93d57a53e985eac025e204891">XQSPIPSU_IMR_RXNEMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0X00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#59e00c301549fa522b7eb40dd9e25171">XQSPIPSU_IMR_TXFULL_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#e36a91f727b1d1f5b675407c3e00b1b1">XQSPIPSU_IMR_TXFULL_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#62c0013d297f0e5d341514fa3dbdfc4a">XQSPIPSU_IMR_TXFULL_MASK</a>&nbsp;&nbsp;&nbsp;0X00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#ff16e4c8ff170a151a1bd453730f6ac5">XQSPIPSU_IMR_TXNOT_FULL_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#af29b6f35625908251f087f7b797c5a0">XQSPIPSU_IMR_TXNOT_FULL_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#6249d92bfccaccc3680ad8287d34ad05">XQSPIPSU_IMR_TXNOT_FULL_MASK</a>&nbsp;&nbsp;&nbsp;0X00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#01e8bf0051bc67f9806ea33866163a9c">XQSPIPSU_IMR_POLL_TIME_EXPIRE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#81be6689170270886c5deea126e8faff">XQSPIPSU_IMR_POLL_TIME_EXPIRE_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#6b1f2d368f0fd7b06adf8781d1a9837e">XQSPIPSU_IMR_POLL_TIME_EXPIRE_MASK</a>&nbsp;&nbsp;&nbsp;0X00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#5b7b95790bfeb5bfb3dfd63e4a5e76cc">XQSPIPSU_EN_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000014</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#af14751d681194856cd71ce71f72e170">XQSPIPSU_EN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#f1993fd33601de8e57bb2c9c33dd0ef6">XQSPIPSU_EN_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#977552f11dd3e4420b3b561de0750157">XQSPIPSU_EN_MASK</a>&nbsp;&nbsp;&nbsp;0X00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#4884f0160746c6696598ef6dda1fc9ff">XQSPIPSU_TXD_OFFSET</a>&nbsp;&nbsp;&nbsp;0X0000001C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#7ff98d251534141c0caa6e4ce9f490a6">XQSPIPSU_TXD_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#8524a39fa5536400dd8f54a15d91f0b8">XQSPIPSU_TXD_WIDTH</a>&nbsp;&nbsp;&nbsp;32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#f3cc923bfcdf939e66395b7b01a54093">XQSPIPSU_TXD_MASK</a>&nbsp;&nbsp;&nbsp;0XFFFFFFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#caedfa6d1462da9c4542f6ece2bf3536">XQSPIPSU_TXD_DEPTH</a>&nbsp;&nbsp;&nbsp;32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#68b0b4316693414546980dea7baaf0a4">XQSPIPSU_RXD_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#3812e16ad9153e4c2346531ad88ff01d">XQSPIPSU_RXD_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#85e6c7585d7b8d4ddb96cafc3cba1eea">XQSPIPSU_RXD_WIDTH</a>&nbsp;&nbsp;&nbsp;32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#17d0aaf5e8072f155042fc5189c6808c">XQSPIPSU_RXD_MASK</a>&nbsp;&nbsp;&nbsp;0XFFFFFFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#33bc760357127168b3a665f969036421">XQSPIPSU_TX_THRESHOLD_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000028</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#190f5bd11574e5fd648a40d31ba308db">XQSPIPSU_TX_FIFO_THRESHOLD_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#31718b5d33dfb588ae195a6ece1ae996">XQSPIPSU_TX_FIFO_THRESHOLD_WIDTH</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#eb2831272c645a1b392e4f62eaea1448">XQSPIPSU_TX_FIFO_THRESHOLD_MASK</a>&nbsp;&nbsp;&nbsp;0X0000003F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#9cc4bdd124b82ebee27c06e2af91e884">XQSPIPSU_TX_FIFO_THRESHOLD_RESET_VAL</a>&nbsp;&nbsp;&nbsp;0X01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#97be55c27b71a154877fb5f919d627f1">XQSPIPSU_RX_THRESHOLD_OFFSET</a>&nbsp;&nbsp;&nbsp;0X0000002C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#910b62e23ccb5ecd6da94be71650fc01">XQSPIPSU_RX_FIFO_THRESHOLD_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#0b160809c8a8f8c95ba37c69e8ced2e2">XQSPIPSU_RX_FIFO_THRESHOLD_WIDTH</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#1852adc164161e4766176ecd534dc0ae">XQSPIPSU_RX_FIFO_THRESHOLD_MASK</a>&nbsp;&nbsp;&nbsp;0X0000003F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#cece9a81e11ead6c13917b2a3a556b00">XQSPIPSU_RX_FIFO_THRESHOLD_RESET_VAL</a>&nbsp;&nbsp;&nbsp;0X01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#0c7a9a125726f6b42fe5fd0aadc5307f">XQSPIPSU_RXFIFO_THRESHOLD_OPT</a>&nbsp;&nbsp;&nbsp;32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#d50a54ee932051b2fed093ef6f2e8a12">XQSPIPSU_GPIO_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000030</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#3718ed0573cff80c1dc16b604e4653b8">XQSPIPSU_GPIO_WP_N_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#eca62214455d6d5098a81d1ce1237a04">XQSPIPSU_GPIO_WP_N_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#fc706224e94b8b9aae93d1bb14d244bd">XQSPIPSU_GPIO_WP_N_MASK</a>&nbsp;&nbsp;&nbsp;0X00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#4636d144794bb35424cacd6f6d49781a">XQSPIPSU_LPBK_DLY_ADJ_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000038</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#7c26771c8e2384b52323d84f44b2fac6">XQSPIPSU_LPBK_DLY_ADJ_USE_LPBK_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#6f55f2f44799611f946baf8b8e71d76f">XQSPIPSU_LPBK_DLY_ADJ_USE_LPBK_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#4c386f9e3a0e70f604cbf64ab89a7383">XQSPIPSU_LPBK_DLY_ADJ_USE_LPBK_MASK</a>&nbsp;&nbsp;&nbsp;0X00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#6498ea584162316020932c24ce29b668">XQSPIPSU_LPBK_DLY_ADJ_DLY1_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#9c6bcfe12e4f33075c937620ad54d1a5">XQSPIPSU_LPBK_DLY_ADJ_DLY1_WIDTH</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#c07884e55a0a90c2cbc08ff0a6b6e6dc">XQSPIPSU_LPBK_DLY_ADJ_DLY1_MASK</a>&nbsp;&nbsp;&nbsp;0X00000018</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#cd127a1cd42af0e1ecff5851417697f2">XQSPIPSU_LPBK_DLY_ADJ_DLY0_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#5b5b0de93e54b1d188ea9b6bc16b416e">XQSPIPSU_LPBK_DLY_ADJ_DLY0_WIDTH</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#24c6a6af0561ac726f1f10ab22751a40">XQSPIPSU_LPBK_DLY_ADJ_DLY0_MASK</a>&nbsp;&nbsp;&nbsp;0X00000007</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#3bfe2023b6a6ce56e9d13f130bd1c86d">XQSPIPSU_GEN_FIFO_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#d18171abd29f127020e30dcdc01f2bc2">XQSPIPSU_GEN_FIFO_DATA_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#fea2a1db0d2754b88eee5bda086319cc">XQSPIPSU_GEN_FIFO_DATA_WIDTH</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#07331f7d9961866bde081f89fe2c45c7">XQSPIPSU_GEN_FIFO_DATA_MASK</a>&nbsp;&nbsp;&nbsp;0X000FFFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#84156abbc51d17b988b1e82c584be10d">XQSPIPSU_SEL_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000044</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#85886e9529a62ca0971ca35dd7181dc1">XQSPIPSU_SEL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#578d77a8da91f669cc31b9582aaf6e51">XQSPIPSU_SEL_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#b11050c94363ad8c387653784d2a58ce">XQSPIPSU_SEL_MASK</a>&nbsp;&nbsp;&nbsp;0X00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#c14f429fa7d15b5c4bf2808ed08e7120">XQSPIPSU_FIFO_CTRL_OFFSET</a>&nbsp;&nbsp;&nbsp;0X0000004C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#ad90f62d7eec225ddc1c3f295ca97f12">XQSPIPSU_FIFO_CTRL_RST_RX_FIFO_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#f91054c38b75882abb7ae5d175eeca5d">XQSPIPSU_FIFO_CTRL_RST_RX_FIFO_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#cf6c7a98e1c31d8c041efac8b94eeb52">XQSPIPSU_FIFO_CTRL_RST_RX_FIFO_MASK</a>&nbsp;&nbsp;&nbsp;0X00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#4438ebabb66d07f63394c60474cb9a5b">XQSPIPSU_FIFO_CTRL_RST_TX_FIFO_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#1f0ff603545f3c59f2ae76c2e00be87c">XQSPIPSU_FIFO_CTRL_RST_TX_FIFO_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#d8ec48f6a6bdafe46c76289e9c11f877">XQSPIPSU_FIFO_CTRL_RST_TX_FIFO_MASK</a>&nbsp;&nbsp;&nbsp;0X00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#8aa72ade570a1a72ac2fab8dde1e1b8d">XQSPIPSU_FIFO_CTRL_RST_GEN_FIFO_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#c1c84b7591852289757c0c12f19f6824">XQSPIPSU_FIFO_CTRL_RST_GEN_FIFO_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#636d32a41e6eb12228ab4544c8a89dd8">XQSPIPSU_FIFO_CTRL_RST_GEN_FIFO_MASK</a>&nbsp;&nbsp;&nbsp;0X00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#5a8034417fd3c9846c968679c1cad859">XQSPIPSU_GF_THRESHOLD_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000050</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#6d5959168d250e4f7494732ed29d65ce">XQSPIPSU_GEN_FIFO_THRESHOLD_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#6cda67575b7282414c10d9ca86a014e6">XQSPIPSU_GEN_FIFO_THRESHOLD_WIDTH</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#64f95a614341a1767e27cf852998c3c4">XQSPIPSU_GEN_FIFO_THRESHOLD_MASK</a>&nbsp;&nbsp;&nbsp;0X0000001F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#b1a0209b2e67ec12bdbca254b3eb4bf7">XQSPIPSU_GEN_FIFO_THRESHOLD_RESET_VAL</a>&nbsp;&nbsp;&nbsp;0X10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#f657fc3a38e22e512c0f7cf03bda1ad7">XQSPIPSU_POLL_CFG_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000054</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#05f3a78b23efc4e8cdc730bff2f35330">XQSPIPSU_POLL_CFG_EN_MASK_UPPER_SHIFT</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#13569fde078dbbfaac679afaaef4c2b1">XQSPIPSU_POLL_CFG_EN_MASK_UPPER_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#651ea64178b92b0811c55c6c03f086e0">XQSPIPSU_POLL_CFG_EN_MASK_UPPER_MASK</a>&nbsp;&nbsp;&nbsp;0X80000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#b62983c1bfe390cd7adc042fb91cbb5a">XQSPIPSU_POLL_CFG_EN_MASK_LOWER_SHIFT</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#c786ce45963aa797cb95b91c8b9b62d6">XQSPIPSU_POLL_CFG_EN_MASK_LOWER_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#0f7280cd0f8624b6de99fec9d9a469a5">XQSPIPSU_POLL_CFG_EN_MASK_LOWER_MASK</a>&nbsp;&nbsp;&nbsp;0X40000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#fccf7cc820b6e40f393c30e8476952b4">XQSPIPSU_POLL_CFG_MASK_EN_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#f073fca2ff52723f8f23808430dcedc0">XQSPIPSU_POLL_CFG_MASK_EN_WIDTH</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#29d0864253150436c689d353adb40cf5">XQSPIPSU_POLL_CFG_MASK_EN_MASK</a>&nbsp;&nbsp;&nbsp;0X0000FF00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#138a8001a0f62594564c96e6398ecd5a">XQSPIPSU_POLL_CFG_DATA_VALUE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#7f2421588a71d5104922416e8b9469a0">XQSPIPSU_POLL_CFG_DATA_VALUE_WIDTH</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#1b8d3a39d3a1ede6b87bb11bf3e15a43">XQSPIPSU_POLL_CFG_DATA_VALUE_MASK</a>&nbsp;&nbsp;&nbsp;0X000000FF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#311de6f25e5cf64057e9ba429cf86507">XQSPIPSU_P_TO_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000058</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#e85c78b01490ee607527f2147ebf9a4e">XQSPIPSU_P_TO_VALUE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#ca4d95388925cc92cd116fccf9220164">XQSPIPSU_P_TO_VALUE_WIDTH</a>&nbsp;&nbsp;&nbsp;32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#67e9f14a5632e5c8504c7ba185f6b377">XQSPIPSU_P_TO_VALUE_MASK</a>&nbsp;&nbsp;&nbsp;0XFFFFFFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#4951a0b7d9ce35780f74864a196092e4">XQSPIPSU_XFER_STS_OFFSET</a>&nbsp;&nbsp;&nbsp;0X0000005C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#1fd56f9440b15af05ac96a196b4c4650">XQSPIPSU_XFER_STS_PEND_BYTES_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#c8022ff211d2c8ff3c13bff6728dfb26">XQSPIPSU_XFER_STS_PEND_BYTES_WIDTH</a>&nbsp;&nbsp;&nbsp;32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#f924c241bb415ac88853733bc975ed12">XQSPIPSU_XFER_STS_PEND_BYTES_MASK</a>&nbsp;&nbsp;&nbsp;0XFFFFFFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#dda8c30c269feb26bc40f588da2c6097">XQSPIPSU_GF_SNAPSHOT_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000060</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#93a3cc75451b27f6559983b76e18911e">XQSPIPSU_GF_SNAPSHOT_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#6ca954e0863135e1ba9b64cddc764f60">XQSPIPSU_GF_SNAPSHOT_WIDTH</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#fdd5572319c31ce9e0a4e2e34622c1d6">XQSPIPSU_GF_SNAPSHOT_MASK</a>&nbsp;&nbsp;&nbsp;0X000FFFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#419ba63e8028ea7e8aa833523ea3a785">XQSPIPSU_RX_COPY_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000064</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#fda8bb05c3ae9966da0a4ee2912b4d9e">XQSPIPSU_RX_COPY_UPPER_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#7e2db1ba9f810863b5b5931c14f5624b">XQSPIPSU_RX_COPY_UPPER_WIDTH</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#ab88c2334a6c2daa47aef99b8a274f18">XQSPIPSU_RX_COPY_UPPER_MASK</a>&nbsp;&nbsp;&nbsp;0X0000FF00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#993052dd4aa7866b3dcbf7490149193b">XQSPIPSU_RX_COPY_LOWER_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#957493785248c5762016e67eb2ecc8e6">XQSPIPSU_RX_COPY_LOWER_WIDTH</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#ee37c159c17dec939074401a938d66ee">XQSPIPSU_RX_COPY_LOWER_MASK</a>&nbsp;&nbsp;&nbsp;0X000000FF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#9dae139fcca838438b3e14f4306f1f06">XQSPIPSU_MOD_ID_OFFSET</a>&nbsp;&nbsp;&nbsp;0X000000FC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#dc9f034e70b42b5416121e711a0cbe95">XQSPIPSU_MOD_ID_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#5ece64f34919ab3b1e9cb10cf1c01df2">XQSPIPSU_MOD_ID_WIDTH</a>&nbsp;&nbsp;&nbsp;32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#33cc8bc84990ebd02f0c3ce61d1b6b33">XQSPIPSU_MOD_ID_MASK</a>&nbsp;&nbsp;&nbsp;0XFFFFFFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#3b9c82ef758ea9e8bfda707130051091">XQSPIPSU_QSPIDMA_DST_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000700</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#b993adfc8d3e5fd256f46c9543ce7299">XQSPIPSU_QSPIDMA_DST_ADDR_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#c6ab554d9ab60514d9e9b22260d9f6e5">XQSPIPSU_QSPIDMA_DST_ADDR_WIDTH</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#cb00be2007021a12b97d6282fb2bca5a">XQSPIPSU_QSPIDMA_DST_ADDR_MASK</a>&nbsp;&nbsp;&nbsp;0XFFFFFFFC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#b2dea188a0404d6e555c4ff2839eb86a">XQSPIPSU_QSPIDMA_DST_SIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000704</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#b9af3b60b2f5305ab70b70c430e695de">XQSPIPSU_QSPIDMA_DST_SIZE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#5c70ae2a63d008b335e51d9e3f71c4c9">XQSPIPSU_QSPIDMA_DST_SIZE_WIDTH</a>&nbsp;&nbsp;&nbsp;27</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#c3a77c17cdc599e640dadd63d60b21ab">XQSPIPSU_QSPIDMA_DST_SIZE_MASK</a>&nbsp;&nbsp;&nbsp;0X1FFFFFFC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#8fd8100c320c3da46a93af5adf6592f0">XQSPIPSU_QSPIDMA_DST_STS_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000708</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#92c00900dc411f8f09b99913f96dd37e">XQSPIPSU_QSPIDMA_DST_STS_DONE_CNT_SHIFT</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#964e0fee9789a290fcace60880702ad0">XQSPIPSU_QSPIDMA_DST_STS_DONE_CNT_WIDTH</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#93dc8fe59720d81079c993682e5bf310">XQSPIPSU_QSPIDMA_DST_STS_DONE_CNT_MASK</a>&nbsp;&nbsp;&nbsp;0X0000E000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#a5a88d98f9a05c1b3636a81a93f6c2e3">XQSPIPSU_QSPIDMA_DST_STS_DST_FIFO_LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#751c35c56034073e8e1ca0dd8d9f9bfb">XQSPIPSU_QSPIDMA_DST_STS_DST_FIFO_LEVEL_WIDTH</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#dc2dbd0dfe87b5adf440e9001c4658b3">XQSPIPSU_QSPIDMA_DST_STS_DST_FIFO_LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0X00001FE0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#7f20515e77a83b8acb0010b7d788fe75">XQSPIPSU_QSPIDMA_DST_STS_WR_OUTSTANDING_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#d51955f7901e0a5b8b62fb0f614be027">XQSPIPSU_QSPIDMA_DST_STS_WR_OUTSTANDING_WIDTH</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#fd6f55d877c432a60099d8b4d8734e39">XQSPIPSU_QSPIDMA_DST_STS_WR_OUTSTANDING_MASK</a>&nbsp;&nbsp;&nbsp;0X0000001E</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#ecec61c2aace2c0586f5c9b0491c65f3">XQSPIPSU_QSPIDMA_DST_STS_BUSY_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#19664047f57d0b6d5897c97927367978">XQSPIPSU_QSPIDMA_DST_STS_BUSY_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#28a7180c7ddc44364157dd75666718d4">XQSPIPSU_QSPIDMA_DST_STS_BUSY_MASK</a>&nbsp;&nbsp;&nbsp;0X00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#1c49b7d688c394b3bb37d4293fa34df5">XQSPIPSU_QSPIDMA_DST_CTRL_OFFSET</a>&nbsp;&nbsp;&nbsp;0X0000070C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#45cdc6111be74e160ff566dc0c070ee3">XQSPIPSU_QSPIDMA_DST_CTRL_FIFO_LVL_HIT_THRESHOLD_SHIFT</a>&nbsp;&nbsp;&nbsp;25</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#83c7d22d0a1cad6eb84224213cc6124d">XQSPIPSU_QSPIDMA_DST_CTRL_FIFO_LVL_HIT_THRESHOLD_WIDTH</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#ab8f3ed04924c50ac623beda99450b20">XQSPIPSU_QSPIDMA_DST_CTRL_FIFO_LVL_HIT_THRESHOLD_MASK</a>&nbsp;&nbsp;&nbsp;0XFE000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#863cb44339ed10347558e304166e7b1e">XQSPIPSU_QSPIDMA_DST_CTRL_APB_ERR_RESP_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#ed4d839a0b110c93ba907ed2d39de3b6">XQSPIPSU_QSPIDMA_DST_CTRL_APB_ERR_RESP_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#faa404a9e4a5137615a1bb0205d54798">XQSPIPSU_QSPIDMA_DST_CTRL_APB_ERR_RESP_MASK</a>&nbsp;&nbsp;&nbsp;0X01000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#bb6c6d1f62756a0c22fc8caae2cf5187">XQSPIPSU_QSPIDMA_DST_CTRL_ENDIAN_SHIFT</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#179fa006eced0e96ae2ec3f6e54350f0">XQSPIPSU_QSPIDMA_DST_CTRL_ENDIAN_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#bd1f950015647ad4badc0554b06f4d33">XQSPIPSU_QSPIDMA_DST_CTRL_ENDIAN_MASK</a>&nbsp;&nbsp;&nbsp;0X00800000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#809ad867b6ee031e5a54445d077edc14">XQSPIPSU_QSPIDMA_DST_CTRL_AXI_BRST_TYPE_SHIFT</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#561e23d469b3e62a22b70de380173d66">XQSPIPSU_QSPIDMA_DST_CTRL_AXI_BRST_TYPE_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#48d0c63798b35da7ca3c4a4e5eb93c1e">XQSPIPSU_QSPIDMA_DST_CTRL_AXI_BRST_TYPE_MASK</a>&nbsp;&nbsp;&nbsp;0X00400000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#4c73d6f9e015b79b55d3fc23f87ae548">XQSPIPSU_QSPIDMA_DST_CTRL_TO_VAL_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#2258b69501bd844fd3e03a89dd574bfd">XQSPIPSU_QSPIDMA_DST_CTRL_TO_VAL_WIDTH</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#b33bc2f0ad94595f39219b3d95646e1e">XQSPIPSU_QSPIDMA_DST_CTRL_TO_VAL_MASK</a>&nbsp;&nbsp;&nbsp;0X003FFC00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#f63e637aca6336a6fbe5a026c3702061">XQSPIPSU_QSPIDMA_DST_CTRL_FIFO_THRESHOLD_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#7d2c335236305825a111a0e305395cba">XQSPIPSU_QSPIDMA_DST_CTRL_FIFO_THRESHOLD_WIDTH</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#a7191f7e5faad4dffadbdc79efdf8d47">XQSPIPSU_QSPIDMA_DST_CTRL_FIFO_THRESHOLD_MASK</a>&nbsp;&nbsp;&nbsp;0X000003FC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#74792d5b8a9b48737a53582af3c07cb1">XQSPIPSU_QSPIDMA_DST_CTRL_PAUSE_STRM_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#4ed1ef3c1fcff8b217df6f68ea606989">XQSPIPSU_QSPIDMA_DST_CTRL_PAUSE_STRM_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#074bc57011bb0c5fe75d8a7f44951bb3">XQSPIPSU_QSPIDMA_DST_CTRL_PAUSE_STRM_MASK</a>&nbsp;&nbsp;&nbsp;0X00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#1846046a5f9ffba61acf652a3081bbe0">XQSPIPSU_QSPIDMA_DST_CTRL_PAUSE_MEM_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#c1979f187af54cc81bcddd06edefc478">XQSPIPSU_QSPIDMA_DST_CTRL_PAUSE_MEM_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#a0e3712ff717b419843ea20623863af2">XQSPIPSU_QSPIDMA_DST_CTRL_PAUSE_MEM_MASK</a>&nbsp;&nbsp;&nbsp;0X00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#ad22182c1fdd3c41fcf9566816dc7492">XQSPIPSU_QSPIDMA_DST_CTRL_RESET_VAL</a>&nbsp;&nbsp;&nbsp;0x403FFA00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#7fcb2a02499c783baa52e6dbba23e228">XQSPIPSU_QSPIDMA_DST_I_STS_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000714</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#a23b3052d4c6762a67fbc212d25c0e5a">XQSPIPSU_QSPIDMA_DST_I_STS_FIFO_OF_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#3757aa7e6983e1c19871d5cafec6ca2a">XQSPIPSU_QSPIDMA_DST_I_STS_FIFO_OF_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#a967c18f241c334ea60d5c98657e9dfe">XQSPIPSU_QSPIDMA_DST_I_STS_FIFO_OF_MASK</a>&nbsp;&nbsp;&nbsp;0X00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#dd8254fc73e4a1b233eb88ce163fa5d3">XQSPIPSU_QSPIDMA_DST_I_STS_INVALID_APB_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#f9b1bb347caae6dc1ab1340e84916c93">XQSPIPSU_QSPIDMA_DST_I_STS_INVALID_APB_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#5cb54bb71036339bce5ae6df3a6ec99b">XQSPIPSU_QSPIDMA_DST_I_STS_INVALID_APB_MASK</a>&nbsp;&nbsp;&nbsp;0X00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#ae98816a716a3630e824c3cb852724ad">XQSPIPSU_QSPIDMA_DST_I_STS_THRESHOLD_HIT_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#38acae16f287336c83a7babd6ae297ff">XQSPIPSU_QSPIDMA_DST_I_STS_THRESHOLD_HIT_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#5ee3ff80b86830bde5b35441f808f416">XQSPIPSU_QSPIDMA_DST_I_STS_THRESHOLD_HIT_MASK</a>&nbsp;&nbsp;&nbsp;0X00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#60086f4b73b4d45996735a980d68a2b3">XQSPIPSU_QSPIDMA_DST_I_STS_TO_MEM_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#1ab05b39f2d21706cb689ae5c5671cd1">XQSPIPSU_QSPIDMA_DST_I_STS_TO_MEM_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#3e7292c9caa78358c6e02145c3b299a1">XQSPIPSU_QSPIDMA_DST_I_STS_TO_MEM_MASK</a>&nbsp;&nbsp;&nbsp;0X00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#cf8bc3fbac292bd7353067dcb547828c">XQSPIPSU_QSPIDMA_DST_I_STS_TO_STRM_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#09935c1cd7063013d4d7880606a04c3b">XQSPIPSU_QSPIDMA_DST_I_STS_TO_STRM_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#966cce1d707de11d6f8a02f6d5cfe3b3">XQSPIPSU_QSPIDMA_DST_I_STS_TO_STRM_MASK</a>&nbsp;&nbsp;&nbsp;0X00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#546e993922e83328c49b6fa468aa846f">XQSPIPSU_QSPIDMA_DST_I_STS_AXI_BRESP_ERR_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#a6a36e8c399c969a51831dd177526fbe">XQSPIPSU_QSPIDMA_DST_I_STS_AXI_BRESP_ERR_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#27b3f49a7be4fcab512bda09e1e7f976">XQSPIPSU_QSPIDMA_DST_I_STS_AXI_BRESP_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0X00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#74faac5b286e02108369509b546155c5">XQSPIPSU_QSPIDMA_DST_I_STS_DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#294a5f389f295aad3a5e54bea0d1cdf0">XQSPIPSU_QSPIDMA_DST_I_STS_DONE_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#591b2137dac813735469255cba68749d">XQSPIPSU_QSPIDMA_DST_I_STS_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0X00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#7fcc65f1804a3b09d2578888a6ac1278">XQSPIPSU_QSPIDMA_DST_INTR_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0X000000FC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#ceea2425458ac2a40305f93e496865a9">XQSPIPSU_QSPIDMA_DST_I_EN_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000718</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#b4bb114c18507d855e39395599afe055">XQSPIPSU_QSPIDMA_DST_I_EN_FIFO_OF_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#33a308d0a889646f28aa0a31b8285e22">XQSPIPSU_QSPIDMA_DST_I_EN_FIFO_OF_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#9ef920a2ca9559640e049c486f506b7e">XQSPIPSU_QSPIDMA_DST_I_EN_FIFO_OF_MASK</a>&nbsp;&nbsp;&nbsp;0X00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#9fbfb47d04bae2a58d88ee13d4abf980">XQSPIPSU_QSPIDMA_DST_I_EN_INVALID_APB_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#a8839687248a33847a620830bb21d879">XQSPIPSU_QSPIDMA_DST_I_EN_INVALID_APB_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#cc7f56136d37bdadfdda20df8571f116">XQSPIPSU_QSPIDMA_DST_I_EN_INVALID_APB_MASK</a>&nbsp;&nbsp;&nbsp;0X00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#721a8a2b89756ed4dee65f326f8190e3">XQSPIPSU_QSPIDMA_DST_I_EN_THRESHOLD_HIT_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#429256ef7cc7687d1b9b9f261ebf6a2e">XQSPIPSU_QSPIDMA_DST_I_EN_THRESHOLD_HIT_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#4147df2e80f4fdfba4de8fc946c5a4a8">XQSPIPSU_QSPIDMA_DST_I_EN_THRESHOLD_HIT_MASK</a>&nbsp;&nbsp;&nbsp;0X00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#2c4740f4a8272c26e9564702caaa3b87">XQSPIPSU_QSPIDMA_DST_I_EN_TO_MEM_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#fb77ec57bb54dc1e53551f09000be329">XQSPIPSU_QSPIDMA_DST_I_EN_TO_MEM_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#2fdae9274badf87d8fdc5bb4fc55e9ba">XQSPIPSU_QSPIDMA_DST_I_EN_TO_MEM_MASK</a>&nbsp;&nbsp;&nbsp;0X00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#e05f33092a03442ea36b4a82c3e1df9f">XQSPIPSU_QSPIDMA_DST_I_EN_TO_STRM_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#6d301fde1ea17e539a1c9b2278cae604">XQSPIPSU_QSPIDMA_DST_I_EN_TO_STRM_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#30c384a6eca64dbe879b97924f8a3ae6">XQSPIPSU_QSPIDMA_DST_I_EN_TO_STRM_MASK</a>&nbsp;&nbsp;&nbsp;0X00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#e2cea755593f666377dfce271e60499a">XQSPIPSU_QSPIDMA_DST_I_EN_AXI_BRESP_ERR_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#306f7011313e063194221ba4823510e6">XQSPIPSU_QSPIDMA_DST_I_EN_AXI_BRESP_ERR_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#70120d7049eaf1741c8902becc96f50e">XQSPIPSU_QSPIDMA_DST_I_EN_AXI_BRESP_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0X00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#42e3880df5843995d386c500477ebf24">XQSPIPSU_QSPIDMA_DST_I_EN_DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#1e2e78c77a5c920471fb2cf7b63fac7b">XQSPIPSU_QSPIDMA_DST_I_EN_DONE_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#dc22f2f22d9ac9d2d3be226df47f2a84">XQSPIPSU_QSPIDMA_DST_I_EN_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0X00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#04b009825df34055ec8a92ac44e651fa">XQSPIPSU_QSPIDMA_DST_I_DIS_OFFSET</a>&nbsp;&nbsp;&nbsp;0X0000071C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#8a0771952a47a3b817903fbd5baad380">XQSPIPSU_QSPIDMA_DST_I_DIS_FIFO_OF_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#41c4a11ea36f466400462ea557008b41">XQSPIPSU_QSPIDMA_DST_I_DIS_FIFO_OF_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#6a0eaa5b293018f854824ee538194c78">XQSPIPSU_QSPIDMA_DST_I_DIS_FIFO_OF_MASK</a>&nbsp;&nbsp;&nbsp;0X00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#c8c0f19580b0e6d06669bf52f822d059">XQSPIPSU_QSPIDMA_DST_I_DIS_INVALID_APB_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#9e71ff58ed3e7e2aa529b49cbba83610">XQSPIPSU_QSPIDMA_DST_I_DIS_INVALID_APB_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#cdd5cb03cc493cd30b30e4202ad0a0b2">XQSPIPSU_QSPIDMA_DST_I_DIS_INVALID_APB_MASK</a>&nbsp;&nbsp;&nbsp;0X00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#a7f286e160286a6d8275f72b1c39f67c">XQSPIPSU_QSPIDMA_DST_I_DIS_THRESHOLD_HIT_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#fec736ade882155c77d6b9b078e0f99b">XQSPIPSU_QSPIDMA_DST_I_DIS_THRESHOLD_HIT_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#cc7bfa23946433439d9a2ebf6fa08958">XQSPIPSU_QSPIDMA_DST_I_DIS_THRESHOLD_HIT_MASK</a>&nbsp;&nbsp;&nbsp;0X00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#e6f974fefd9737e3b0e28fa107567370">XQSPIPSU_QSPIDMA_DST_I_DIS_TO_MEM_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#948b1efee1450bf418b0708599b82a9d">XQSPIPSU_QSPIDMA_DST_I_DIS_TO_MEM_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#0bab75d14eb5f6ed8bea76df90208dbe">XQSPIPSU_QSPIDMA_DST_I_DIS_TO_MEM_MASK</a>&nbsp;&nbsp;&nbsp;0X00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#553d272b3998c4103f8602a134dd3416">XQSPIPSU_QSPIDMA_DST_I_DIS_TO_STRM_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#38d3e72de424d610d1a4ba7e756a7a41">XQSPIPSU_QSPIDMA_DST_I_DIS_TO_STRM_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#5d445cbbacf5e7f7814394a647048753">XQSPIPSU_QSPIDMA_DST_I_DIS_TO_STRM_MASK</a>&nbsp;&nbsp;&nbsp;0X00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#317eb7eada64f4e30315f49657a38949">XQSPIPSU_QSPIDMA_DST_I_DIS_AXI_BRESP_ERR_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#7663feb16b8ad4dba7f262a748af9652">XQSPIPSU_QSPIDMA_DST_I_DIS_AXI_BRESP_ERR_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#99b75e585ce2840824d1e9d790105db1">XQSPIPSU_QSPIDMA_DST_I_DIS_AXI_BRESP_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0X00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#b1cfba74030795a9d9bd4981a96edd6a">XQSPIPSU_QSPIDMA_DST_I_DIS_DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#ec84e5cfb4961bf4c918440383cbb273">XQSPIPSU_QSPIDMA_DST_I_DIS_DONE_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#8d696592ac957f47bafe4522797f3952">XQSPIPSU_QSPIDMA_DST_I_DIS_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0X00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#30ca967a9288020ef44470e6f09c2b6b">XQSPIPSU_QSPIDMA_DST_IMR_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000720</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#36001fb8f1e1114d177df1509e1c3740">XQSPIPSU_QSPIDMA_DST_IMR_FIFO_OF_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#3948a56db7c8931eb274ace756b8d14f">XQSPIPSU_QSPIDMA_DST_IMR_FIFO_OF_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#b3a0e6796ca7fec16f480bf634851261">XQSPIPSU_QSPIDMA_DST_IMR_FIFO_OF_MASK</a>&nbsp;&nbsp;&nbsp;0X00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#eb05ec0712faeb5750de793e5b253d1d">XQSPIPSU_QSPIDMA_DST_IMR_INVALID_APB_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#bfcd19f2bb7aff5f17d8c35ffe4ac774">XQSPIPSU_QSPIDMA_DST_IMR_INVALID_APB_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#b6c4685faa0de3fde0197afd7a78524a">XQSPIPSU_QSPIDMA_DST_IMR_INVALID_APB_MASK</a>&nbsp;&nbsp;&nbsp;0X00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#4664b7dfcd237f2d5d978943a5656767">XQSPIPSU_QSPIDMA_DST_IMR_THRESHOLD_HIT_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#5e2523f73d68d423a45f5bfadc9b950d">XQSPIPSU_QSPIDMA_DST_IMR_THRESHOLD_HIT_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#f247424d4cf6853321661c1877da9be2">XQSPIPSU_QSPIDMA_DST_IMR_THRESHOLD_HIT_MASK</a>&nbsp;&nbsp;&nbsp;0X00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#d480db440b9c2807d461ba1ba56d4bb5">XQSPIPSU_QSPIDMA_DST_IMR_TO_MEM_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#a736fba149e752cdde498124580e55d1">XQSPIPSU_QSPIDMA_DST_IMR_TO_MEM_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#3d646ef6c15472ce4f88938f7f2dccd9">XQSPIPSU_QSPIDMA_DST_IMR_TO_MEM_MASK</a>&nbsp;&nbsp;&nbsp;0X00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#4980e2d421892b46b5cbfc210dd87729">XQSPIPSU_QSPIDMA_DST_IMR_TO_STRM_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#ebb5419ad726384a6848b0b55f0f4dd5">XQSPIPSU_QSPIDMA_DST_IMR_TO_STRM_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#a7e0f93ceb34aaf37b4857a97ae672aa">XQSPIPSU_QSPIDMA_DST_IMR_TO_STRM_MASK</a>&nbsp;&nbsp;&nbsp;0X00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#984702f55e65c5642b5167ecabfbc8bd">XQSPIPSU_QSPIDMA_DST_IMR_AXI_BRESP_ERR_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#0516b4f83c13a92b9a1fb573bc76ee3b">XQSPIPSU_QSPIDMA_DST_IMR_AXI_BRESP_ERR_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#92dae3bbaf433837decaf2230f98a349">XQSPIPSU_QSPIDMA_DST_IMR_AXI_BRESP_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0X00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#c0c24155205170453c5dbd63b18846fc">XQSPIPSU_QSPIDMA_DST_IMR_DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#73b84eeb2e5b5cae116d482e6a55b5bd">XQSPIPSU_QSPIDMA_DST_IMR_DONE_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#7cab8cf8712279ec34decec6b6539095">XQSPIPSU_QSPIDMA_DST_IMR_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0X00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#d11e1e53c55440afa41685846b74c9c7">XQSPIPSU_QSPIDMA_DST_CTRL2_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000724</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#f6ba9bfc54f1b6247e7472ae40399229">XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMASA_SHIFT</a>&nbsp;&nbsp;&nbsp;27</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#674b6e955b0141456482625acfbbf8b8">XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMASA_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#fb77b58d816db5e0a21a532a1f9280fb">XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMASA_MASK</a>&nbsp;&nbsp;&nbsp;0X08000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#2a1f9350cc7eeed3a973be727ab648e1">XQSPIPSU_QSPIDMA_DST_CTRL2_AWCACHE_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#8ea8b60dbc73aa86862346d22ed39b1f">XQSPIPSU_QSPIDMA_DST_CTRL2_AWCACHE_WIDTH</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#723b7c6f984082e38c0bf95437f7af2f">XQSPIPSU_QSPIDMA_DST_CTRL2_AWCACHE_MASK</a>&nbsp;&nbsp;&nbsp;0X07000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#a64694cd2bf08584586602226da3e9a6">XQSPIPSU_QSPIDMA_DST_CTRL2_TO_EN_SHIFT</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#9bb0cac2e01610356e88015c4d2f3b07">XQSPIPSU_QSPIDMA_DST_CTRL2_TO_EN_WIDTH</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#f24745d9cf69ffc80acee7e67f156d3d">XQSPIPSU_QSPIDMA_DST_CTRL2_TO_EN_MASK</a>&nbsp;&nbsp;&nbsp;0X00400000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#b2098e43b3d2b1be9d24ad18510c92a1">XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMAB_SHIFT</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#98632b410fbfefd80e247d3c8f7d93ab">XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMAB_WIDTH</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#b75d9101cd044cf3df45c81f304811e3">XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMAB_MASK</a>&nbsp;&nbsp;&nbsp;0X00380000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#f2944b6cc7145d005fc5c2b18224b587">XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMAA_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#0a1af0bab0712b0e003d5349988a4c7d">XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMAA_WIDTH</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#99d0e899aaaa748f7d862dc1b81d6320">XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMAA_MASK</a>&nbsp;&nbsp;&nbsp;0X00070000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#eaa0a80cbb576e4a7aa4d00e99b02a86">XQSPIPSU_QSPIDMA_DST_CTRL2_TO_PRE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#ea4fa96349afdb779cd1f88829bad949">XQSPIPSU_QSPIDMA_DST_CTRL2_TO_PRE_WIDTH</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#9b985b0ced7d6e790eaa6f5804efca84">XQSPIPSU_QSPIDMA_DST_CTRL2_TO_PRE_MASK</a>&nbsp;&nbsp;&nbsp;0X0000FFF0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#0389e85e43dc1dda200917545858b8b9">XQSPIPSU_QSPIDMA_DST_CTRL2_MAX_OUTS_CMDS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#523751055658607c8b40048ef550c80c">XQSPIPSU_QSPIDMA_DST_CTRL2_MAX_OUTS_CMDS_WIDTH</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#cd88b1d57388f468a09208ed57e002aa">XQSPIPSU_QSPIDMA_DST_CTRL2_MAX_OUTS_CMDS_MASK</a>&nbsp;&nbsp;&nbsp;0X0000000F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#39b0151b1cd09cb2da8d67efeb8ec0cb">XQSPIPSU_QSPIDMA_DST_ADDR_MSB_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000728</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#eb726c5a408170ae0e1f00661a4bf41c">XQSPIPSU_QSPIDMA_DST_ADDR_MSB_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#26f769aa9e3c62220857e6db8c1e2212">XQSPIPSU_QSPIDMA_DST_ADDR_MSB_WIDTH</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#f4839ea4b806727ffd8cbd72c96eb82e">XQSPIPSU_QSPIDMA_DST_ADDR_MSB_MASK</a>&nbsp;&nbsp;&nbsp;0X00000FFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#4332dd0868d1843ae3a49d74844d2a8f">XQSPIPSU_QSPIDMA_FUTURE_ECO_OFFSET</a>&nbsp;&nbsp;&nbsp;0X00000EFC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#bdb224d4fe165442dd8bb5a86215a522">XQSPIPSU_QSPIDMA_FUTURE_ECO_VAL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#07a8c2c8600afaaabed4bf1bd9899205">XQSPIPSU_QSPIDMA_FUTURE_ECO_VAL_WIDTH</a>&nbsp;&nbsp;&nbsp;32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#706a6f83a128361fb2cf5383ede70157">XQSPIPSU_QSPIDMA_FUTURE_ECO_VAL_MASK</a>&nbsp;&nbsp;&nbsp;0XFFFFFFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#a8a6c468b32dd07920d5a47ec6294d79">XQSPIPSU_GENFIFO_IMM_DATA_MASK</a>&nbsp;&nbsp;&nbsp;0xFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#8930f017944733f989480fc03e46e955">XQSPIPSU_GENFIFO_DATA_XFER</a>&nbsp;&nbsp;&nbsp;0x100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#1e6b755ed1a7cae36ad77edb1d2056f9">XQSPIPSU_GENFIFO_EXP</a>&nbsp;&nbsp;&nbsp;0x200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#2312f75bef62f389637acc6c0fe98203">XQSPIPSU_GENFIFO_MODE_SPI</a>&nbsp;&nbsp;&nbsp;0x400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#8261c65f81af4f5d8f8d8419bd9ce16a">XQSPIPSU_GENFIFO_MODE_DUALSPI</a>&nbsp;&nbsp;&nbsp;0x800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#76cec7e7ee7d81ad88cac1519ccdb793">XQSPIPSU_GENFIFO_MODE_QUADSPI</a>&nbsp;&nbsp;&nbsp;0xC00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#b6c734f8a89112c745ae85724c0f9198">XQSPIPSU_GENFIFO_MODE_MASK</a>&nbsp;&nbsp;&nbsp;0xC00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#0c7666c8ca9186ce3f3d280ab860abde">XQSPIPSU_GENFIFO_CS_LOWER</a>&nbsp;&nbsp;&nbsp;0x1000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#d075b4d54b892f2e754bbd2ecb9eb2c4">XQSPIPSU_GENFIFO_CS_UPPER</a>&nbsp;&nbsp;&nbsp;0x2000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#9140bced719aeb6650ee67bd82bb7bca">XQSPIPSU_GENFIFO_BUS_LOWER</a>&nbsp;&nbsp;&nbsp;0x4000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#90863432a0e1c93a8d3c4840a5046312">XQSPIPSU_GENFIFO_BUS_UPPER</a>&nbsp;&nbsp;&nbsp;0x8000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#055def1a338a7bd5775e0aa4f8d703ae">XQSPIPSU_GENFIFO_BUS_BOTH</a>&nbsp;&nbsp;&nbsp;0xC000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#4b229d9980f3c61a508e61e97130dd93">XQSPIPSU_GENFIFO_BUS_MASK</a>&nbsp;&nbsp;&nbsp;0xC000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#5c63b41003c934914f57ec8da23faf1b">XQSPIPSU_GENFIFO_TX</a>&nbsp;&nbsp;&nbsp;0x10000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#cea0675b723cf9ad3f5eeaca3fb4d743">XQSPIPSU_GENFIFO_RX</a>&nbsp;&nbsp;&nbsp;0x20000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#b0b8b2f60b373ed19a823ff11cdefc7f">XQSPIPSU_GENFIFO_STRIPE</a>&nbsp;&nbsp;&nbsp;0x40000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#03a9a23c73098ede8c47263911488e37">XQSPIPSU_GENFIFO_POLL</a>&nbsp;&nbsp;&nbsp;0x80000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#c15438de9bb521c5731be71e6bc31ebb">XQspiPsu_In32</a>&nbsp;&nbsp;&nbsp;Xil_In32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#f9672b4f2ec43ccf15204998ff3df728">XQspiPsu_Out32</a>&nbsp;&nbsp;&nbsp;Xil_Out32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#b88bcdb0f53b21b79cd0805cfd14cb89">XQspiPsu_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XQspiPsu_In32((BaseAddress) + (RegOffset))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xqspipsu__hw_8h.html#584ee0482b95d3f49353438ca58fb180">XQspiPsu_WriteReg</a>(BaseAddress, RegOffset, RegisterValue)&nbsp;&nbsp;&nbsp;XQspiPsu_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="3366a39fc10295ec9048d83899e58dfa"></a><!-- doxytag: member="xqspipsu_hw.h::_XQSPIPSU_HW_H_" ref="3366a39fc10295ec9048d83899e58dfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _XQSPIPSU_HW_H_          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="49734e127e6359b15c1ce7f117748c36"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPS_BASEADDR" ref="49734e127e6359b15c1ce7f117748c36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_BASEADDR&nbsp;&nbsp;&nbsp;0XFF0F0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
QSPI Base Address
</div>
</div><p>
<a class="anchor" name="96889f957fdaacfd54de755e5ee65d63"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPS_EN_MASK" ref="96889f957fdaacfd54de755e5ee65d63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_EN_MASK&nbsp;&nbsp;&nbsp;0X00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b5bb698f82719c1ffdf5055dd5ebf939"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPS_EN_REG" ref="b5bb698f82719c1ffdf5055dd5ebf939" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_EN_REG&nbsp;&nbsp;&nbsp;( ( XQSPIPS_BASEADDR ) + 0X00000014 )          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPS_EN_REG
</div>
</div><p>
<a class="anchor" name="125c3a3536e6dca9a5f07f44d2d1e01a"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPS_EN_SHIFT" ref="125c3a3536e6dca9a5f07f44d2d1e01a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_EN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2313fb0e43c0f5eb2c95bd9a1260e22d"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPS_EN_WIDTH" ref="2313fb0e43c0f5eb2c95bd9a1260e22d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_EN_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="137198cf9ed99131ff88af7201399ebe"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_BASEADDR" ref="137198cf9ed99131ff88af7201399ebe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_BASEADDR&nbsp;&nbsp;&nbsp;0xFF0F0100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
GQSPI Base Address
</div>
</div><p>
<a class="anchor" name="48b3cc8b2d9935034b039aabfb073dd1"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_BAUD_RATE_DIV_MASK" ref="48b3cc8b2d9935034b039aabfb073dd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_BAUD_RATE_DIV_MASK&nbsp;&nbsp;&nbsp;0X00000038          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d64ffc186724c821d7cc55b4aeb49be1"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_BAUD_RATE_DIV_SHIFT" ref="d64ffc186724c821d7cc55b4aeb49be1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_BAUD_RATE_DIV_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="37f707d372fbcfc37c745ff62cd8fb8c"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_BAUD_RATE_DIV_WIDTH" ref="37f707d372fbcfc37c745ff62cd8fb8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_BAUD_RATE_DIV_WIDTH&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9fccb70fc5ea29d98c3f50dfe17c4e2b"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_CLK_PHA_MASK" ref="9fccb70fc5ea29d98c3f50dfe17c4e2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_CLK_PHA_MASK&nbsp;&nbsp;&nbsp;0X00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7187578088d1971acb50346b19635461"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_CLK_PHA_SHIFT" ref="7187578088d1971acb50346b19635461" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_CLK_PHA_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="30ce08292eb1293db101b2dda35c9788"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_CLK_PHA_WIDTH" ref="30ce08292eb1293db101b2dda35c9788" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_CLK_PHA_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0ba50355ead654fc778b5a499d1b0fcd"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_CLK_POL_MASK" ref="0ba50355ead654fc778b5a499d1b0fcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_CLK_POL_MASK&nbsp;&nbsp;&nbsp;0X00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="554d9029242094a23d3431e968d6c8c3"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_CLK_POL_SHIFT" ref="554d9029242094a23d3431e968d6c8c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_CLK_POL_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="16ef5f7f509807b0b13ad5726d9f74e8"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_CLK_POL_WIDTH" ref="16ef5f7f509807b0b13ad5726d9f74e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_CLK_POL_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d33bcd2c755cb68771f24f4734be5f33"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_EN_POLL_TO_MASK" ref="d33bcd2c755cb68771f24f4734be5f33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_EN_POLL_TO_MASK&nbsp;&nbsp;&nbsp;0X00100000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="81dae524dc35a12cfbb4651bb9560f0e"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_EN_POLL_TO_SHIFT" ref="81dae524dc35a12cfbb4651bb9560f0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_EN_POLL_TO_SHIFT&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f2ddbd54acd18f02b4672c2186312a0b"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_EN_POLL_TO_WIDTH" ref="f2ddbd54acd18f02b4672c2186312a0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_EN_POLL_TO_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="eac40499ca4034f931b2ea531a6013fc"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_ENDIAN_MASK" ref="eac40499ca4034f931b2ea531a6013fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_ENDIAN_MASK&nbsp;&nbsp;&nbsp;0X04000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d6ed4a02784f14b06fac16a09b68642c"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_ENDIAN_SHIFT" ref="d6ed4a02784f14b06fac16a09b68642c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_ENDIAN_SHIFT&nbsp;&nbsp;&nbsp;26          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="95de107fc3ee72382e02fd1adbb9fbd3"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_ENDIAN_WIDTH" ref="95de107fc3ee72382e02fd1adbb9fbd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_ENDIAN_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f73da674276d7ba7aca39bfe08f6b284"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_GEN_FIFO_START_MODE_MASK" ref="f73da674276d7ba7aca39bfe08f6b284" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_GEN_FIFO_START_MODE_MASK&nbsp;&nbsp;&nbsp;0X20000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e9d42317afd1df665f226893db2c415a"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_GEN_FIFO_START_MODE_SHIFT" ref="e9d42317afd1df665f226893db2c415a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_GEN_FIFO_START_MODE_SHIFT&nbsp;&nbsp;&nbsp;29          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6a23207d51d07830c00518b58c25b5a6"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_GEN_FIFO_START_MODE_WIDTH" ref="6a23207d51d07830c00518b58c25b5a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_GEN_FIFO_START_MODE_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="014fda4357af943315be062a5076c250"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_MODE_EN_DMA_MASK" ref="014fda4357af943315be062a5076c250" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_MODE_EN_DMA_MASK&nbsp;&nbsp;&nbsp;0X80000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="60acbb4fc55232d1fdcf12f88b7642a6"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_MODE_EN_MASK" ref="60acbb4fc55232d1fdcf12f88b7642a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_MODE_EN_MASK&nbsp;&nbsp;&nbsp;0XC0000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d2fafa33e883a7f13ddeecc632296253"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_MODE_EN_SHIFT" ref="d2fafa33e883a7f13ddeecc632296253" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_MODE_EN_SHIFT&nbsp;&nbsp;&nbsp;30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="49938026c5a387a152326b1d6b873f2f"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_MODE_EN_WIDTH" ref="49938026c5a387a152326b1d6b873f2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_MODE_EN_WIDTH&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1d76a2f706f3988da79345132e484303"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_OFFSET" ref="1d76a2f706f3988da79345132e484303" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_OFFSET&nbsp;&nbsp;&nbsp;0X00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_CFG
</div>
</div><p>
<a class="anchor" name="ee84f57a34e2430e16738110aa975deb"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_START_GEN_FIFO_MASK" ref="ee84f57a34e2430e16738110aa975deb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_START_GEN_FIFO_MASK&nbsp;&nbsp;&nbsp;0X10000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cb3f588d757d3e0c4747df0cfc57317d"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_START_GEN_FIFO_SHIFT" ref="cb3f588d757d3e0c4747df0cfc57317d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_START_GEN_FIFO_SHIFT&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c786c85b0506ab185104e641fc951715"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_START_GEN_FIFO_WIDTH" ref="c786c85b0506ab185104e641fc951715" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_START_GEN_FIFO_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="84bdb1d6152946bdcd559ea1b602356f"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_WP_HOLD_MASK" ref="84bdb1d6152946bdcd559ea1b602356f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_WP_HOLD_MASK&nbsp;&nbsp;&nbsp;0X00080000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="771373ef1eae2f3c9a82a04d3c0c358a"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_WP_HOLD_SHIFT" ref="771373ef1eae2f3c9a82a04d3c0c358a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_WP_HOLD_SHIFT&nbsp;&nbsp;&nbsp;19          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="95b22cb1e6ee4b22d96555e11a0347db"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_CFG_WP_HOLD_WIDTH" ref="95b22cb1e6ee4b22d96555e11a0347db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_WP_HOLD_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="977552f11dd3e4420b3b561de0750157"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_EN_MASK" ref="977552f11dd3e4420b3b561de0750157" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_EN_MASK&nbsp;&nbsp;&nbsp;0X00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5b7b95790bfeb5bfb3dfd63e4a5e76cc"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_EN_OFFSET" ref="5b7b95790bfeb5bfb3dfd63e4a5e76cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_EN_OFFSET&nbsp;&nbsp;&nbsp;0X00000014          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_EN_REG
</div>
</div><p>
<a class="anchor" name="af14751d681194856cd71ce71f72e170"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_EN_SHIFT" ref="af14751d681194856cd71ce71f72e170" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_EN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f1993fd33601de8e57bb2c9c33dd0ef6"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_EN_WIDTH" ref="f1993fd33601de8e57bb2c9c33dd0ef6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_EN_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c14f429fa7d15b5c4bf2808ed08e7120"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_FIFO_CTRL_OFFSET" ref="c14f429fa7d15b5c4bf2808ed08e7120" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_FIFO_CTRL_OFFSET&nbsp;&nbsp;&nbsp;0X0000004C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_FIFO_CTRL
</div>
</div><p>
<a class="anchor" name="636d32a41e6eb12228ab4544c8a89dd8"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_FIFO_CTRL_RST_GEN_FIFO_MASK" ref="636d32a41e6eb12228ab4544c8a89dd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_FIFO_CTRL_RST_GEN_FIFO_MASK&nbsp;&nbsp;&nbsp;0X00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8aa72ade570a1a72ac2fab8dde1e1b8d"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_FIFO_CTRL_RST_GEN_FIFO_SHIFT" ref="8aa72ade570a1a72ac2fab8dde1e1b8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_FIFO_CTRL_RST_GEN_FIFO_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c1c84b7591852289757c0c12f19f6824"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_FIFO_CTRL_RST_GEN_FIFO_WIDTH" ref="c1c84b7591852289757c0c12f19f6824" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_FIFO_CTRL_RST_GEN_FIFO_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cf6c7a98e1c31d8c041efac8b94eeb52"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_FIFO_CTRL_RST_RX_FIFO_MASK" ref="cf6c7a98e1c31d8c041efac8b94eeb52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_FIFO_CTRL_RST_RX_FIFO_MASK&nbsp;&nbsp;&nbsp;0X00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ad90f62d7eec225ddc1c3f295ca97f12"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_FIFO_CTRL_RST_RX_FIFO_SHIFT" ref="ad90f62d7eec225ddc1c3f295ca97f12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_FIFO_CTRL_RST_RX_FIFO_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f91054c38b75882abb7ae5d175eeca5d"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_FIFO_CTRL_RST_RX_FIFO_WIDTH" ref="f91054c38b75882abb7ae5d175eeca5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_FIFO_CTRL_RST_RX_FIFO_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d8ec48f6a6bdafe46c76289e9c11f877"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_FIFO_CTRL_RST_TX_FIFO_MASK" ref="d8ec48f6a6bdafe46c76289e9c11f877" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_FIFO_CTRL_RST_TX_FIFO_MASK&nbsp;&nbsp;&nbsp;0X00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4438ebabb66d07f63394c60474cb9a5b"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_FIFO_CTRL_RST_TX_FIFO_SHIFT" ref="4438ebabb66d07f63394c60474cb9a5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_FIFO_CTRL_RST_TX_FIFO_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1f0ff603545f3c59f2ae76c2e00be87c"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_FIFO_CTRL_RST_TX_FIFO_WIDTH" ref="1f0ff603545f3c59f2ae76c2e00be87c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_FIFO_CTRL_RST_TX_FIFO_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="07331f7d9961866bde081f89fe2c45c7"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GEN_FIFO_DATA_MASK" ref="07331f7d9961866bde081f89fe2c45c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GEN_FIFO_DATA_MASK&nbsp;&nbsp;&nbsp;0X000FFFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d18171abd29f127020e30dcdc01f2bc2"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GEN_FIFO_DATA_SHIFT" ref="d18171abd29f127020e30dcdc01f2bc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GEN_FIFO_DATA_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="fea2a1db0d2754b88eee5bda086319cc"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GEN_FIFO_DATA_WIDTH" ref="fea2a1db0d2754b88eee5bda086319cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GEN_FIFO_DATA_WIDTH&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3bfe2023b6a6ce56e9d13f130bd1c86d"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GEN_FIFO_OFFSET" ref="3bfe2023b6a6ce56e9d13f130bd1c86d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GEN_FIFO_OFFSET&nbsp;&nbsp;&nbsp;0X00000040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_GEN_FIFO
</div>
</div><p>
<a class="anchor" name="64f95a614341a1767e27cf852998c3c4"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GEN_FIFO_THRESHOLD_MASK" ref="64f95a614341a1767e27cf852998c3c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GEN_FIFO_THRESHOLD_MASK&nbsp;&nbsp;&nbsp;0X0000001F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b1a0209b2e67ec12bdbca254b3eb4bf7"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GEN_FIFO_THRESHOLD_RESET_VAL" ref="b1a0209b2e67ec12bdbca254b3eb4bf7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GEN_FIFO_THRESHOLD_RESET_VAL&nbsp;&nbsp;&nbsp;0X10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6d5959168d250e4f7494732ed29d65ce"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GEN_FIFO_THRESHOLD_SHIFT" ref="6d5959168d250e4f7494732ed29d65ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GEN_FIFO_THRESHOLD_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6cda67575b7282414c10d9ca86a014e6"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GEN_FIFO_THRESHOLD_WIDTH" ref="6cda67575b7282414c10d9ca86a014e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GEN_FIFO_THRESHOLD_WIDTH&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="055def1a338a7bd5775e0aa4f8d703ae"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GENFIFO_BUS_BOTH" ref="055def1a338a7bd5775e0aa4f8d703ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GENFIFO_BUS_BOTH&nbsp;&nbsp;&nbsp;0xC000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9140bced719aeb6650ee67bd82bb7bca"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GENFIFO_BUS_LOWER" ref="9140bced719aeb6650ee67bd82bb7bca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GENFIFO_BUS_LOWER&nbsp;&nbsp;&nbsp;0x4000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4b229d9980f3c61a508e61e97130dd93"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GENFIFO_BUS_MASK" ref="4b229d9980f3c61a508e61e97130dd93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GENFIFO_BUS_MASK&nbsp;&nbsp;&nbsp;0xC000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="90863432a0e1c93a8d3c4840a5046312"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GENFIFO_BUS_UPPER" ref="90863432a0e1c93a8d3c4840a5046312" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GENFIFO_BUS_UPPER&nbsp;&nbsp;&nbsp;0x8000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0c7666c8ca9186ce3f3d280ab860abde"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GENFIFO_CS_LOWER" ref="0c7666c8ca9186ce3f3d280ab860abde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GENFIFO_CS_LOWER&nbsp;&nbsp;&nbsp;0x1000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d075b4d54b892f2e754bbd2ecb9eb2c4"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GENFIFO_CS_UPPER" ref="d075b4d54b892f2e754bbd2ecb9eb2c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GENFIFO_CS_UPPER&nbsp;&nbsp;&nbsp;0x2000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8930f017944733f989480fc03e46e955"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GENFIFO_DATA_XFER" ref="8930f017944733f989480fc03e46e955" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GENFIFO_DATA_XFER&nbsp;&nbsp;&nbsp;0x100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1e6b755ed1a7cae36ad77edb1d2056f9"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GENFIFO_EXP" ref="1e6b755ed1a7cae36ad77edb1d2056f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GENFIFO_EXP&nbsp;&nbsp;&nbsp;0x200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a8a6c468b32dd07920d5a47ec6294d79"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GENFIFO_IMM_DATA_MASK" ref="a8a6c468b32dd07920d5a47ec6294d79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GENFIFO_IMM_DATA_MASK&nbsp;&nbsp;&nbsp;0xFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8261c65f81af4f5d8f8d8419bd9ce16a"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GENFIFO_MODE_DUALSPI" ref="8261c65f81af4f5d8f8d8419bd9ce16a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GENFIFO_MODE_DUALSPI&nbsp;&nbsp;&nbsp;0x800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b6c734f8a89112c745ae85724c0f9198"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GENFIFO_MODE_MASK" ref="b6c734f8a89112c745ae85724c0f9198" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GENFIFO_MODE_MASK&nbsp;&nbsp;&nbsp;0xC00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="76cec7e7ee7d81ad88cac1519ccdb793"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GENFIFO_MODE_QUADSPI" ref="76cec7e7ee7d81ad88cac1519ccdb793" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GENFIFO_MODE_QUADSPI&nbsp;&nbsp;&nbsp;0xC00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2312f75bef62f389637acc6c0fe98203"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GENFIFO_MODE_SPI" ref="2312f75bef62f389637acc6c0fe98203" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GENFIFO_MODE_SPI&nbsp;&nbsp;&nbsp;0x400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="03a9a23c73098ede8c47263911488e37"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GENFIFO_POLL" ref="03a9a23c73098ede8c47263911488e37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GENFIFO_POLL&nbsp;&nbsp;&nbsp;0x80000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cea0675b723cf9ad3f5eeaca3fb4d743"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GENFIFO_RX" ref="cea0675b723cf9ad3f5eeaca3fb4d743" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GENFIFO_RX&nbsp;&nbsp;&nbsp;0x20000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b0b8b2f60b373ed19a823ff11cdefc7f"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GENFIFO_STRIPE" ref="b0b8b2f60b373ed19a823ff11cdefc7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GENFIFO_STRIPE&nbsp;&nbsp;&nbsp;0x40000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5c63b41003c934914f57ec8da23faf1b"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GENFIFO_TX" ref="5c63b41003c934914f57ec8da23faf1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GENFIFO_TX&nbsp;&nbsp;&nbsp;0x10000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="fdd5572319c31ce9e0a4e2e34622c1d6"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GF_SNAPSHOT_MASK" ref="fdd5572319c31ce9e0a4e2e34622c1d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GF_SNAPSHOT_MASK&nbsp;&nbsp;&nbsp;0X000FFFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="dda8c30c269feb26bc40f588da2c6097"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GF_SNAPSHOT_OFFSET" ref="dda8c30c269feb26bc40f588da2c6097" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GF_SNAPSHOT_OFFSET&nbsp;&nbsp;&nbsp;0X00000060          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_GF_SNAPSHOT
</div>
</div><p>
<a class="anchor" name="93a3cc75451b27f6559983b76e18911e"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GF_SNAPSHOT_SHIFT" ref="93a3cc75451b27f6559983b76e18911e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GF_SNAPSHOT_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6ca954e0863135e1ba9b64cddc764f60"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GF_SNAPSHOT_WIDTH" ref="6ca954e0863135e1ba9b64cddc764f60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GF_SNAPSHOT_WIDTH&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5a8034417fd3c9846c968679c1cad859"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GF_THRESHOLD_OFFSET" ref="5a8034417fd3c9846c968679c1cad859" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GF_THRESHOLD_OFFSET&nbsp;&nbsp;&nbsp;0X00000050          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_GF_THRESHOLD
</div>
</div><p>
<a class="anchor" name="d50a54ee932051b2fed093ef6f2e8a12"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GPIO_OFFSET" ref="d50a54ee932051b2fed093ef6f2e8a12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GPIO_OFFSET&nbsp;&nbsp;&nbsp;0X00000030          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_GPIO
</div>
</div><p>
<a class="anchor" name="fc706224e94b8b9aae93d1bb14d244bd"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GPIO_WP_N_MASK" ref="fc706224e94b8b9aae93d1bb14d244bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GPIO_WP_N_MASK&nbsp;&nbsp;&nbsp;0X00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3718ed0573cff80c1dc16b604e4653b8"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GPIO_WP_N_SHIFT" ref="3718ed0573cff80c1dc16b604e4653b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GPIO_WP_N_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="eca62214455d6d5098a81d1ce1237a04"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_GPIO_WP_N_WIDTH" ref="eca62214455d6d5098a81d1ce1237a04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GPIO_WP_N_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c5ad3237e06b306dd09f876dc8a2445f"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_ALL_MASK" ref="c5ad3237e06b306dd09f876dc8a2445f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_ALL_MASK&nbsp;&nbsp;&nbsp;0X0FBE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7ff79fdfb738b1aa9da7da1b69efaf53"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_GENFIFOEMPTY_MASK" ref="7ff79fdfb738b1aa9da7da1b69efaf53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_GENFIFOEMPTY_MASK&nbsp;&nbsp;&nbsp;0X00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b8cd142762c6f566ea03bfb9dd9e26ee"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_GENFIFOEMPTY_SHIFT" ref="b8cd142762c6f566ea03bfb9dd9e26ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_GENFIFOEMPTY_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="69f98bbda5d969b0e344d1b214b12e94"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_GENFIFOEMPTY_WIDTH" ref="69f98bbda5d969b0e344d1b214b12e94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_GENFIFOEMPTY_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3aa9bfb67d633f855cf6309467b52fc5"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_GENFIFOFULL_MASK" ref="3aa9bfb67d633f855cf6309467b52fc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_GENFIFOFULL_MASK&nbsp;&nbsp;&nbsp;0X00000400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="713fffdd4fc3974eacf87cf57bef4d3f"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_GENFIFOFULL_SHIFT" ref="713fffdd4fc3974eacf87cf57bef4d3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_GENFIFOFULL_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8ff53f8472bc264a8e11fc23d98e8dcd"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_GENFIFOFULL_WIDTH" ref="8ff53f8472bc264a8e11fc23d98e8dcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_GENFIFOFULL_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="30efac42afa9c679fcb58d8a2b3fb5c5"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_GENFIFONOT_FULL_MASK" ref="30efac42afa9c679fcb58d8a2b3fb5c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_GENFIFONOT_FULL_MASK&nbsp;&nbsp;&nbsp;0X00000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="049c752447cb8923454ec7cb11a77bac"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_GENFIFONOT_FULL_SHIFT" ref="049c752447cb8923454ec7cb11a77bac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_GENFIFONOT_FULL_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="627a709f65e7776f529d69ffc2013d7b"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_GENFIFONOT_FULL_WIDTH" ref="627a709f65e7776f529d69ffc2013d7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_GENFIFONOT_FULL_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5eb684785dfb0a249b18126089624b91"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_OFFSET" ref="5eb684785dfb0a249b18126089624b91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_OFFSET&nbsp;&nbsp;&nbsp;0X0000000C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_IDR
</div>
</div><p>
<a class="anchor" name="8e9d89f1bda9e54e94ff046d3ecc7bae"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_POLL_TIME_EXPIRE_MASK" ref="8e9d89f1bda9e54e94ff046d3ecc7bae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_POLL_TIME_EXPIRE_MASK&nbsp;&nbsp;&nbsp;0X00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8cd4e034aa2fef80f18f13ed427054a7"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_POLL_TIME_EXPIRE_SHIFT" ref="8cd4e034aa2fef80f18f13ed427054a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_POLL_TIME_EXPIRE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="92255aa3166be0f92ad40cdfb118b641"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_POLL_TIME_EXPIRE_WIDTH" ref="92255aa3166be0f92ad40cdfb118b641" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_POLL_TIME_EXPIRE_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="dec77ed3456965cb1d5eff277ee3d033"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_RXEMPTY_MASK" ref="dec77ed3456965cb1d5eff277ee3d033" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_RXEMPTY_MASK&nbsp;&nbsp;&nbsp;0X00000800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="02b4569f0b80bf6f60ff2a71a2dc39b9"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_RXEMPTY_SHIFT" ref="02b4569f0b80bf6f60ff2a71a2dc39b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_RXEMPTY_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ebc9edf79074885ff77e4f985095fd50"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_RXEMPTY_WIDTH" ref="ebc9edf79074885ff77e4f985095fd50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_RXEMPTY_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ee75941a2e175942356db9716a116df7"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_RXFULL_MASK" ref="ee75941a2e175942356db9716a116df7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_RXFULL_MASK&nbsp;&nbsp;&nbsp;0X00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="198b57421e658f174db74fe7de2aee54"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_RXFULL_SHIFT" ref="198b57421e658f174db74fe7de2aee54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_RXFULL_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="afbbe1eabc3697e78f35cfef8c95dd24"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_RXFULL_WIDTH" ref="afbbe1eabc3697e78f35cfef8c95dd24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_RXFULL_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c2702dd262b8a4d08c70a4b1f9eaac7e"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_RXNEMPTY_MASK" ref="c2702dd262b8a4d08c70a4b1f9eaac7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_RXNEMPTY_MASK&nbsp;&nbsp;&nbsp;0X00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c558673fbec3d68729349ce4330cbecb"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_RXNEMPTY_SHIFT" ref="c558673fbec3d68729349ce4330cbecb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_RXNEMPTY_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d5a663c93d8e3be7ac427fc24643a5f0"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_RXNEMPTY_WIDTH" ref="d5a663c93d8e3be7ac427fc24643a5f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_RXNEMPTY_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="bc6a96e745d9dadc68a8703a0ca46136"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_TXEMPTY_MASK" ref="bc6a96e745d9dadc68a8703a0ca46136" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_TXEMPTY_MASK&nbsp;&nbsp;&nbsp;0X00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a852f2d66139b8f643e0d7229d0fc678"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_TXEMPTY_SHIFT" ref="a852f2d66139b8f643e0d7229d0fc678" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_TXEMPTY_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a12869c10c832ce654fc31128ef422c2"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_TXEMPTY_WIDTH" ref="a12869c10c832ce654fc31128ef422c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_TXEMPTY_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b5ccffba2efc6db9680052c18cfa6762"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_TXFULL_MASK" ref="b5ccffba2efc6db9680052c18cfa6762" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_TXFULL_MASK&nbsp;&nbsp;&nbsp;0X00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f096ed6387f093582d64c738bf432c9f"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_TXFULL_SHIFT" ref="f096ed6387f093582d64c738bf432c9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_TXFULL_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6485347e92b591d67a46a58801cfb76d"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_TXFULL_WIDTH" ref="6485347e92b591d67a46a58801cfb76d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_TXFULL_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d8264f6b3a67886b80e596935393e2ad"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_TXNOT_FULL_MASK" ref="d8264f6b3a67886b80e596935393e2ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_TXNOT_FULL_MASK&nbsp;&nbsp;&nbsp;0X00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c199858ca94fddec314c837c6e012dc2"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_TXNOT_FULL_SHIFT" ref="c199858ca94fddec314c837c6e012dc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_TXNOT_FULL_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c4a1915b0626096a00265c1d6574ffac"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IDR_TXNOT_FULL_WIDTH" ref="c4a1915b0626096a00265c1d6574ffac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_TXNOT_FULL_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0ca8a77a99447ebec472fa5616aaf075"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_GENFIFOEMPTY_MASK" ref="0ca8a77a99447ebec472fa5616aaf075" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_GENFIFOEMPTY_MASK&nbsp;&nbsp;&nbsp;0X00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="18a196026bbb30c0be2b7f563f1ef514"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_GENFIFOEMPTY_SHIFT" ref="18a196026bbb30c0be2b7f563f1ef514" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_GENFIFOEMPTY_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8832469d79138702ee460d8dfdc39cd5"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_GENFIFOEMPTY_WIDTH" ref="8832469d79138702ee460d8dfdc39cd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_GENFIFOEMPTY_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3917dc8f00c02319d3d388cf7053f12d"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_GENFIFOFULL_MASK" ref="3917dc8f00c02319d3d388cf7053f12d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_GENFIFOFULL_MASK&nbsp;&nbsp;&nbsp;0X00000400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5c8c577496c48738f26eca00fbeb2997"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_GENFIFOFULL_SHIFT" ref="5c8c577496c48738f26eca00fbeb2997" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_GENFIFOFULL_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6f92b0d136c51e7566363fe3398dcda7"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_GENFIFOFULL_WIDTH" ref="6f92b0d136c51e7566363fe3398dcda7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_GENFIFOFULL_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="92a75418a3aaf26104c0a013ddabad19"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_GENFIFONOT_FULL_MASK" ref="92a75418a3aaf26104c0a013ddabad19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_GENFIFONOT_FULL_MASK&nbsp;&nbsp;&nbsp;0X00000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1b49b036b952ff81f0e74a5ab4d03e8b"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_GENFIFONOT_FULL_SHIFT" ref="1b49b036b952ff81f0e74a5ab4d03e8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_GENFIFONOT_FULL_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="86506cfcdd6165f72907eacd01e649c5"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_GENFIFONOT_FULL_WIDTH" ref="86506cfcdd6165f72907eacd01e649c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_GENFIFONOT_FULL_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b8e3a4621239cb556fc8acdd0a6d10b6"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_OFFSET" ref="b8e3a4621239cb556fc8acdd0a6d10b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_OFFSET&nbsp;&nbsp;&nbsp;0X00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_IER
</div>
</div><p>
<a class="anchor" name="7e56e82bc0cf983a788abf916a648244"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_POLL_TIME_EXPIRE_MASK" ref="7e56e82bc0cf983a788abf916a648244" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_POLL_TIME_EXPIRE_MASK&nbsp;&nbsp;&nbsp;0X00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="344cae10f68de138962c4fae7746880d"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_POLL_TIME_EXPIRE_SHIFT" ref="344cae10f68de138962c4fae7746880d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_POLL_TIME_EXPIRE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="41dd4af0f034e73ab8508450efb110df"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_POLL_TIME_EXPIRE_WIDTH" ref="41dd4af0f034e73ab8508450efb110df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_POLL_TIME_EXPIRE_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="83d2877403883d73ba27978f8a66af0d"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_RXEMPTY_MASK" ref="83d2877403883d73ba27978f8a66af0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_RXEMPTY_MASK&nbsp;&nbsp;&nbsp;0X00000800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9f244e10a82deaa7faf6b30480aea7e5"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_RXEMPTY_SHIFT" ref="9f244e10a82deaa7faf6b30480aea7e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_RXEMPTY_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7e54d921015916bccc3dc9d808962218"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_RXEMPTY_WIDTH" ref="7e54d921015916bccc3dc9d808962218" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_RXEMPTY_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a5280c9a17c4e4d407af7bdf9fbb9e65"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_RXFULL_MASK" ref="a5280c9a17c4e4d407af7bdf9fbb9e65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_RXFULL_MASK&nbsp;&nbsp;&nbsp;0X00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6ebb4704d617d04ca285b961a5f71314"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_RXFULL_SHIFT" ref="6ebb4704d617d04ca285b961a5f71314" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_RXFULL_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="317fad3c0f08202172d5ac7828ba5761"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_RXFULL_WIDTH" ref="317fad3c0f08202172d5ac7828ba5761" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_RXFULL_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b0db03f42761412d147a24f70d622bef"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_RXNEMPTY_MASK" ref="b0db03f42761412d147a24f70d622bef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_RXNEMPTY_MASK&nbsp;&nbsp;&nbsp;0X00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="37c907c28cfac57681aac4f3d2cc800e"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_RXNEMPTY_SHIFT" ref="37c907c28cfac57681aac4f3d2cc800e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_RXNEMPTY_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8cbd7d48ffb1fec6de2e0f1d4021b1eb"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_RXNEMPTY_WIDTH" ref="8cbd7d48ffb1fec6de2e0f1d4021b1eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_RXNEMPTY_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6c158b9b577de62df32984fa3277239c"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_TXEMPTY_MASK" ref="6c158b9b577de62df32984fa3277239c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_TXEMPTY_MASK&nbsp;&nbsp;&nbsp;0X00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9a5c54481edf87eafb22dacb3a5f43b4"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_TXEMPTY_SHIFT" ref="9a5c54481edf87eafb22dacb3a5f43b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_TXEMPTY_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="92cbce0e114256e442411b5aec9511f8"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_TXEMPTY_WIDTH" ref="92cbce0e114256e442411b5aec9511f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_TXEMPTY_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4cdf7f8891dbc5262b863311e861d0f5"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_TXFULL_MASK" ref="4cdf7f8891dbc5262b863311e861d0f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_TXFULL_MASK&nbsp;&nbsp;&nbsp;0X00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="61d414723ff949466d8262cb09aa1d6c"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_TXFULL_SHIFT" ref="61d414723ff949466d8262cb09aa1d6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_TXFULL_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="94ef816765a6bc8ed702a9509181e88c"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_TXFULL_WIDTH" ref="94ef816765a6bc8ed702a9509181e88c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_TXFULL_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="15b5075d4c943c71682b5aec6265e3ec"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_TXNOT_FULL_MASK" ref="15b5075d4c943c71682b5aec6265e3ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_TXNOT_FULL_MASK&nbsp;&nbsp;&nbsp;0X00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1ed916045c6867cc83765192cb2e0de4"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_TXNOT_FULL_SHIFT" ref="1ed916045c6867cc83765192cb2e0de4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_TXNOT_FULL_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="95c3565a4276ddc0d8e12215eec7b4aa"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IER_TXNOT_FULL_WIDTH" ref="95c3565a4276ddc0d8e12215eec7b4aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_TXNOT_FULL_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="168b7548d332ccdbbdc64cda2e5b7264"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_GENFIFOEMPTY_MASK" ref="168b7548d332ccdbbdc64cda2e5b7264" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_GENFIFOEMPTY_MASK&nbsp;&nbsp;&nbsp;0X00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6c763dd851fea56cc4ad4621c80ab00c"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_GENFIFOEMPTY_SHIFT" ref="6c763dd851fea56cc4ad4621c80ab00c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_GENFIFOEMPTY_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4355b784b5fa03e0e1e6bb71082ca9bb"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_GENFIFOEMPTY_WIDTH" ref="4355b784b5fa03e0e1e6bb71082ca9bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_GENFIFOEMPTY_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1d82132b380817721395622000d6174d"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_GENFIFOFULL_MASK" ref="1d82132b380817721395622000d6174d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_GENFIFOFULL_MASK&nbsp;&nbsp;&nbsp;0X00000400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="eb9c7061650a9e261fe30871e9957281"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_GENFIFOFULL_SHIFT" ref="eb9c7061650a9e261fe30871e9957281" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_GENFIFOFULL_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="df9c01b9a4478556933082bc03189e3e"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_GENFIFOFULL_WIDTH" ref="df9c01b9a4478556933082bc03189e3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_GENFIFOFULL_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="31959d17fdf5bffc0ec12b9b2ae9a1f1"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_GENFIFONOT_FULL_MASK" ref="31959d17fdf5bffc0ec12b9b2ae9a1f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_GENFIFONOT_FULL_MASK&nbsp;&nbsp;&nbsp;0X00000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="890cda7177e5295b10615e1464e74bdf"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_GENFIFONOT_FULL_SHIFT" ref="890cda7177e5295b10615e1464e74bdf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_GENFIFONOT_FULL_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0cde2c77110d998919e66d3cb2c9f65d"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_GENFIFONOT_FULL_WIDTH" ref="0cde2c77110d998919e66d3cb2c9f65d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_GENFIFONOT_FULL_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1711ff533a11dd37b3d72056050025e5"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_OFFSET" ref="1711ff533a11dd37b3d72056050025e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_OFFSET&nbsp;&nbsp;&nbsp;0X00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_IMR
</div>
</div><p>
<a class="anchor" name="6b1f2d368f0fd7b06adf8781d1a9837e"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_POLL_TIME_EXPIRE_MASK" ref="6b1f2d368f0fd7b06adf8781d1a9837e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_POLL_TIME_EXPIRE_MASK&nbsp;&nbsp;&nbsp;0X00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="01e8bf0051bc67f9806ea33866163a9c"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_POLL_TIME_EXPIRE_SHIFT" ref="01e8bf0051bc67f9806ea33866163a9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_POLL_TIME_EXPIRE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="81be6689170270886c5deea126e8faff"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_POLL_TIME_EXPIRE_WIDTH" ref="81be6689170270886c5deea126e8faff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_POLL_TIME_EXPIRE_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a05f1119dc47f4e498017a0ec00cf7f6"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_RXEMPTY_MASK" ref="a05f1119dc47f4e498017a0ec00cf7f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_RXEMPTY_MASK&nbsp;&nbsp;&nbsp;0X00000800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5981d36a9fe0e865d504f31a8d639c0f"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_RXEMPTY_SHIFT" ref="5981d36a9fe0e865d504f31a8d639c0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_RXEMPTY_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c9d661b97c366df6fbbe75a86c510bfb"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_RXEMPTY_WIDTH" ref="c9d661b97c366df6fbbe75a86c510bfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_RXEMPTY_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="dc2b998de7a0553d2a7fbf46ed7a77a4"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_RXFULL_MASK" ref="dc2b998de7a0553d2a7fbf46ed7a77a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_RXFULL_MASK&nbsp;&nbsp;&nbsp;0X00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ec1a53dee68e0b14842ec9f41079d45a"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_RXFULL_SHIFT" ref="ec1a53dee68e0b14842ec9f41079d45a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_RXFULL_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7a363be77ba1868e042eab54175f4e8f"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_RXFULL_WIDTH" ref="7a363be77ba1868e042eab54175f4e8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_RXFULL_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e7dbd0d93d57a53e985eac025e204891"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_RXNEMPTY_MASK" ref="e7dbd0d93d57a53e985eac025e204891" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_RXNEMPTY_MASK&nbsp;&nbsp;&nbsp;0X00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="252089511474b376379e21d03324b338"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_RXNEMPTY_SHIFT" ref="252089511474b376379e21d03324b338" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_RXNEMPTY_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1d8de28ed67afd33cefe17c5218a331a"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_RXNEMPTY_WIDTH" ref="1d8de28ed67afd33cefe17c5218a331a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_RXNEMPTY_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="bfb51b6802fff87a97635bff17bfda93"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_TXEMPTY_MASK" ref="bfb51b6802fff87a97635bff17bfda93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_TXEMPTY_MASK&nbsp;&nbsp;&nbsp;0X00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4c58fb9c4d2200e242ff450126ec16e8"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_TXEMPTY_SHIFT" ref="4c58fb9c4d2200e242ff450126ec16e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_TXEMPTY_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b084b88249b77c770060053bd181a792"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_TXEMPTY_WIDTH" ref="b084b88249b77c770060053bd181a792" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_TXEMPTY_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="62c0013d297f0e5d341514fa3dbdfc4a"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_TXFULL_MASK" ref="62c0013d297f0e5d341514fa3dbdfc4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_TXFULL_MASK&nbsp;&nbsp;&nbsp;0X00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="59e00c301549fa522b7eb40dd9e25171"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_TXFULL_SHIFT" ref="59e00c301549fa522b7eb40dd9e25171" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_TXFULL_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e36a91f727b1d1f5b675407c3e00b1b1"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_TXFULL_WIDTH" ref="e36a91f727b1d1f5b675407c3e00b1b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_TXFULL_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6249d92bfccaccc3680ad8287d34ad05"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_TXNOT_FULL_MASK" ref="6249d92bfccaccc3680ad8287d34ad05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_TXNOT_FULL_MASK&nbsp;&nbsp;&nbsp;0X00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ff16e4c8ff170a151a1bd453730f6ac5"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_TXNOT_FULL_SHIFT" ref="ff16e4c8ff170a151a1bd453730f6ac5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_TXNOT_FULL_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="af29b6f35625908251f087f7b797c5a0"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_IMR_TXNOT_FULL_WIDTH" ref="af29b6f35625908251f087f7b797c5a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_TXNOT_FULL_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c15438de9bb521c5731be71e6bc31ebb"></a><!-- doxytag: member="xqspipsu_hw.h::XQspiPsu_In32" ref="c15438de9bb521c5731be71e6bc31ebb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQspiPsu_In32&nbsp;&nbsp;&nbsp;Xil_In32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e7928789ab182d71a0360c50c04cfb64"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_GENFIFOEMPTY_MASK" ref="e7928789ab182d71a0360c50c04cfb64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_GENFIFOEMPTY_MASK&nbsp;&nbsp;&nbsp;0X00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a27a4168a18193d5afee00109049a4dc"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_GENFIFOEMPTY_SHIFT" ref="a27a4168a18193d5afee00109049a4dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_GENFIFOEMPTY_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e8dfd0d31ed4afd6d6a31c822ffe9d0c"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_GENFIFOEMPTY_WIDTH" ref="e8dfd0d31ed4afd6d6a31c822ffe9d0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_GENFIFOEMPTY_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cfa64727ceb72b9607544e92c4076582"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_GENFIFOFULL_MASK" ref="cfa64727ceb72b9607544e92c4076582" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_GENFIFOFULL_MASK&nbsp;&nbsp;&nbsp;0X00000400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f4d2280070de1ccdfcb84868bbcb71ff"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_GENFIFOFULL_SHIFT" ref="f4d2280070de1ccdfcb84868bbcb71ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_GENFIFOFULL_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5c041cc59a45645cddfa6d642e72ff1c"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_GENFIFOFULL_WIDTH" ref="5c041cc59a45645cddfa6d642e72ff1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_GENFIFOFULL_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="391f5e49d75dcfa36e3a87602f8bd041"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_GENFIFONOT_FULL_MASK" ref="391f5e49d75dcfa36e3a87602f8bd041" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_GENFIFONOT_FULL_MASK&nbsp;&nbsp;&nbsp;0X00000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="858bc0bec834ca6fbd0391344f05baf3"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_GENFIFONOT_FULL_SHIFT" ref="858bc0bec834ca6fbd0391344f05baf3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_GENFIFONOT_FULL_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f91ae38e48600a5e5bdbdcd7c87ac916"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_GENFIFONOT_FULL_WIDTH" ref="f91ae38e48600a5e5bdbdcd7c87ac916" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_GENFIFONOT_FULL_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="dae24d033fb12577e3e4eda5427a950a"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_OFFSET" ref="dae24d033fb12577e3e4eda5427a950a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_OFFSET&nbsp;&nbsp;&nbsp;0X00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_ISR
</div>
</div><p>
<a class="anchor" name="52002b54521a589354a12413d6037f55"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_POLL_TIME_EXPIRE_MASK" ref="52002b54521a589354a12413d6037f55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_POLL_TIME_EXPIRE_MASK&nbsp;&nbsp;&nbsp;0X00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6aeff30c8cc063b806b28cafcfef970e"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_POLL_TIME_EXPIRE_SHIFT" ref="6aeff30c8cc063b806b28cafcfef970e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_POLL_TIME_EXPIRE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6670316b327a116df182dae3c7ef14b5"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_POLL_TIME_EXPIRE_WIDTH" ref="6670316b327a116df182dae3c7ef14b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_POLL_TIME_EXPIRE_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="fa1357dd40fff82a11471d589edc8c24"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_RXEMPTY_MASK" ref="fa1357dd40fff82a11471d589edc8c24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_RXEMPTY_MASK&nbsp;&nbsp;&nbsp;0X00000800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cd6a2bb2a65244bdd203cb9d6106f9bd"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_RXEMPTY_SHIFT" ref="cd6a2bb2a65244bdd203cb9d6106f9bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_RXEMPTY_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="bca87ef79796944b674376eb004962aa"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_RXEMPTY_WIDTH" ref="bca87ef79796944b674376eb004962aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_RXEMPTY_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b7c9ec748efb6603c9e08ab6c4a19562"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_RXFULL_MASK" ref="b7c9ec748efb6603c9e08ab6c4a19562" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_RXFULL_MASK&nbsp;&nbsp;&nbsp;0X00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5614fb7c43f2295625a1d8ee93a6e0ce"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_RXFULL_SHIFT" ref="5614fb7c43f2295625a1d8ee93a6e0ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_RXFULL_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="68214e35f32f4ce49ab14967949a07ed"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_RXFULL_WIDTH" ref="68214e35f32f4ce49ab14967949a07ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_RXFULL_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="fbb29916b8d3ac4a6a09d4a414f712c8"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_RXNEMPTY_MASK" ref="fbb29916b8d3ac4a6a09d4a414f712c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_RXNEMPTY_MASK&nbsp;&nbsp;&nbsp;0X00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1f4f968a1d2a9c7b9134e34a4828160a"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_RXNEMPTY_SHIFT" ref="1f4f968a1d2a9c7b9134e34a4828160a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_RXNEMPTY_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="139c17d2d7819552d7d46dda45b2705e"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_RXNEMPTY_WIDTH" ref="139c17d2d7819552d7d46dda45b2705e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_RXNEMPTY_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b83d8828517dda57f65d558cc4b11a40"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_TXEMPTY_MASK" ref="b83d8828517dda57f65d558cc4b11a40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_TXEMPTY_MASK&nbsp;&nbsp;&nbsp;0X00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a4941eb6f67e9800ed4f03418b04c81e"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_TXEMPTY_SHIFT" ref="a4941eb6f67e9800ed4f03418b04c81e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_TXEMPTY_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a914a82f6076b9a807d5dd4e0565e69f"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_TXEMPTY_WIDTH" ref="a914a82f6076b9a807d5dd4e0565e69f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_TXEMPTY_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1e41fe64461cbcea181cbde6ee2d0600"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_TXFULL_MASK" ref="1e41fe64461cbcea181cbde6ee2d0600" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_TXFULL_MASK&nbsp;&nbsp;&nbsp;0X00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2cfc1ec9759ece536ea32c8061995bf2"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_TXFULL_SHIFT" ref="2cfc1ec9759ece536ea32c8061995bf2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_TXFULL_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f1aca5a1f9aa8633ffd3e021f5e8247f"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_TXFULL_WIDTH" ref="f1aca5a1f9aa8633ffd3e021f5e8247f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_TXFULL_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3775f12bac4f69e6a69425ff820835e9"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_TXNOT_FULL_MASK" ref="3775f12bac4f69e6a69425ff820835e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_TXNOT_FULL_MASK&nbsp;&nbsp;&nbsp;0X00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="94f57e0a7160e9f6564c6ff409645928"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_TXNOT_FULL_SHIFT" ref="94f57e0a7160e9f6564c6ff409645928" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_TXNOT_FULL_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cb31ee1a6fc9072ee369761a82f86f3a"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_TXNOT_FULL_WIDTH" ref="cb31ee1a6fc9072ee369761a82f86f3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_TXNOT_FULL_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1f6d8d8245874f422d990d496a48c288"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_ISR_WR_TO_CLR_MASK" ref="1f6d8d8245874f422d990d496a48c288" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_WR_TO_CLR_MASK&nbsp;&nbsp;&nbsp;0X00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="24c6a6af0561ac726f1f10ab22751a40"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_LPBK_DLY_ADJ_DLY0_MASK" ref="24c6a6af0561ac726f1f10ab22751a40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_LPBK_DLY_ADJ_DLY0_MASK&nbsp;&nbsp;&nbsp;0X00000007          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cd127a1cd42af0e1ecff5851417697f2"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_LPBK_DLY_ADJ_DLY0_SHIFT" ref="cd127a1cd42af0e1ecff5851417697f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_LPBK_DLY_ADJ_DLY0_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5b5b0de93e54b1d188ea9b6bc16b416e"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_LPBK_DLY_ADJ_DLY0_WIDTH" ref="5b5b0de93e54b1d188ea9b6bc16b416e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_LPBK_DLY_ADJ_DLY0_WIDTH&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c07884e55a0a90c2cbc08ff0a6b6e6dc"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_LPBK_DLY_ADJ_DLY1_MASK" ref="c07884e55a0a90c2cbc08ff0a6b6e6dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_LPBK_DLY_ADJ_DLY1_MASK&nbsp;&nbsp;&nbsp;0X00000018          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6498ea584162316020932c24ce29b668"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_LPBK_DLY_ADJ_DLY1_SHIFT" ref="6498ea584162316020932c24ce29b668" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_LPBK_DLY_ADJ_DLY1_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9c6bcfe12e4f33075c937620ad54d1a5"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_LPBK_DLY_ADJ_DLY1_WIDTH" ref="9c6bcfe12e4f33075c937620ad54d1a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_LPBK_DLY_ADJ_DLY1_WIDTH&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4636d144794bb35424cacd6f6d49781a"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_LPBK_DLY_ADJ_OFFSET" ref="4636d144794bb35424cacd6f6d49781a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_LPBK_DLY_ADJ_OFFSET&nbsp;&nbsp;&nbsp;0X00000038          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_LPBK_DLY_ADJ
</div>
</div><p>
<a class="anchor" name="4c386f9e3a0e70f604cbf64ab89a7383"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_LPBK_DLY_ADJ_USE_LPBK_MASK" ref="4c386f9e3a0e70f604cbf64ab89a7383" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_LPBK_DLY_ADJ_USE_LPBK_MASK&nbsp;&nbsp;&nbsp;0X00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7c26771c8e2384b52323d84f44b2fac6"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_LPBK_DLY_ADJ_USE_LPBK_SHIFT" ref="7c26771c8e2384b52323d84f44b2fac6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_LPBK_DLY_ADJ_USE_LPBK_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6f55f2f44799611f946baf8b8e71d76f"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_LPBK_DLY_ADJ_USE_LPBK_WIDTH" ref="6f55f2f44799611f946baf8b8e71d76f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_LPBK_DLY_ADJ_USE_LPBK_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="33cc8bc84990ebd02f0c3ce61d1b6b33"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_MOD_ID_MASK" ref="33cc8bc84990ebd02f0c3ce61d1b6b33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_MOD_ID_MASK&nbsp;&nbsp;&nbsp;0XFFFFFFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9dae139fcca838438b3e14f4306f1f06"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_MOD_ID_OFFSET" ref="9dae139fcca838438b3e14f4306f1f06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_MOD_ID_OFFSET&nbsp;&nbsp;&nbsp;0X000000FC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_MOD_ID
</div>
</div><p>
<a class="anchor" name="dc9f034e70b42b5416121e711a0cbe95"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_MOD_ID_SHIFT" ref="dc9f034e70b42b5416121e711a0cbe95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_MOD_ID_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5ece64f34919ab3b1e9cb10cf1c01df2"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_MOD_ID_WIDTH" ref="5ece64f34919ab3b1e9cb10cf1c01df2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_MOD_ID_WIDTH&nbsp;&nbsp;&nbsp;32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="31c5986aae494ee1e370e7aa1cb9fecc"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_OFFSET" ref="31c5986aae494ee1e370e7aa1cb9fecc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_OFFSET&nbsp;&nbsp;&nbsp;0x100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f9672b4f2ec43ccf15204998ff3df728"></a><!-- doxytag: member="xqspipsu_hw.h::XQspiPsu_Out32" ref="f9672b4f2ec43ccf15204998ff3df728" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQspiPsu_Out32&nbsp;&nbsp;&nbsp;Xil_Out32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="311de6f25e5cf64057e9ba429cf86507"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_P_TO_OFFSET" ref="311de6f25e5cf64057e9ba429cf86507" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_P_TO_OFFSET&nbsp;&nbsp;&nbsp;0X00000058          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_P_TIMEOUT
</div>
</div><p>
<a class="anchor" name="67e9f14a5632e5c8504c7ba185f6b377"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_P_TO_VALUE_MASK" ref="67e9f14a5632e5c8504c7ba185f6b377" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_P_TO_VALUE_MASK&nbsp;&nbsp;&nbsp;0XFFFFFFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e85c78b01490ee607527f2147ebf9a4e"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_P_TO_VALUE_SHIFT" ref="e85c78b01490ee607527f2147ebf9a4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_P_TO_VALUE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ca4d95388925cc92cd116fccf9220164"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_P_TO_VALUE_WIDTH" ref="ca4d95388925cc92cd116fccf9220164" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_P_TO_VALUE_WIDTH&nbsp;&nbsp;&nbsp;32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1b8d3a39d3a1ede6b87bb11bf3e15a43"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_POLL_CFG_DATA_VALUE_MASK" ref="1b8d3a39d3a1ede6b87bb11bf3e15a43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_POLL_CFG_DATA_VALUE_MASK&nbsp;&nbsp;&nbsp;0X000000FF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="138a8001a0f62594564c96e6398ecd5a"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_POLL_CFG_DATA_VALUE_SHIFT" ref="138a8001a0f62594564c96e6398ecd5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_POLL_CFG_DATA_VALUE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7f2421588a71d5104922416e8b9469a0"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_POLL_CFG_DATA_VALUE_WIDTH" ref="7f2421588a71d5104922416e8b9469a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_POLL_CFG_DATA_VALUE_WIDTH&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0f7280cd0f8624b6de99fec9d9a469a5"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_POLL_CFG_EN_MASK_LOWER_MASK" ref="0f7280cd0f8624b6de99fec9d9a469a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_POLL_CFG_EN_MASK_LOWER_MASK&nbsp;&nbsp;&nbsp;0X40000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b62983c1bfe390cd7adc042fb91cbb5a"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_POLL_CFG_EN_MASK_LOWER_SHIFT" ref="b62983c1bfe390cd7adc042fb91cbb5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_POLL_CFG_EN_MASK_LOWER_SHIFT&nbsp;&nbsp;&nbsp;30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c786ce45963aa797cb95b91c8b9b62d6"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_POLL_CFG_EN_MASK_LOWER_WIDTH" ref="c786ce45963aa797cb95b91c8b9b62d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_POLL_CFG_EN_MASK_LOWER_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="651ea64178b92b0811c55c6c03f086e0"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_POLL_CFG_EN_MASK_UPPER_MASK" ref="651ea64178b92b0811c55c6c03f086e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_POLL_CFG_EN_MASK_UPPER_MASK&nbsp;&nbsp;&nbsp;0X80000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="05f3a78b23efc4e8cdc730bff2f35330"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_POLL_CFG_EN_MASK_UPPER_SHIFT" ref="05f3a78b23efc4e8cdc730bff2f35330" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_POLL_CFG_EN_MASK_UPPER_SHIFT&nbsp;&nbsp;&nbsp;31          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="13569fde078dbbfaac679afaaef4c2b1"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_POLL_CFG_EN_MASK_UPPER_WIDTH" ref="13569fde078dbbfaac679afaaef4c2b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_POLL_CFG_EN_MASK_UPPER_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="29d0864253150436c689d353adb40cf5"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_POLL_CFG_MASK_EN_MASK" ref="29d0864253150436c689d353adb40cf5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_POLL_CFG_MASK_EN_MASK&nbsp;&nbsp;&nbsp;0X0000FF00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="fccf7cc820b6e40f393c30e8476952b4"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_POLL_CFG_MASK_EN_SHIFT" ref="fccf7cc820b6e40f393c30e8476952b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_POLL_CFG_MASK_EN_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f073fca2ff52723f8f23808430dcedc0"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_POLL_CFG_MASK_EN_WIDTH" ref="f073fca2ff52723f8f23808430dcedc0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_POLL_CFG_MASK_EN_WIDTH&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f657fc3a38e22e512c0f7cf03bda1ad7"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_POLL_CFG_OFFSET" ref="f657fc3a38e22e512c0f7cf03bda1ad7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_POLL_CFG_OFFSET&nbsp;&nbsp;&nbsp;0X00000054          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_POLL_CFG
</div>
</div><p>
<a class="anchor" name="cb00be2007021a12b97d6282fb2bca5a"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_ADDR_MASK" ref="cb00be2007021a12b97d6282fb2bca5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_ADDR_MASK&nbsp;&nbsp;&nbsp;0XFFFFFFFC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f4839ea4b806727ffd8cbd72c96eb82e"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_ADDR_MSB_MASK" ref="f4839ea4b806727ffd8cbd72c96eb82e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_ADDR_MSB_MASK&nbsp;&nbsp;&nbsp;0X00000FFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="39b0151b1cd09cb2da8d67efeb8ec0cb"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_ADDR_MSB_OFFSET" ref="39b0151b1cd09cb2da8d67efeb8ec0cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_ADDR_MSB_OFFSET&nbsp;&nbsp;&nbsp;0X00000728          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_QSPIDMA_DST_ADDR_MSB
</div>
</div><p>
<a class="anchor" name="eb726c5a408170ae0e1f00661a4bf41c"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_ADDR_MSB_SHIFT" ref="eb726c5a408170ae0e1f00661a4bf41c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_ADDR_MSB_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="26f769aa9e3c62220857e6db8c1e2212"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_ADDR_MSB_WIDTH" ref="26f769aa9e3c62220857e6db8c1e2212" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_ADDR_MSB_WIDTH&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3b9c82ef758ea9e8bfda707130051091"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_ADDR_OFFSET" ref="3b9c82ef758ea9e8bfda707130051091" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_ADDR_OFFSET&nbsp;&nbsp;&nbsp;0X00000700          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_QSPIDMA_DST_ADDR
</div>
</div><p>
<a class="anchor" name="b993adfc8d3e5fd256f46c9543ce7299"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_ADDR_SHIFT" ref="b993adfc8d3e5fd256f46c9543ce7299" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_ADDR_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c6ab554d9ab60514d9e9b22260d9f6e5"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_ADDR_WIDTH" ref="c6ab554d9ab60514d9e9b22260d9f6e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_ADDR_WIDTH&nbsp;&nbsp;&nbsp;30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="723b7c6f984082e38c0bf95437f7af2f"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL2_AWCACHE_MASK" ref="723b7c6f984082e38c0bf95437f7af2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL2_AWCACHE_MASK&nbsp;&nbsp;&nbsp;0X07000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2a1f9350cc7eeed3a973be727ab648e1"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL2_AWCACHE_SHIFT" ref="2a1f9350cc7eeed3a973be727ab648e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL2_AWCACHE_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8ea8b60dbc73aa86862346d22ed39b1f"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL2_AWCACHE_WIDTH" ref="8ea8b60dbc73aa86862346d22ed39b1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL2_AWCACHE_WIDTH&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cd88b1d57388f468a09208ed57e002aa"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL2_MAX_OUTS_CMDS_MASK" ref="cd88b1d57388f468a09208ed57e002aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL2_MAX_OUTS_CMDS_MASK&nbsp;&nbsp;&nbsp;0X0000000F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0389e85e43dc1dda200917545858b8b9"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL2_MAX_OUTS_CMDS_SHIFT" ref="0389e85e43dc1dda200917545858b8b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL2_MAX_OUTS_CMDS_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="523751055658607c8b40048ef550c80c"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL2_MAX_OUTS_CMDS_WIDTH" ref="523751055658607c8b40048ef550c80c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL2_MAX_OUTS_CMDS_WIDTH&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d11e1e53c55440afa41685846b74c9c7"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL2_OFFSET" ref="d11e1e53c55440afa41685846b74c9c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL2_OFFSET&nbsp;&nbsp;&nbsp;0X00000724          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_QSPIDMA_DST_CTRL2
</div>
</div><p>
<a class="anchor" name="99d0e899aaaa748f7d862dc1b81d6320"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMAA_MASK" ref="99d0e899aaaa748f7d862dc1b81d6320" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMAA_MASK&nbsp;&nbsp;&nbsp;0X00070000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f2944b6cc7145d005fc5c2b18224b587"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMAA_SHIFT" ref="f2944b6cc7145d005fc5c2b18224b587" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMAA_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0a1af0bab0712b0e003d5349988a4c7d"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMAA_WIDTH" ref="0a1af0bab0712b0e003d5349988a4c7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMAA_WIDTH&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b75d9101cd044cf3df45c81f304811e3"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMAB_MASK" ref="b75d9101cd044cf3df45c81f304811e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMAB_MASK&nbsp;&nbsp;&nbsp;0X00380000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b2098e43b3d2b1be9d24ad18510c92a1"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMAB_SHIFT" ref="b2098e43b3d2b1be9d24ad18510c92a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMAB_SHIFT&nbsp;&nbsp;&nbsp;19          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="98632b410fbfefd80e247d3c8f7d93ab"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMAB_WIDTH" ref="98632b410fbfefd80e247d3c8f7d93ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMAB_WIDTH&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="fb77b58d816db5e0a21a532a1f9280fb"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMASA_MASK" ref="fb77b58d816db5e0a21a532a1f9280fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMASA_MASK&nbsp;&nbsp;&nbsp;0X08000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f6ba9bfc54f1b6247e7472ae40399229"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMASA_SHIFT" ref="f6ba9bfc54f1b6247e7472ae40399229" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMASA_SHIFT&nbsp;&nbsp;&nbsp;27          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="674b6e955b0141456482625acfbbf8b8"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMASA_WIDTH" ref="674b6e955b0141456482625acfbbf8b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL2_RAM_EMASA_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f24745d9cf69ffc80acee7e67f156d3d"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL2_TO_EN_MASK" ref="f24745d9cf69ffc80acee7e67f156d3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL2_TO_EN_MASK&nbsp;&nbsp;&nbsp;0X00400000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a64694cd2bf08584586602226da3e9a6"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL2_TO_EN_SHIFT" ref="a64694cd2bf08584586602226da3e9a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL2_TO_EN_SHIFT&nbsp;&nbsp;&nbsp;22          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9bb0cac2e01610356e88015c4d2f3b07"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL2_TO_EN_WIDTH" ref="9bb0cac2e01610356e88015c4d2f3b07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL2_TO_EN_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9b985b0ced7d6e790eaa6f5804efca84"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL2_TO_PRE_MASK" ref="9b985b0ced7d6e790eaa6f5804efca84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL2_TO_PRE_MASK&nbsp;&nbsp;&nbsp;0X0000FFF0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="eaa0a80cbb576e4a7aa4d00e99b02a86"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL2_TO_PRE_SHIFT" ref="eaa0a80cbb576e4a7aa4d00e99b02a86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL2_TO_PRE_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ea4fa96349afdb779cd1f88829bad949"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL2_TO_PRE_WIDTH" ref="ea4fa96349afdb779cd1f88829bad949" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL2_TO_PRE_WIDTH&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="faa404a9e4a5137615a1bb0205d54798"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_APB_ERR_RESP_MASK" ref="faa404a9e4a5137615a1bb0205d54798" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_APB_ERR_RESP_MASK&nbsp;&nbsp;&nbsp;0X01000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="863cb44339ed10347558e304166e7b1e"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_APB_ERR_RESP_SHIFT" ref="863cb44339ed10347558e304166e7b1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_APB_ERR_RESP_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ed4d839a0b110c93ba907ed2d39de3b6"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_APB_ERR_RESP_WIDTH" ref="ed4d839a0b110c93ba907ed2d39de3b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_APB_ERR_RESP_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="48d0c63798b35da7ca3c4a4e5eb93c1e"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_AXI_BRST_TYPE_MASK" ref="48d0c63798b35da7ca3c4a4e5eb93c1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_AXI_BRST_TYPE_MASK&nbsp;&nbsp;&nbsp;0X00400000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="809ad867b6ee031e5a54445d077edc14"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_AXI_BRST_TYPE_SHIFT" ref="809ad867b6ee031e5a54445d077edc14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_AXI_BRST_TYPE_SHIFT&nbsp;&nbsp;&nbsp;22          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="561e23d469b3e62a22b70de380173d66"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_AXI_BRST_TYPE_WIDTH" ref="561e23d469b3e62a22b70de380173d66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_AXI_BRST_TYPE_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="bd1f950015647ad4badc0554b06f4d33"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_ENDIAN_MASK" ref="bd1f950015647ad4badc0554b06f4d33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_ENDIAN_MASK&nbsp;&nbsp;&nbsp;0X00800000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="bb6c6d1f62756a0c22fc8caae2cf5187"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_ENDIAN_SHIFT" ref="bb6c6d1f62756a0c22fc8caae2cf5187" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_ENDIAN_SHIFT&nbsp;&nbsp;&nbsp;23          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="179fa006eced0e96ae2ec3f6e54350f0"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_ENDIAN_WIDTH" ref="179fa006eced0e96ae2ec3f6e54350f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_ENDIAN_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ab8f3ed04924c50ac623beda99450b20"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_FIFO_LVL_HIT_THRESHOLD_MASK" ref="ab8f3ed04924c50ac623beda99450b20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_FIFO_LVL_HIT_THRESHOLD_MASK&nbsp;&nbsp;&nbsp;0XFE000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="45cdc6111be74e160ff566dc0c070ee3"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_FIFO_LVL_HIT_THRESHOLD_SHIFT" ref="45cdc6111be74e160ff566dc0c070ee3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_FIFO_LVL_HIT_THRESHOLD_SHIFT&nbsp;&nbsp;&nbsp;25          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="83c7d22d0a1cad6eb84224213cc6124d"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_FIFO_LVL_HIT_THRESHOLD_WIDTH" ref="83c7d22d0a1cad6eb84224213cc6124d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_FIFO_LVL_HIT_THRESHOLD_WIDTH&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a7191f7e5faad4dffadbdc79efdf8d47"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_FIFO_THRESHOLD_MASK" ref="a7191f7e5faad4dffadbdc79efdf8d47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_FIFO_THRESHOLD_MASK&nbsp;&nbsp;&nbsp;0X000003FC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f63e637aca6336a6fbe5a026c3702061"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_FIFO_THRESHOLD_SHIFT" ref="f63e637aca6336a6fbe5a026c3702061" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_FIFO_THRESHOLD_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7d2c335236305825a111a0e305395cba"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_FIFO_THRESHOLD_WIDTH" ref="7d2c335236305825a111a0e305395cba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_FIFO_THRESHOLD_WIDTH&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1c49b7d688c394b3bb37d4293fa34df5"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_OFFSET" ref="1c49b7d688c394b3bb37d4293fa34df5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_OFFSET&nbsp;&nbsp;&nbsp;0X0000070C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_QSPIDMA_DST_CTRL
</div>
</div><p>
<a class="anchor" name="a0e3712ff717b419843ea20623863af2"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_PAUSE_MEM_MASK" ref="a0e3712ff717b419843ea20623863af2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_PAUSE_MEM_MASK&nbsp;&nbsp;&nbsp;0X00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1846046a5f9ffba61acf652a3081bbe0"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_PAUSE_MEM_SHIFT" ref="1846046a5f9ffba61acf652a3081bbe0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_PAUSE_MEM_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c1979f187af54cc81bcddd06edefc478"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_PAUSE_MEM_WIDTH" ref="c1979f187af54cc81bcddd06edefc478" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_PAUSE_MEM_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="074bc57011bb0c5fe75d8a7f44951bb3"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_PAUSE_STRM_MASK" ref="074bc57011bb0c5fe75d8a7f44951bb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_PAUSE_STRM_MASK&nbsp;&nbsp;&nbsp;0X00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="74792d5b8a9b48737a53582af3c07cb1"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_PAUSE_STRM_SHIFT" ref="74792d5b8a9b48737a53582af3c07cb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_PAUSE_STRM_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4ed1ef3c1fcff8b217df6f68ea606989"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_PAUSE_STRM_WIDTH" ref="4ed1ef3c1fcff8b217df6f68ea606989" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_PAUSE_STRM_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ad22182c1fdd3c41fcf9566816dc7492"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_RESET_VAL" ref="ad22182c1fdd3c41fcf9566816dc7492" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_RESET_VAL&nbsp;&nbsp;&nbsp;0x403FFA00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b33bc2f0ad94595f39219b3d95646e1e"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_TO_VAL_MASK" ref="b33bc2f0ad94595f39219b3d95646e1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_TO_VAL_MASK&nbsp;&nbsp;&nbsp;0X003FFC00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4c73d6f9e015b79b55d3fc23f87ae548"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_TO_VAL_SHIFT" ref="4c73d6f9e015b79b55d3fc23f87ae548" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_TO_VAL_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2258b69501bd844fd3e03a89dd574bfd"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_CTRL_TO_VAL_WIDTH" ref="2258b69501bd844fd3e03a89dd574bfd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_TO_VAL_WIDTH&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="99b75e585ce2840824d1e9d790105db1"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_DIS_AXI_BRESP_ERR_MASK" ref="99b75e585ce2840824d1e9d790105db1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_DIS_AXI_BRESP_ERR_MASK&nbsp;&nbsp;&nbsp;0X00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="317eb7eada64f4e30315f49657a38949"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_DIS_AXI_BRESP_ERR_SHIFT" ref="317eb7eada64f4e30315f49657a38949" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_DIS_AXI_BRESP_ERR_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7663feb16b8ad4dba7f262a748af9652"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_DIS_AXI_BRESP_ERR_WIDTH" ref="7663feb16b8ad4dba7f262a748af9652" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_DIS_AXI_BRESP_ERR_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8d696592ac957f47bafe4522797f3952"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_DIS_DONE_MASK" ref="8d696592ac957f47bafe4522797f3952" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_DIS_DONE_MASK&nbsp;&nbsp;&nbsp;0X00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b1cfba74030795a9d9bd4981a96edd6a"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_DIS_DONE_SHIFT" ref="b1cfba74030795a9d9bd4981a96edd6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_DIS_DONE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ec84e5cfb4961bf4c918440383cbb273"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_DIS_DONE_WIDTH" ref="ec84e5cfb4961bf4c918440383cbb273" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_DIS_DONE_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6a0eaa5b293018f854824ee538194c78"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_DIS_FIFO_OF_MASK" ref="6a0eaa5b293018f854824ee538194c78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_DIS_FIFO_OF_MASK&nbsp;&nbsp;&nbsp;0X00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8a0771952a47a3b817903fbd5baad380"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_DIS_FIFO_OF_SHIFT" ref="8a0771952a47a3b817903fbd5baad380" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_DIS_FIFO_OF_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="41c4a11ea36f466400462ea557008b41"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_DIS_FIFO_OF_WIDTH" ref="41c4a11ea36f466400462ea557008b41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_DIS_FIFO_OF_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cdd5cb03cc493cd30b30e4202ad0a0b2"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_DIS_INVALID_APB_MASK" ref="cdd5cb03cc493cd30b30e4202ad0a0b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_DIS_INVALID_APB_MASK&nbsp;&nbsp;&nbsp;0X00000040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c8c0f19580b0e6d06669bf52f822d059"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_DIS_INVALID_APB_SHIFT" ref="c8c0f19580b0e6d06669bf52f822d059" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_DIS_INVALID_APB_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9e71ff58ed3e7e2aa529b49cbba83610"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_DIS_INVALID_APB_WIDTH" ref="9e71ff58ed3e7e2aa529b49cbba83610" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_DIS_INVALID_APB_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="04b009825df34055ec8a92ac44e651fa"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_DIS_OFFSET" ref="04b009825df34055ec8a92ac44e651fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_DIS_OFFSET&nbsp;&nbsp;&nbsp;0X0000071C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_QSPIDMA_DST_I_DIS
</div>
</div><p>
<a class="anchor" name="cc7bfa23946433439d9a2ebf6fa08958"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_DIS_THRESHOLD_HIT_MASK" ref="cc7bfa23946433439d9a2ebf6fa08958" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_DIS_THRESHOLD_HIT_MASK&nbsp;&nbsp;&nbsp;0X00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a7f286e160286a6d8275f72b1c39f67c"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_DIS_THRESHOLD_HIT_SHIFT" ref="a7f286e160286a6d8275f72b1c39f67c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_DIS_THRESHOLD_HIT_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="fec736ade882155c77d6b9b078e0f99b"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_DIS_THRESHOLD_HIT_WIDTH" ref="fec736ade882155c77d6b9b078e0f99b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_DIS_THRESHOLD_HIT_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0bab75d14eb5f6ed8bea76df90208dbe"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_DIS_TO_MEM_MASK" ref="0bab75d14eb5f6ed8bea76df90208dbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_DIS_TO_MEM_MASK&nbsp;&nbsp;&nbsp;0X00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e6f974fefd9737e3b0e28fa107567370"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_DIS_TO_MEM_SHIFT" ref="e6f974fefd9737e3b0e28fa107567370" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_DIS_TO_MEM_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="948b1efee1450bf418b0708599b82a9d"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_DIS_TO_MEM_WIDTH" ref="948b1efee1450bf418b0708599b82a9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_DIS_TO_MEM_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5d445cbbacf5e7f7814394a647048753"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_DIS_TO_STRM_MASK" ref="5d445cbbacf5e7f7814394a647048753" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_DIS_TO_STRM_MASK&nbsp;&nbsp;&nbsp;0X00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="553d272b3998c4103f8602a134dd3416"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_DIS_TO_STRM_SHIFT" ref="553d272b3998c4103f8602a134dd3416" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_DIS_TO_STRM_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="38d3e72de424d610d1a4ba7e756a7a41"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_DIS_TO_STRM_WIDTH" ref="38d3e72de424d610d1a4ba7e756a7a41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_DIS_TO_STRM_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="70120d7049eaf1741c8902becc96f50e"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_EN_AXI_BRESP_ERR_MASK" ref="70120d7049eaf1741c8902becc96f50e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_EN_AXI_BRESP_ERR_MASK&nbsp;&nbsp;&nbsp;0X00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e2cea755593f666377dfce271e60499a"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_EN_AXI_BRESP_ERR_SHIFT" ref="e2cea755593f666377dfce271e60499a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_EN_AXI_BRESP_ERR_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="306f7011313e063194221ba4823510e6"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_EN_AXI_BRESP_ERR_WIDTH" ref="306f7011313e063194221ba4823510e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_EN_AXI_BRESP_ERR_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="dc22f2f22d9ac9d2d3be226df47f2a84"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_EN_DONE_MASK" ref="dc22f2f22d9ac9d2d3be226df47f2a84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_EN_DONE_MASK&nbsp;&nbsp;&nbsp;0X00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="42e3880df5843995d386c500477ebf24"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_EN_DONE_SHIFT" ref="42e3880df5843995d386c500477ebf24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_EN_DONE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1e2e78c77a5c920471fb2cf7b63fac7b"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_EN_DONE_WIDTH" ref="1e2e78c77a5c920471fb2cf7b63fac7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_EN_DONE_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9ef920a2ca9559640e049c486f506b7e"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_EN_FIFO_OF_MASK" ref="9ef920a2ca9559640e049c486f506b7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_EN_FIFO_OF_MASK&nbsp;&nbsp;&nbsp;0X00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b4bb114c18507d855e39395599afe055"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_EN_FIFO_OF_SHIFT" ref="b4bb114c18507d855e39395599afe055" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_EN_FIFO_OF_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="33a308d0a889646f28aa0a31b8285e22"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_EN_FIFO_OF_WIDTH" ref="33a308d0a889646f28aa0a31b8285e22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_EN_FIFO_OF_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cc7f56136d37bdadfdda20df8571f116"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_EN_INVALID_APB_MASK" ref="cc7f56136d37bdadfdda20df8571f116" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_EN_INVALID_APB_MASK&nbsp;&nbsp;&nbsp;0X00000040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9fbfb47d04bae2a58d88ee13d4abf980"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_EN_INVALID_APB_SHIFT" ref="9fbfb47d04bae2a58d88ee13d4abf980" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_EN_INVALID_APB_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a8839687248a33847a620830bb21d879"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_EN_INVALID_APB_WIDTH" ref="a8839687248a33847a620830bb21d879" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_EN_INVALID_APB_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ceea2425458ac2a40305f93e496865a9"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_EN_OFFSET" ref="ceea2425458ac2a40305f93e496865a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_EN_OFFSET&nbsp;&nbsp;&nbsp;0X00000718          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_QSPIDMA_DST_I_EN
</div>
</div><p>
<a class="anchor" name="4147df2e80f4fdfba4de8fc946c5a4a8"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_EN_THRESHOLD_HIT_MASK" ref="4147df2e80f4fdfba4de8fc946c5a4a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_EN_THRESHOLD_HIT_MASK&nbsp;&nbsp;&nbsp;0X00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="721a8a2b89756ed4dee65f326f8190e3"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_EN_THRESHOLD_HIT_SHIFT" ref="721a8a2b89756ed4dee65f326f8190e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_EN_THRESHOLD_HIT_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="429256ef7cc7687d1b9b9f261ebf6a2e"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_EN_THRESHOLD_HIT_WIDTH" ref="429256ef7cc7687d1b9b9f261ebf6a2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_EN_THRESHOLD_HIT_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2fdae9274badf87d8fdc5bb4fc55e9ba"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_EN_TO_MEM_MASK" ref="2fdae9274badf87d8fdc5bb4fc55e9ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_EN_TO_MEM_MASK&nbsp;&nbsp;&nbsp;0X00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2c4740f4a8272c26e9564702caaa3b87"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_EN_TO_MEM_SHIFT" ref="2c4740f4a8272c26e9564702caaa3b87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_EN_TO_MEM_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="fb77ec57bb54dc1e53551f09000be329"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_EN_TO_MEM_WIDTH" ref="fb77ec57bb54dc1e53551f09000be329" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_EN_TO_MEM_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="30c384a6eca64dbe879b97924f8a3ae6"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_EN_TO_STRM_MASK" ref="30c384a6eca64dbe879b97924f8a3ae6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_EN_TO_STRM_MASK&nbsp;&nbsp;&nbsp;0X00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e05f33092a03442ea36b4a82c3e1df9f"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_EN_TO_STRM_SHIFT" ref="e05f33092a03442ea36b4a82c3e1df9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_EN_TO_STRM_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6d301fde1ea17e539a1c9b2278cae604"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_EN_TO_STRM_WIDTH" ref="6d301fde1ea17e539a1c9b2278cae604" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_EN_TO_STRM_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="27b3f49a7be4fcab512bda09e1e7f976"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_STS_AXI_BRESP_ERR_MASK" ref="27b3f49a7be4fcab512bda09e1e7f976" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_STS_AXI_BRESP_ERR_MASK&nbsp;&nbsp;&nbsp;0X00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="546e993922e83328c49b6fa468aa846f"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_STS_AXI_BRESP_ERR_SHIFT" ref="546e993922e83328c49b6fa468aa846f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_STS_AXI_BRESP_ERR_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a6a36e8c399c969a51831dd177526fbe"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_STS_AXI_BRESP_ERR_WIDTH" ref="a6a36e8c399c969a51831dd177526fbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_STS_AXI_BRESP_ERR_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="591b2137dac813735469255cba68749d"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_STS_DONE_MASK" ref="591b2137dac813735469255cba68749d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_STS_DONE_MASK&nbsp;&nbsp;&nbsp;0X00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="74faac5b286e02108369509b546155c5"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_STS_DONE_SHIFT" ref="74faac5b286e02108369509b546155c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_STS_DONE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="294a5f389f295aad3a5e54bea0d1cdf0"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_STS_DONE_WIDTH" ref="294a5f389f295aad3a5e54bea0d1cdf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_STS_DONE_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a967c18f241c334ea60d5c98657e9dfe"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_STS_FIFO_OF_MASK" ref="a967c18f241c334ea60d5c98657e9dfe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_STS_FIFO_OF_MASK&nbsp;&nbsp;&nbsp;0X00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a23b3052d4c6762a67fbc212d25c0e5a"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_STS_FIFO_OF_SHIFT" ref="a23b3052d4c6762a67fbc212d25c0e5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_STS_FIFO_OF_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3757aa7e6983e1c19871d5cafec6ca2a"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_STS_FIFO_OF_WIDTH" ref="3757aa7e6983e1c19871d5cafec6ca2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_STS_FIFO_OF_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5cb54bb71036339bce5ae6df3a6ec99b"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_STS_INVALID_APB_MASK" ref="5cb54bb71036339bce5ae6df3a6ec99b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_STS_INVALID_APB_MASK&nbsp;&nbsp;&nbsp;0X00000040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="dd8254fc73e4a1b233eb88ce163fa5d3"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_STS_INVALID_APB_SHIFT" ref="dd8254fc73e4a1b233eb88ce163fa5d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_STS_INVALID_APB_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f9b1bb347caae6dc1ab1340e84916c93"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_STS_INVALID_APB_WIDTH" ref="f9b1bb347caae6dc1ab1340e84916c93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_STS_INVALID_APB_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7fcb2a02499c783baa52e6dbba23e228"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_STS_OFFSET" ref="7fcb2a02499c783baa52e6dbba23e228" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_STS_OFFSET&nbsp;&nbsp;&nbsp;0X00000714          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_QSPIDMA_DST_I_STS
</div>
</div><p>
<a class="anchor" name="5ee3ff80b86830bde5b35441f808f416"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_STS_THRESHOLD_HIT_MASK" ref="5ee3ff80b86830bde5b35441f808f416" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_STS_THRESHOLD_HIT_MASK&nbsp;&nbsp;&nbsp;0X00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ae98816a716a3630e824c3cb852724ad"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_STS_THRESHOLD_HIT_SHIFT" ref="ae98816a716a3630e824c3cb852724ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_STS_THRESHOLD_HIT_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="38acae16f287336c83a7babd6ae297ff"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_STS_THRESHOLD_HIT_WIDTH" ref="38acae16f287336c83a7babd6ae297ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_STS_THRESHOLD_HIT_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3e7292c9caa78358c6e02145c3b299a1"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_STS_TO_MEM_MASK" ref="3e7292c9caa78358c6e02145c3b299a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_STS_TO_MEM_MASK&nbsp;&nbsp;&nbsp;0X00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="60086f4b73b4d45996735a980d68a2b3"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_STS_TO_MEM_SHIFT" ref="60086f4b73b4d45996735a980d68a2b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_STS_TO_MEM_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1ab05b39f2d21706cb689ae5c5671cd1"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_STS_TO_MEM_WIDTH" ref="1ab05b39f2d21706cb689ae5c5671cd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_STS_TO_MEM_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="966cce1d707de11d6f8a02f6d5cfe3b3"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_STS_TO_STRM_MASK" ref="966cce1d707de11d6f8a02f6d5cfe3b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_STS_TO_STRM_MASK&nbsp;&nbsp;&nbsp;0X00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cf8bc3fbac292bd7353067dcb547828c"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_STS_TO_STRM_SHIFT" ref="cf8bc3fbac292bd7353067dcb547828c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_STS_TO_STRM_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="09935c1cd7063013d4d7880606a04c3b"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_I_STS_TO_STRM_WIDTH" ref="09935c1cd7063013d4d7880606a04c3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_STS_TO_STRM_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="92dae3bbaf433837decaf2230f98a349"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_IMR_AXI_BRESP_ERR_MASK" ref="92dae3bbaf433837decaf2230f98a349" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_IMR_AXI_BRESP_ERR_MASK&nbsp;&nbsp;&nbsp;0X00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="984702f55e65c5642b5167ecabfbc8bd"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_IMR_AXI_BRESP_ERR_SHIFT" ref="984702f55e65c5642b5167ecabfbc8bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_IMR_AXI_BRESP_ERR_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0516b4f83c13a92b9a1fb573bc76ee3b"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_IMR_AXI_BRESP_ERR_WIDTH" ref="0516b4f83c13a92b9a1fb573bc76ee3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_IMR_AXI_BRESP_ERR_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7cab8cf8712279ec34decec6b6539095"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_IMR_DONE_MASK" ref="7cab8cf8712279ec34decec6b6539095" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_IMR_DONE_MASK&nbsp;&nbsp;&nbsp;0X00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c0c24155205170453c5dbd63b18846fc"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_IMR_DONE_SHIFT" ref="c0c24155205170453c5dbd63b18846fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_IMR_DONE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="73b84eeb2e5b5cae116d482e6a55b5bd"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_IMR_DONE_WIDTH" ref="73b84eeb2e5b5cae116d482e6a55b5bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_IMR_DONE_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b3a0e6796ca7fec16f480bf634851261"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_IMR_FIFO_OF_MASK" ref="b3a0e6796ca7fec16f480bf634851261" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_IMR_FIFO_OF_MASK&nbsp;&nbsp;&nbsp;0X00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="36001fb8f1e1114d177df1509e1c3740"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_IMR_FIFO_OF_SHIFT" ref="36001fb8f1e1114d177df1509e1c3740" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_IMR_FIFO_OF_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3948a56db7c8931eb274ace756b8d14f"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_IMR_FIFO_OF_WIDTH" ref="3948a56db7c8931eb274ace756b8d14f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_IMR_FIFO_OF_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b6c4685faa0de3fde0197afd7a78524a"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_IMR_INVALID_APB_MASK" ref="b6c4685faa0de3fde0197afd7a78524a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_IMR_INVALID_APB_MASK&nbsp;&nbsp;&nbsp;0X00000040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="eb05ec0712faeb5750de793e5b253d1d"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_IMR_INVALID_APB_SHIFT" ref="eb05ec0712faeb5750de793e5b253d1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_IMR_INVALID_APB_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="bfcd19f2bb7aff5f17d8c35ffe4ac774"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_IMR_INVALID_APB_WIDTH" ref="bfcd19f2bb7aff5f17d8c35ffe4ac774" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_IMR_INVALID_APB_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="30ca967a9288020ef44470e6f09c2b6b"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_IMR_OFFSET" ref="30ca967a9288020ef44470e6f09c2b6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_IMR_OFFSET&nbsp;&nbsp;&nbsp;0X00000720          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_QSPIDMA_DST_IMR
</div>
</div><p>
<a class="anchor" name="f247424d4cf6853321661c1877da9be2"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_IMR_THRESHOLD_HIT_MASK" ref="f247424d4cf6853321661c1877da9be2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_IMR_THRESHOLD_HIT_MASK&nbsp;&nbsp;&nbsp;0X00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4664b7dfcd237f2d5d978943a5656767"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_IMR_THRESHOLD_HIT_SHIFT" ref="4664b7dfcd237f2d5d978943a5656767" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_IMR_THRESHOLD_HIT_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5e2523f73d68d423a45f5bfadc9b950d"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_IMR_THRESHOLD_HIT_WIDTH" ref="5e2523f73d68d423a45f5bfadc9b950d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_IMR_THRESHOLD_HIT_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3d646ef6c15472ce4f88938f7f2dccd9"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_IMR_TO_MEM_MASK" ref="3d646ef6c15472ce4f88938f7f2dccd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_IMR_TO_MEM_MASK&nbsp;&nbsp;&nbsp;0X00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d480db440b9c2807d461ba1ba56d4bb5"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_IMR_TO_MEM_SHIFT" ref="d480db440b9c2807d461ba1ba56d4bb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_IMR_TO_MEM_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a736fba149e752cdde498124580e55d1"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_IMR_TO_MEM_WIDTH" ref="a736fba149e752cdde498124580e55d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_IMR_TO_MEM_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a7e0f93ceb34aaf37b4857a97ae672aa"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_IMR_TO_STRM_MASK" ref="a7e0f93ceb34aaf37b4857a97ae672aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_IMR_TO_STRM_MASK&nbsp;&nbsp;&nbsp;0X00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4980e2d421892b46b5cbfc210dd87729"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_IMR_TO_STRM_SHIFT" ref="4980e2d421892b46b5cbfc210dd87729" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_IMR_TO_STRM_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ebb5419ad726384a6848b0b55f0f4dd5"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_IMR_TO_STRM_WIDTH" ref="ebb5419ad726384a6848b0b55f0f4dd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_IMR_TO_STRM_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7fcc65f1804a3b09d2578888a6ac1278"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_INTR_ERR_MASK" ref="7fcc65f1804a3b09d2578888a6ac1278" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_INTR_ERR_MASK&nbsp;&nbsp;&nbsp;0X000000FC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c3a77c17cdc599e640dadd63d60b21ab"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_SIZE_MASK" ref="c3a77c17cdc599e640dadd63d60b21ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_SIZE_MASK&nbsp;&nbsp;&nbsp;0X1FFFFFFC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b2dea188a0404d6e555c4ff2839eb86a"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_SIZE_OFFSET" ref="b2dea188a0404d6e555c4ff2839eb86a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_SIZE_OFFSET&nbsp;&nbsp;&nbsp;0X00000704          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_QSPIDMA_DST_SIZE
</div>
</div><p>
<a class="anchor" name="b9af3b60b2f5305ab70b70c430e695de"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_SIZE_SHIFT" ref="b9af3b60b2f5305ab70b70c430e695de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_SIZE_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5c70ae2a63d008b335e51d9e3f71c4c9"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_SIZE_WIDTH" ref="5c70ae2a63d008b335e51d9e3f71c4c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_SIZE_WIDTH&nbsp;&nbsp;&nbsp;27          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="28a7180c7ddc44364157dd75666718d4"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_STS_BUSY_MASK" ref="28a7180c7ddc44364157dd75666718d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_STS_BUSY_MASK&nbsp;&nbsp;&nbsp;0X00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ecec61c2aace2c0586f5c9b0491c65f3"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_STS_BUSY_SHIFT" ref="ecec61c2aace2c0586f5c9b0491c65f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_STS_BUSY_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="19664047f57d0b6d5897c97927367978"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_STS_BUSY_WIDTH" ref="19664047f57d0b6d5897c97927367978" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_STS_BUSY_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="93dc8fe59720d81079c993682e5bf310"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_STS_DONE_CNT_MASK" ref="93dc8fe59720d81079c993682e5bf310" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_STS_DONE_CNT_MASK&nbsp;&nbsp;&nbsp;0X0000E000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="92c00900dc411f8f09b99913f96dd37e"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_STS_DONE_CNT_SHIFT" ref="92c00900dc411f8f09b99913f96dd37e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_STS_DONE_CNT_SHIFT&nbsp;&nbsp;&nbsp;13          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="964e0fee9789a290fcace60880702ad0"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_STS_DONE_CNT_WIDTH" ref="964e0fee9789a290fcace60880702ad0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_STS_DONE_CNT_WIDTH&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="dc2dbd0dfe87b5adf440e9001c4658b3"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_STS_DST_FIFO_LEVEL_MASK" ref="dc2dbd0dfe87b5adf440e9001c4658b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_STS_DST_FIFO_LEVEL_MASK&nbsp;&nbsp;&nbsp;0X00001FE0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a5a88d98f9a05c1b3636a81a93f6c2e3"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_STS_DST_FIFO_LEVEL_SHIFT" ref="a5a88d98f9a05c1b3636a81a93f6c2e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_STS_DST_FIFO_LEVEL_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="751c35c56034073e8e1ca0dd8d9f9bfb"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_STS_DST_FIFO_LEVEL_WIDTH" ref="751c35c56034073e8e1ca0dd8d9f9bfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_STS_DST_FIFO_LEVEL_WIDTH&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8fd8100c320c3da46a93af5adf6592f0"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_STS_OFFSET" ref="8fd8100c320c3da46a93af5adf6592f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_STS_OFFSET&nbsp;&nbsp;&nbsp;0X00000708          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_QSPIDMA_DST_STS
</div>
</div><p>
<a class="anchor" name="fd6f55d877c432a60099d8b4d8734e39"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_STS_WR_OUTSTANDING_MASK" ref="fd6f55d877c432a60099d8b4d8734e39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_STS_WR_OUTSTANDING_MASK&nbsp;&nbsp;&nbsp;0X0000001E          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7f20515e77a83b8acb0010b7d788fe75"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_STS_WR_OUTSTANDING_SHIFT" ref="7f20515e77a83b8acb0010b7d788fe75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_STS_WR_OUTSTANDING_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d51955f7901e0a5b8b62fb0f614be027"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_DST_STS_WR_OUTSTANDING_WIDTH" ref="d51955f7901e0a5b8b62fb0f614be027" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_STS_WR_OUTSTANDING_WIDTH&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4332dd0868d1843ae3a49d74844d2a8f"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_FUTURE_ECO_OFFSET" ref="4332dd0868d1843ae3a49d74844d2a8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_FUTURE_ECO_OFFSET&nbsp;&nbsp;&nbsp;0X00000EFC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_QSPIDMA_FUTURE_ECO
</div>
</div><p>
<a class="anchor" name="706a6f83a128361fb2cf5383ede70157"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_FUTURE_ECO_VAL_MASK" ref="706a6f83a128361fb2cf5383ede70157" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_FUTURE_ECO_VAL_MASK&nbsp;&nbsp;&nbsp;0XFFFFFFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="bdb224d4fe165442dd8bb5a86215a522"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_FUTURE_ECO_VAL_SHIFT" ref="bdb224d4fe165442dd8bb5a86215a522" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_FUTURE_ECO_VAL_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="07a8c2c8600afaaabed4bf1bd9899205"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_QSPIDMA_FUTURE_ECO_VAL_WIDTH" ref="07a8c2c8600afaaabed4bf1bd9899205" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_FUTURE_ECO_VAL_WIDTH&nbsp;&nbsp;&nbsp;32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b88bcdb0f53b21b79cd0805cfd14cb89"></a><!-- doxytag: member="xqspipsu_hw.h::XQspiPsu_ReadReg" ref="b88bcdb0f53b21b79cd0805cfd14cb89" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQspiPsu_ReadReg          </td>
          <td>(</td>
          <td class="paramtype">BaseAddress,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XQspiPsu_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Read a register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the 1st register of the device to the target register.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The value read from the register.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: u32 XQspiPsu_ReadReg(u32 BaseAddress. int RegOffset) </dd></dl>

</div>
</div><p>
<a class="anchor" name="ee37c159c17dec939074401a938d66ee"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_RX_COPY_LOWER_MASK" ref="ee37c159c17dec939074401a938d66ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_RX_COPY_LOWER_MASK&nbsp;&nbsp;&nbsp;0X000000FF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="993052dd4aa7866b3dcbf7490149193b"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_RX_COPY_LOWER_SHIFT" ref="993052dd4aa7866b3dcbf7490149193b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_RX_COPY_LOWER_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="957493785248c5762016e67eb2ecc8e6"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_RX_COPY_LOWER_WIDTH" ref="957493785248c5762016e67eb2ecc8e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_RX_COPY_LOWER_WIDTH&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="419ba63e8028ea7e8aa833523ea3a785"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_RX_COPY_OFFSET" ref="419ba63e8028ea7e8aa833523ea3a785" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_RX_COPY_OFFSET&nbsp;&nbsp;&nbsp;0X00000064          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_RX_COPY
</div>
</div><p>
<a class="anchor" name="ab88c2334a6c2daa47aef99b8a274f18"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_RX_COPY_UPPER_MASK" ref="ab88c2334a6c2daa47aef99b8a274f18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_RX_COPY_UPPER_MASK&nbsp;&nbsp;&nbsp;0X0000FF00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="fda8bb05c3ae9966da0a4ee2912b4d9e"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_RX_COPY_UPPER_SHIFT" ref="fda8bb05c3ae9966da0a4ee2912b4d9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_RX_COPY_UPPER_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7e2db1ba9f810863b5b5931c14f5624b"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_RX_COPY_UPPER_WIDTH" ref="7e2db1ba9f810863b5b5931c14f5624b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_RX_COPY_UPPER_WIDTH&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1852adc164161e4766176ecd534dc0ae"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_RX_FIFO_THRESHOLD_MASK" ref="1852adc164161e4766176ecd534dc0ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_RX_FIFO_THRESHOLD_MASK&nbsp;&nbsp;&nbsp;0X0000003F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="cece9a81e11ead6c13917b2a3a556b00"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_RX_FIFO_THRESHOLD_RESET_VAL" ref="cece9a81e11ead6c13917b2a3a556b00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_RX_FIFO_THRESHOLD_RESET_VAL&nbsp;&nbsp;&nbsp;0X01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="910b62e23ccb5ecd6da94be71650fc01"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_RX_FIFO_THRESHOLD_SHIFT" ref="910b62e23ccb5ecd6da94be71650fc01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_RX_FIFO_THRESHOLD_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0b160809c8a8f8c95ba37c69e8ced2e2"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_RX_FIFO_THRESHOLD_WIDTH" ref="0b160809c8a8f8c95ba37c69e8ced2e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_RX_FIFO_THRESHOLD_WIDTH&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="97be55c27b71a154877fb5f919d627f1"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_RX_THRESHOLD_OFFSET" ref="97be55c27b71a154877fb5f919d627f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_RX_THRESHOLD_OFFSET&nbsp;&nbsp;&nbsp;0X0000002C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_RX_THRESHOLD
</div>
</div><p>
<a class="anchor" name="17d0aaf5e8072f155042fc5189c6808c"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_RXD_MASK" ref="17d0aaf5e8072f155042fc5189c6808c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_RXD_MASK&nbsp;&nbsp;&nbsp;0XFFFFFFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="68b0b4316693414546980dea7baaf0a4"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_RXD_OFFSET" ref="68b0b4316693414546980dea7baaf0a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_RXD_OFFSET&nbsp;&nbsp;&nbsp;0X00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_RXD
</div>
</div><p>
<a class="anchor" name="3812e16ad9153e4c2346531ad88ff01d"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_RXD_SHIFT" ref="3812e16ad9153e4c2346531ad88ff01d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_RXD_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="85e6c7585d7b8d4ddb96cafc3cba1eea"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_RXD_WIDTH" ref="85e6c7585d7b8d4ddb96cafc3cba1eea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_RXD_WIDTH&nbsp;&nbsp;&nbsp;32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="0c7a9a125726f6b42fe5fd0aadc5307f"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_RXFIFO_THRESHOLD_OPT" ref="0c7a9a125726f6b42fe5fd0aadc5307f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_RXFIFO_THRESHOLD_OPT&nbsp;&nbsp;&nbsp;32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b11050c94363ad8c387653784d2a58ce"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_SEL_MASK" ref="b11050c94363ad8c387653784d2a58ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_SEL_MASK&nbsp;&nbsp;&nbsp;0X00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="84156abbc51d17b988b1e82c584be10d"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_SEL_OFFSET" ref="84156abbc51d17b988b1e82c584be10d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_SEL_OFFSET&nbsp;&nbsp;&nbsp;0X00000044          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_SEL
</div>
</div><p>
<a class="anchor" name="85886e9529a62ca0971ca35dd7181dc1"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_SEL_SHIFT" ref="85886e9529a62ca0971ca35dd7181dc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_SEL_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="578d77a8da91f669cc31b9582aaf6e51"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_SEL_WIDTH" ref="578d77a8da91f669cc31b9582aaf6e51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_SEL_WIDTH&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="eb2831272c645a1b392e4f62eaea1448"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_TX_FIFO_THRESHOLD_MASK" ref="eb2831272c645a1b392e4f62eaea1448" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_TX_FIFO_THRESHOLD_MASK&nbsp;&nbsp;&nbsp;0X0000003F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9cc4bdd124b82ebee27c06e2af91e884"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_TX_FIFO_THRESHOLD_RESET_VAL" ref="9cc4bdd124b82ebee27c06e2af91e884" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_TX_FIFO_THRESHOLD_RESET_VAL&nbsp;&nbsp;&nbsp;0X01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="190f5bd11574e5fd648a40d31ba308db"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_TX_FIFO_THRESHOLD_SHIFT" ref="190f5bd11574e5fd648a40d31ba308db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_TX_FIFO_THRESHOLD_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="31718b5d33dfb588ae195a6ece1ae996"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_TX_FIFO_THRESHOLD_WIDTH" ref="31718b5d33dfb588ae195a6ece1ae996" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_TX_FIFO_THRESHOLD_WIDTH&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="33bc760357127168b3a665f969036421"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_TX_THRESHOLD_OFFSET" ref="33bc760357127168b3a665f969036421" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_TX_THRESHOLD_OFFSET&nbsp;&nbsp;&nbsp;0X00000028          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_TX_THRESHOLD
</div>
</div><p>
<a class="anchor" name="caedfa6d1462da9c4542f6ece2bf3536"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_TXD_DEPTH" ref="caedfa6d1462da9c4542f6ece2bf3536" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_TXD_DEPTH&nbsp;&nbsp;&nbsp;32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f3cc923bfcdf939e66395b7b01a54093"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_TXD_MASK" ref="f3cc923bfcdf939e66395b7b01a54093" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_TXD_MASK&nbsp;&nbsp;&nbsp;0XFFFFFFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4884f0160746c6696598ef6dda1fc9ff"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_TXD_OFFSET" ref="4884f0160746c6696598ef6dda1fc9ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_TXD_OFFSET&nbsp;&nbsp;&nbsp;0X0000001C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_TXD
</div>
</div><p>
<a class="anchor" name="7ff98d251534141c0caa6e4ce9f490a6"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_TXD_SHIFT" ref="7ff98d251534141c0caa6e4ce9f490a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_TXD_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="8524a39fa5536400dd8f54a15d91f0b8"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_TXD_WIDTH" ref="8524a39fa5536400dd8f54a15d91f0b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_TXD_WIDTH&nbsp;&nbsp;&nbsp;32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="584ee0482b95d3f49353438ca58fb180"></a><!-- doxytag: member="xqspipsu_hw.h::XQspiPsu_WriteReg" ref="584ee0482b95d3f49353438ca58fb180" args="(BaseAddress, RegOffset, RegisterValue)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQspiPsu_WriteReg          </td>
          <td>(</td>
          <td class="paramtype">BaseAddress,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegisterValue&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XQspiPsu_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Write to a register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the 1st register of the device to target register. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegisterValue</em>&nbsp;</td><td>is the value to be written to the register.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: void XQspiPsu_WriteReg(u32 BaseAddress, int RegOffset, u32 RegisterValue) </dd></dl>

</div>
</div><p>
<a class="anchor" name="4951a0b7d9ce35780f74864a196092e4"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_XFER_STS_OFFSET" ref="4951a0b7d9ce35780f74864a196092e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_XFER_STS_OFFSET&nbsp;&nbsp;&nbsp;0X0000005C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register: XQSPIPSU_XFER_STS
</div>
</div><p>
<a class="anchor" name="f924c241bb415ac88853733bc975ed12"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_XFER_STS_PEND_BYTES_MASK" ref="f924c241bb415ac88853733bc975ed12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_XFER_STS_PEND_BYTES_MASK&nbsp;&nbsp;&nbsp;0XFFFFFFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1fd56f9440b15af05ac96a196b4c4650"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_XFER_STS_PEND_BYTES_SHIFT" ref="1fd56f9440b15af05ac96a196b4c4650" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_XFER_STS_PEND_BYTES_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="c8022ff211d2c8ff3c13bff6728dfb26"></a><!-- doxytag: member="xqspipsu_hw.h::XQSPIPSU_XFER_STS_PEND_BYTES_WIDTH" ref="c8022ff211d2c8ff3c13bff6728dfb26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_XFER_STS_PEND_BYTES_WIDTH&nbsp;&nbsp;&nbsp;32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved.
