void F_1 ( const unsigned char * V_1 , unsigned char * V_2 , long V_3 ,\r\nT_1 * V_4 , unsigned char * V_5 , int V_6 )\r\n{\r\nregister unsigned long V_7 , V_8 ;\r\nregister unsigned long V_9 , V_10 , V_11 , V_12 ;\r\nregister long V_13 = V_3 ;\r\nunsigned long V_14 [ 2 ] ;\r\nif ( V_6 )\r\n{\r\nF_2 ( V_5 , V_9 ) ;\r\nF_2 ( V_5 , V_10 ) ;\r\nV_5 -= 8 ;\r\nfor ( V_13 -= 8 ; V_13 >= 0 ; V_13 -= 8 )\r\n{\r\nF_2 ( V_1 , V_7 ) ;\r\nF_2 ( V_1 , V_8 ) ;\r\nV_7 ^= V_9 ;\r\nV_8 ^= V_10 ;\r\nV_14 [ 0 ] = V_7 ;\r\nV_14 [ 1 ] = V_8 ;\r\nF_3 ( V_14 , V_4 ) ;\r\nV_9 = V_14 [ 0 ] ; F_4 ( V_9 , V_2 ) ;\r\nV_10 = V_14 [ 1 ] ; F_4 ( V_10 , V_2 ) ;\r\n}\r\nif ( V_13 != - 8 )\r\n{\r\nF_5 ( V_1 , V_7 , V_8 , V_13 + 8 ) ;\r\nV_7 ^= V_9 ;\r\nV_8 ^= V_10 ;\r\nV_14 [ 0 ] = V_7 ;\r\nV_14 [ 1 ] = V_8 ;\r\nF_3 ( V_14 , V_4 ) ;\r\nV_9 = V_14 [ 0 ] ; F_4 ( V_9 , V_2 ) ;\r\nV_10 = V_14 [ 1 ] ; F_4 ( V_10 , V_2 ) ;\r\n}\r\nF_4 ( V_9 , V_5 ) ;\r\nF_4 ( V_10 , V_5 ) ;\r\n}\r\nelse\r\n{\r\nF_2 ( V_5 , V_11 ) ;\r\nF_2 ( V_5 , V_12 ) ;\r\nV_5 -= 8 ;\r\nfor ( V_13 -= 8 ; V_13 >= 0 ; V_13 -= 8 )\r\n{\r\nF_2 ( V_1 , V_7 ) ; V_14 [ 0 ] = V_7 ;\r\nF_2 ( V_1 , V_8 ) ; V_14 [ 1 ] = V_8 ;\r\nF_3 ( V_14 , V_4 ) ;\r\nV_9 = V_14 [ 0 ] ^ V_11 ;\r\nV_10 = V_14 [ 1 ] ^ V_12 ;\r\nF_4 ( V_9 , V_2 ) ;\r\nF_4 ( V_10 , V_2 ) ;\r\nV_11 = V_7 ;\r\nV_12 = V_8 ;\r\n}\r\nif ( V_13 != - 8 )\r\n{\r\nF_2 ( V_1 , V_7 ) ; V_14 [ 0 ] = V_7 ;\r\nF_2 ( V_1 , V_8 ) ; V_14 [ 1 ] = V_8 ;\r\nF_3 ( V_14 , V_4 ) ;\r\nV_9 = V_14 [ 0 ] ^ V_11 ;\r\nV_10 = V_14 [ 1 ] ^ V_12 ;\r\nF_6 ( V_9 , V_10 , V_2 , V_13 + 8 ) ;\r\nV_11 = V_7 ;\r\nV_12 = V_8 ;\r\n}\r\nF_4 ( V_11 , V_5 ) ;\r\nF_4 ( V_12 , V_5 ) ;\r\n}\r\nV_7 = V_8 = V_9 = V_10 = V_11 = V_12 = 0 ;\r\nV_14 [ 0 ] = V_14 [ 1 ] = 0 ;\r\n}\r\nvoid F_3 ( unsigned long * V_15 , T_1 * V_16 )\r\n{\r\nregister T_2 * V_17 ;\r\nregister unsigned long V_18 , V_19 , V_20 , V_21 , V_22 , V_23 , V_24 ;\r\nV_19 = V_15 [ 0 ] ;\r\nV_18 = ( V_19 >> 16 ) ;\r\nV_21 = V_15 [ 1 ] ;\r\nV_20 = ( V_21 >> 16 ) ;\r\nV_17 = & ( V_16 -> V_25 [ 0 ] [ 0 ] ) ;\r\nF_7 ( 0 ) ;\r\nF_7 ( 1 ) ;\r\nF_7 ( 2 ) ;\r\nF_7 ( 3 ) ;\r\nF_7 ( 4 ) ;\r\nF_7 ( 5 ) ;\r\nF_7 ( 6 ) ;\r\nF_7 ( 7 ) ;\r\nV_18 &= 0xffff ;\r\nF_8 ( V_18 , V_18 , * V_17 , V_24 ) ; V_17 ++ ;\r\nV_22 = V_20 + * ( V_17 ++ ) ;\r\nV_23 = V_19 + * ( V_17 ++ ) ;\r\nV_21 &= 0xffff ;\r\nF_8 ( V_21 , V_21 , * V_17 , V_24 ) ;\r\nV_15 [ 0 ] = ( V_22 & 0xffff ) | ( ( V_18 & 0xffff ) << 16 ) ;\r\nV_15 [ 1 ] = ( V_21 & 0xffff ) | ( ( V_23 & 0xffff ) << 16 ) ;\r\n}
