# vsim -voptargs="+acc" work.tb -coverage -classdebug -uvmcontrol=all "+UVM_TESTNAME=full_frame_test" "+UVM_VERBOSITY=UVM_HIGH" "+UVM_NO_PHASE_TRACE" -l vsim.log 
# Start time: 16:35:25 on Jan 12,2026
# Loading C:/Users/LENOVO/AppData/Local/Temp\LENOVO@NGOCMAN_dpi_15576\win64_gcc-4.5.0\export_tramp.dll
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.apb_if(fast)
# Loading work.uvm_pkg(fast)
# Loading work.uart_ral_pkg(fast)
# ** Error: (vsim-7) Failed to open info file "C:/questasim64_10.7c/uvm-1.1d/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.parameter_pkg(fast)
# Loading work.apb_vip_pkg(fast)
# Loading work.env_cfg_pkg(fast)
# Loading work.uart_if(fast)
# Loading work.uart_vip_pkg(fast)
# Loading work.scoreboard_pkg(fast)
# Loading work.env_pkg(fast)
# Loading work.sequence_pkg(fast)
# Loading work.virtual_sequence_pkg(fast)
# Loading work.test_pkg(fast)
# Loading work.tb(fast)
# Loading work.apb_if(fast)
# Loading work.uart_if(fast)
# Loading work.interrupt_if(fast)
# Loading work.uart_wrapper(fast)
# Loading work.apb_slave(fast)
# Loading work.uart_top(fast)
# Loading work.uart_reg_bank(fast)
# Loading work.Risi_Edge_Detector(fast)
# Loading work.baud_rate_generator(fast)
# Loading work.uart_transmitter(fast)
# Loading work.tx_fifo(fast)
# Loading work.uart_receiver(fast)
# Loading work.rx_fifo(fast)
# Compiling C:/Users/LENOVO/AppData/Local/Temp\LENOVO@NGOCMAN_dpi_15576\win64_gcc-4.5.0\exportwrapper.c
# Loading C:/Users/LENOVO/AppData/Local/Temp\LENOVO@NGOCMAN_dpi_15576\win64_gcc-4.5.0\vsim_auto_compile.dll
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# CLK_CYCLE = 20
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/base/uvm_root.svh(453) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
# UVM_INFO @ 0: reporter [RNTST] Running test full_frame_test...
# UVM_INFO ../TB/ENV/env_pkg.sv(78) @ 0: uvm_test_top.env_h [my_env] [ENV]FINISH INSTATIATING AGENT AND SCB!!!
# ----------------------------------------------------------------------
# Name              Type              Size  Value                       
# ----------------------------------------------------------------------
# reg_model_h0      uart_reg_model    -     @601                        
#   CTRL            uart_ctrl_reg     -     @609                        
#     P_EN          uvm_reg_field     ...    RW CTRL[1:1]=1'h0          
#     P_TYPE        uvm_reg_field     ...    RW CTRL[2:2]=1'h0          
#     PE_INT        uvm_reg_field     ...    RW CTRL[8:8]=1'h0          
#     FE_INT        uvm_reg_field     ...    RW CTRL[9:9]=1'h0          
#     TX_OV_INT     uvm_reg_field     ...    RW CTRL[10:10]=1'h0        
#     RX_OV_INT     uvm_reg_field     ...    RW CTRL[11:11]=1'h0        
#     BRK_INT       uvm_reg_field     ...    RW CTRL[12:12]=1'h0        
#     RX_INT        uvm_reg_field     ...    RW CTRL[13:13]=1'h0        
#     RESERVED      uvm_reg_field     ...    RW CTRL[31:14]=18'h00000   
#   STATUS          uart_status_reg   -     @621                        
#     FE            uvm_reg_field     ...    RW STATUS[0:0]=1'h0        
#     PE            uvm_reg_field     ...    RW STATUS[1:1]=1'h0        
#     BRK           uvm_reg_field     ...    RW STATUS[2:2]=1'h0        
#     TX_OV         uvm_reg_field     ...    RW STATUS[3:3]=1'h0        
#     RX_OV         uvm_reg_field     ...    RW STATUS[4:4]=1'h0        
#     TX_FULL       uvm_reg_field     ...    RO STATUS[5:5]=1'h0        
#     RX_FULL       uvm_reg_field     ...    RO STATUS[6:6]=1'h0        
#     RX_NOT_EMPTY  uvm_reg_field     ...    RO STATUS[7:7]=1'h0        
#     BUSY          uvm_reg_field     ...    RO STATUS[8:8]=1'h0        
#     RX_UD         uvm_reg_field     ...    RW STATUS[9:9]=1'h0        
#     RESERVED      uvm_reg_field     ...    RO STATUS[31:10]=22'h000000
#   DIV             uart_divisor_reg  -     @635                        
#     divisor       uvm_reg_field     ...    RW DIV[15:0]=16'h0000      
#   TXD             txd_reg           -     @603                        
#     TXD           uvm_reg_field     ...    WO TXD[7:0]=8'h00          
#   RXD             rxd_reg           -     @606                        
#     RXD           uvm_reg_field     ...    RO RXD[7:0]=8'h00          
#   map             uvm_reg_map       -     @639                        
#     endian                          ...   UVM_LITTLE_ENDIAN           
#     CTRL          uart_ctrl_reg     ...   @609 +'h0                   
#     STATUS        uart_status_reg   ...   @621 +'h4                   
#     DIV           uart_divisor_reg  ...   @635 +'h8                   
#     TXD           txd_reg           ...   @603 +'hc                   
#     RXD           rxd_reg           ...   @606 +'h10                  
# ----------------------------------------------------------------------
# ----------------------------------------------------------------------
# Name              Type              Size  Value                       
# ----------------------------------------------------------------------
# reg_model_h1      uart_reg_model    -     @678                        
#   CTRL            uart_ctrl_reg     -     @686                        
#     P_EN          uvm_reg_field     ...    RW CTRL[1:1]=1'h0          
#     P_TYPE        uvm_reg_field     ...    RW CTRL[2:2]=1'h0          
#     PE_INT        uvm_reg_field     ...    RW CTRL[8:8]=1'h0          
#     FE_INT        uvm_reg_field     ...    RW CTRL[9:9]=1'h0          
#     TX_OV_INT     uvm_reg_field     ...    RW CTRL[10:10]=1'h0        
#     RX_OV_INT     uvm_reg_field     ...    RW CTRL[11:11]=1'h0        
#     BRK_INT       uvm_reg_field     ...    RW CTRL[12:12]=1'h0        
#     RX_INT        uvm_reg_field     ...    RW CTRL[13:13]=1'h0        
#     RESERVED      uvm_reg_field     ...    RW CTRL[31:14]=18'h00000   
#   STATUS          uart_status_reg   -     @698                        
#     FE            uvm_reg_field     ...    RW STATUS[0:0]=1'h0        
#     PE            uvm_reg_field     ...    RW STATUS[1:1]=1'h0        
#     BRK           uvm_reg_field     ...    RW STATUS[2:2]=1'h0        
#     TX_OV         uvm_reg_field     ...    RW STATUS[3:3]=1'h0        
#     RX_OV         uvm_reg_field     ...    RW STATUS[4:4]=1'h0        
#     TX_FULL       uvm_reg_field     ...    RO STATUS[5:5]=1'h0        
#     RX_FULL       uvm_reg_field     ...    RO STATUS[6:6]=1'h0        
#     RX_NOT_EMPTY  uvm_reg_field     ...    RO STATUS[7:7]=1'h0        
#     BUSY          uvm_reg_field     ...    RO STATUS[8:8]=1'h0        
#     RX_UD         uvm_reg_field     ...    RW STATUS[9:9]=1'h0        
#     RESERVED      uvm_reg_field     ...    RO STATUS[31:10]=22'h000000
#   DIV             uart_divisor_reg  -     @712                        
#     divisor       uvm_reg_field     ...    RW DIV[15:0]=16'h0000      
#   TXD             txd_reg           -     @680                        
#     TXD           uvm_reg_field     ...    WO TXD[7:0]=8'h00          
#   RXD             rxd_reg           -     @683                        
#     RXD           uvm_reg_field     ...    RO RXD[7:0]=8'h00          
#   map             uvm_reg_map       -     @716                        
#     endian                          ...   UVM_LITTLE_ENDIAN           
#     CTRL          uart_ctrl_reg     ...   @686 +'h0                   
#     STATUS        uart_status_reg   ...   @698 +'h4                   
#     DIV           uart_divisor_reg  ...   @712 +'h8                   
#     TXD           txd_reg           ...   @680 +'hc                   
#     RXD           rxd_reg           ...   @683 +'h10                  
# ----------------------------------------------------------------------
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(245) @ 0: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] APB_AGENT_CONFIG OBJECT is FOUND!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(481) @ 0: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] MON_CONFIG is FOUND!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(245) @ 0: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] APB_AGENT_CONFIG OBJECT is FOUND!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(481) @ 0: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] MON_CONFIG is FOUND!!!
# UVM_INFO ../TB/ENV/env_pkg.sv(110) @ 0: uvm_test_top.env_h [my_env] [APB]START TO CONNECT MON_SCB ports!!!
# UVM_INFO ../TB/ENV/env_pkg.sv(113) @ 0: uvm_test_top.env_h [my_env] set_up_done = 1
# UVM_INFO ../TB/ENV/env_pkg.sv(130) @ 0: uvm_test_top.env_h [my_env] [APB0]SUCCEED TO CONNECT MON_SCB ports!!!
# UVM_INFO ../TB/ENV/env_pkg.sv(136) @ 0: uvm_test_top.env_h [my_env] [UART0]SUCCEED TO CONNECT MON_SCB ports!!!
# UVM_INFO ../TB/ENV/env_pkg.sv(146) @ 0: uvm_test_top.env_h [my_env] [REG_MODEL0]SUCCEED TO SET SEQUENCER!!!
# UVM_INFO ../TB/ENV/env_pkg.sv(130) @ 0: uvm_test_top.env_h [my_env] [APB1]SUCCEED TO CONNECT MON_SCB ports!!!
# UVM_INFO ../TB/ENV/env_pkg.sv(136) @ 0: uvm_test_top.env_h [my_env] [UART1]SUCCEED TO CONNECT MON_SCB ports!!!
# UVM_INFO ../TB/ENV/env_pkg.sv(146) @ 0: uvm_test_top.env_h [my_env] [REG_MODEL1]SUCCEED TO SET SEQUENCER!!!
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/base/uvm_traversal.svh(279) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------------------------
# Name                           Type                                    Size  Value
# ----------------------------------------------------------------------------------
# uvm_test_top                   full_frame_test                         -     @352 
#   env_h                        my_env                                  -     @365 
#     apb_agt_h0                 apb_agent                               -     @380 
#       apb_drv_h                apb_driver                              -     @731 
#         rsp_port               uvm_analysis_port                       -     @750 
#         seq_item_port          uvm_seq_item_pull_port                  -     @740 
#       apb_mon_h                apb_monitor                             -     @722 
#         apb_item_ap            uvm_analysis_port                       -     @899 
#         apb_to_uart_item_ap    uvm_analysis_port                       -     @909 
#         presetn_ap             uvm_analysis_port                       -     @919 
#         pseltb_ap              uvm_analysis_port                       -     @929 
#       apb_sqr_h                apb_sequencer                           -     @760 
#         rsp_export             uvm_analysis_export                     -     @769 
#         seq_item_export        uvm_seq_item_pull_imp                   -     @887 
#         arbitration_queue      array                                   0     -    
#         lock_queue             array                                   0     -    
#         num_last_reqs          integral                                32    'd1  
#         num_last_rsps          integral                                32    'd1  
#     apb_agt_h1                 apb_agent                               -     @399 
#       apb_drv_h                apb_driver                              -     @957 
#         rsp_port               uvm_analysis_port                       -     @976 
#         seq_item_port          uvm_seq_item_pull_port                  -     @966 
#       apb_mon_h                apb_monitor                             -     @948 
#         apb_item_ap            uvm_analysis_port                       -     @1125
#         apb_to_uart_item_ap    uvm_analysis_port                       -     @1135
#         presetn_ap             uvm_analysis_port                       -     @1145
#         pseltb_ap              uvm_analysis_port                       -     @1155
#       apb_sqr_h                apb_sequencer                           -     @986 
#         rsp_export             uvm_analysis_export                     -     @995 
#         seq_item_export        uvm_seq_item_pull_imp                   -     @1113
#         arbitration_queue      array                                   0     -    
#         lock_queue             array                                   0     -    
#         num_last_reqs          integral                                32    'd1  
#         num_last_rsps          integral                                32    'd1  
#     predictor_h0               uvm_reg_predictor #(uvm_sequence_item)  -     @572 
#       bus_in                   uvm_analysis_imp                        -     @581 
#       reg_ap                   uvm_analysis_port                       -     @591 
#     predictor_h1               uvm_reg_predictor #(uvm_sequence_item)  -     @649 
#       bus_in                   uvm_analysis_imp                        -     @658 
#       reg_ap                   uvm_analysis_port                       -     @668 
#     scb                        scoreboard                              -     @418 
#       apb_to_uart_txn_fifo[0]  uvm_tlm_analysis_fifo #(T)              -     @1409
#         analysis_export        uvm_analysis_imp                        -     @1458
#         get_ap                 uvm_analysis_port                       -     @1448
#         get_peek_export        uvm_get_peek_imp                        -     @1428
#         put_ap                 uvm_analysis_port                       -     @1438
#         put_export             uvm_put_imp                             -     @1418
#       apb_to_uart_txn_fifo[1]  uvm_tlm_analysis_fifo #(T)              -     @1468
#         analysis_export        uvm_analysis_imp                        -     @1517
#         get_ap                 uvm_analysis_port                       -     @1507
#         get_peek_export        uvm_get_peek_imp                        -     @1487
#         put_ap                 uvm_analysis_port                       -     @1497
#         put_export             uvm_put_imp                             -     @1477
#       apb_txn_fifo[0]          uvm_tlm_analysis_fifo #(T)              -     @1291
#         analysis_export        uvm_analysis_imp                        -     @1340
#         get_ap                 uvm_analysis_port                       -     @1330
#         get_peek_export        uvm_get_peek_imp                        -     @1310
#         put_ap                 uvm_analysis_port                       -     @1320
#         put_export             uvm_put_imp                             -     @1300
#       apb_txn_fifo[1]          uvm_tlm_analysis_fifo #(T)              -     @1350
#         analysis_export        uvm_analysis_imp                        -     @1399
#         get_ap                 uvm_analysis_port                       -     @1389
#         get_peek_export        uvm_get_peek_imp                        -     @1369
#         put_ap                 uvm_analysis_port                       -     @1379
#         put_export             uvm_put_imp                             -     @1359
#       presetn_fifo[0]          uvm_tlm_analysis_fifo #(T)              -     @1173
#         analysis_export        uvm_analysis_imp                        -     @1222
#         get_ap                 uvm_analysis_port                       -     @1212
#         get_peek_export        uvm_get_peek_imp                        -     @1192
#         put_ap                 uvm_analysis_port                       -     @1202
#         put_export             uvm_put_imp                             -     @1182
#       presetn_fifo[1]          uvm_tlm_analysis_fifo #(T)              -     @1232
#         analysis_export        uvm_analysis_imp                        -     @1281
#         get_ap                 uvm_analysis_port                       -     @1271
#         get_peek_export        uvm_get_peek_imp                        -     @1251
#         put_ap                 uvm_analysis_port                       -     @1261
#         put_export             uvm_put_imp                             -     @1241
#       uart_rx_fifo[0]          uvm_tlm_analysis_fifo #(T)              -     @1645
#         analysis_export        uvm_analysis_imp                        -     @1694
#         get_ap                 uvm_analysis_port                       -     @1684
#         get_peek_export        uvm_get_peek_imp                        -     @1664
#         put_ap                 uvm_analysis_port                       -     @1674
#         put_export             uvm_put_imp                             -     @1654
#       uart_rx_fifo[1]          uvm_tlm_analysis_fifo #(T)              -     @1704
#         analysis_export        uvm_analysis_imp                        -     @1753
#         get_ap                 uvm_analysis_port                       -     @1743
#         get_peek_export        uvm_get_peek_imp                        -     @1723
#         put_ap                 uvm_analysis_port                       -     @1733
#         put_export             uvm_put_imp                             -     @1713
#       uart_tx_fifo[0]          uvm_tlm_analysis_fifo #(T)              -     @1527
#         analysis_export        uvm_analysis_imp                        -     @1576
#         get_ap                 uvm_analysis_port                       -     @1566
#         get_peek_export        uvm_get_peek_imp                        -     @1546
#         put_ap                 uvm_analysis_port                       -     @1556
#         put_export             uvm_put_imp                             -     @1536
#       uart_tx_fifo[1]          uvm_tlm_analysis_fifo #(T)              -     @1586
#         analysis_export        uvm_analysis_imp                        -     @1635
#         get_ap                 uvm_analysis_port                       -     @1625
#         get_peek_export        uvm_get_peek_imp                        -     @1605
#         put_ap                 uvm_analysis_port                       -     @1615
#         put_export             uvm_put_imp                             -     @1595
#     uart_agt_h0                uart_agent                              -     @389 
#       uart_mon_h               uart_monitor                            -     @1789
#         CONTROL_TLM_FIFO       uvm_tlm_fifo #(T)                       -     @1839
#           get_ap               uvm_analysis_port                       -     @1878
#           get_peek_export      uvm_get_peek_imp                        -     @1858
#           put_ap               uvm_analysis_port                       -     @1868
#           put_export           uvm_put_imp                             -     @1848
#         get_port               uvm_get_port                            -     @1829
#         put_port               uvm_put_port                            -     @1819
#         rx_to_scb_ap           uvm_analysis_port                       -     @1809
#         tx_to_scb_ap           uvm_analysis_port                       -     @1799
#     uart_agt_h1                uart_agent                              -     @408 
#       uart_mon_h               uart_monitor                            -     @1888
#         CONTROL_TLM_FIFO       uvm_tlm_fifo #(T)                       -     @1938
#           get_ap               uvm_analysis_port                       -     @1977
#           get_peek_export      uvm_get_peek_imp                        -     @1957
#           put_ap               uvm_analysis_port                       -     @1967
#           put_export           uvm_put_imp                             -     @1947
#         get_port               uvm_get_port                            -     @1928
#         put_port               uvm_put_port                            -     @1918
#         rx_to_scb_ap           uvm_analysis_port                       -     @1908
#         tx_to_scb_ap           uvm_analysis_port                       -     @1898
#     vsqr_h                     virtual_sequencer                       -     @427 
#       rsp_export               uvm_analysis_export                     -     @436 
#       seq_item_export          uvm_seq_item_pull_imp                   -     @554 
#       arbitration_queue        array                                   0     -    
#       lock_queue               array                                   0     -    
#       num_last_reqs            integral                                32    'd1  
#       num_last_rsps            integral                                32    'd1  
# ----------------------------------------------------------------------------------
# 
# UVM_INFO ../TB/TEST/test_pkg.sv(54) @ 0: uvm_test_top [full_frame_test] PREPARE FOR SIMULATION!!!
# UVM_INFO ../TB/TEST/test_pkg.sv(56) @ 0: uvm_test_top [full_frame_test] START SIMULATION!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 0: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 0: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/SEQUENCE/virtual_sequence_pkg.sv(92) @ 0: uvm_test_top.env_h.vsqr_h@@v_seq_h [uvm_test_top.env_h.vsqr_h.v_seq_h] pre-run uart0 reset sequence!!!
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(120) @ 0: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@rst0_seq_h [uvm_sequence_item] [uart0_reset sequence] enters body task 
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(123) @ 0: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@rst0_seq_h [uvm_sequence_item] [uart0_reset sequence] start generating stimulus
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(319) @ 0: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] drive reset
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 10: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/SEQUENCE/virtual_sequence_pkg.sv(94) @ 10: uvm_test_top.env_h.vsqr_h@@v_seq_h [uvm_test_top.env_h.vsqr_h.v_seq_h] finish uart0 reset sequence!!!
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(120) @ 10: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@rst1_seq_h [uvm_sequence_item] [uart0_reset sequence] enters body task 
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(123) @ 10: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@rst1_seq_h [uvm_sequence_item] [uart0_reset sequence] start generating stimulus
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(319) @ 10: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive reset
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(118) @ 10: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] [UART_MONITOR]: Reset_n is active!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 30: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(141) @ 30: uvm_test_top.env_h.scb [scoreboard] APB0 RESET active low
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(162) @ 30: uvm_test_top.env_h.scb [scoreboard] [CLR_ALL]Clear all CHECKERs and Flush all FIFOs and QUEUEs
# UVM_INFO ../TB/SEQUENCE/virtual_sequence_pkg.sv(96) @ 30: uvm_test_top.env_h.vsqr_h@@v_seq_h [uvm_test_top.env_h.vsqr_h.v_seq_h] finish uart1 reset sequence!!!
# UVM_INFO @ 30: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@reg_model_rst_seq [STARTING_SEQ] 
# 
# Starting reg_model_rst_seq sequence...
# 
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh(128) @ 30: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@reg_model_rst_seq [uvm_reg_hw_reset_seq] Verifying reset value of register reg_model_h0.CTRL in map "reg_model_h0.map"...
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 30: reporter [reg_apb_adapter] reg2bus: addr = 0, data = 0, write = 0
# UVM_INFO @ 30: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@reg_model_rst_seq [STARTING_SEQ] 
# 
# Starting reg_model_rst_seq sequence...
# 
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh(128) @ 30: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@reg_model_rst_seq [uvm_reg_hw_reset_seq] Verifying reset value of register reg_model_h1.CTRL in map "reg_model_h1.map"...
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 30: reporter [reg_apb_adapter] reg2bus: addr = 0, data = 0, write = 0
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(118) @ 30: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] [UART_MONITOR]: Reset_n is active!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 50: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 50: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(141) @ 50: uvm_test_top.env_h.scb [scoreboard] APB0 RESET active low
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(149) @ 50: uvm_test_top.env_h.scb [scoreboard] APB1 RESET active low
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(162) @ 50: uvm_test_top.env_h.scb [scoreboard] [CLR_ALL]Clear all CHECKERs and Flush all FIFOs and QUEUEs
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 90: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 90: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 110: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 110: reporter [reg_apb_adapter] bus2reg: addr = 00000000, data = 00000000, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 110: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed READ transaction to register reg_model_h0.CTRL: value='h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(556) @ 110: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 110: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 110: reporter [reg_apb_adapter] bus2reg: addr = 00000000, data = 00000000, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 110: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.CTRL: value='h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(556) @ 110: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 110: reporter [reg_apb_adapter] bus2reg: addr = 00000000, data = 00000000, write = UVM_READ
# UVM_INFO @ 110: reporter [RegModel] Read  register via map reg_model_h0.map: reg_model_h0.CTRL=0
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh(128) @ 110: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@reg_model_rst_seq [uvm_reg_hw_reset_seq] Verifying reset value of register reg_model_h0.STATUS in map "reg_model_h0.map"...
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 110: reporter [reg_apb_adapter] reg2bus: addr = 4, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 110: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x00000000---DATA = 0x00000000---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000000---DATA = 0x00000000---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 110: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [CONTROL_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 110: reporter [reg_apb_adapter] bus2reg: addr = 00000000, data = 00000000, write = UVM_READ
# UVM_INFO @ 110: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.CTRL=0
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh(128) @ 110: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@reg_model_rst_seq [uvm_reg_hw_reset_seq] Verifying reset value of register reg_model_h1.STATUS in map "reg_model_h1.map"...
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 110: reporter [reg_apb_adapter] reg2bus: addr = 4, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 110: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000000---DATA = 0x00000000---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000000---DATA = 0x00000000---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 110: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [CONTROL_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 130: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 130: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 170: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 170: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 190: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 190: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000000, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 190: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed READ transaction to register reg_model_h0.STATUS: value='h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(556) @ 190: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 190: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 190: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000000, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 190: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.STATUS: value='h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(556) @ 190: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 190: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000000, write = UVM_READ
# UVM_INFO @ 190: reporter [RegModel] Read  register via map reg_model_h0.map: reg_model_h0.STATUS=0
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh(128) @ 190: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@reg_model_rst_seq [uvm_reg_hw_reset_seq] Verifying reset value of register reg_model_h0.DIV in map "reg_model_h0.map"...
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 190: reporter [reg_apb_adapter] reg2bus: addr = 8, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 190: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x00000004---DATA = 0x00000000---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000004---DATA = 0x00000000---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 190: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [STATUS_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 190: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000000, write = UVM_READ
# UVM_INFO @ 190: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.STATUS=0
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh(128) @ 190: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@reg_model_rst_seq [uvm_reg_hw_reset_seq] Verifying reset value of register reg_model_h1.DIV in map "reg_model_h1.map"...
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 190: reporter [reg_apb_adapter] reg2bus: addr = 8, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 190: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000004---DATA = 0x00000000---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000004---DATA = 0x00000000---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 190: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [STATUS_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 210: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 210: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 250: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 250: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 270: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 270: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 00000000, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 270: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed READ transaction to register reg_model_h0.DIV: value='h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(556) @ 270: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 270: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 270: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 00000000, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 270: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.DIV: value='h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(556) @ 270: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 270: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 00000000, write = UVM_READ
# UVM_INFO @ 270: reporter [RegModel] Read  register via map reg_model_h0.map: reg_model_h0.DIV=0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 270: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x00000008---DATA = 0x00000000---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000008---DATA = 0x00000000---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 270: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [BRR_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 270: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 00000000, write = UVM_READ
# UVM_INFO @ 270: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.DIV=0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 270: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000008---DATA = 0x00000000---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000008---DATA = 0x00000000---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 270: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [BRR_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(163) @ 270: reporter@@rm0_rst_seq [reg_model_rst_seq] BUILT-IN RAL RESET SEQUENCE DONE!!!
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(163) @ 270: reporter@@rm1_rst_seq [reg_model_rst_seq] BUILT-IN RAL RESET SEQUENCE DONE!!!
# UVM_INFO ../TB/SEQUENCE/virtual_sequence_pkg.sv(103) @ 270: uvm_test_top.env_h.vsqr_h@@v_seq_h [uvm_test_top.env_h.vsqr_h.v_seq_h] [VIRTUAL_SEQ]Built-in reset sequence DONE!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 270: reporter [reg_apb_adapter] reg2bus: addr = 0, data = 6, write = 1
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 270: reporter [reg_apb_adapter] reg2bus: addr = 0, data = 6, write = 1
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 290: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 290: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 330: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 330: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(191) @ 350: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] [CAPTURE_PARITY] time = 350---parity_enable = 1
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 350: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 350: reporter [reg_apb_adapter] bus2reg: addr = 00000000, data = 00000006, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 350: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.CTRL: value='h6 : updated value = 'h6
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(546) @ 350: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(191) @ 350: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] [CAPTURE_PARITY] time = 350---parity_enable = 1
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 350: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 350: reporter [reg_apb_adapter] bus2reg: addr = 00000000, data = 00000006, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 350: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed WRITE transaction to register reg_model_h1.CTRL: value='h6 : updated value = 'h6
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(546) @ 350: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 350: reporter [reg_apb_adapter] bus2reg: addr = 00000000, data = 00000006, write = UVM_WRITE
# UVM_INFO @ 350: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.CTRL=0x6
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(198) @ 350: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@uart0_even_parity_seq [uvm_sequence_item] [CONTROL]WRITE DONE---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 350: reporter [reg_apb_adapter] reg2bus: addr = 8, data = 144, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 350: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x00000000---DATA = 0x00000006---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x00000000---DATA = 0x00000006---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 350: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [CONTROL_REG]MIRRORED_UPDATED--> bus_data = 00000006---mirrored_data = 00000006
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 350: reporter [reg_apb_adapter] bus2reg: addr = 00000000, data = 00000006, write = UVM_WRITE
# UVM_INFO @ 350: reporter [RegModel] Wrote register via map reg_model_h1.map: reg_model_h1.CTRL=0x6
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(198) @ 350: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@uart1_even_parity_seq [uvm_sequence_item] [CONTROL]WRITE DONE---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 350: reporter [reg_apb_adapter] reg2bus: addr = 8, data = 144, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 350: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000000---DATA = 0x00000006---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x00000000---DATA = 0x00000006---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 350: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [CONTROL_REG]MIRRORED_UPDATED--> bus_data = 00000006---mirrored_data = 00000006
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 370: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 370: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 410: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 410: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(200) @ 430: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] [CAPTURE_CTRL] clk_per_bit = 00000144!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(127) @ 430: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] [UART_CTRL_INFO]CAPTURED!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 430: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 430: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 00000144, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 430: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.DIV: value='h144 : updated value = 'h144
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(546) @ 430: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(200) @ 430: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] [CAPTURE_CTRL] clk_per_bit = 00000144!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(127) @ 430: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] [UART_CTRL_INFO]CAPTURED!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 430: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 430: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 00000144, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 430: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed WRITE transaction to register reg_model_h1.DIV: value='h144 : updated value = 'h144
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(546) @ 430: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 430: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 00000144, write = UVM_WRITE
# UVM_INFO @ 430: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.DIV=0x144
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(209) @ 430: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@uart0_even_parity_seq [uvm_sequence_item] [BRR_VALUE]WRITE DONE---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(70) @ 430: reporter@@tx_gen_h [tx_gen_h] dat_q[0] = ff
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(70) @ 430: reporter@@tx_gen_h [tx_gen_h] dat_q[1] = 65
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(70) @ 430: reporter@@tx_gen_h [tx_gen_h] dat_q[2] = 75
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(70) @ 430: reporter@@tx_gen_h [tx_gen_h] dat_q[3] = ef
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(70) @ 430: reporter@@tx_gen_h [tx_gen_h] dat_q[4] = 00
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(70) @ 430: reporter@@tx_gen_h [tx_gen_h] dat_q[5] = 00
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(70) @ 430: reporter@@tx_gen_h [tx_gen_h] dat_q[6] = 00
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(70) @ 430: reporter@@tx_gen_h [tx_gen_h] dat_q[7] = 66
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 430: reporter [reg_apb_adapter] reg2bus: addr = c, data = ff, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 430: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x00000008---DATA = 0x00000144---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x00000008---DATA = 0x00000144---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 430: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [BRR_REG]MIRRORED_UPDATED--> bus_data = 00000144---mirrored_data = 00000144
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 430: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 00000144, write = UVM_WRITE
# UVM_INFO @ 430: reporter [RegModel] Wrote register via map reg_model_h1.map: reg_model_h1.DIV=0x144
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(209) @ 430: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@uart1_even_parity_seq [uvm_sequence_item] [BRR_VALUE]WRITE DONE---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(252) @ 430: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@uart1_even_parity_seq [uvm_sequence_item] [BRR_VALUE] WRITE DONE-->MV = 00000144 --- DV = 00000144
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 430: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000008---DATA = 0x00000144---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x00000008---DATA = 0x00000144---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 430: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [BRR_REG]MIRRORED_UPDATED--> bus_data = 00000144---mirrored_data = 00000144
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(148) @ 450: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] [UART_CTRL_INFO]RECEIVED!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(246) @ 450: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] BRR = 0143
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(247) @ 450: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] HAVE_PARITY = 1
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 450: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 450: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(148) @ 450: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] [UART_CTRL_INFO]RECEIVED!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(246) @ 450: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] BRR = 0143
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(247) @ 450: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] HAVE_PARITY = 1
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 450: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 490: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 510: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 510: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 000000ff, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 510: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.TXD: value='hff : updated value = 'hff
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(546) @ 510: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 510: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 000000ff, write = UVM_WRITE
# UVM_INFO @ 510: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.TXD=0xff
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(219) @ 510: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@uart0_even_parity_seq [uvm_sequence_item] [WRITE_TX][WRITE]:DATA[0] = ff---STATUS[0] = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 510: reporter [reg_apb_adapter] reg2bus: addr = c, data = 65, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 510: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x0000000c---DATA = 0x000000ff---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x0000000c---DATA = 0x000000ff---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(442) @ 510: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]new exp_rx_data--> tx_data = 11111111!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 510: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [TXD_REG]MIRRORED_UPDATED--> bus_data = 000000ff---mirrored_data = 000000ff
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 530: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 570: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 590: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 590: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000065, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 590: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.TXD: value='h65 : updated value = 'h65
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(546) @ 590: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 590: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000065, write = UVM_WRITE
# UVM_INFO @ 590: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.TXD=0x65
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(219) @ 590: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@uart0_even_parity_seq [uvm_sequence_item] [WRITE_TX][WRITE]:DATA[1] = 65---STATUS[1] = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 590: reporter [reg_apb_adapter] reg2bus: addr = c, data = 75, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 590: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x0000000c---DATA = 0x00000065---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x0000000c---DATA = 0x00000065---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(442) @ 590: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]new exp_rx_data--> tx_data = 01100101!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 590: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [TXD_REG]MIRRORED_UPDATED--> bus_data = 00000065---mirrored_data = 00000065
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 610: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 650: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 670: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 670: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000075, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 670: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.TXD: value='h75 : updated value = 'h75
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(546) @ 670: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 670: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000075, write = UVM_WRITE
# UVM_INFO @ 670: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.TXD=0x75
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(219) @ 670: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@uart0_even_parity_seq [uvm_sequence_item] [WRITE_TX][WRITE]:DATA[2] = 75---STATUS[2] = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 670: reporter [reg_apb_adapter] reg2bus: addr = c, data = ef, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 670: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x0000000c---DATA = 0x00000075---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x0000000c---DATA = 0x00000075---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(442) @ 670: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]new exp_rx_data--> tx_data = 01110101!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 670: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [TXD_REG]MIRRORED_UPDATED--> bus_data = 00000075---mirrored_data = 00000075
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 690: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 730: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 750: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 750: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 000000ef, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 750: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.TXD: value='hef : updated value = 'hef
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(546) @ 750: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 750: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 000000ef, write = UVM_WRITE
# UVM_INFO @ 750: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.TXD=0xef
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(219) @ 750: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@uart0_even_parity_seq [uvm_sequence_item] [WRITE_TX][WRITE]:DATA[3] = ef---STATUS[3] = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 750: reporter [reg_apb_adapter] reg2bus: addr = c, data = 0, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 750: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x0000000c---DATA = 0x000000ef---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x0000000c---DATA = 0x000000ef---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(442) @ 750: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]new exp_rx_data--> tx_data = 11101111!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 750: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [TXD_REG]MIRRORED_UPDATED--> bus_data = 000000ef---mirrored_data = 000000ef
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 770: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 810: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 830: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 830: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000000, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 830: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.TXD: value='h0 : updated value = 'h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(546) @ 830: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 830: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000000, write = UVM_WRITE
# UVM_INFO @ 830: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.TXD=0x0
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(219) @ 830: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@uart0_even_parity_seq [uvm_sequence_item] [WRITE_TX][WRITE]:DATA[4] = 0---STATUS[4] = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 830: reporter [reg_apb_adapter] reg2bus: addr = c, data = 0, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 830: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x0000000c---DATA = 0x00000000---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x0000000c---DATA = 0x00000000---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(442) @ 830: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]new exp_rx_data--> tx_data = 00000000!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 830: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [TXD_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 850: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 890: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 910: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 910: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000000, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 910: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.TXD: value='h0 : updated value = 'h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(546) @ 910: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 910: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000000, write = UVM_WRITE
# UVM_INFO @ 910: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.TXD=0x0
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(219) @ 910: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@uart0_even_parity_seq [uvm_sequence_item] [WRITE_TX][WRITE]:DATA[5] = 0---STATUS[5] = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 910: reporter [reg_apb_adapter] reg2bus: addr = c, data = 0, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 910: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x0000000c---DATA = 0x00000000---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x0000000c---DATA = 0x00000000---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(442) @ 910: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]new exp_rx_data--> tx_data = 00000000!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 910: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [TXD_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 930: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 970: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 990: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 990: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000000, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 990: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.TXD: value='h0 : updated value = 'h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(546) @ 990: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 990: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000000, write = UVM_WRITE
# UVM_INFO @ 990: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.TXD=0x0
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(219) @ 990: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@uart0_even_parity_seq [uvm_sequence_item] [WRITE_TX][WRITE]:DATA[6] = 0---STATUS[6] = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 990: reporter [reg_apb_adapter] reg2bus: addr = c, data = 66, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 990: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x0000000c---DATA = 0x00000000---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x0000000c---DATA = 0x00000000---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(442) @ 990: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]new exp_rx_data--> tx_data = 00000000!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 990: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [TXD_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 1010: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 1050: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 1070: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 1070: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000066, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 1070: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.TXD: value='h66 : updated value = 'h66
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(546) @ 1070: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 1070: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000066, write = UVM_WRITE
# UVM_INFO @ 1070: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.TXD=0x66
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(219) @ 1070: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@uart0_even_parity_seq [uvm_sequence_item] [WRITE_TX][WRITE]:DATA[7] = 66---STATUS[7] = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 1070: reporter [reg_apb_adapter] reg2bus: addr = 4, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 1070: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x0000000c---DATA = 0x00000066---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x0000000c---DATA = 0x00000066---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(442) @ 1070: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]new exp_rx_data--> tx_data = 01100110!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 1070: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [TXD_REG]MIRRORED_UPDATED--> bus_data = 00000066---mirrored_data = 00000066
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 1090: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 1130: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 1150: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 1150: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000020, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 1150: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed READ transaction to register reg_model_h0.STATUS: value='h20
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(556) @ 1150: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 1150: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000020, write = UVM_READ
# UVM_INFO @ 1150: reporter [RegModel] Read  register via map reg_model_h0.map: reg_model_h0.STATUS=20
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(246) @ 1150: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@uart0_even_parity_seq [uvm_sequence_item] [RD_STATUS][AFTER_WR_TX_DATA]STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(252) @ 1150: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@uart0_even_parity_seq [uvm_sequence_item] [BRR_VALUE] WRITE DONE-->MV = 00000144 --- DV = 00000144
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 1150: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x00000004---DATA = 0x00000020---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000004---DATA = 0x00000020---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 1150: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [STATUS_REG]MIRRORED_UPDATED--> bus_data = 00000020---mirrored_data = 00000020
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(407) @ 1150: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]TX_FIFO_FULL
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 6990: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 6990---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 58670: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 58670---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 885550: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 885550---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 988910: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 988910---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 1092270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 1092270---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 1092270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @3261
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'hff 
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b1  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 1092270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[1]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 1092270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 1157490: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 1157490---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 1209170: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 1209170---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 2036050: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 2036050---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 2139410: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 2139410---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 2242770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 2242770---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 2242770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @3281
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h65 
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b1  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 2242770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[2]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 2242770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 2307990: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 2307990---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 2359670: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 2359670---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 3186550: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 3186550---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 3289910: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 3289910---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 3393270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 3393270---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 3393270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @3301
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h75 
#   PARITY_BIT  integral       1     'b1  
#   STOP_BIT    integral       1     'b1  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 3393270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[3]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 3393270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 3458490: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 3458490---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 3510170: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 3510170---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 4337050: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 4337050---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 4440410: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 4440410---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 4543770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 4543770---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 4543770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @3321
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'hef 
#   PARITY_BIT  integral       1     'b1  
#   STOP_BIT    integral       1     'b1  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 4543770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[4]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 4543770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 4608990: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 4608990---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 4660670: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 4660670---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 5487550: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 5487550---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 5590910: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 5590910---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 5694270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 5694270---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 5694270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @3341
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h0  
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b1  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 5694270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[5]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 5694270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 5759490: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 5759490---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 5811170: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 5811170---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 6638050: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 6638050---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 6741410: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 6741410---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 6844770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 6844770---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 6844770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @3361
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h0  
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b1  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 6844770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[6]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 6844770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 6909990: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 6909990---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 6961670: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 6961670---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 7788550: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 7788550---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 7891910: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 7891910---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 7995270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 7995270---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 7995270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @3381
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h0  
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b1  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 7995270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[7]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 7995270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 8060490: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 8060490---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 8112170: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 8112170---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 8939050: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 8939050---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 9042410: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 9042410---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 9145770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 9145770---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 9145770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @3401
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h66 
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b1  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 9145770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[8]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 9145770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 11612590: reporter [reg_apb_adapter] reg2bus: addr = 4, data = 0, write = 0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11612590: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 11612630: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11612650: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11612650: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 000000c0, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11612650: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.STATUS: value='hc0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(556) @ 11612650: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11612650: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 000000c0, write = UVM_READ
# UVM_INFO @ 11612650: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.STATUS=c0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 11612650: reporter [reg_apb_adapter] reg2bus: addr = 10, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11612650: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000004---DATA = 0x000000c0---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000004---DATA = 0x000000c0---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11612650: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [STATUS_REG]MIRRORED_UPDATED--> bus_data = 000000c0---mirrored_data = 000000c0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(412) @ 11612650: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]RX_FIFO_FULL
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(417) @ 11612650: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]RX_FIFO_NOT_EMPTY
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11612670: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 11612710: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11612730: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11612730: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 000000ff, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11612730: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.RXD: value='hff
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(556) @ 11612730: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11612730: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 000000ff, write = UVM_READ
# UVM_INFO @ 11612730: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.RXD=ff
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(271) @ 11612730: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@uart1_even_parity_seq [uvm_sequence_item] [READ_RX][DONE][0]---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 11612730: reporter [reg_apb_adapter] reg2bus: addr = 10, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11612730: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000010---DATA = 0x000000ff---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000010---DATA = 0x000000ff---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11612730: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [RXD_REG]MIRRORED_UPDATED--> bus_data = 000000ff---mirrored_data = 000000ff
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(464) @ 11612730: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]new act_rx_data--> rx_data = 11111111!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11612750: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 11612790: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11612810: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11612810: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000065, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11612810: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.RXD: value='h65
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(556) @ 11612810: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11612810: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000065, write = UVM_READ
# UVM_INFO @ 11612810: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.RXD=65
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(271) @ 11612810: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@uart1_even_parity_seq [uvm_sequence_item] [READ_RX][DONE][1]---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 11612810: reporter [reg_apb_adapter] reg2bus: addr = 10, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11612810: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000010---DATA = 0x00000065---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000010---DATA = 0x00000065---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11612810: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [RXD_REG]MIRRORED_UPDATED--> bus_data = 00000065---mirrored_data = 00000065
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(464) @ 11612810: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]new act_rx_data--> rx_data = 01100101!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11612830: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 11612870: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11612890: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11612890: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000075, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11612890: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.RXD: value='h75
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(556) @ 11612890: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11612890: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000075, write = UVM_READ
# UVM_INFO @ 11612890: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.RXD=75
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(271) @ 11612890: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@uart1_even_parity_seq [uvm_sequence_item] [READ_RX][DONE][2]---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 11612890: reporter [reg_apb_adapter] reg2bus: addr = 10, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11612890: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000010---DATA = 0x00000075---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000010---DATA = 0x00000075---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11612890: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [RXD_REG]MIRRORED_UPDATED--> bus_data = 00000075---mirrored_data = 00000075
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(464) @ 11612890: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]new act_rx_data--> rx_data = 01110101!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11612910: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 11612950: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11612970: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11612970: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 000000ef, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11612970: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.RXD: value='hef
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(556) @ 11612970: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11612970: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 000000ef, write = UVM_READ
# UVM_INFO @ 11612970: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.RXD=ef
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(271) @ 11612970: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@uart1_even_parity_seq [uvm_sequence_item] [READ_RX][DONE][3]---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 11612970: reporter [reg_apb_adapter] reg2bus: addr = 10, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11612970: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000010---DATA = 0x000000ef---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000010---DATA = 0x000000ef---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11612970: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [RXD_REG]MIRRORED_UPDATED--> bus_data = 000000ef---mirrored_data = 000000ef
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(464) @ 11612970: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]new act_rx_data--> rx_data = 11101111!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11612990: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 11613030: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11613050: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11613050: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000000, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11613050: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.RXD: value='h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(556) @ 11613050: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11613050: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000000, write = UVM_READ
# UVM_INFO @ 11613050: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.RXD=0
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(271) @ 11613050: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@uart1_even_parity_seq [uvm_sequence_item] [READ_RX][DONE][4]---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 11613050: reporter [reg_apb_adapter] reg2bus: addr = 10, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11613050: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000010---DATA = 0x00000000---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000010---DATA = 0x00000000---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11613050: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [RXD_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(464) @ 11613050: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]new act_rx_data--> rx_data = 00000000!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11613070: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 11613110: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11613130: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11613130: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000000, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11613130: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.RXD: value='h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(556) @ 11613130: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11613130: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000000, write = UVM_READ
# UVM_INFO @ 11613130: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.RXD=0
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(271) @ 11613130: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@uart1_even_parity_seq [uvm_sequence_item] [READ_RX][DONE][5]---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 11613130: reporter [reg_apb_adapter] reg2bus: addr = 10, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11613130: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000010---DATA = 0x00000000---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000010---DATA = 0x00000000---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11613130: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [RXD_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(464) @ 11613130: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]new act_rx_data--> rx_data = 00000000!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11613150: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 11613190: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11613210: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11613210: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000000, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11613210: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.RXD: value='h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(556) @ 11613210: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11613210: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000000, write = UVM_READ
# UVM_INFO @ 11613210: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.RXD=0
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(271) @ 11613210: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@uart1_even_parity_seq [uvm_sequence_item] [READ_RX][DONE][6]---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 11613210: reporter [reg_apb_adapter] reg2bus: addr = 10, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11613210: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000010---DATA = 0x00000000---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000010---DATA = 0x00000000---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11613210: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [RXD_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(464) @ 11613210: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]new act_rx_data--> rx_data = 00000000!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11613230: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 11613270: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11613290: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11613290: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000066, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11613290: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.RXD: value='h66
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(556) @ 11613290: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11613290: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000066, write = UVM_READ
# UVM_INFO @ 11613290: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.RXD=66
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(271) @ 11613290: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@uart1_even_parity_seq [uvm_sequence_item] [READ_RX][DONE][7]---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 11613290: reporter [reg_apb_adapter] reg2bus: addr = 4, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11613290: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000010---DATA = 0x00000066---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000010---DATA = 0x00000066---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11613290: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [RXD_REG]MIRRORED_UPDATED--> bus_data = 00000066---mirrored_data = 00000066
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(464) @ 11613290: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]new act_rx_data--> rx_data = 01100110!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11613310: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 11613350: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11613370: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11613370: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000000, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11613370: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.STATUS: value='h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(556) @ 11613370: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11613370: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000000, write = UVM_READ
# UVM_INFO @ 11613370: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.STATUS=0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11613370: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000004---DATA = 0x00000000---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000004---DATA = 0x00000000---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11613370: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [STATUS_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/SEQUENCE/virtual_sequence_pkg.sv(118) @ 11613370: uvm_test_top.env_h.vsqr_h@@v_seq_h [virtual_seq] [TEST_CASE_ONE]DONE time = 11613370
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 11613370: reporter [reg_apb_adapter] reg2bus: addr = 0, data = 2, write = 1
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 11613370: reporter [reg_apb_adapter] reg2bus: addr = 0, data = 2, write = 1
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11613390: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11613390: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 11613430: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 11613430: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(174) @ 11613450: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] NEW CONFIG exists!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(191) @ 11613450: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] [CAPTURE_PARITY] time = 11613450---parity_enable = 1
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11613450: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11613450: reporter [reg_apb_adapter] bus2reg: addr = 00000000, data = 00000002, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 11613450: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.CTRL: value='h2 : updated value = 'h2
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(546) @ 11613450: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(174) @ 11613450: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] NEW CONFIG exists!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(191) @ 11613450: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] [CAPTURE_PARITY] time = 11613450---parity_enable = 1
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11613450: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11613450: reporter [reg_apb_adapter] bus2reg: addr = 00000000, data = 00000002, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 11613450: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed WRITE transaction to register reg_model_h1.CTRL: value='h2 : updated value = 'h2
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(546) @ 11613450: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11613450: reporter [reg_apb_adapter] bus2reg: addr = 00000000, data = 00000002, write = UVM_WRITE
# UVM_INFO @ 11613450: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.CTRL=0x2
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(322) @ 11613450: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@pe_fe_0_seq_h [uvm_sequence_item] [CONTROL]WRITE DONE---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 11613450: reporter [reg_apb_adapter] reg2bus: addr = 8, data = 144, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11613450: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x00000000---DATA = 0x00000002---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x00000000---DATA = 0x00000002---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11613450: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [CONTROL_REG]MIRRORED_UPDATED--> bus_data = 00000002---mirrored_data = 00000002
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11613450: reporter [reg_apb_adapter] bus2reg: addr = 00000000, data = 00000002, write = UVM_WRITE
# UVM_INFO @ 11613450: reporter [RegModel] Wrote register via map reg_model_h1.map: reg_model_h1.CTRL=0x2
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(322) @ 11613450: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@pe_fe_1_seq_h [uvm_sequence_item] [CONTROL]WRITE DONE---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 11613450: reporter [reg_apb_adapter] reg2bus: addr = 8, data = 1a, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11613450: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000000---DATA = 0x00000002---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x00000000---DATA = 0x00000002---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11613450: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [CONTROL_REG]MIRRORED_UPDATED--> bus_data = 00000002---mirrored_data = 00000002
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11613470: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11613470: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 11613510: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 11613510: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(200) @ 11613530: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] [CAPTURE_CTRL] clk_per_bit = 00000144!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(127) @ 11613530: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] [UART_CTRL_INFO]CAPTURED!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11613530: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11613530: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 00000144, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 11613530: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.DIV: value='h144 : updated value = 'h144
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(546) @ 11613530: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(200) @ 11613530: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] [CAPTURE_CTRL] clk_per_bit = 0000001a!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(127) @ 11613530: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] [UART_CTRL_INFO]CAPTURED!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11613530: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11613530: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 0000001a, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 11613530: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed WRITE transaction to register reg_model_h1.DIV: value='h1a : updated value = 'h1a
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(546) @ 11613530: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11613530: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 00000144, write = UVM_WRITE
# UVM_INFO @ 11613530: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.DIV=0x144
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(327) @ 11613530: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@pe_fe_0_seq_h [uvm_sequence_item] [DIV]WRITE DONE---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11613530: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x00000008---DATA = 0x00000144---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x00000008---DATA = 0x00000144---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11613530: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [BRR_REG]MIRRORED_UPDATED--> bus_data = 00000144---mirrored_data = 00000144
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11613530: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 0000001a, write = UVM_WRITE
# UVM_INFO @ 11613530: reporter [RegModel] Wrote register via map reg_model_h1.map: reg_model_h1.DIV=0x1a
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(327) @ 11613530: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@pe_fe_1_seq_h [uvm_sequence_item] [DIV]WRITE DONE---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11613530: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000008---DATA = 0x0000001a---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x00000008---DATA = 0x0000001a---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11613530: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [BRR_REG]MIRRORED_UPDATED--> bus_data = 0000001a---mirrored_data = 0000001a
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(148) @ 11613550: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] [UART_CTRL_INFO]RECEIVED!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(246) @ 11613550: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] BRR = 0143
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(247) @ 11613550: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] HAVE_PARITY = 1
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 11613550: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(148) @ 11613550: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] [UART_CTRL_INFO]RECEIVED!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(246) @ 11613550: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] BRR = 0019
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(247) @ 11613550: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] HAVE_PARITY = 1
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 11613550: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 11613570: reporter [reg_apb_adapter] reg2bus: addr = 8, data = 0, write = 0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 11613570: reporter [reg_apb_adapter] reg2bus: addr = 8, data = 0, write = 0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11613570: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11613570: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 11613610: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 11613610: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11613630: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11613630: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 00000144, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11613630: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed READ transaction to register reg_model_h0.DIV: value='h144
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(556) @ 11613630: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11613630: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11613630: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 0000001a, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11613630: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.DIV: value='h1a
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(556) @ 11613630: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11613630: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 00000144, write = UVM_READ
# UVM_INFO @ 11613630: reporter [RegModel] Read  register via map reg_model_h0.map: reg_model_h0.DIV=144
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 11613630: reporter [reg_apb_adapter] reg2bus: addr = c, data = 0, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11613630: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x00000008---DATA = 0x00000144---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000008---DATA = 0x00000144---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11613630: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [BRR_REG]MIRRORED_UPDATED--> bus_data = 00000144---mirrored_data = 00000144
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11613630: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 0000001a, write = UVM_READ
# UVM_INFO @ 11613630: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.DIV=1a
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11613630: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000008---DATA = 0x0000001a---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000008---DATA = 0x0000001a---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11613630: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [BRR_REG]MIRRORED_UPDATED--> bus_data = 0000001a---mirrored_data = 0000001a
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11613650: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 11613690: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11613710: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11613710: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000000, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 11613710: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.TXD: value='h0 : updated value = 'h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(546) @ 11613710: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11613710: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000000, write = UVM_WRITE
# UVM_INFO @ 11613710: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.TXD=0x0
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(340) @ 11613710: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@pe_fe_0_seq_h [uvm_sequence_item] [TXD]WRITE DONE---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11613710: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x0000000c---DATA = 0x00000000---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x0000000c---DATA = 0x00000000---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(442) @ 11613710: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]new exp_rx_data--> tx_data = 00000000!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11613710: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [TXD_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 11620090: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11620090---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 11624090: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11624090---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 11688090: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11688090---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 11696090: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11696090---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 11704090: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11704090---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 11704090: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @4327
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h0  
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b0  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 11704090: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[9]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 11704090: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 11704110: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11704110---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 11708110: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11708110---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 11730110: reporter [reg_apb_adapter] reg2bus: addr = 4, data = 0, write = 0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11730110: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 11730150: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11730170: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11730170: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000084, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11730170: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.STATUS: value='h84
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(556) @ 11730170: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11730170: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000084, write = UVM_READ
# UVM_INFO @ 11730170: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.STATUS=84
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(353) @ 11730170: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@pe_fe_1_seq_h [uvm_sequence_item] [STATUS]BEFORE_RD_RXD---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 11730170: reporter [reg_apb_adapter] reg2bus: addr = 10, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11730170: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000004---DATA = 0x00000084---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000004---DATA = 0x00000084---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11730170: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [STATUS_REG]MIRRORED_UPDATED--> bus_data = 00000084---mirrored_data = 00000084
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(392) @ 11730170: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]BREAK_CON
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(417) @ 11730170: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]RX_FIFO_NOT_EMPTY
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11730190: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 11730230: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11730250: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11730250: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000000, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11730250: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.RXD: value='h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(556) @ 11730250: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11730250: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000000, write = UVM_READ
# UVM_INFO @ 11730250: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.RXD=0
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(356) @ 11730250: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@pe_fe_1_seq_h [uvm_sequence_item] [RXD]READ DONE---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 11730250: reporter [reg_apb_adapter] reg2bus: addr = 4, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11730250: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000010---DATA = 0x00000000---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000010---DATA = 0x00000000---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11730250: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [RXD_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(464) @ 11730250: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]new act_rx_data--> rx_data = 00000000!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11730270: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 11730310: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11730330: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11730330: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000007, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11730330: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.STATUS: value='h7
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(556) @ 11730330: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11730330: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000007, write = UVM_READ
# UVM_INFO @ 11730330: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.STATUS=7
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(364) @ 11730330: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@pe_fe_1_seq_h [uvm_sequence_item] [STATUS]AFTER_RD_RXD---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 11730330: reporter [reg_apb_adapter] reg2bus: addr = 4, data = 0, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11730330: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000004---DATA = 0x00000007---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000004---DATA = 0x00000007---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11730330: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [STATUS_REG]MIRRORED_UPDATED--> bus_data = 00000007---mirrored_data = 00000007
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(382) @ 11730330: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]FRAME_ERROR
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(387) @ 11730330: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]PARITY_ERROR
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(392) @ 11730330: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]BREAK_CON
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11730350: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 11730390: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11730410: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11730410: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000000, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 11730410: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed WRITE transaction to register reg_model_h1.STATUS: value='h0 : updated value = 'h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(546) @ 11730410: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11730410: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000000, write = UVM_WRITE
# UVM_INFO @ 11730410: reporter [RegModel] Wrote register via map reg_model_h1.map: reg_model_h1.STATUS=0x0
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(367) @ 11730410: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@pe_fe_1_seq_h [uvm_sequence_item] [STATUS]CLEAR---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(599) @ 11730410: reporter [reg_apb_adapter] reg2bus: addr = 4, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11730410: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000004---DATA = 0x00000000---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x00000004---DATA = 0x00000000---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11730410: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [STATUS_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11730430: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(340) @ 11730470: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11730490: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11730490: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000000, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11730490: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.STATUS: value='h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(556) @ 11730490: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(614) @ 11730490: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000000, write = UVM_READ
# UVM_INFO @ 11730490: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.STATUS=0
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(370) @ 11730490: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@pe_fe_1_seq_h [uvm_sequence_item] [STATUS]AFTER_CLEAR---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11730490: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000004---DATA = 0x00000000---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000004---DATA = 0x00000000---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11730490: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [STATUS_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/SEQUENCE/virtual_sequence_pkg.sv(131) @ 11730490: uvm_test_top.env_h.vsqr_h@@v_seq_h [virtual_seq] [TEST_CASE_SECOND]DONE time = 11730490
# UVM_INFO ../TB/TEST/test_pkg.sv(68) @ 11730490: uvm_test_top [full_frame_test] SIMULATION_THREAD DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 11772110: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11772110---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 11780110: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11780110---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 11788110: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11788110---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 11788110: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @4347
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h0  
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b0  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 11788110: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[10]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 11788110: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 11788130: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11788130---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 11792130: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11792130---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 11856130: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11856130---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 11864130: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11864130---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 11872130: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11872130---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 11872130: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @4638
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h0  
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b0  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 11872130: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[11]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 11872130: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 11872150: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11872150---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 11876150: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11876150---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 11940150: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11940150---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 11948150: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11948150---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 11956150: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11956150---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 11956150: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @4658
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h0  
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b0  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 11956150: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[12]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 11956150: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 11956170: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11956170---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 11960170: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11960170---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 12024170: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12024170---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 12032170: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12032170---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 12040170: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12040170---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 12040170: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @4678
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h0  
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b0  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 12040170: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[13]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 12040170: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 12040190: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12040190---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 12044190: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12044190---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 12108190: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12108190---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 12116190: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12116190---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 12124190: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12124190---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 12124190: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @4698
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h0  
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b0  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 12124190: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[14]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 12124190: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 12124210: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12124210---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 12128210: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12128210---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 12192210: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12192210---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 12200210: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12200210---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 12208210: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12208210---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 12208210: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @4718
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h0  
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b0  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 12208210: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[15]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 12208210: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 12208230: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12208230---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 12212230: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12212230---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/base/uvm_objection.svh(1270) @ 12230490: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(532) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [UART0_TX_UART1_RX]MATCH--> TX_Data(Expected) = 11111111 --- RX(Actual) = 11111111
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(543) @ 12230490: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [UART0_TX_UART1_RX]PARITY bit = 0 --- STOP bit = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(532) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [UART0_TX_UART1_RX]MATCH--> TX_Data(Expected) = 01100101 --- RX(Actual) = 01100101
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(543) @ 12230490: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [UART0_TX_UART1_RX]PARITY bit = 0 --- STOP bit = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(532) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [UART0_TX_UART1_RX]MATCH--> TX_Data(Expected) = 01110101 --- RX(Actual) = 01110101
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(543) @ 12230490: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [UART0_TX_UART1_RX]PARITY bit = 1 --- STOP bit = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(532) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [UART0_TX_UART1_RX]MATCH--> TX_Data(Expected) = 11101111 --- RX(Actual) = 11101111
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(543) @ 12230490: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [UART0_TX_UART1_RX]PARITY bit = 1 --- STOP bit = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(532) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [UART0_TX_UART1_RX]MATCH--> TX_Data(Expected) = 00000000 --- RX(Actual) = 00000000
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(543) @ 12230490: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [UART0_TX_UART1_RX]PARITY bit = 0 --- STOP bit = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(532) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [UART0_TX_UART1_RX]MATCH--> TX_Data(Expected) = 00000000 --- RX(Actual) = 00000000
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(543) @ 12230490: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [UART0_TX_UART1_RX]PARITY bit = 0 --- STOP bit = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(532) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [UART0_TX_UART1_RX]MATCH--> TX_Data(Expected) = 00000000 --- RX(Actual) = 00000000
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(543) @ 12230490: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [UART0_TX_UART1_RX]PARITY bit = 0 --- STOP bit = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(532) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [UART0_TX_UART1_RX]MATCH--> TX_Data(Expected) = 01100110 --- RX(Actual) = 01100110
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(543) @ 12230490: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [UART0_TX_UART1_RX]PARITY bit = 0 --- STOP bit = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(532) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [UART0_TX_UART1_RX]MATCH--> TX_Data(Expected) = 00000000 --- RX(Actual) = 00000000
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(543) @ 12230490: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [UART0_TX_UART1_RX]PARITY bit = 0 --- STOP bit = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(235) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [FULL: UART0_TX_UART1_RX]MATCH--> exp = 11111111 --- act = 11111111
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(235) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [FULL: UART0_TX_UART1_RX]MATCH--> exp = 01100101 --- act = 01100101
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(235) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [FULL: UART0_TX_UART1_RX]MATCH--> exp = 01110101 --- act = 01110101
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(235) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [FULL: UART0_TX_UART1_RX]MATCH--> exp = 11101111 --- act = 11101111
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(235) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [FULL: UART0_TX_UART1_RX]MATCH--> exp = 00000000 --- act = 00000000
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(235) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [FULL: UART0_TX_UART1_RX]MATCH--> exp = 00000000 --- act = 00000000
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(235) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [FULL: UART0_TX_UART1_RX]MATCH--> exp = 00000000 --- act = 00000000
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(235) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [FULL: UART0_TX_UART1_RX]MATCH--> exp = 01100110 --- act = 01100110
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(235) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [FULL: UART0_TX_UART1_RX]MATCH--> exp = 00000000 --- act = 00000000
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(254) @ 12230490: uvm_test_top.env_h.scb [scoreboard] **************************************************************
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(255) @ 12230490: uvm_test_top.env_h.scb [scoreboard] **************************FINAL REPORT************************
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(256) @ 12230490: uvm_test_top.env_h.scb [scoreboard] **************************************************************
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(257) @ 12230490: uvm_test_top.env_h.scb [scoreboard] BUS--MIRRORED(mirrored updated???): 41 UPDATED---0 STALE 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(260) @ 12230490: uvm_test_top.env_h.scb [scoreboard] UART0_TX_DATA--UART1_RX: 9 matches---0 mismatches 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(263) @ 12230490: uvm_test_top.env_h.scb [scoreboard] DATA_FULL: 9 matches---0 mismatches 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(266) @ 12230490: uvm_test_top.env_h.scb [scoreboard] INSIDE_CORE_APB0: 18 matches---0 mismatches 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(268) @ 12230490: uvm_test_top.env_h.scb [scoreboard] INSIDE_CORE_APB1: 23 matches---0 mismatches 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(270) @ 12230490: uvm_test_top.env_h.scb [scoreboard] ********************STATUS REGISTER REPORT********************
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(271) @ 12230490: uvm_test_top.env_h.scb [scoreboard] NO_FRAME_ERR = 1 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(272) @ 12230490: uvm_test_top.env_h.scb [scoreboard] NO_PARITY_ERR = 1 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(273) @ 12230490: uvm_test_top.env_h.scb [scoreboard] NO_BREAK_CON = 2 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(274) @ 12230490: uvm_test_top.env_h.scb [scoreboard] NO_TX_FULL = 1 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(275) @ 12230490: uvm_test_top.env_h.scb [scoreboard] NO_RX_FULL = 1 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(276) @ 12230490: uvm_test_top.env_h.scb [scoreboard] NO_RX_OV = 0 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(277) @ 12230490: uvm_test_top.env_h.scb [scoreboard] NO_TX_OV = 0 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(278) @ 12230490: uvm_test_top.env_h.scb [scoreboard] NO_RX_NOT_EMPTY = 2 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(279) @ 12230490: uvm_test_top.env_h.scb [scoreboard] NO_RX_UD = 0 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(280) @ 12230490: uvm_test_top.env_h.scb [scoreboard] NO_BUSY = 0 
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/base/uvm_report_server.svh(847) @ 12230490: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  771
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [NO_DPI_TSTNAME]     1
# [REG_PREDICT]    41
# [RNTST]     1
# [RegModel]    41
# [STARTING_SEQ]     2
# [TEST_DONE]     1
# [UVM/COMP/NAMECHECK]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# [apb_driver]   131
# [apb_monitor]    43
# [full_frame_test]     3
# [my_env]     9
# [reg_apb_adapter]   123
# [reg_model_rst_seq]     2
# [scoreboard]   109
# [tx_gen_h]     8
# [uart_monitor]    47
# [uvm_reg_hw_reset_seq]     6
# [uvm_sequence_item]    37
# [uvm_test_top.env_h.scb]    50
# [uvm_test_top.env_h.uart_agt_h1.uart_mon_h]   107
# [uvm_test_top.env_h.vsqr_h.v_seq_h]     4
# [virtual_seq]     2
# 
# ** Note: $finish    : C:/questasim64_10.7c/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 12230490 ns  Iteration: 67  Instance: /tb
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.7c/uvm-1.2/src/base/uvm_root.svh line 517
quit -sim
# End time: 16:38:05 on Jan 12,2026, Elapsed time: 0:02:40
# Errors: 1, Warnings: 0
.main clear
.main clear
do run.do
# C:/questasim64_10.7c/uvm-1.2
# C:/questasim64_10.7c/uvm-1.1d
# full_frame_test
# ../TB/SVA_CHECK
# ../TB/SVA_CHECK/sva_log.log
# file1e5d01b0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:38:17 on Jan 12,2026
# vlog -reportprogress 300 "+define+AGENT_CNT=1" "+define+APB_MASTER" "+define+UVM_CMDLINE_NO_DPI" "+define+UVM_REGEX_NO_DPI" "+define+PRINT_TO_APB_SVA_FILE" "+define+CLK_CYCLE=20" "+define+SIM_TIME=1ms" "+define+UVM_NO_DPI" "+define+UVM_HDL_NO_DPI" "+incdir+C:/questasim64_10.7c/uvm-1.2/src" "+incdir+C:/questasim64_10.7c/uvm-1.1d" -f list_file.f -timescale 1ns/1ns -l vlog.log "+cover" 
# -- Compiling module Risi_Edge_Detector
# -- Compiling module uart_wrapper
# -- Compiling module apb_slave
# -- Compiling module uart_top
# -- Compiling module uart_reg_bank
# -- Compiling module tx_fifo
# -- Compiling module rx_fifo
# -- Compiling module uart_transmitter
# -- Compiling module uart_receiver
# -- Compiling module baud_rate_generator
# -- Compiling package uvm_pkg
# -- Compiling package parameter_pkg
# -- Compiling interface apb_if
# -- Compiling interface uart_if
# -- Compiling interface interrupt_if
# -- Compiling package apb_vip_pkg
# -- Importing package uvm_pkg
# -- Importing package parameter_pkg
# -- Compiling package uart_vip_pkg
# -- Compiling package uart_ral_pkg
# -- Compiling package env_cfg_pkg
# -- Importing package apb_vip_pkg
# -- Compiling package scoreboard_pkg
# -- Importing package uart_vip_pkg
# -- Importing package env_cfg_pkg
# -- Importing package uart_ral_pkg
# -- Compiling package env_pkg
# -- Importing package scoreboard_pkg
# -- Compiling package sequence_pkg
# -- Importing package env_pkg
# -- Compiling package virtual_sequence_pkg
# -- Importing package sequence_pkg
# -- Compiling package test_pkg
# -- Importing package virtual_sequence_pkg
# -- Compiling module tb
# -- Importing package test_pkg
# 
# Top level modules:
# 	tb
# End time: 16:38:18 on Jan 12,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb -coverage -classdebug -uvmcontrol=all "+UVM_TESTNAME=full_frame_test" "+UVM_VERBOSITY=UVM_HIGH" "+UVM_NO_PHASE_TRACE" -l vsim.log 
# Start time: 16:38:18 on Jan 12,2026
# Loading C:/Users/LENOVO/AppData/Local/Temp\LENOVO@NGOCMAN_dpi_7176\win64_gcc-4.5.0\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.apb_if(fast)
# Loading work.uvm_pkg(fast)
# Loading work.uart_ral_pkg(fast)
# ** Error: (vsim-7) Failed to open info file "C:/questasim64_10.7c/uvm-1.1d/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.parameter_pkg(fast)
# Loading work.apb_vip_pkg(fast)
# Loading work.env_cfg_pkg(fast)
# Loading work.uart_if(fast)
# Loading work.uart_vip_pkg(fast)
# Loading work.scoreboard_pkg(fast)
# Loading work.env_pkg(fast)
# Loading work.sequence_pkg(fast)
# Loading work.virtual_sequence_pkg(fast)
# Loading work.test_pkg(fast)
# Loading work.tb(fast)
# Loading work.apb_if(fast)
# Loading work.uart_if(fast)
# Loading work.interrupt_if(fast)
# Loading work.uart_wrapper(fast)
# Loading work.apb_slave(fast)
# Loading work.uart_top(fast)
# Loading work.uart_reg_bank(fast)
# Loading work.Risi_Edge_Detector(fast)
# Loading work.baud_rate_generator(fast)
# Loading work.uart_transmitter(fast)
# Loading work.tx_fifo(fast)
# Loading work.uart_receiver(fast)
# Loading work.rx_fifo(fast)
# Compiling C:/Users/LENOVO/AppData/Local/Temp\LENOVO@NGOCMAN_dpi_7176\win64_gcc-4.5.0\exportwrapper.c
# Loading C:/Users/LENOVO/AppData/Local/Temp\LENOVO@NGOCMAN_dpi_7176\win64_gcc-4.5.0\vsim_auto_compile.dll
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# CLK_CYCLE = 20
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/base/uvm_root.svh(453) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
# UVM_INFO @ 0: reporter [RNTST] Running test full_frame_test...
# UVM_INFO ../TB/ENV/env_pkg.sv(78) @ 0: uvm_test_top.env_h [my_env] [ENV]FINISH INSTATIATING AGENT AND SCB!!!
# ----------------------------------------------------------------------
# Name              Type              Size  Value                       
# ----------------------------------------------------------------------
# reg_model_h0      uart_reg_model    -     @601                        
#   CTRL            uart_ctrl_reg     -     @609                        
#     P_EN          uvm_reg_field     ...    RW CTRL[1:1]=1'h0          
#     P_TYPE        uvm_reg_field     ...    RW CTRL[2:2]=1'h0          
#     PE_INT        uvm_reg_field     ...    RW CTRL[8:8]=1'h0          
#     FE_INT        uvm_reg_field     ...    RW CTRL[9:9]=1'h0          
#     TX_OV_INT     uvm_reg_field     ...    RW CTRL[10:10]=1'h0        
#     RX_OV_INT     uvm_reg_field     ...    RW CTRL[11:11]=1'h0        
#     BRK_INT       uvm_reg_field     ...    RW CTRL[12:12]=1'h0        
#     RX_INT        uvm_reg_field     ...    RW CTRL[13:13]=1'h0        
#     RESERVED      uvm_reg_field     ...    RW CTRL[31:14]=18'h00000   
#   STATUS          uart_status_reg   -     @621                        
#     FE            uvm_reg_field     ...    RW STATUS[0:0]=1'h0        
#     PE            uvm_reg_field     ...    RW STATUS[1:1]=1'h0        
#     BRK           uvm_reg_field     ...    RW STATUS[2:2]=1'h0        
#     TX_OV         uvm_reg_field     ...    RW STATUS[3:3]=1'h0        
#     RX_OV         uvm_reg_field     ...    RW STATUS[4:4]=1'h0        
#     TX_FULL       uvm_reg_field     ...    RO STATUS[5:5]=1'h0        
#     RX_FULL       uvm_reg_field     ...    RO STATUS[6:6]=1'h0        
#     RX_NOT_EMPTY  uvm_reg_field     ...    RO STATUS[7:7]=1'h0        
#     BUSY          uvm_reg_field     ...    RO STATUS[8:8]=1'h0        
#     RX_UD         uvm_reg_field     ...    RW STATUS[9:9]=1'h0        
#     RESERVED      uvm_reg_field     ...    RO STATUS[31:10]=22'h000000
#   DIV             uart_divisor_reg  -     @635                        
#     divisor       uvm_reg_field     ...    RW DIV[15:0]=16'h0000      
#   TXD             txd_reg           -     @603                        
#     TXD           uvm_reg_field     ...    WO TXD[7:0]=8'h00          
#   RXD             rxd_reg           -     @606                        
#     RXD           uvm_reg_field     ...    RO RXD[7:0]=8'h00          
#   map             uvm_reg_map       -     @639                        
#     endian                          ...   UVM_LITTLE_ENDIAN           
#     CTRL          uart_ctrl_reg     ...   @609 +'h0                   
#     STATUS        uart_status_reg   ...   @621 +'h4                   
#     DIV           uart_divisor_reg  ...   @635 +'h8                   
#     TXD           txd_reg           ...   @603 +'hc                   
#     RXD           rxd_reg           ...   @606 +'h10                  
# ----------------------------------------------------------------------
# ----------------------------------------------------------------------
# Name              Type              Size  Value                       
# ----------------------------------------------------------------------
# reg_model_h1      uart_reg_model    -     @678                        
#   CTRL            uart_ctrl_reg     -     @686                        
#     P_EN          uvm_reg_field     ...    RW CTRL[1:1]=1'h0          
#     P_TYPE        uvm_reg_field     ...    RW CTRL[2:2]=1'h0          
#     PE_INT        uvm_reg_field     ...    RW CTRL[8:8]=1'h0          
#     FE_INT        uvm_reg_field     ...    RW CTRL[9:9]=1'h0          
#     TX_OV_INT     uvm_reg_field     ...    RW CTRL[10:10]=1'h0        
#     RX_OV_INT     uvm_reg_field     ...    RW CTRL[11:11]=1'h0        
#     BRK_INT       uvm_reg_field     ...    RW CTRL[12:12]=1'h0        
#     RX_INT        uvm_reg_field     ...    RW CTRL[13:13]=1'h0        
#     RESERVED      uvm_reg_field     ...    RW CTRL[31:14]=18'h00000   
#   STATUS          uart_status_reg   -     @698                        
#     FE            uvm_reg_field     ...    RW STATUS[0:0]=1'h0        
#     PE            uvm_reg_field     ...    RW STATUS[1:1]=1'h0        
#     BRK           uvm_reg_field     ...    RW STATUS[2:2]=1'h0        
#     TX_OV         uvm_reg_field     ...    RW STATUS[3:3]=1'h0        
#     RX_OV         uvm_reg_field     ...    RW STATUS[4:4]=1'h0        
#     TX_FULL       uvm_reg_field     ...    RO STATUS[5:5]=1'h0        
#     RX_FULL       uvm_reg_field     ...    RO STATUS[6:6]=1'h0        
#     RX_NOT_EMPTY  uvm_reg_field     ...    RO STATUS[7:7]=1'h0        
#     BUSY          uvm_reg_field     ...    RO STATUS[8:8]=1'h0        
#     RX_UD         uvm_reg_field     ...    RW STATUS[9:9]=1'h0        
#     RESERVED      uvm_reg_field     ...    RO STATUS[31:10]=22'h000000
#   DIV             uart_divisor_reg  -     @712                        
#     divisor       uvm_reg_field     ...    RW DIV[15:0]=16'h0000      
#   TXD             txd_reg           -     @680                        
#     TXD           uvm_reg_field     ...    WO TXD[7:0]=8'h00          
#   RXD             rxd_reg           -     @683                        
#     RXD           uvm_reg_field     ...    RO RXD[7:0]=8'h00          
#   map             uvm_reg_map       -     @716                        
#     endian                          ...   UVM_LITTLE_ENDIAN           
#     CTRL          uart_ctrl_reg     ...   @686 +'h0                   
#     STATUS        uart_status_reg   ...   @698 +'h4                   
#     DIV           uart_divisor_reg  ...   @712 +'h8                   
#     TXD           txd_reg           ...   @680 +'hc                   
#     RXD           rxd_reg           ...   @683 +'h10                  
# ----------------------------------------------------------------------
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(245) @ 0: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] APB_AGENT_CONFIG OBJECT is FOUND!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(482) @ 0: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] MON_CONFIG is FOUND!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(245) @ 0: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] APB_AGENT_CONFIG OBJECT is FOUND!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(482) @ 0: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] MON_CONFIG is FOUND!!!
# UVM_INFO ../TB/ENV/env_pkg.sv(110) @ 0: uvm_test_top.env_h [my_env] [APB]START TO CONNECT MON_SCB ports!!!
# UVM_INFO ../TB/ENV/env_pkg.sv(113) @ 0: uvm_test_top.env_h [my_env] set_up_done = 1
# UVM_INFO ../TB/ENV/env_pkg.sv(130) @ 0: uvm_test_top.env_h [my_env] [APB0]SUCCEED TO CONNECT MON_SCB ports!!!
# UVM_INFO ../TB/ENV/env_pkg.sv(136) @ 0: uvm_test_top.env_h [my_env] [UART0]SUCCEED TO CONNECT MON_SCB ports!!!
# UVM_INFO ../TB/ENV/env_pkg.sv(146) @ 0: uvm_test_top.env_h [my_env] [REG_MODEL0]SUCCEED TO SET SEQUENCER!!!
# UVM_INFO ../TB/ENV/env_pkg.sv(130) @ 0: uvm_test_top.env_h [my_env] [APB1]SUCCEED TO CONNECT MON_SCB ports!!!
# UVM_INFO ../TB/ENV/env_pkg.sv(136) @ 0: uvm_test_top.env_h [my_env] [UART1]SUCCEED TO CONNECT MON_SCB ports!!!
# UVM_INFO ../TB/ENV/env_pkg.sv(146) @ 0: uvm_test_top.env_h [my_env] [REG_MODEL1]SUCCEED TO SET SEQUENCER!!!
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/base/uvm_traversal.svh(279) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------------------------
# Name                           Type                                    Size  Value
# ----------------------------------------------------------------------------------
# uvm_test_top                   full_frame_test                         -     @352 
#   env_h                        my_env                                  -     @365 
#     apb_agt_h0                 apb_agent                               -     @380 
#       apb_drv_h                apb_driver                              -     @731 
#         rsp_port               uvm_analysis_port                       -     @750 
#         seq_item_port          uvm_seq_item_pull_port                  -     @740 
#       apb_mon_h                apb_monitor                             -     @722 
#         apb_item_ap            uvm_analysis_port                       -     @899 
#         apb_to_uart_item_ap    uvm_analysis_port                       -     @909 
#         presetn_ap             uvm_analysis_port                       -     @919 
#         pseltb_ap              uvm_analysis_port                       -     @929 
#       apb_sqr_h                apb_sequencer                           -     @760 
#         rsp_export             uvm_analysis_export                     -     @769 
#         seq_item_export        uvm_seq_item_pull_imp                   -     @887 
#         arbitration_queue      array                                   0     -    
#         lock_queue             array                                   0     -    
#         num_last_reqs          integral                                32    'd1  
#         num_last_rsps          integral                                32    'd1  
#     apb_agt_h1                 apb_agent                               -     @399 
#       apb_drv_h                apb_driver                              -     @957 
#         rsp_port               uvm_analysis_port                       -     @976 
#         seq_item_port          uvm_seq_item_pull_port                  -     @966 
#       apb_mon_h                apb_monitor                             -     @948 
#         apb_item_ap            uvm_analysis_port                       -     @1125
#         apb_to_uart_item_ap    uvm_analysis_port                       -     @1135
#         presetn_ap             uvm_analysis_port                       -     @1145
#         pseltb_ap              uvm_analysis_port                       -     @1155
#       apb_sqr_h                apb_sequencer                           -     @986 
#         rsp_export             uvm_analysis_export                     -     @995 
#         seq_item_export        uvm_seq_item_pull_imp                   -     @1113
#         arbitration_queue      array                                   0     -    
#         lock_queue             array                                   0     -    
#         num_last_reqs          integral                                32    'd1  
#         num_last_rsps          integral                                32    'd1  
#     predictor_h0               uvm_reg_predictor #(uvm_sequence_item)  -     @572 
#       bus_in                   uvm_analysis_imp                        -     @581 
#       reg_ap                   uvm_analysis_port                       -     @591 
#     predictor_h1               uvm_reg_predictor #(uvm_sequence_item)  -     @649 
#       bus_in                   uvm_analysis_imp                        -     @658 
#       reg_ap                   uvm_analysis_port                       -     @668 
#     scb                        scoreboard                              -     @418 
#       apb_to_uart_txn_fifo[0]  uvm_tlm_analysis_fifo #(T)              -     @1409
#         analysis_export        uvm_analysis_imp                        -     @1458
#         get_ap                 uvm_analysis_port                       -     @1448
#         get_peek_export        uvm_get_peek_imp                        -     @1428
#         put_ap                 uvm_analysis_port                       -     @1438
#         put_export             uvm_put_imp                             -     @1418
#       apb_to_uart_txn_fifo[1]  uvm_tlm_analysis_fifo #(T)              -     @1468
#         analysis_export        uvm_analysis_imp                        -     @1517
#         get_ap                 uvm_analysis_port                       -     @1507
#         get_peek_export        uvm_get_peek_imp                        -     @1487
#         put_ap                 uvm_analysis_port                       -     @1497
#         put_export             uvm_put_imp                             -     @1477
#       apb_txn_fifo[0]          uvm_tlm_analysis_fifo #(T)              -     @1291
#         analysis_export        uvm_analysis_imp                        -     @1340
#         get_ap                 uvm_analysis_port                       -     @1330
#         get_peek_export        uvm_get_peek_imp                        -     @1310
#         put_ap                 uvm_analysis_port                       -     @1320
#         put_export             uvm_put_imp                             -     @1300
#       apb_txn_fifo[1]          uvm_tlm_analysis_fifo #(T)              -     @1350
#         analysis_export        uvm_analysis_imp                        -     @1399
#         get_ap                 uvm_analysis_port                       -     @1389
#         get_peek_export        uvm_get_peek_imp                        -     @1369
#         put_ap                 uvm_analysis_port                       -     @1379
#         put_export             uvm_put_imp                             -     @1359
#       presetn_fifo[0]          uvm_tlm_analysis_fifo #(T)              -     @1173
#         analysis_export        uvm_analysis_imp                        -     @1222
#         get_ap                 uvm_analysis_port                       -     @1212
#         get_peek_export        uvm_get_peek_imp                        -     @1192
#         put_ap                 uvm_analysis_port                       -     @1202
#         put_export             uvm_put_imp                             -     @1182
#       presetn_fifo[1]          uvm_tlm_analysis_fifo #(T)              -     @1232
#         analysis_export        uvm_analysis_imp                        -     @1281
#         get_ap                 uvm_analysis_port                       -     @1271
#         get_peek_export        uvm_get_peek_imp                        -     @1251
#         put_ap                 uvm_analysis_port                       -     @1261
#         put_export             uvm_put_imp                             -     @1241
#       uart_rx_fifo[0]          uvm_tlm_analysis_fifo #(T)              -     @1645
#         analysis_export        uvm_analysis_imp                        -     @1694
#         get_ap                 uvm_analysis_port                       -     @1684
#         get_peek_export        uvm_get_peek_imp                        -     @1664
#         put_ap                 uvm_analysis_port                       -     @1674
#         put_export             uvm_put_imp                             -     @1654
#       uart_rx_fifo[1]          uvm_tlm_analysis_fifo #(T)              -     @1704
#         analysis_export        uvm_analysis_imp                        -     @1753
#         get_ap                 uvm_analysis_port                       -     @1743
#         get_peek_export        uvm_get_peek_imp                        -     @1723
#         put_ap                 uvm_analysis_port                       -     @1733
#         put_export             uvm_put_imp                             -     @1713
#       uart_tx_fifo[0]          uvm_tlm_analysis_fifo #(T)              -     @1527
#         analysis_export        uvm_analysis_imp                        -     @1576
#         get_ap                 uvm_analysis_port                       -     @1566
#         get_peek_export        uvm_get_peek_imp                        -     @1546
#         put_ap                 uvm_analysis_port                       -     @1556
#         put_export             uvm_put_imp                             -     @1536
#       uart_tx_fifo[1]          uvm_tlm_analysis_fifo #(T)              -     @1586
#         analysis_export        uvm_analysis_imp                        -     @1635
#         get_ap                 uvm_analysis_port                       -     @1625
#         get_peek_export        uvm_get_peek_imp                        -     @1605
#         put_ap                 uvm_analysis_port                       -     @1615
#         put_export             uvm_put_imp                             -     @1595
#     uart_agt_h0                uart_agent                              -     @389 
#       uart_mon_h               uart_monitor                            -     @1789
#         CONTROL_TLM_FIFO       uvm_tlm_fifo #(T)                       -     @1839
#           get_ap               uvm_analysis_port                       -     @1878
#           get_peek_export      uvm_get_peek_imp                        -     @1858
#           put_ap               uvm_analysis_port                       -     @1868
#           put_export           uvm_put_imp                             -     @1848
#         get_port               uvm_get_port                            -     @1829
#         put_port               uvm_put_port                            -     @1819
#         rx_to_scb_ap           uvm_analysis_port                       -     @1809
#         tx_to_scb_ap           uvm_analysis_port                       -     @1799
#     uart_agt_h1                uart_agent                              -     @408 
#       uart_mon_h               uart_monitor                            -     @1888
#         CONTROL_TLM_FIFO       uvm_tlm_fifo #(T)                       -     @1938
#           get_ap               uvm_analysis_port                       -     @1977
#           get_peek_export      uvm_get_peek_imp                        -     @1957
#           put_ap               uvm_analysis_port                       -     @1967
#           put_export           uvm_put_imp                             -     @1947
#         get_port               uvm_get_port                            -     @1928
#         put_port               uvm_put_port                            -     @1918
#         rx_to_scb_ap           uvm_analysis_port                       -     @1908
#         tx_to_scb_ap           uvm_analysis_port                       -     @1898
#     vsqr_h                     virtual_sequencer                       -     @427 
#       rsp_export               uvm_analysis_export                     -     @436 
#       seq_item_export          uvm_seq_item_pull_imp                   -     @554 
#       arbitration_queue        array                                   0     -    
#       lock_queue               array                                   0     -    
#       num_last_reqs            integral                                32    'd1  
#       num_last_rsps            integral                                32    'd1  
# ----------------------------------------------------------------------------------
# 
# UVM_INFO ../TB/TEST/test_pkg.sv(54) @ 0: uvm_test_top [full_frame_test] PREPARE FOR SIMULATION!!!
# UVM_INFO ../TB/TEST/test_pkg.sv(56) @ 0: uvm_test_top [full_frame_test] START SIMULATION!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 0: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 0: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/SEQUENCE/virtual_sequence_pkg.sv(92) @ 0: uvm_test_top.env_h.vsqr_h@@v_seq_h [uvm_test_top.env_h.vsqr_h.v_seq_h] pre-run uart0 reset sequence!!!
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(120) @ 0: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@rst0_seq_h [uvm_sequence_item] [uart0_reset sequence] enters body task 
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(123) @ 0: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@rst0_seq_h [uvm_sequence_item] [uart0_reset sequence] start generating stimulus
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(319) @ 0: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] drive reset
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 10: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/SEQUENCE/virtual_sequence_pkg.sv(94) @ 10: uvm_test_top.env_h.vsqr_h@@v_seq_h [uvm_test_top.env_h.vsqr_h.v_seq_h] finish uart0 reset sequence!!!
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(120) @ 10: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@rst1_seq_h [uvm_sequence_item] [uart0_reset sequence] enters body task 
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(123) @ 10: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@rst1_seq_h [uvm_sequence_item] [uart0_reset sequence] start generating stimulus
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(319) @ 10: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] drive reset
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(118) @ 10: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] [UART_MONITOR]: Reset_n is active!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 30: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(141) @ 30: uvm_test_top.env_h.scb [scoreboard] APB0 RESET active low
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(162) @ 30: uvm_test_top.env_h.scb [scoreboard] [CLR_ALL]Clear all CHECKERs and Flush all FIFOs and QUEUEs
# UVM_INFO ../TB/SEQUENCE/virtual_sequence_pkg.sv(96) @ 30: uvm_test_top.env_h.vsqr_h@@v_seq_h [uvm_test_top.env_h.vsqr_h.v_seq_h] finish uart1 reset sequence!!!
# UVM_INFO @ 30: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@reg_model_rst_seq [STARTING_SEQ] 
# 
# Starting reg_model_rst_seq sequence...
# 
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh(128) @ 30: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@reg_model_rst_seq [uvm_reg_hw_reset_seq] Verifying reset value of register reg_model_h0.CTRL in map "reg_model_h0.map"...
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 30: reporter [reg_apb_adapter] reg2bus: addr = 0, data = 0, write = 0
# UVM_INFO @ 30: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@reg_model_rst_seq [STARTING_SEQ] 
# 
# Starting reg_model_rst_seq sequence...
# 
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh(128) @ 30: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@reg_model_rst_seq [uvm_reg_hw_reset_seq] Verifying reset value of register reg_model_h1.CTRL in map "reg_model_h1.map"...
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 30: reporter [reg_apb_adapter] reg2bus: addr = 0, data = 0, write = 0
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(118) @ 30: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] [UART_MONITOR]: Reset_n is active!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 50: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 50: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(141) @ 50: uvm_test_top.env_h.scb [scoreboard] APB0 RESET active low
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(149) @ 50: uvm_test_top.env_h.scb [scoreboard] APB1 RESET active low
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(162) @ 50: uvm_test_top.env_h.scb [scoreboard] [CLR_ALL]Clear all CHECKERs and Flush all FIFOs and QUEUEs
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 70: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 70: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 90: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 90: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 110: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 110: reporter [reg_apb_adapter] bus2reg: addr = 00000000, data = 00000000, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 110: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed READ transaction to register reg_model_h0.CTRL: value='h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(557) @ 110: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 110: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 110: reporter [reg_apb_adapter] bus2reg: addr = 00000000, data = 00000000, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 110: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.CTRL: value='h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(557) @ 110: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 110: reporter [reg_apb_adapter] bus2reg: addr = 00000000, data = 00000000, write = UVM_READ
# UVM_INFO @ 110: reporter [RegModel] Read  register via map reg_model_h0.map: reg_model_h0.CTRL=0
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh(128) @ 110: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@reg_model_rst_seq [uvm_reg_hw_reset_seq] Verifying reset value of register reg_model_h0.STATUS in map "reg_model_h0.map"...
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 110: reporter [reg_apb_adapter] reg2bus: addr = 4, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 110: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x00000000---DATA = 0x00000000---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000000---DATA = 0x00000000---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 110: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [CONTROL_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 110: reporter [reg_apb_adapter] bus2reg: addr = 00000000, data = 00000000, write = UVM_READ
# UVM_INFO @ 110: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.CTRL=0
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh(128) @ 110: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@reg_model_rst_seq [uvm_reg_hw_reset_seq] Verifying reset value of register reg_model_h1.STATUS in map "reg_model_h1.map"...
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 110: reporter [reg_apb_adapter] reg2bus: addr = 4, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 110: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000000---DATA = 0x00000000---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000000---DATA = 0x00000000---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 110: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [CONTROL_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 130: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 130: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 150: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 150: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 170: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 170: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 190: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 190: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000000, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 190: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed READ transaction to register reg_model_h0.STATUS: value='h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(557) @ 190: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 190: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 190: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000000, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 190: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.STATUS: value='h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(557) @ 190: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 190: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000000, write = UVM_READ
# UVM_INFO @ 190: reporter [RegModel] Read  register via map reg_model_h0.map: reg_model_h0.STATUS=0
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh(128) @ 190: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@reg_model_rst_seq [uvm_reg_hw_reset_seq] Verifying reset value of register reg_model_h0.DIV in map "reg_model_h0.map"...
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 190: reporter [reg_apb_adapter] reg2bus: addr = 8, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 190: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x00000004---DATA = 0x00000000---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000004---DATA = 0x00000000---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 190: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [STATUS_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 190: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000000, write = UVM_READ
# UVM_INFO @ 190: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.STATUS=0
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh(128) @ 190: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@reg_model_rst_seq [uvm_reg_hw_reset_seq] Verifying reset value of register reg_model_h1.DIV in map "reg_model_h1.map"...
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 190: reporter [reg_apb_adapter] reg2bus: addr = 8, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 190: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000004---DATA = 0x00000000---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000004---DATA = 0x00000000---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 190: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [STATUS_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 210: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 210: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 230: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 230: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 250: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 250: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 270: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 270: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 00000000, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 270: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed READ transaction to register reg_model_h0.DIV: value='h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(557) @ 270: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 270: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 270: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 00000000, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 270: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.DIV: value='h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(557) @ 270: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 270: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 00000000, write = UVM_READ
# UVM_INFO @ 270: reporter [RegModel] Read  register via map reg_model_h0.map: reg_model_h0.DIV=0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 270: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x00000008---DATA = 0x00000000---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000008---DATA = 0x00000000---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 270: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [BRR_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 270: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 00000000, write = UVM_READ
# UVM_INFO @ 270: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.DIV=0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 270: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000008---DATA = 0x00000000---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000008---DATA = 0x00000000---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 270: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [BRR_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(163) @ 270: reporter@@rm0_rst_seq [reg_model_rst_seq] BUILT-IN RAL RESET SEQUENCE DONE!!!
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(163) @ 270: reporter@@rm1_rst_seq [reg_model_rst_seq] BUILT-IN RAL RESET SEQUENCE DONE!!!
# UVM_INFO ../TB/SEQUENCE/virtual_sequence_pkg.sv(103) @ 270: uvm_test_top.env_h.vsqr_h@@v_seq_h [uvm_test_top.env_h.vsqr_h.v_seq_h] [VIRTUAL_SEQ]Built-in reset sequence DONE!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 270: reporter [reg_apb_adapter] reg2bus: addr = 0, data = 6, write = 1
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 270: reporter [reg_apb_adapter] reg2bus: addr = 0, data = 6, write = 1
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 290: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 290: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 310: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 310: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 330: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 330: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(191) @ 350: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] [CAPTURE_PARITY] time = 350---parity_enable = 1
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 350: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 350: reporter [reg_apb_adapter] bus2reg: addr = 00000000, data = 00000006, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 350: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.CTRL: value='h6 : updated value = 'h6
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(547) @ 350: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(191) @ 350: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] [CAPTURE_PARITY] time = 350---parity_enable = 1
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 350: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 350: reporter [reg_apb_adapter] bus2reg: addr = 00000000, data = 00000006, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 350: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed WRITE transaction to register reg_model_h1.CTRL: value='h6 : updated value = 'h6
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(547) @ 350: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 350: reporter [reg_apb_adapter] bus2reg: addr = 00000000, data = 00000006, write = UVM_WRITE
# UVM_INFO @ 350: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.CTRL=0x6
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(198) @ 350: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@uart0_even_parity_seq [uvm_sequence_item] [CONTROL]WRITE DONE---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 350: reporter [reg_apb_adapter] reg2bus: addr = 8, data = 144, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 350: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x00000000---DATA = 0x00000006---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x00000000---DATA = 0x00000006---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 350: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [CONTROL_REG]MIRRORED_UPDATED--> bus_data = 00000006---mirrored_data = 00000006
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 350: reporter [reg_apb_adapter] bus2reg: addr = 00000000, data = 00000006, write = UVM_WRITE
# UVM_INFO @ 350: reporter [RegModel] Wrote register via map reg_model_h1.map: reg_model_h1.CTRL=0x6
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(198) @ 350: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@uart1_even_parity_seq [uvm_sequence_item] [CONTROL]WRITE DONE---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 350: reporter [reg_apb_adapter] reg2bus: addr = 8, data = 144, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 350: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000000---DATA = 0x00000006---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x00000000---DATA = 0x00000006---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 350: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [CONTROL_REG]MIRRORED_UPDATED--> bus_data = 00000006---mirrored_data = 00000006
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 370: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 370: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 390: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 390: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 410: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 410: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(200) @ 430: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] [CAPTURE_CTRL] clk_per_bit = 00000144!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(127) @ 430: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] [UART_CTRL_INFO]CAPTURED!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 430: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 430: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 00000144, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 430: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.DIV: value='h144 : updated value = 'h144
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(547) @ 430: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(200) @ 430: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] [CAPTURE_CTRL] clk_per_bit = 00000144!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(127) @ 430: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] [UART_CTRL_INFO]CAPTURED!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 430: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 430: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 00000144, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 430: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed WRITE transaction to register reg_model_h1.DIV: value='h144 : updated value = 'h144
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(547) @ 430: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 430: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 00000144, write = UVM_WRITE
# UVM_INFO @ 430: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.DIV=0x144
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(209) @ 430: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@uart0_even_parity_seq [uvm_sequence_item] [BRR_VALUE]WRITE DONE---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(70) @ 430: reporter@@tx_gen_h [tx_gen_h] dat_q[0] = ff
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(70) @ 430: reporter@@tx_gen_h [tx_gen_h] dat_q[1] = 65
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(70) @ 430: reporter@@tx_gen_h [tx_gen_h] dat_q[2] = 75
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(70) @ 430: reporter@@tx_gen_h [tx_gen_h] dat_q[3] = ef
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(70) @ 430: reporter@@tx_gen_h [tx_gen_h] dat_q[4] = 00
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(70) @ 430: reporter@@tx_gen_h [tx_gen_h] dat_q[5] = 00
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(70) @ 430: reporter@@tx_gen_h [tx_gen_h] dat_q[6] = 00
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(70) @ 430: reporter@@tx_gen_h [tx_gen_h] dat_q[7] = 66
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 430: reporter [reg_apb_adapter] reg2bus: addr = c, data = ff, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 430: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x00000008---DATA = 0x00000144---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x00000008---DATA = 0x00000144---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 430: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [BRR_REG]MIRRORED_UPDATED--> bus_data = 00000144---mirrored_data = 00000144
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 430: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 00000144, write = UVM_WRITE
# UVM_INFO @ 430: reporter [RegModel] Wrote register via map reg_model_h1.map: reg_model_h1.DIV=0x144
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(209) @ 430: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@uart1_even_parity_seq [uvm_sequence_item] [BRR_VALUE]WRITE DONE---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(252) @ 430: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@uart1_even_parity_seq [uvm_sequence_item] [BRR_VALUE] WRITE DONE-->MV = 00000144 --- DV = 00000144
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 430: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000008---DATA = 0x00000144---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x00000008---DATA = 0x00000144---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 430: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [BRR_REG]MIRRORED_UPDATED--> bus_data = 00000144---mirrored_data = 00000144
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(148) @ 450: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] [UART_CTRL_INFO]RECEIVED!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(246) @ 450: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] BRR = 0143
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(247) @ 450: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] HAVE_PARITY = 1
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 450: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 450: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(148) @ 450: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] [UART_CTRL_INFO]RECEIVED!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(246) @ 450: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] BRR = 0143
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(247) @ 450: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] HAVE_PARITY = 1
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 450: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 470: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 490: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 510: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 510: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 000000ff, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 510: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.TXD: value='hff : updated value = 'hff
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(547) @ 510: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 510: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 000000ff, write = UVM_WRITE
# UVM_INFO @ 510: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.TXD=0xff
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(219) @ 510: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@uart0_even_parity_seq [uvm_sequence_item] [WRITE_TX][WRITE]:DATA[0] = ff---STATUS[0] = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 510: reporter [reg_apb_adapter] reg2bus: addr = c, data = 65, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 510: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x0000000c---DATA = 0x000000ff---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x0000000c---DATA = 0x000000ff---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(442) @ 510: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]new exp_rx_data--> tx_data = 11111111!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 510: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [TXD_REG]MIRRORED_UPDATED--> bus_data = 000000ff---mirrored_data = 000000ff
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 530: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 550: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 570: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 590: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 590: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000065, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 590: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.TXD: value='h65 : updated value = 'h65
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(547) @ 590: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 590: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000065, write = UVM_WRITE
# UVM_INFO @ 590: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.TXD=0x65
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(219) @ 590: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@uart0_even_parity_seq [uvm_sequence_item] [WRITE_TX][WRITE]:DATA[1] = 65---STATUS[1] = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 590: reporter [reg_apb_adapter] reg2bus: addr = c, data = 75, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 590: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x0000000c---DATA = 0x00000065---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x0000000c---DATA = 0x00000065---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(442) @ 590: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]new exp_rx_data--> tx_data = 01100101!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 590: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [TXD_REG]MIRRORED_UPDATED--> bus_data = 00000065---mirrored_data = 00000065
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 610: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 630: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 650: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 670: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 670: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000075, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 670: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.TXD: value='h75 : updated value = 'h75
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(547) @ 670: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 670: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000075, write = UVM_WRITE
# UVM_INFO @ 670: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.TXD=0x75
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(219) @ 670: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@uart0_even_parity_seq [uvm_sequence_item] [WRITE_TX][WRITE]:DATA[2] = 75---STATUS[2] = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 670: reporter [reg_apb_adapter] reg2bus: addr = c, data = ef, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 670: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x0000000c---DATA = 0x00000075---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x0000000c---DATA = 0x00000075---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(442) @ 670: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]new exp_rx_data--> tx_data = 01110101!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 670: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [TXD_REG]MIRRORED_UPDATED--> bus_data = 00000075---mirrored_data = 00000075
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 690: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 710: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 730: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 750: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 750: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 000000ef, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 750: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.TXD: value='hef : updated value = 'hef
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(547) @ 750: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 750: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 000000ef, write = UVM_WRITE
# UVM_INFO @ 750: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.TXD=0xef
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(219) @ 750: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@uart0_even_parity_seq [uvm_sequence_item] [WRITE_TX][WRITE]:DATA[3] = ef---STATUS[3] = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 750: reporter [reg_apb_adapter] reg2bus: addr = c, data = 0, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 750: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x0000000c---DATA = 0x000000ef---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x0000000c---DATA = 0x000000ef---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(442) @ 750: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]new exp_rx_data--> tx_data = 11101111!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 750: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [TXD_REG]MIRRORED_UPDATED--> bus_data = 000000ef---mirrored_data = 000000ef
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 770: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 790: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 810: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 830: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 830: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000000, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 830: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.TXD: value='h0 : updated value = 'h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(547) @ 830: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 830: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000000, write = UVM_WRITE
# UVM_INFO @ 830: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.TXD=0x0
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(219) @ 830: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@uart0_even_parity_seq [uvm_sequence_item] [WRITE_TX][WRITE]:DATA[4] = 0---STATUS[4] = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 830: reporter [reg_apb_adapter] reg2bus: addr = c, data = 0, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 830: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x0000000c---DATA = 0x00000000---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x0000000c---DATA = 0x00000000---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(442) @ 830: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]new exp_rx_data--> tx_data = 00000000!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 830: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [TXD_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 850: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 870: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 890: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 910: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 910: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000000, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 910: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.TXD: value='h0 : updated value = 'h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(547) @ 910: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 910: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000000, write = UVM_WRITE
# UVM_INFO @ 910: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.TXD=0x0
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(219) @ 910: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@uart0_even_parity_seq [uvm_sequence_item] [WRITE_TX][WRITE]:DATA[5] = 0---STATUS[5] = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 910: reporter [reg_apb_adapter] reg2bus: addr = c, data = 0, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 910: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x0000000c---DATA = 0x00000000---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x0000000c---DATA = 0x00000000---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(442) @ 910: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]new exp_rx_data--> tx_data = 00000000!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 910: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [TXD_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 930: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 950: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 970: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 990: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 990: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000000, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 990: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.TXD: value='h0 : updated value = 'h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(547) @ 990: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 990: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000000, write = UVM_WRITE
# UVM_INFO @ 990: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.TXD=0x0
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(219) @ 990: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@uart0_even_parity_seq [uvm_sequence_item] [WRITE_TX][WRITE]:DATA[6] = 0---STATUS[6] = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 990: reporter [reg_apb_adapter] reg2bus: addr = c, data = 66, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 990: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x0000000c---DATA = 0x00000000---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x0000000c---DATA = 0x00000000---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(442) @ 990: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]new exp_rx_data--> tx_data = 00000000!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 990: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [TXD_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 1010: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 1030: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 1050: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 1070: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 1070: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000066, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 1070: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.TXD: value='h66 : updated value = 'h66
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(547) @ 1070: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 1070: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000066, write = UVM_WRITE
# UVM_INFO @ 1070: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.TXD=0x66
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(219) @ 1070: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@uart0_even_parity_seq [uvm_sequence_item] [WRITE_TX][WRITE]:DATA[7] = 66---STATUS[7] = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 1070: reporter [reg_apb_adapter] reg2bus: addr = 4, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 1070: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x0000000c---DATA = 0x00000066---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x0000000c---DATA = 0x00000066---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(442) @ 1070: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]new exp_rx_data--> tx_data = 01100110!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 1070: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [TXD_REG]MIRRORED_UPDATED--> bus_data = 00000066---mirrored_data = 00000066
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 1090: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 1110: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 1130: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 1150: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 1150: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000020, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 1150: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed READ transaction to register reg_model_h0.STATUS: value='h20
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(557) @ 1150: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 1150: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000020, write = UVM_READ
# UVM_INFO @ 1150: reporter [RegModel] Read  register via map reg_model_h0.map: reg_model_h0.STATUS=20
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(246) @ 1150: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@uart0_even_parity_seq [uvm_sequence_item] [RD_STATUS][AFTER_WR_TX_DATA]STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(252) @ 1150: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@uart0_even_parity_seq [uvm_sequence_item] [BRR_VALUE] WRITE DONE-->MV = 00000144 --- DV = 00000144
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 1150: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x00000004---DATA = 0x00000020---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000004---DATA = 0x00000020---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 1150: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [STATUS_REG]MIRRORED_UPDATED--> bus_data = 00000020---mirrored_data = 00000020
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(407) @ 1150: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]TX_FIFO_FULL
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 6990: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 6990---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 58670: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 58670---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 885550: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 885550---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 988910: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 988910---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 1092270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 1092270---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 1092270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @3299
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'hff 
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b1  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 1092270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[1]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 1092270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 1157490: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 1157490---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 1209170: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 1209170---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 2036050: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 2036050---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 2139410: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 2139410---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 2242770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 2242770---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 2242770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @3319
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h65 
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b1  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 2242770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[2]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 2242770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 2307990: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 2307990---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 2359670: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 2359670---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 3186550: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 3186550---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 3289910: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 3289910---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 3393270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 3393270---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 3393270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @3339
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h75 
#   PARITY_BIT  integral       1     'b1  
#   STOP_BIT    integral       1     'b1  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 3393270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[3]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 3393270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 3458490: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 3458490---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 3510170: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 3510170---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 4337050: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 4337050---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 4440410: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 4440410---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 4543770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 4543770---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 4543770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @3359
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'hef 
#   PARITY_BIT  integral       1     'b1  
#   STOP_BIT    integral       1     'b1  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 4543770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[4]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 4543770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 4608990: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 4608990---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 4660670: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 4660670---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 5487550: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 5487550---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 5590910: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 5590910---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 5694270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 5694270---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 5694270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @3379
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h0  
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b1  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 5694270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[5]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 5694270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 5759490: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 5759490---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 5811170: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 5811170---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 6638050: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 6638050---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 6741410: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 6741410---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 6844770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 6844770---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 6844770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @3399
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h0  
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b1  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 6844770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[6]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 6844770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 6909990: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 6909990---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 6961670: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 6961670---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 7788550: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 7788550---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 7891910: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 7891910---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 7995270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 7995270---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 7995270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @3419
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h0  
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b1  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 7995270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[7]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 7995270: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 8060490: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 8060490---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 8112170: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 8112170---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 8939050: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 8939050---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 9042410: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 9042410---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 9145770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 9145770---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 9145770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @3439
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h66 
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b1  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 9145770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[8]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 9145770: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 11612590: reporter [reg_apb_adapter] reg2bus: addr = 4, data = 0, write = 0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11612590: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 11612610: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 11612630: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11612650: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11612650: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 000000c0, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11612650: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.STATUS: value='hc0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(557) @ 11612650: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11612650: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 000000c0, write = UVM_READ
# UVM_INFO @ 11612650: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.STATUS=c0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 11612650: reporter [reg_apb_adapter] reg2bus: addr = 10, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11612650: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000004---DATA = 0x000000c0---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000004---DATA = 0x000000c0---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11612650: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [STATUS_REG]MIRRORED_UPDATED--> bus_data = 000000c0---mirrored_data = 000000c0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(412) @ 11612650: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]RX_FIFO_FULL
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(417) @ 11612650: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]RX_FIFO_NOT_EMPTY
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11612670: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 11612690: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 11612710: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11612730: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11612730: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 000000ff, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11612730: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.RXD: value='hff
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(557) @ 11612730: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11612730: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 000000ff, write = UVM_READ
# UVM_INFO @ 11612730: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.RXD=ff
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(271) @ 11612730: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@uart1_even_parity_seq [uvm_sequence_item] [READ_RX][DONE][0]---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 11612730: reporter [reg_apb_adapter] reg2bus: addr = 10, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11612730: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000010---DATA = 0x000000ff---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000010---DATA = 0x000000ff---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11612730: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [RXD_REG]MIRRORED_UPDATED--> bus_data = 000000ff---mirrored_data = 000000ff
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(464) @ 11612730: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]new act_rx_data--> rx_data = 11111111!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11612750: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 11612770: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 11612790: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11612810: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11612810: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000065, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11612810: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.RXD: value='h65
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(557) @ 11612810: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11612810: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000065, write = UVM_READ
# UVM_INFO @ 11612810: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.RXD=65
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(271) @ 11612810: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@uart1_even_parity_seq [uvm_sequence_item] [READ_RX][DONE][1]---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 11612810: reporter [reg_apb_adapter] reg2bus: addr = 10, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11612810: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000010---DATA = 0x00000065---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000010---DATA = 0x00000065---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11612810: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [RXD_REG]MIRRORED_UPDATED--> bus_data = 00000065---mirrored_data = 00000065
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(464) @ 11612810: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]new act_rx_data--> rx_data = 01100101!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11612830: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 11612850: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 11612870: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11612890: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11612890: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000075, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11612890: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.RXD: value='h75
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(557) @ 11612890: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11612890: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000075, write = UVM_READ
# UVM_INFO @ 11612890: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.RXD=75
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(271) @ 11612890: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@uart1_even_parity_seq [uvm_sequence_item] [READ_RX][DONE][2]---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 11612890: reporter [reg_apb_adapter] reg2bus: addr = 10, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11612890: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000010---DATA = 0x00000075---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000010---DATA = 0x00000075---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11612890: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [RXD_REG]MIRRORED_UPDATED--> bus_data = 00000075---mirrored_data = 00000075
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(464) @ 11612890: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]new act_rx_data--> rx_data = 01110101!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11612910: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 11612930: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 11612950: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11612970: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11612970: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 000000ef, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11612970: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.RXD: value='hef
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(557) @ 11612970: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11612970: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 000000ef, write = UVM_READ
# UVM_INFO @ 11612970: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.RXD=ef
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(271) @ 11612970: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@uart1_even_parity_seq [uvm_sequence_item] [READ_RX][DONE][3]---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 11612970: reporter [reg_apb_adapter] reg2bus: addr = 10, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11612970: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000010---DATA = 0x000000ef---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000010---DATA = 0x000000ef---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11612970: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [RXD_REG]MIRRORED_UPDATED--> bus_data = 000000ef---mirrored_data = 000000ef
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(464) @ 11612970: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]new act_rx_data--> rx_data = 11101111!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11612990: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 11613010: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 11613030: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11613050: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11613050: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000000, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11613050: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.RXD: value='h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(557) @ 11613050: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11613050: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000000, write = UVM_READ
# UVM_INFO @ 11613050: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.RXD=0
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(271) @ 11613050: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@uart1_even_parity_seq [uvm_sequence_item] [READ_RX][DONE][4]---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 11613050: reporter [reg_apb_adapter] reg2bus: addr = 10, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11613050: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000010---DATA = 0x00000000---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000010---DATA = 0x00000000---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11613050: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [RXD_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(464) @ 11613050: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]new act_rx_data--> rx_data = 00000000!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11613070: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 11613090: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 11613110: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11613130: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11613130: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000000, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11613130: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.RXD: value='h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(557) @ 11613130: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11613130: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000000, write = UVM_READ
# UVM_INFO @ 11613130: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.RXD=0
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(271) @ 11613130: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@uart1_even_parity_seq [uvm_sequence_item] [READ_RX][DONE][5]---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 11613130: reporter [reg_apb_adapter] reg2bus: addr = 10, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11613130: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000010---DATA = 0x00000000---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000010---DATA = 0x00000000---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11613130: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [RXD_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(464) @ 11613130: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]new act_rx_data--> rx_data = 00000000!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11613150: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 11613170: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 11613190: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11613210: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11613210: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000000, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11613210: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.RXD: value='h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(557) @ 11613210: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11613210: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000000, write = UVM_READ
# UVM_INFO @ 11613210: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.RXD=0
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(271) @ 11613210: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@uart1_even_parity_seq [uvm_sequence_item] [READ_RX][DONE][6]---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 11613210: reporter [reg_apb_adapter] reg2bus: addr = 10, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11613210: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000010---DATA = 0x00000000---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000010---DATA = 0x00000000---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11613210: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [RXD_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(464) @ 11613210: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]new act_rx_data--> rx_data = 00000000!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11613230: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 11613250: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 11613270: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11613290: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11613290: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000066, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11613290: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.RXD: value='h66
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(557) @ 11613290: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11613290: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000066, write = UVM_READ
# UVM_INFO @ 11613290: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.RXD=66
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(271) @ 11613290: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@uart1_even_parity_seq [uvm_sequence_item] [READ_RX][DONE][7]---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 11613290: reporter [reg_apb_adapter] reg2bus: addr = 4, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11613290: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000010---DATA = 0x00000066---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000010---DATA = 0x00000066---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11613290: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [RXD_REG]MIRRORED_UPDATED--> bus_data = 00000066---mirrored_data = 00000066
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(464) @ 11613290: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]new act_rx_data--> rx_data = 01100110!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11613310: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 11613330: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 11613350: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11613370: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11613370: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000000, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11613370: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.STATUS: value='h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(557) @ 11613370: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11613370: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000000, write = UVM_READ
# UVM_INFO @ 11613370: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.STATUS=0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11613370: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000004---DATA = 0x00000000---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000004---DATA = 0x00000000---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11613370: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [STATUS_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/SEQUENCE/virtual_sequence_pkg.sv(118) @ 11613370: uvm_test_top.env_h.vsqr_h@@v_seq_h [virtual_seq] [TEST_CASE_ONE]DONE time = 11613370
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 11613370: reporter [reg_apb_adapter] reg2bus: addr = 0, data = 2, write = 1
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 11613370: reporter [reg_apb_adapter] reg2bus: addr = 0, data = 2, write = 1
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11613390: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11613390: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 11613410: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 11613410: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 11613430: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 11613430: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(174) @ 11613450: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] NEW CONFIG exists!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(191) @ 11613450: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] [CAPTURE_PARITY] time = 11613450---parity_enable = 1
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11613450: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11613450: reporter [reg_apb_adapter] bus2reg: addr = 00000000, data = 00000002, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 11613450: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.CTRL: value='h2 : updated value = 'h2
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(547) @ 11613450: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(174) @ 11613450: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] NEW CONFIG exists!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(191) @ 11613450: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] [CAPTURE_PARITY] time = 11613450---parity_enable = 1
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11613450: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11613450: reporter [reg_apb_adapter] bus2reg: addr = 00000000, data = 00000002, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 11613450: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed WRITE transaction to register reg_model_h1.CTRL: value='h2 : updated value = 'h2
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(547) @ 11613450: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11613450: reporter [reg_apb_adapter] bus2reg: addr = 00000000, data = 00000002, write = UVM_WRITE
# UVM_INFO @ 11613450: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.CTRL=0x2
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(322) @ 11613450: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@pe_fe_0_seq_h [uvm_sequence_item] [CONTROL]WRITE DONE---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 11613450: reporter [reg_apb_adapter] reg2bus: addr = 8, data = 144, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11613450: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x00000000---DATA = 0x00000002---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x00000000---DATA = 0x00000002---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11613450: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [CONTROL_REG]MIRRORED_UPDATED--> bus_data = 00000002---mirrored_data = 00000002
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11613450: reporter [reg_apb_adapter] bus2reg: addr = 00000000, data = 00000002, write = UVM_WRITE
# UVM_INFO @ 11613450: reporter [RegModel] Wrote register via map reg_model_h1.map: reg_model_h1.CTRL=0x2
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(322) @ 11613450: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@pe_fe_1_seq_h [uvm_sequence_item] [CONTROL]WRITE DONE---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 11613450: reporter [reg_apb_adapter] reg2bus: addr = 8, data = 1a, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11613450: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000000---DATA = 0x00000002---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x00000000---DATA = 0x00000002---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11613450: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [CONTROL_REG]MIRRORED_UPDATED--> bus_data = 00000002---mirrored_data = 00000002
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11613470: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11613470: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 11613490: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 11613490: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 11613510: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 11613510: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(200) @ 11613530: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] [CAPTURE_CTRL] clk_per_bit = 00000144!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(127) @ 11613530: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] [UART_CTRL_INFO]CAPTURED!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11613530: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11613530: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 00000144, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 11613530: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.DIV: value='h144 : updated value = 'h144
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(547) @ 11613530: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(200) @ 11613530: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] [CAPTURE_CTRL] clk_per_bit = 0000001a!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(127) @ 11613530: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] [UART_CTRL_INFO]CAPTURED!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11613530: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11613530: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 0000001a, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 11613530: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed WRITE transaction to register reg_model_h1.DIV: value='h1a : updated value = 'h1a
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(547) @ 11613530: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11613530: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 00000144, write = UVM_WRITE
# UVM_INFO @ 11613530: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.DIV=0x144
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(327) @ 11613530: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@pe_fe_0_seq_h [uvm_sequence_item] [DIV]WRITE DONE---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11613530: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x00000008---DATA = 0x00000144---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x00000008---DATA = 0x00000144---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11613530: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [BRR_REG]MIRRORED_UPDATED--> bus_data = 00000144---mirrored_data = 00000144
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11613530: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 0000001a, write = UVM_WRITE
# UVM_INFO @ 11613530: reporter [RegModel] Wrote register via map reg_model_h1.map: reg_model_h1.DIV=0x1a
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(327) @ 11613530: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@pe_fe_1_seq_h [uvm_sequence_item] [DIV]WRITE DONE---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11613530: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000008---DATA = 0x0000001a---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x00000008---DATA = 0x0000001a---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11613530: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [BRR_REG]MIRRORED_UPDATED--> bus_data = 0000001a---mirrored_data = 0000001a
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(148) @ 11613550: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] [UART_CTRL_INFO]RECEIVED!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(246) @ 11613550: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] BRR = 0143
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(247) @ 11613550: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] HAVE_PARITY = 1
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 11613550: uvm_test_top.env_h.uart_agt_h0.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(148) @ 11613550: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] [UART_CTRL_INFO]RECEIVED!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(246) @ 11613550: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] BRR = 0019
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(247) @ 11613550: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] HAVE_PARITY = 1
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 11613550: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 11613570: reporter [reg_apb_adapter] reg2bus: addr = 8, data = 0, write = 0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 11613570: reporter [reg_apb_adapter] reg2bus: addr = 8, data = 0, write = 0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11613570: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11613570: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 11613590: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 11613590: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 11613610: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 11613610: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11613630: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11613630: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 00000144, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11613630: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed READ transaction to register reg_model_h0.DIV: value='h144
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(557) @ 11613630: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11613630: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11613630: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 0000001a, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11613630: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.DIV: value='h1a
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(557) @ 11613630: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11613630: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 00000144, write = UVM_READ
# UVM_INFO @ 11613630: reporter [RegModel] Read  register via map reg_model_h0.map: reg_model_h0.DIV=144
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 11613630: reporter [reg_apb_adapter] reg2bus: addr = c, data = 0, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11613630: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x00000008---DATA = 0x00000144---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000008---DATA = 0x00000144---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11613630: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [BRR_REG]MIRRORED_UPDATED--> bus_data = 00000144---mirrored_data = 00000144
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11613630: reporter [reg_apb_adapter] bus2reg: addr = 00000008, data = 0000001a, write = UVM_READ
# UVM_INFO @ 11613630: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.DIV=1a
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11613630: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000008---DATA = 0x0000001a---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000008---DATA = 0x0000001a---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11613630: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [BRR_REG]MIRRORED_UPDATED--> bus_data = 0000001a---mirrored_data = 0000001a
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11613650: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 11613670: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 11613690: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11613710: uvm_test_top.env_h.apb_agt_h0.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11613710: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000000, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 11613710: uvm_test_top.env_h.predictor_h0 [REG_PREDICT] Observed WRITE transaction to register reg_model_h0.TXD: value='h0 : updated value = 'h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(547) @ 11613710: uvm_test_top.env_h.apb_agt_h0.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11613710: reporter [reg_apb_adapter] bus2reg: addr = 0000000c, data = 00000000, write = UVM_WRITE
# UVM_INFO @ 11613710: reporter [RegModel] Wrote register via map reg_model_h0.map: reg_model_h0.TXD=0x0
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(340) @ 11613710: uvm_test_top.env_h.apb_agt_h0.apb_sqr_h@@pe_fe_0_seq_h [uvm_sequence_item] [TXD]WRITE DONE---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11613710: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]: MATCH
# EXPECTED: ADDR = 0x0000000c---DATA = 0x00000000---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x0000000c---DATA = 0x00000000---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(442) @ 11613710: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB0]new exp_rx_data--> tx_data = 00000000!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11613710: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [TXD_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 11620090: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11620090---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 11624090: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11624090---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 11688090: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11688090---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 11696090: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11696090---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 11704090: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11704090---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 11704090: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @4399
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h0  
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b0  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 11704090: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[9]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 11704090: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 11704110: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11704110---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 11708110: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11708110---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 11730110: reporter [reg_apb_adapter] reg2bus: addr = 4, data = 0, write = 0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11730110: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 11730130: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 11730150: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11730170: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11730170: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000084, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11730170: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.STATUS: value='h84
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(557) @ 11730170: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11730170: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000084, write = UVM_READ
# UVM_INFO @ 11730170: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.STATUS=84
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(353) @ 11730170: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@pe_fe_1_seq_h [uvm_sequence_item] [STATUS]BEFORE_RD_RXD---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 11730170: reporter [reg_apb_adapter] reg2bus: addr = 10, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11730170: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000004---DATA = 0x00000084---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000004---DATA = 0x00000084---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11730170: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [STATUS_REG]MIRRORED_UPDATED--> bus_data = 00000084---mirrored_data = 00000084
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(392) @ 11730170: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]BREAK_CON
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(417) @ 11730170: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]RX_FIFO_NOT_EMPTY
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11730190: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 11730210: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 11730230: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11730250: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11730250: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000000, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11730250: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.RXD: value='h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(557) @ 11730250: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11730250: reporter [reg_apb_adapter] bus2reg: addr = 00000010, data = 00000000, write = UVM_READ
# UVM_INFO @ 11730250: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.RXD=0
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(356) @ 11730250: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@pe_fe_1_seq_h [uvm_sequence_item] [RXD]READ DONE---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 11730250: reporter [reg_apb_adapter] reg2bus: addr = 4, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11730250: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000010---DATA = 0x00000000---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000010---DATA = 0x00000000---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11730250: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [RXD_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(464) @ 11730250: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]new act_rx_data--> rx_data = 00000000!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11730270: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 11730290: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 11730310: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11730330: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11730330: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000007, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11730330: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.STATUS: value='h7
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(557) @ 11730330: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11730330: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000007, write = UVM_READ
# UVM_INFO @ 11730330: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.STATUS=7
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(364) @ 11730330: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@pe_fe_1_seq_h [uvm_sequence_item] [STATUS]AFTER_RD_RXD---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 11730330: reporter [reg_apb_adapter] reg2bus: addr = 4, data = 0, write = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11730330: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000004---DATA = 0x00000007---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000004---DATA = 0x00000007---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11730330: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [STATUS_REG]MIRRORED_UPDATED--> bus_data = 00000007---mirrored_data = 00000007
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(382) @ 11730330: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]FRAME_ERROR
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(387) @ 11730330: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]PARITY_ERROR
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(392) @ 11730330: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]BREAK_CON
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11730350: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 11730370: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 11730390: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11730410: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11730410: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000000, write = UVM_WRITE
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(218) @ 11730410: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed WRITE transaction to register reg_model_h1.STATUS: value='h0 : updated value = 'h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(547) @ 11730410: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [WRITE]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11730410: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000000, write = UVM_WRITE
# UVM_INFO @ 11730410: reporter [RegModel] Wrote register via map reg_model_h1.map: reg_model_h1.STATUS=0x0
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(367) @ 11730410: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@pe_fe_1_seq_h [uvm_sequence_item] [STATUS]CLEAR---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(600) @ 11730410: reporter [reg_apb_adapter] reg2bus: addr = 4, data = 0, write = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11730410: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000004---DATA = 0x00000000---WR_OR_RD = 1 --compared to-- ACTUAL: ADDR = 0x00000004---DATA = 0x00000000---WR_OR_RD = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11730410: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [STATUS_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(330) @ 11730430: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Prepare to drive transaction
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(332) @ 11730450: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Drive PSEL
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(341) @ 11730470: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] WAITING PREADY---MASTER AGENT!!!
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(259) @ 11730490: uvm_test_top.env_h.apb_agt_h1.apb_drv_h [apb_driver] Ready to get new Item(Transaction-level)
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11730490: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000000, write = UVM_READ
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/reg/uvm_reg_predictor.svh(223) @ 11730490: uvm_test_top.env_h.predictor_h1 [REG_PREDICT] Observed READ transaction to register reg_model_h1.STATUS: value='h0
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(557) @ 11730490: uvm_test_top.env_h.apb_agt_h1.apb_mon_h [apb_monitor] [READ]apb_to_uart sent to scb
# UVM_INFO ../TB/APB_VIP/apb_vip_pkg.sv(615) @ 11730490: reporter [reg_apb_adapter] bus2reg: addr = 00000004, data = 00000000, write = UVM_READ
# UVM_INFO @ 11730490: reporter [RegModel] Read  register via map reg_model_h1.map: reg_model_h1.STATUS=0
# UVM_INFO ../TB/SEQUENCE/sequence_pkg.sv(370) @ 11730490: uvm_test_top.env_h.apb_agt_h1.apb_sqr_h@@pe_fe_1_seq_h [uvm_sequence_item] [STATUS]AFTER_CLEAR---STATUS = UVM_IS_OK!!!
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(357) @ 11730490: uvm_test_top.env_h.scb [scoreboard] [INSIDE_CORE_APB1]: MATCH
# EXPECTED: ADDR = 0x00000004---DATA = 0x00000000---WR_OR_RD = 0 --compared to-- ACTUAL: ADDR = 0x00000004---DATA = 0x00000000---WR_OR_RD = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(496) @ 11730490: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [STATUS_REG]MIRRORED_UPDATED--> bus_data = 00000000---mirrored_data = 00000000
# UVM_INFO ../TB/SEQUENCE/virtual_sequence_pkg.sv(131) @ 11730490: uvm_test_top.env_h.vsqr_h@@v_seq_h [virtual_seq] [TEST_CASE_SECOND]DONE time = 11730490
# UVM_INFO ../TB/TEST/test_pkg.sv(68) @ 11730490: uvm_test_top [full_frame_test] SIMULATION_THREAD DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 11772110: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11772110---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 11780110: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11780110---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 11788110: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11788110---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 11788110: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @4419
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h0  
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b0  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 11788110: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[10]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 11788110: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 11788130: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11788130---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 11792130: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11792130---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 11856130: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11856130---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 11864130: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11864130---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 11872130: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11872130---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 11872130: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @4720
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h0  
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b0  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 11872130: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[11]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 11872130: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 11872150: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11872150---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 11876150: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11876150---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 11940150: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11940150---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 11948150: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11948150---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 11956150: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11956150---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 11956150: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @4740
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h0  
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b0  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 11956150: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[12]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 11956150: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 11956170: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11956170---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 11960170: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 11960170---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 12024170: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12024170---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 12032170: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12032170---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 12040170: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12040170---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 12040170: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @4760
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h0  
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b0  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 12040170: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[13]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 12040170: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 12040190: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12040190---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 12044190: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12044190---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 12108190: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12108190---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 12116190: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12116190---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 12124190: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12124190---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 12124190: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @4780
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h0  
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b0  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 12124190: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[14]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 12124190: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 12124210: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12124210---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 12128210: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12128210---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(221) @ 12192210: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12192210---SAMPLE RX_DATA DONE!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(225) @ 12200210: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12200210---SAMPLE PARITY_BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(228) @ 12208210: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12208210---SAMPLE STOP BIT!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(235) @ 12208210: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] WRITE RX_DATA, PARITY_BIT, STOP_BIT
# ----------------------------------------
# Name          Type           Size  Value
# ----------------------------------------
# rx_item       uart_seq_item  -     @4800
#   TX_DATA     integral       8     'h0xx
#   RX_DATA     integral       8     'h0  
#   PARITY_BIT  integral       1     'b0  
#   STOP_BIT    integral       1     'b0  
# ----------------------------------------
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(237) @ 12208210: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] RX_Item[15]
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(161) @ 12208210: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uart_monitor] CALL monitor task!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(209) @ 12208230: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12208230---SAMPLE_RX PROCESS START!!!
# UVM_INFO ../TB/UART_VIP/uart_vip_pkg.sv(212) @ 12212230: uvm_test_top.env_h.uart_agt_h1.uart_mon_h [uvm_test_top.env_h.uart_agt_h1.uart_mon_h] Time = 12212230---PREPARE SAMPLING FIRST_BIT RX_DATA!!!
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/base/uvm_objection.svh(1270) @ 12230490: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(532) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [UART0_TX_UART1_RX]MATCH--> TX_Data(Expected) = 11111111 --- RX(Actual) = 11111111
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(543) @ 12230490: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [UART0_TX_UART1_RX]PARITY bit = 0 --- STOP bit = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(532) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [UART0_TX_UART1_RX]MATCH--> TX_Data(Expected) = 01100101 --- RX(Actual) = 01100101
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(543) @ 12230490: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [UART0_TX_UART1_RX]PARITY bit = 0 --- STOP bit = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(532) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [UART0_TX_UART1_RX]MATCH--> TX_Data(Expected) = 01110101 --- RX(Actual) = 01110101
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(543) @ 12230490: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [UART0_TX_UART1_RX]PARITY bit = 1 --- STOP bit = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(532) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [UART0_TX_UART1_RX]MATCH--> TX_Data(Expected) = 11101111 --- RX(Actual) = 11101111
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(543) @ 12230490: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [UART0_TX_UART1_RX]PARITY bit = 1 --- STOP bit = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(532) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [UART0_TX_UART1_RX]MATCH--> TX_Data(Expected) = 00000000 --- RX(Actual) = 00000000
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(543) @ 12230490: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [UART0_TX_UART1_RX]PARITY bit = 0 --- STOP bit = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(532) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [UART0_TX_UART1_RX]MATCH--> TX_Data(Expected) = 00000000 --- RX(Actual) = 00000000
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(543) @ 12230490: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [UART0_TX_UART1_RX]PARITY bit = 0 --- STOP bit = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(532) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [UART0_TX_UART1_RX]MATCH--> TX_Data(Expected) = 00000000 --- RX(Actual) = 00000000
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(543) @ 12230490: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [UART0_TX_UART1_RX]PARITY bit = 0 --- STOP bit = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(532) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [UART0_TX_UART1_RX]MATCH--> TX_Data(Expected) = 01100110 --- RX(Actual) = 01100110
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(543) @ 12230490: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [UART0_TX_UART1_RX]PARITY bit = 0 --- STOP bit = 1
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(532) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [UART0_TX_UART1_RX]MATCH--> TX_Data(Expected) = 00000000 --- RX(Actual) = 00000000
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(543) @ 12230490: uvm_test_top.env_h.scb [uvm_test_top.env_h.scb] [UART0_TX_UART1_RX]PARITY bit = 0 --- STOP bit = 0
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(235) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [FULL: UART0_TX_UART1_RX]MATCH--> exp = 11111111 --- act = 11111111
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(235) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [FULL: UART0_TX_UART1_RX]MATCH--> exp = 01100101 --- act = 01100101
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(235) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [FULL: UART0_TX_UART1_RX]MATCH--> exp = 01110101 --- act = 01110101
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(235) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [FULL: UART0_TX_UART1_RX]MATCH--> exp = 11101111 --- act = 11101111
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(235) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [FULL: UART0_TX_UART1_RX]MATCH--> exp = 00000000 --- act = 00000000
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(235) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [FULL: UART0_TX_UART1_RX]MATCH--> exp = 00000000 --- act = 00000000
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(235) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [FULL: UART0_TX_UART1_RX]MATCH--> exp = 00000000 --- act = 00000000
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(235) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [FULL: UART0_TX_UART1_RX]MATCH--> exp = 01100110 --- act = 01100110
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(235) @ 12230490: uvm_test_top.env_h.scb [scoreboard] [FULL: UART0_TX_UART1_RX]MATCH--> exp = 00000000 --- act = 00000000
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(254) @ 12230490: uvm_test_top.env_h.scb [scoreboard] **************************************************************
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(255) @ 12230490: uvm_test_top.env_h.scb [scoreboard] **************************FINAL REPORT************************
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(256) @ 12230490: uvm_test_top.env_h.scb [scoreboard] **************************************************************
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(257) @ 12230490: uvm_test_top.env_h.scb [scoreboard] BUS--MIRRORED(mirrored updated???): 41 UPDATED---0 STALE 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(260) @ 12230490: uvm_test_top.env_h.scb [scoreboard] UART0_TX_DATA--UART1_RX: 9 matches---0 mismatches 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(263) @ 12230490: uvm_test_top.env_h.scb [scoreboard] DATA_FULL: 9 matches---0 mismatches 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(266) @ 12230490: uvm_test_top.env_h.scb [scoreboard] INSIDE_CORE_APB0: 18 matches---0 mismatches 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(268) @ 12230490: uvm_test_top.env_h.scb [scoreboard] INSIDE_CORE_APB1: 23 matches---0 mismatches 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(270) @ 12230490: uvm_test_top.env_h.scb [scoreboard] ********************STATUS REGISTER REPORT********************
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(271) @ 12230490: uvm_test_top.env_h.scb [scoreboard] NO_FRAME_ERR = 1 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(272) @ 12230490: uvm_test_top.env_h.scb [scoreboard] NO_PARITY_ERR = 1 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(273) @ 12230490: uvm_test_top.env_h.scb [scoreboard] NO_BREAK_CON = 2 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(274) @ 12230490: uvm_test_top.env_h.scb [scoreboard] NO_TX_FULL = 1 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(275) @ 12230490: uvm_test_top.env_h.scb [scoreboard] NO_RX_FULL = 1 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(276) @ 12230490: uvm_test_top.env_h.scb [scoreboard] NO_RX_OV = 0 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(277) @ 12230490: uvm_test_top.env_h.scb [scoreboard] NO_TX_OV = 0 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(278) @ 12230490: uvm_test_top.env_h.scb [scoreboard] NO_RX_NOT_EMPTY = 2 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(279) @ 12230490: uvm_test_top.env_h.scb [scoreboard] NO_RX_UD = 0 
# UVM_INFO ../TB/ENV/scoreboard_pkg.sv(280) @ 12230490: uvm_test_top.env_h.scb [scoreboard] NO_BUSY = 0 
# UVM_INFO C:/questasim64_10.7c/uvm-1.2/src/base/uvm_report_server.svh(847) @ 12230490: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  812
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [NO_DPI_TSTNAME]     1
# [REG_PREDICT]    41
# [RNTST]     1
# [RegModel]    41
# [STARTING_SEQ]     2
# [TEST_DONE]     1
# [UVM/COMP/NAMECHECK]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# [apb_driver]   172
# [apb_monitor]    43
# [full_frame_test]     3
# [my_env]     9
# [reg_apb_adapter]   123
# [reg_model_rst_seq]     2
# [scoreboard]   109
# [tx_gen_h]     8
# [uart_monitor]    47
# [uvm_reg_hw_reset_seq]     6
# [uvm_sequence_item]    37
# [uvm_test_top.env_h.scb]    50
# [uvm_test_top.env_h.uart_agt_h1.uart_mon_h]   107
# [uvm_test_top.env_h.vsqr_h.v_seq_h]     4
# [virtual_seq]     2
# 
# ** Note: $finish    : C:/questasim64_10.7c/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 12230490 ns  Iteration: 67  Instance: /tb
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.7c/uvm-1.2/src/base/uvm_root.svh line 517
quit -sim
# End time: 16:43:45 on Jan 12,2026, Elapsed time: 0:05:27
# Errors: 1, Warnings: 0
quit -f
