// Seed: 1550048349
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_7;
  specify
    if (id_3) (posedge id_8 => (id_9  : id_5)) = (-1  : $realtime : !id_4, ($realtime): 1  : id_5);
    (id_10 + => id_11) = ($realtime : id_11  : $realtime, 1  : !id_3  : id_9 + id_8);
    (posedge id_12 => (id_13  : id_13)) = (id_6  : (id_12): -1'b0, $realtime : id_10  : id_7);
  endspecify
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_11;
  wire id_12;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_8,
      id_5,
      id_6,
      id_12
  );
  wire id_13;
  wire id_14;
  assign id_2 = id_14;
  ;
endmodule
