// Seed: 2098486513
module module_0 (
    output supply0 id_0,
    input wire id_1
);
  wire id_3;
  ;
  assign module_1.id_9 = 0;
  id_4(
      1 != 1
  );
  logic id_5 = id_4 !=? -1;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input tri id_2,
    output wire id_3,
    input wire id_4,
    output uwire id_5,
    output wor id_6,
    output wand id_7,
    input wor id_8,
    output wor id_9,
    input tri0 id_10,
    input tri0 id_11,
    output supply0 id_12
    , id_35,
    input tri id_13,
    output wand id_14,
    output uwire id_15,
    output uwire id_16,
    input supply0 id_17,
    output tri0 id_18,
    input wand id_19,
    input tri1 id_20,
    input tri id_21,
    output wire id_22,
    input wor id_23,
    input tri id_24,
    input supply1 id_25,
    output tri id_26,
    output tri id_27,
    input supply1 id_28,
    output logic id_29,
    output wand id_30,
    input tri0 id_31,
    output wand id_32,
    input wor id_33
);
  always begin : LABEL_0
    id_29 = 1;
  end
  module_0 modCall_1 (
      id_18,
      id_28
  );
  parameter id_36 = 1;
endmodule
