Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [IPv6:2610:10:20:722:a800:ff:fe36:1795])
	by mail.lfdr.de (Postfix) with ESMTPS id 8B52B256132
	for <lists+amd-gfx@lfdr.de>; Fri, 28 Aug 2020 21:25:00 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 166FC6E519;
	Fri, 28 Aug 2020 19:24:59 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-wr1-x442.google.com (mail-wr1-x442.google.com
 [IPv6:2a00:1450:4864:20::442])
 by gabe.freedesktop.org (Postfix) with ESMTPS id B68C46E519
 for <amd-gfx@lists.freedesktop.org>; Fri, 28 Aug 2020 19:24:57 +0000 (UTC)
Received: by mail-wr1-x442.google.com with SMTP id i7so136933wre.13
 for <amd-gfx@lists.freedesktop.org>; Fri, 28 Aug 2020 12:24:57 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc; bh=FyOW5pRqXUdXKpb2hIL8wePq7Q9IEJOuSNjIjcpf5Lw=;
 b=Z/y9EvEPpGyEXZvjYbOpxCeBxfXnHNrgU18XLki4R90xzaKw3l2gphWw11Ww9d6pRn
 ID8RNSmcKi0h/uq7ZGSAokNN0w+n7s6t2xPzGYD7xbL5g0yD2/7G1BwDYWxZMWPV6ttW
 8B/s2GYbL4VeIVtR89+pcNNJAXVxCzP/zL8vuwH9itRixgNQVvS8coxMyvzN3BOyJwrE
 +ljNhmn0ZAIlyPuOQ176Pz0ZQUBx+b+yRuoY72JeNXXsHZWnGLp1sKmKo9r7CEKy7tP1
 79Rf71x14toIfGPq3rw5+OzHDzroOGOWV4YeLcPYVTKjf6n/mkXqhMRHc6BiiGs+0HBv
 2Izw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc;
 bh=FyOW5pRqXUdXKpb2hIL8wePq7Q9IEJOuSNjIjcpf5Lw=;
 b=n5KU476JclbsjiwGNEYQL0s5qCu/bWh2m1qQrUPoQtYNBMHAmeyyknCFtB1H4DJpbE
 HrrPF7cni//2q59SMNJtGsTwhqhVzLi3QQVfYbfE5gp7BpjRjxAFabOpCGN6L6qfFX5Z
 8zV55hY8LOx1GsWdModaqo5wTgJpTAZRdhBgWUmcuGBlqScvElTb77XUKzVIst7MlO8I
 6QYt6Kc1UUxxO/zmKPKRIHpPkYhXuhTsv2aYL1Z0ZSnJZty8FkxPpTuQc8LPzcYgIKo7
 OJjEcoN0OMJN3K0ZdXpx+YD5e3e+LuYMDpjb3EeacH0hGsgIcBVdywa7DnDNQBAHOgMi
 ySbw==
X-Gm-Message-State: AOAM532Zo2bq4DvVv66uN2LEOB932gqDZWIcMaj/X0PF6lHupqUAYOoo
 FpfRsr2WYZqM7miIykmWpPBvYPFv/5NKKg/NoTexQTd+
X-Google-Smtp-Source: ABdhPJwG5QmDfoe6mG6YItaoc1YONbAp/s/8GL82S4YlXFNSQz+fyzeRJPzcLmrbo4Zvpcc3f+rtw/+BKVighMaXzLs=
X-Received: by 2002:adf:fecc:: with SMTP id q12mr435852wrs.374.1598642696302; 
 Fri, 28 Aug 2020 12:24:56 -0700 (PDT)
MIME-Version: 1.0
References: <1598630743-21155-1-git-send-email-andrey.grodzovsky@amd.com>
 <1598630743-21155-2-git-send-email-andrey.grodzovsky@amd.com>
 <CADnq5_PEW=4Gkm6WmcYCh2wYOdPF5pas+4pp4=EvueH8wE38dA@mail.gmail.com>
In-Reply-To: <CADnq5_PEW=4Gkm6WmcYCh2wYOdPF5pas+4pp4=EvueH8wE38dA@mail.gmail.com>
From: Alex Deucher <alexdeucher@gmail.com>
Date: Fri, 28 Aug 2020 15:24:45 -0400
Message-ID: <CADnq5_OxVzb6LrFev=nJQqZy2r1rwPsg3eb2BftXB-O96sG1pQ@mail.gmail.com>
Subject: Re: [PATCH v2 1/7] drm/amdgpu: Implement DPC recovery
To: Andrey Grodzovsky <andrey.grodzovsky@amd.com>
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: "Deucher, Alexander" <alexander.deucher@amd.com>, Nirmoy <nirmodas@amd.com>,
 Christian Koenig <christian.koenig@amd.com>,
 amd-gfx list <amd-gfx@lists.freedesktop.org>, Dennis Li <Dennis.Li@amd.com>
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

On Fri, Aug 28, 2020 at 3:23 PM Alex Deucher <alexdeucher@gmail.com> wrote:
>
> On Fri, Aug 28, 2020 at 12:06 PM Andrey Grodzovsky
> <andrey.grodzovsky@amd.com> wrote:
> >
> > Add DPC handlers with basic recovery functionality.
> >
> > v2: remove pci_save_state to avoid breaking suspend/resume
> >
> > Signed-off-by: Andrey Grodzovsky <andrey.grodzovsky@amd.com>
> > ---
> >  drivers/gpu/drm/amd/amdgpu/amdgpu.h        |   9 ++
> >  drivers/gpu/drm/amd/amdgpu/amdgpu_device.c | 169 ++++++++++++++++++++++++++++-
> >  drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c    |   9 +-
> >  3 files changed, 184 insertions(+), 3 deletions(-)
> >
> > diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu.h b/drivers/gpu/drm/amd/amdgpu/amdgpu.h
> > index 49ea9fa..3399242 100644
> > --- a/drivers/gpu/drm/amd/amdgpu/amdgpu.h
> > +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu.h
> > @@ -49,6 +49,8 @@
> >  #include <linux/rbtree.h>
> >  #include <linux/hashtable.h>
> >  #include <linux/dma-fence.h>
> > +#include <linux/pci.h>
> > +#include <linux/aer.h>
> >
> >  #include <drm/ttm/ttm_bo_api.h>
> >  #include <drm/ttm/ttm_bo_driver.h>
> > @@ -1263,6 +1265,13 @@ static inline int amdgpu_dm_display_resume(struct amdgpu_device *adev) { return
> >  void amdgpu_register_gpu_instance(struct amdgpu_device *adev);
> >  void amdgpu_unregister_gpu_instance(struct amdgpu_device *adev);
> >
> > +pci_ers_result_t amdgpu_pci_error_detected(struct pci_dev *pdev,
> > +                                          pci_channel_state_t state);
> > +pci_ers_result_t amdgpu_pci_mmio_enabled(struct pci_dev *pdev);
> > +pci_ers_result_t amdgpu_pci_slot_reset(struct pci_dev *pdev);
> > +void amdgpu_pci_resume(struct pci_dev *pdev);
> > +
> > +
> >  #include "amdgpu_object.h"
> >
> >  /* used by df_v3_6.c and amdgpu_pmu.c */
> > diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
> > index 5a948ed..937f8b0 100644
> > --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
> > +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
> > @@ -350,7 +350,8 @@ uint32_t amdgpu_mm_rreg(struct amdgpu_device *adev, uint32_t reg,
> >   *
> >   * Returns the 8 bit value from the offset specified.
> >   */
> > -uint8_t amdgpu_mm_rreg8(struct amdgpu_device *adev, uint32_t offset) {
> > +uint8_t amdgpu_mm_rreg8(struct amdgpu_device *adev, uint32_t offset)
> > +{
> >         if (offset < adev->rmmio_size)
> >                 return (readb(adev->rmmio + offset));
> >         BUG();
> > @@ -371,7 +372,8 @@ uint8_t amdgpu_mm_rreg8(struct amdgpu_device *adev, uint32_t offset) {
> >   *
> >   * Writes the value specified to the offset specified.
> >   */
> > -void amdgpu_mm_wreg8(struct amdgpu_device *adev, uint32_t offset, uint8_t value) {
> > +void amdgpu_mm_wreg8(struct amdgpu_device *adev, uint32_t offset, uint8_t value)
> > +{
> >         if (offset < adev->rmmio_size)
> >                 writeb(value, adev->rmmio + offset);
> >         else
> > @@ -2989,6 +2991,7 @@ static const struct attribute *amdgpu_dev_attributes[] = {
> >         NULL
> >  };
> >
> > +
> >  /**
> >   * amdgpu_device_init - initialize the driver
> >   *
> > @@ -3207,6 +3210,9 @@ int amdgpu_device_init(struct amdgpu_device *adev,
> >                 }
> >         }
> >
> > +       pci_enable_pcie_error_reporting(adev->ddev.pdev);
> > +
> > +
> >         /* Post card if necessary */
> >         if (amdgpu_device_need_post(adev)) {
> >                 if (!adev->bios) {
> > @@ -4701,3 +4707,162 @@ int amdgpu_device_baco_exit(struct drm_device *dev)
> >
> >         return 0;
> >  }
> > +
> > +/**
> > + * amdgpu_pci_error_detected - Called when a PCI error is detected.
> > + * @pdev: PCI device struct
> > + * @state: PCI channel state
> > + *
> > + * Description: Called when a PCI error is detected.
> > + *
> > + * Return: PCI_ERS_RESULT_NEED_RESET or PCI_ERS_RESULT_DISCONNECT.
> > + */
> > +pci_ers_result_t amdgpu_pci_error_detected(struct pci_dev *pdev, pci_channel_state_t state)
> > +{
> > +       struct drm_device *dev = pci_get_drvdata(pdev);
> > +       struct amdgpu_device *adev = drm_to_adev(dev);
> > +
> > +       DRM_INFO("PCI error: detected callback, state(%d)!!\n", state);
> > +
> > +       switch (state) {
> > +       case pci_channel_io_normal:
> > +               return PCI_ERS_RESULT_CAN_RECOVER;
> > +       case pci_channel_io_frozen: {
> > +               /* Fatal error, prepare for slot reset */
> > +
> > +               amdgpu_device_lock_adev(adev);
> > +               return PCI_ERS_RESULT_NEED_RESET;
> > +       }
> > +       case pci_channel_io_perm_failure:
> > +               /* Permanent error, prepare for device removal */
> > +               return PCI_ERS_RESULT_DISCONNECT;
> > +       }
> > +       return PCI_ERS_RESULT_NEED_RESET;
> > +}
> > +
> > +/**
> > + * amdgpu_pci_mmio_enabled - Enable MMIO and dump debug registers
> > + * @pdev: pointer to PCI device
> > + */
> > +pci_ers_result_t amdgpu_pci_mmio_enabled(struct pci_dev *pdev)
> > +{
> > +
> > +       DRM_INFO("PCI error: mmio enabled callback!!\n");
> > +
> > +       /* TODO - dump whatever for debugging purposes */
> > +
> > +       /* This called only if amdgpu_pci_error_detected returns
> > +        * PCI_ERS_RESULT_CAN_RECOVER. Read/write to the device still
> > +        * works, no need to reset slot.
> > +        */
> > +
> > +       return PCI_ERS_RESULT_RECOVERED;
> > +}
> > +
> > +/**
> > + * amdgpu_pci_slot_reset - Called when PCI slot has been reset.
> > + * @pdev: PCI device struct
> > + *
> > + * Description: This routine is called by the pci error recovery
> > + * code after the PCI slot has been reset, just before we
> > + * should resume normal operations.
> > + */
> > +pci_ers_result_t amdgpu_pci_slot_reset(struct pci_dev *pdev)
> > +{
> > +       struct drm_device *dev = pci_get_drvdata(pdev);
> > +       struct amdgpu_device *adev = drm_to_adev(dev);
> > +       int r;
> > +       bool vram_lost;
> > +
> > +       DRM_INFO("PCI error: slot reset callback!!\n");
> > +
> > +       pci_restore_state(pdev);
> > +
> > +       r = amdgpu_device_ip_suspend(adev);
> > +       if (r)
> > +               goto out;
> > +
> > +
> > +       /* post card */
> > +       r = amdgpu_atom_asic_init(adev->mode_info.atom_context);
> > +       if (r)
> > +               goto out;
> > +
> > +       r = amdgpu_device_ip_resume_phase1(adev);
> > +       if (r)
> > +               goto out;
> > +
> > +       vram_lost = amdgpu_device_check_vram_lost(adev);
> > +       if (vram_lost) {
> > +               DRM_INFO("VRAM is lost due to GPU reset!\n");
> > +               amdgpu_inc_vram_lost(adev);
> > +       }
> > +
> > +       r = amdgpu_gtt_mgr_recover(
> > +               &adev->mman.bdev.man[TTM_PL_TT]);
> > +       if (r)
> > +               goto out;
> > +
> > +       r = amdgpu_device_fw_loading(adev);
> > +       if (r)
> > +               return r;
> > +
> > +       r = amdgpu_device_ip_resume_phase2(adev);
> > +       if (r)
> > +               goto out;
> > +
> > +       if (vram_lost)
> > +               amdgpu_device_fill_reset_magic(adev);
> > +
> > +       /*
> > +        * Add this ASIC as tracked as reset was already
> > +        * complete successfully.
> > +        */
> > +       amdgpu_register_gpu_instance(adev);
> > +
> > +       r = amdgpu_device_ip_late_init(adev);
> > +       if (r)
> > +               goto out;
> > +
> > +       amdgpu_fbdev_set_suspend(adev, 0);
> > +
> > +       /* must succeed. */
> > +       amdgpu_ras_resume(adev);
> > +
> > +
> > +       amdgpu_irq_gpu_reset_resume_helper(adev);
> > +       r = amdgpu_ib_ring_tests(adev);
> > +       if (r)
> > +               goto out;
> > +
> > +       r = amdgpu_device_recover_vram(adev);
> > +
> > +out:
> > +
> > +       if (!r)
> > +               DRM_INFO("PCIe error recovery succeeded\n");
> > +       else {
> > +               DRM_ERROR("PCIe error recovery failed, err:%d", r);
> > +               amdgpu_device_unlock_adev(adev);
> > +       }
> > +
> > +       return r ? PCI_ERS_RESULT_DISCONNECT : PCI_ERS_RESULT_RECOVERED;
> > +}
> > +
> > +/**
> > + * amdgpu_pci_resume() - resume normal ops after PCI reset
> > + * @pdev: pointer to PCI device
> > + *
> > + * Called when the error recovery driver tells us that its
> > + * OK to resume normal operation. Use completion to allow
> > + * halted scsi ops to resume.
> > + */
> > +void amdgpu_pci_resume(struct pci_dev *pdev)
> > +{
> > +       struct drm_device *dev = pci_get_drvdata(pdev);
> > +       struct amdgpu_device *adev = drm_to_adev(dev);
> > +
> > +       amdgpu_device_unlock_adev(adev);
> > +
> > +       DRM_INFO("PCI error: resume callback!!\n");
> > +}
> > diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c
> > index d984c6a..4bbcc70 100644
> > --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c
> > +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c
> > @@ -31,7 +31,6 @@
> >  #include <drm/drm_pciids.h>
> >  #include <linux/console.h>
> >  #include <linux/module.h>
> > -#include <linux/pci.h>
>
> Is this intended?  Seems unrelated.  I think this should be part of
> the previous patch.

Nevermind, I see it was added to amdgpu.h.  Ignore this comment.

Alex

>
> Alex
>
>
> >  #include <linux/pm_runtime.h>
> >  #include <linux/vga_switcheroo.h>
> >  #include <drm/drm_probe_helper.h>
> > @@ -1534,6 +1533,13 @@ static struct drm_driver kms_driver = {
> >         .patchlevel = KMS_DRIVER_PATCHLEVEL,
> >  };
> >
> > +static struct pci_error_handlers amdgpu_pci_err_handler = {
> > +       .error_detected = amdgpu_pci_error_detected,
> > +       .mmio_enabled   = amdgpu_pci_mmio_enabled,
> > +       .slot_reset     = amdgpu_pci_slot_reset,
> > +       .resume         = amdgpu_pci_resume,
> > +};
> > +
> >  static struct pci_driver amdgpu_kms_pci_driver = {
> >         .name = DRIVER_NAME,
> >         .id_table = pciidlist,
> > @@ -1541,6 +1547,7 @@ static struct pci_driver amdgpu_kms_pci_driver = {
> >         .remove = amdgpu_pci_remove,
> >         .shutdown = amdgpu_pci_shutdown,
> >         .driver.pm = &amdgpu_pm_ops,
> > +       .err_handler = &amdgpu_pci_err_handler,
> >  };
> >
> >  static int __init amdgpu_init(void)
> > --
> > 2.7.4
> >
> > _______________________________________________
> > amd-gfx mailing list
> > amd-gfx@lists.freedesktop.org
> > https://lists.freedesktop.org/mailman/listinfo/amd-gfx
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
