Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov 30 21:48:57 2023
| Host         : ASUSComputer running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file enhancedPwm_v1_0_control_sets_placed.rpt
| Design       : enhancedPwm_v1_0
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    14 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               7 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             149 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                            Enable Signal                           |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+--------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|  s00_axi_aclk_IBUF_BUFG | enhancedPwm_v1_0_S00_AXI_inst/axi_awready0                         | enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0] |                1 |              2 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG | enhancedPwm_v1_0_S00_AXI_inst/axi_arready0                         | enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0] |                1 |              2 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG |                                                                    | enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0] |                3 |              7 |         2.33 |
|  s00_axi_aclk_IBUF_BUFG | enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/tmp[7]_i_2_n_0 | enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | enhancedPwm_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                 | enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | enhancedPwm_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                 | enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0] |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | enhancedPwm_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                  | enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0] |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | enhancedPwm_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                 | enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0] |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | enhancedPwm_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                 | enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0] |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | enhancedPwm_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                  | enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | enhancedPwm_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                 | enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0] |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | enhancedPwm_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                 | enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0] |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG | enhancedPwm_v1_0_S00_AXI_inst/p_1_in[31]                           | enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0] |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | enhancedPwm_v1_0_S00_AXI_inst/p_1_in[7]                            | enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | enhancedPwm_v1_0_S00_AXI_inst/p_1_in[23]                           | enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0] |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | enhancedPwm_v1_0_S00_AXI_inst/p_1_in[15]                           | enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleCounter/E[0]           | enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0] |                3 |              9 |         3.00 |
|  s00_axi_aclk_IBUF_BUFG | enhancedPwm_v1_0_S00_AXI_inst/slv_reg_rden                         | enhancedPwm_v1_0_S00_AXI_inst/epwm/dutycycleRegister/SR[0] |               10 |             32 |         3.20 |
+-------------------------+--------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+


