// Seed: 802318902
module module_0 (
    output tri0  id_0,
    output tri0  id_1,
    input  tri0  id_2,
    input  wand  id_3,
    output tri1  id_4,
    input  tri0  id_5,
    input  wor   id_6,
    output uwire id_7,
    input  wor   id_8
    , id_11,
    output tri   id_9
);
  parameter id_12 = (-1 ? 1 == 1 : 1);
  logic id_13;
  wire  id_14;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd29
) (
    input wor id_0,
    input wor id_1,
    input wire id_2,
    input tri0 id_3,
    output tri id_4,
    output wand id_5
    , id_14,
    input wand _id_6,
    input tri1 id_7,
    output tri0 id_8,
    input supply1 id_9,
    input wand id_10,
    input tri1 id_11,
    output tri id_12
);
  wire [id_6 : -1] id_15;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_0,
      id_9,
      id_4,
      id_9,
      id_11,
      id_4,
      id_3,
      id_5
  );
endmodule
