Info: Generated by version: 22.2 build 94
Info: Starting: Create simulation model
Info: qsys-generate E:\WROK_U\U9M\OUTPUT\12GSDI\U_OUT_12GSDIx4_AX048_PCB1.0_V0.01_241210\src\sdi_out\ip\clk_io\clk_io.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=E:\WROK_U\U9M\OUTPUT\12GSDI\U_OUT_12GSDIx4_AX048_PCB1.0_V0.01_241210\src\sdi_out\ip\clk_io\clk_io --family="Arria 10" --part=10AX048H3F34E2SG
: clk_io.altclkctrl_0: Targeting device family: Arria 10.
: clk_io.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
: clk_io.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info: clk_io: "Transforming system: clk_io"
Info: clk_io: "Naming system components in system: clk_io"
Info: clk_io: "Processing generation queue"
Info: clk_io: "Generating: clk_io"
Info: clk_io: "Generating: clk_io_altclkctrl_2000_dpnsueq"
Info: altclkctrl_0: Generating top-level entity clk_io_altclkctrl_2000_dpnsueq.
Info: clk_io: Done "clk_io" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in E:/WROK_U/U9M/OUTPUT/12GSDI/U_OUT_12GSDIx4_AX048_PCB1.0_V0.01_241210/src/sdi_out/ip/clk_io/clk_io/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in E:/WROK_U/U9M/OUTPUT/12GSDI/U_OUT_12GSDIx4_AX048_PCB1.0_V0.01_241210/src/sdi_out/ip/clk_io/clk_io/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/WROK_U/U9M/OUTPUT/12GSDI/U_OUT_12GSDIx4_AX048_PCB1.0_V0.01_241210/src/sdi_out/ip/clk_io/clk_io/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=E:\WROK_U\U9M\OUTPUT\12GSDI\U_OUT_12GSDIx4_AX048_PCB1.0_V0.01_241210\src\sdi_out\ip\clk_io\clk_io.ip --output-directory=E:/WROK_U/U9M/OUTPUT/12GSDI/U_OUT_12GSDIx4_AX048_PCB1.0_V0.01_241210/src/sdi_out/ip/clk_io/clk_io/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in E:/WROK_U/U9M/OUTPUT/12GSDI/U_OUT_12GSDIx4_AX048_PCB1.0_V0.01_241210/src/sdi_out/ip/clk_io/clk_io/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in E:/WROK_U/U9M/OUTPUT/12GSDI/U_OUT_12GSDIx4_AX048_PCB1.0_V0.01_241210/src/sdi_out/ip/clk_io/clk_io/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/WROK_U/U9M/OUTPUT/12GSDI/U_OUT_12GSDIx4_AX048_PCB1.0_V0.01_241210/src/sdi_out/ip/clk_io/clk_io/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\WROK_U\U9M\OUTPUT\12GSDI\U_OUT_12GSDIx4_AX048_PCB1.0_V0.01_241210\src\sdi_out\ip\clk_io\clk_io.ip --block-symbol-file --output-directory=E:\WROK_U\U9M\OUTPUT\12GSDI\U_OUT_12GSDIx4_AX048_PCB1.0_V0.01_241210\src\sdi_out\ip\clk_io\clk_io --family="Arria 10" --part=10AX048H3F34E2SG
: clk_io.altclkctrl_0: Targeting device family: Arria 10.
: clk_io.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
: clk_io.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\WROK_U\U9M\OUTPUT\12GSDI\U_OUT_12GSDIx4_AX048_PCB1.0_V0.01_241210\src\sdi_out\ip\clk_io\clk_io.ip --synthesis=VERILOG --output-directory=E:\WROK_U\U9M\OUTPUT\12GSDI\U_OUT_12GSDIx4_AX048_PCB1.0_V0.01_241210\src\sdi_out\ip\clk_io\clk_io --family="Arria 10" --part=10AX048H3F34E2SG
: clk_io.altclkctrl_0: Targeting device family: Arria 10.
: clk_io.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
: clk_io.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info: clk_io: "Transforming system: clk_io"
Info: clk_io: "Naming system components in system: clk_io"
Info: clk_io: "Processing generation queue"
Info: clk_io: "Generating: clk_io"
Info: clk_io: "Generating: clk_io_altclkctrl_2000_dpnsueq"
Info: altclkctrl_0: Generating top-level entity clk_io_altclkctrl_2000_dpnsueq.
Info: clk_io: Done "clk_io" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in clk_io. No files generated.
Info: Finished: Generate IP Core Documentation
