[2025-09-17 08:57:31] START suite=qualcomm_srv trace=srv29_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv29_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2636783 heartbeat IPC: 3.793 cumulative IPC: 3.793 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5046796 heartbeat IPC: 4.149 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5046796 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5046796 cumulative IPC: 3.963 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13396276 heartbeat IPC: 1.198 cumulative IPC: 1.198 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 21653549 heartbeat IPC: 1.211 cumulative IPC: 1.204 (Simulation time: 00 hr 03 min 26 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 30136881 heartbeat IPC: 1.179 cumulative IPC: 1.196 (Simulation time: 00 hr 04 min 28 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 38560616 heartbeat IPC: 1.187 cumulative IPC: 1.194 (Simulation time: 00 hr 05 min 38 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 46972817 heartbeat IPC: 1.189 cumulative IPC: 1.193 (Simulation time: 00 hr 06 min 46 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 55297301 heartbeat IPC: 1.201 cumulative IPC: 1.194 (Simulation time: 00 hr 07 min 54 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 63535782 heartbeat IPC: 1.214 cumulative IPC: 1.197 (Simulation time: 00 hr 09 min 04 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 71888685 heartbeat IPC: 1.197 cumulative IPC: 1.197 (Simulation time: 00 hr 10 min 11 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv29_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000017 cycles: 80281577 heartbeat IPC: 1.191 cumulative IPC: 1.196 (Simulation time: 00 hr 11 min 12 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 83643764 cumulative IPC: 1.196 (Simulation time: 00 hr 12 min 21 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 83643764 cumulative IPC: 1.196 (Simulation time: 00 hr 12 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv29_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.196 instructions: 100000000 cycles: 83643764
CPU 0 Branch Prediction Accuracy: 91.66% MPKI: 14.72 Average ROB Occupancy at Mispredict: 28.03
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2701
BRANCH_INDIRECT: 0.4147
BRANCH_CONDITIONAL: 12.41
BRANCH_DIRECT_CALL: 0.6801
BRANCH_INDIRECT_CALL: 0.5038
BRANCH_RETURN: 0.4407


====Backend Stall Breakdown====
ROB_STALL: 155829
LQ_STALL: 0
SQ_STALL: 583251


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 95.78814
REPLAY_LOAD: 72.73103
NON_REPLAY_LOAD: 16.21445

== Total ==
ADDR_TRANS: 11303
REPLAY_LOAD: 10546
NON_REPLAY_LOAD: 133980

== Counts ==
ADDR_TRANS: 118
REPLAY_LOAD: 145
NON_REPLAY_LOAD: 8263

cpu0->cpu0_STLB TOTAL        ACCESS:    1752341 HIT:    1746048 MISS:       6293 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1752341 HIT:    1746048 MISS:       6293 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 167.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7587063 HIT:    6687110 MISS:     899953 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6144552 HIT:    5390372 MISS:     754180 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     531311 HIT:     402591 MISS:     128720 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     899813 HIT:     891756 MISS:       8057 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      11387 HIT:       2391 MISS:       8996 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.85 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14311895 HIT:    8020799 MISS:    6291096 MSHR_MERGE:    1524950
cpu0->cpu0_L1I LOAD         ACCESS:   14311895 HIT:    8020799 MISS:    6291096 MSHR_MERGE:    1524950
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.39 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29857254 HIT:   26582422 MISS:    3274832 MSHR_MERGE:    1353688
cpu0->cpu0_L1D LOAD         ACCESS:   16843625 HIT:   15134009 MISS:    1709616 MSHR_MERGE:     331207
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13000692 HIT:   11446877 MISS:    1553815 MSHR_MERGE:    1022467
cpu0->cpu0_L1D TRANSLATION  ACCESS:      12937 HIT:       1536 MISS:      11401 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.66 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11968996 HIT:   10265706 MISS:    1703290 MSHR_MERGE:     858036
cpu0->cpu0_ITLB LOAD         ACCESS:   11968996 HIT:   10265706 MISS:    1703290 MSHR_MERGE:     858036
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.137 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28233638 HIT:   27021310 MISS:    1212328 MSHR_MERGE:     305241
cpu0->cpu0_DTLB LOAD         ACCESS:   28233638 HIT:   27021310 MISS:    1212328 MSHR_MERGE:     305241
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.04 cycles
cpu0->LLC TOTAL        ACCESS:    1090576 HIT:    1020289 MISS:      70287 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     754180 HIT:     728188 MISS:      25992 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     128720 HIT:      88894 MISS:      39826 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     198680 HIT:     198450 MISS:        230 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8996 HIT:       4757 MISS:       4239 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 119.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4052
  ROW_BUFFER_MISS:      66000
  AVG DBUS CONGESTED CYCLE: 3.616
Channel 0 WQ ROW_BUFFER_HIT:       1606
  ROW_BUFFER_MISS:      33903
  FULL:          0
Channel 0 REFRESHES ISSUED:       6970

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       539624       407399        75553         4767
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5          299          569          215
  STLB miss resolved @ L2C                0          466          883         1028          167
  STLB miss resolved @ LLC                0          169          522         2317          962
  STLB miss resolved @ MEM                0            5          230         2069         2283

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             157659        53287      1131406       105939          546
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          312          123           44
  STLB miss resolved @ L2C                0          182          365           85            4
  STLB miss resolved @ LLC                0          160          430          742           85
  STLB miss resolved @ MEM                0            1          107          352          116
[2025-09-17 09:09:53] END   suite=qualcomm_srv trace=srv29_ap (rc=0)
