

================================================================
== Vitis HLS Report for 'gemm_float_1024u_2u_10u_unsigned_int_s'
================================================================
* Date:           Wed Jun 14 16:04:47 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                |                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |            Instance            |             Module            |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |gemm_U0                         |gemm                           |        ?|        ?|          ?|          ?|    ?|    ?|  dataflow|
        |scal_float_2u_unsigned_int_U0   |scal_float_2u_unsigned_int_s   |       16|       16|  53.328 ns|  53.328 ns|   16|   16|        no|
        |gemmBufferC_float_2u_2u_10u_U0  |gemmBufferC_float_2u_2u_10u_s  |       28|       28|  93.324 ns|  93.324 ns|   28|   28|        no|
        |axpy_float_2u_unsigned_int_U0   |axpy_float_2u_unsigned_int_s   |       20|       20|  66.660 ns|  66.660 ns|   20|   20|        no|
        +--------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       12|    -|
|FIFO                 |        -|     -|      399|      219|    -|
|Instance             |        0|    30|     8045|     7253|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        3|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    30|     8447|     7511|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-------------------------------+---------+----+------+------+-----+
    |            Instance            |             Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------+-------------------------------+---------+----+------+------+-----+
    |axpy_float_2u_unsigned_int_U0   |axpy_float_2u_unsigned_int_s   |        0|   4|   851|   488|    0|
    |gemm_U0                         |gemm                           |        0|  20|  6673|  6117|    0|
    |gemmBufferC_float_2u_2u_10u_U0  |gemmBufferC_float_2u_2u_10u_s  |        0|   0|    91|   400|    0|
    |scal_float_2u_unsigned_int_U0   |scal_float_2u_unsigned_int_s   |        0|   6|   430|   248|    0|
    +--------------------------------+-------------------------------+---------+----+------+------+-----+
    |Total                           |                               |        0|  30|  8045|  7253|    0|
    +--------------------------------+-------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------+---------+-----+----+-----+------+-----+---------+
    |    Name   | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------+---------+-----+----+-----+------+-----+---------+
    |l_betaC_U  |        0|  133|   0|    -|     2|   64|      128|
    |l_mat_U    |        0|  133|   0|    -|     2|   64|      128|
    |l_sum_U    |        0|  133|   0|    -|     2|   64|      128|
    +-----------+---------+-----+----+-----+------+-----+---------+
    |Total      |        0|  399|   0|    0|     6|  192|      384|
    +-----------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                   |       and|   0|  0|   2|           1|           1|
    |gemm_U0_ap_start                                |       and|   0|  0|   2|           1|           1|
    |scal_float_2u_unsigned_int_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_gemm_U0_ap_ready                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_scal_float_2u_unsigned_int_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                           |          |   0|  0|  12|           6|           6|
    +------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_gemm_U0_ap_ready                        |   9|          2|    1|          2|
    |ap_sync_reg_scal_float_2u_unsigned_int_U0_ap_ready  |   9|          2|    1|          2|
    |real_start                                          |   9|          2|    1|          2|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               |  27|          6|    3|          6|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+---+----+-----+-----------+
    |                        Name                        | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_gemm_U0_ap_ready                        |  1|   0|    1|          0|
    |ap_sync_reg_scal_float_2u_unsigned_int_U0_ap_ready  |  1|   0|    1|          0|
    |start_once_reg                                      |  1|   0|    1|          0|
    +----------------------------------------------------+---+----+-----+-----------+
    |Total                                               |  3|   0|    3|          0|
    +----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+-------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_start           |   in|    1|  ap_ctrl_hs|  gemm<float, 1024u, 2u, 10u, unsigned int>|  return value|
|start_full_n       |   in|    1|  ap_ctrl_hs|  gemm<float, 1024u, 2u, 10u, unsigned int>|  return value|
|start_out          |  out|    1|  ap_ctrl_hs|  gemm<float, 1024u, 2u, 10u, unsigned int>|  return value|
|start_write        |  out|    1|  ap_ctrl_hs|  gemm<float, 1024u, 2u, 10u, unsigned int>|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|  gemm<float, 1024u, 2u, 10u, unsigned int>|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  gemm<float, 1024u, 2u, 10u, unsigned int>|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  gemm<float, 1024u, 2u, 10u, unsigned int>|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  gemm<float, 1024u, 2u, 10u, unsigned int>|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  gemm<float, 1024u, 2u, 10u, unsigned int>|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|  gemm<float, 1024u, 2u, 10u, unsigned int>|  return value|
|l_strA7_dout       |   in|   64|     ap_fifo|                                    l_strA7|       pointer|
|l_strA7_empty_n    |   in|    1|     ap_fifo|                                    l_strA7|       pointer|
|l_strA7_read       |  out|    1|     ap_fifo|                                    l_strA7|       pointer|
|l_strB8_dout       |   in|   64|     ap_fifo|                                    l_strB8|       pointer|
|l_strB8_empty_n    |   in|    1|     ap_fifo|                                    l_strB8|       pointer|
|l_strB8_read       |  out|    1|     ap_fifo|                                    l_strB8|       pointer|
|l_strC9_dout       |   in|   64|     ap_fifo|                                    l_strC9|       pointer|
|l_strC9_empty_n    |   in|    1|     ap_fifo|                                    l_strC9|       pointer|
|l_strC9_read       |  out|    1|     ap_fifo|                                    l_strC9|       pointer|
|l_strSum10_din     |  out|   64|     ap_fifo|                                 l_strSum10|       pointer|
|l_strSum10_full_n  |   in|    1|     ap_fifo|                                 l_strSum10|       pointer|
|l_strSum10_write   |  out|    1|     ap_fifo|                                 l_strSum10|       pointer|
+-------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%l_sum = alloca i64 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:214]   --->   Operation 7 'alloca' 'l_sum' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%l_mat = alloca i64 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:214]   --->   Operation 8 'alloca' 'l_mat' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%l_betaC = alloca i64 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:214]   --->   Operation 9 'alloca' 'l_betaC' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln218 = call void @gemm, i64 %l_strA7, i64 %l_strB8, i64 %l_sum" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:218]   --->   Operation 10 'call' 'call_ln218' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln220 = call void @scal<float, 2u, unsigned int>, i64 %l_strC9, i64 %l_betaC" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:220]   --->   Operation 11 'call' 'call_ln220' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln218 = call void @gemm, i64 %l_strA7, i64 %l_strB8, i64 %l_sum" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:218]   --->   Operation 12 'call' 'call_ln218' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln220 = call void @scal<float, 2u, unsigned int>, i64 %l_strC9, i64 %l_betaC" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:220]   --->   Operation 13 'call' 'call_ln220' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln219 = call void @gemmBufferC<float, 2u, 2u, 10u>, i64 %l_sum, i64 %l_mat" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:219]   --->   Operation 14 'call' 'call_ln219' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln219 = call void @gemmBufferC<float, 2u, 2u, 10u>, i64 %l_sum, i64 %l_mat" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:219]   --->   Operation 15 'call' 'call_ln219' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln221 = call void @axpy<float, 2u, unsigned int>, i64 %l_mat, i64 %l_betaC, i64 %l_strSum10" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:221]   --->   Operation 16 'call' 'call_ln221' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_33"   --->   Operation 17 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_strSum10, void @empty_23, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_strC9, void @empty_23, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_strB8, void @empty_23, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_strA7, void @empty_23, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @l_sum_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %l_sum, i64 %l_sum"   --->   Operation 22 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_sum, void @empty_23, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%empty_67 = specchannel i32 @_ssdm_op_SpecChannel, void @l_mat_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %l_mat, i64 %l_mat"   --->   Operation 24 'specchannel' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_mat, void @empty_23, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%empty_68 = specchannel i32 @_ssdm_op_SpecChannel, void @l_betaC_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %l_betaC, i64 %l_betaC"   --->   Operation 26 'specchannel' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_betaC, void @empty_23, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln221 = call void @axpy<float, 2u, unsigned int>, i64 %l_mat, i64 %l_betaC, i64 %l_strSum10" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:221]   --->   Operation 28 'call' 'call_ln221' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln222 = ret" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm.hpp:222]   --->   Operation 29 'ret' 'ret_ln222' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ l_strA7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_strB8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_strC9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_strSum10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
l_sum                    (alloca              ) [ 0111111]
l_mat                    (alloca              ) [ 0011111]
l_betaC                  (alloca              ) [ 0111111]
call_ln218               (call                ) [ 0000000]
call_ln220               (call                ) [ 0000000]
call_ln219               (call                ) [ 0000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
empty                    (specchannel         ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
empty_67                 (specchannel         ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
empty_68                 (specchannel         ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
call_ln221               (call                ) [ 0000000]
ret_ln222                (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="l_strA7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_strA7"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="l_strB8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_strB8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="l_strC9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_strC9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="l_strSum10">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_strSum10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gemm"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scal<float, 2u, unsigned int>"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gemmBufferC<float, 2u, 2u, 10u>"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axpy<float, 2u, unsigned int>"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_sum_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_mat_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_betaC_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="l_sum_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_sum/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="l_mat_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_mat/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="l_betaC_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_betaC/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_gemm_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="0" index="2" bw="64" slack="0"/>
<pin id="60" dir="0" index="3" bw="64" slack="0"/>
<pin id="61" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln218/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_scal_float_2u_unsigned_int_s_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="0" slack="0"/>
<pin id="67" dir="0" index="1" bw="64" slack="0"/>
<pin id="68" dir="0" index="2" bw="64" slack="0"/>
<pin id="69" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln220/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_gemmBufferC_float_2u_2u_10u_s_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="2"/>
<pin id="75" dir="0" index="2" bw="64" slack="2"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln219/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_axpy_float_2u_unsigned_int_s_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="4"/>
<pin id="81" dir="0" index="2" bw="64" slack="4"/>
<pin id="82" dir="0" index="3" bw="64" slack="0"/>
<pin id="83" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln221/5 "/>
</bind>
</comp>

<comp id="86" class="1005" name="l_sum_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="l_sum "/>
</bind>
</comp>

<comp id="92" class="1005" name="l_mat_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="2"/>
<pin id="94" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="l_mat "/>
</bind>
</comp>

<comp id="98" class="1005" name="l_betaC_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="l_betaC "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="89"><net_src comp="44" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="56" pin=3"/></net>

<net id="91"><net_src comp="86" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="95"><net_src comp="48" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="97"><net_src comp="92" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="101"><net_src comp="52" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="103"><net_src comp="98" pin="1"/><net_sink comp="78" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: l_strSum10 | {5 6 }
 - Input state : 
	Port: gemm<float, 1024u, 2u, 10u, unsigned int> : l_strA7 | {1 2 }
	Port: gemm<float, 1024u, 2u, 10u, unsigned int> : l_strB8 | {1 2 }
	Port: gemm<float, 1024u, 2u, 10u, unsigned int> : l_strC9 | {1 2 }
  - Chain level:
	State 1
		call_ln218 : 1
		call_ln220 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|
|          |              grp_gemm_fu_56             |    0    |    20   |  9.047  |   6302  |   3158  |    0    |
|   call   |  grp_scal_float_2u_unsigned_int_s_fu_65 |    0    |    6    |  0.774  |   483   |   195   |    0    |
|          | grp_gemmBufferC_float_2u_2u_10u_s_fu_72 |    0    |    0    |  0.774  |    83   |   168   |    0    |
|          |  grp_axpy_float_2u_unsigned_int_s_fu_78 |    0    |    4    |  1.548  |   961   |   453   |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                         |    0    |    30   |  12.143 |   7829  |   3974  |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|l_betaC_reg_98|   64   |
| l_mat_reg_92 |   64   |
| l_sum_reg_86 |   64   |
+--------------+--------+
|     Total    |   192  |
+--------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   30   |   12   |  7829  |  3974  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   192  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   30   |   12   |  8021  |  3974  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
