
SmartLittleBush.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008e84  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00408e84  00408e84  00018e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c8  20000000  00408e8c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000508  200009c8  00409854  000209c8  2**2
                  ALLOC
  4 .stack        00003000  20000ed0  00409d5c  000209c8  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209c8  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209f2  2**0
                  CONTENTS, READONLY
  7 .debug_info   00019da8  00000000  00000000  00020a4b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000034a3  00000000  00000000  0003a7f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000070f7  00000000  00000000  0003dc96  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000d38  00000000  00000000  00044d8d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000d40  00000000  00000000  00045ac5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000076ee  00000000  00000000  00046805  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000ed93  00000000  00000000  0004def3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005a8d2  00000000  00000000  0005cc86  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003108  00000000  00000000  000b7558  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	d0 3e 00 20 d5 13 40 00 d1 13 40 00 d1 13 40 00     .>. ..@...@...@.
  400010:	d1 13 40 00 d1 13 40 00 d1 13 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	d1 13 40 00 d1 13 40 00 00 00 00 00 d1 13 40 00     ..@...@.......@.
  40003c:	d1 13 40 00 d1 13 40 00 d1 13 40 00 d1 13 40 00     ..@...@...@...@.
  40004c:	d1 13 40 00 d1 13 40 00 d1 13 40 00 d1 13 40 00     ..@...@...@...@.
  40005c:	d1 13 40 00 d1 13 40 00 d1 13 40 00 00 00 00 00     ..@...@...@.....
  40006c:	d5 11 40 00 e9 11 40 00 fd 11 40 00 d1 13 40 00     ..@...@...@...@.
  40007c:	d1 13 40 00 00 00 00 00 00 00 00 00 d1 13 40 00     ..@...........@.
  40008c:	d1 13 40 00 d1 13 40 00 d1 13 40 00 d1 13 40 00     ..@...@...@...@.
  40009c:	cd 1d 40 00 d1 13 40 00 d1 13 40 00 d1 13 40 00     ..@...@...@...@.
  4000ac:	d1 13 40 00 d1 13 40 00 79 1b 40 00 d1 13 40 00     ..@...@.y.@...@.
  4000bc:	d1 13 40 00 d1 13 40 00 d1 13 40 00 d1 13 40 00     ..@...@...@...@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009c8 	.word	0x200009c8
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00408e8c 	.word	0x00408e8c

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00408e8c 	.word	0x00408e8c
  40012c:	200009cc 	.word	0x200009cc
  400130:	00408e8c 	.word	0x00408e8c
  400134:	00000000 	.word	0x00000000

00400138 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40013c:	b980      	cbnz	r0, 400160 <_read+0x28>
  40013e:	460c      	mov	r4, r1
  400140:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400142:	2a00      	cmp	r2, #0
  400144:	dd0f      	ble.n	400166 <_read+0x2e>
  400146:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400148:	4e08      	ldr	r6, [pc, #32]	; (40016c <_read+0x34>)
  40014a:	4d09      	ldr	r5, [pc, #36]	; (400170 <_read+0x38>)
  40014c:	6830      	ldr	r0, [r6, #0]
  40014e:	4621      	mov	r1, r4
  400150:	682b      	ldr	r3, [r5, #0]
  400152:	4798      	blx	r3
		ptr++;
  400154:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400156:	42bc      	cmp	r4, r7
  400158:	d1f8      	bne.n	40014c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40015a:	4640      	mov	r0, r8
  40015c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400160:	f04f 38ff 	mov.w	r8, #4294967295
  400164:	e7f9      	b.n	40015a <_read+0x22>
	for (; len > 0; --len) {
  400166:	4680      	mov	r8, r0
  400168:	e7f7      	b.n	40015a <_read+0x22>
  40016a:	bf00      	nop
  40016c:	20000e60 	.word	0x20000e60
  400170:	20000e58 	.word	0x20000e58

00400174 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400174:	3801      	subs	r0, #1
  400176:	2802      	cmp	r0, #2
  400178:	d815      	bhi.n	4001a6 <_write+0x32>
{
  40017a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40017e:	460e      	mov	r6, r1
  400180:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400182:	b19a      	cbz	r2, 4001ac <_write+0x38>
  400184:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400186:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4001c0 <_write+0x4c>
  40018a:	4f0c      	ldr	r7, [pc, #48]	; (4001bc <_write+0x48>)
  40018c:	f8d8 0000 	ldr.w	r0, [r8]
  400190:	f815 1b01 	ldrb.w	r1, [r5], #1
  400194:	683b      	ldr	r3, [r7, #0]
  400196:	4798      	blx	r3
  400198:	2800      	cmp	r0, #0
  40019a:	db0a      	blt.n	4001b2 <_write+0x3e>
  40019c:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  40019e:	3c01      	subs	r4, #1
  4001a0:	d1f4      	bne.n	40018c <_write+0x18>
  4001a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4001a6:	f04f 30ff 	mov.w	r0, #4294967295
  4001aa:	4770      	bx	lr
	for (; len != 0; --len) {
  4001ac:	4610      	mov	r0, r2
  4001ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4001b2:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4001b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001ba:	bf00      	nop
  4001bc:	20000e5c 	.word	0x20000e5c
  4001c0:	20000e60 	.word	0x20000e60

004001c4 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  4001c4:	b4f0      	push	{r4, r5, r6, r7}
  4001c6:	b082      	sub	sp, #8
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  4001c8:	f1c0 0011 	rsb	r0, r0, #17
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  4001cc:	2810      	cmp	r0, #16
  4001ce:	bf28      	it	cs
  4001d0:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  4001d2:	2800      	cmp	r0, #0
  4001d4:	bf08      	it	eq
  4001d6:	2001      	moveq	r0, #1
{
  4001d8:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4001da:	4d10      	ldr	r5, [pc, #64]	; (40021c <aat31xx_set_backlight+0x58>)
  4001dc:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  4001e0:	4637      	mov	r7, r6

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  4001e2:	2418      	movs	r4, #24
  4001e4:	636f      	str	r7, [r5, #52]	; 0x34
  4001e6:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  4001e8:	9b01      	ldr	r3, [sp, #4]
  4001ea:	1e5a      	subs	r2, r3, #1
  4001ec:	9201      	str	r2, [sp, #4]
  4001ee:	2b00      	cmp	r3, #0
  4001f0:	d1fa      	bne.n	4001e8 <aat31xx_set_backlight+0x24>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4001f2:	632e      	str	r6, [r5, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  4001f4:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  4001f6:	9b01      	ldr	r3, [sp, #4]
  4001f8:	1e5a      	subs	r2, r3, #1
  4001fa:	9201      	str	r2, [sp, #4]
  4001fc:	2b00      	cmp	r3, #0
  4001fe:	d1fa      	bne.n	4001f6 <aat31xx_set_backlight+0x32>
	for (i = 0; i < ul_level; i++) {
  400200:	3101      	adds	r1, #1
  400202:	4281      	cmp	r1, r0
  400204:	d3ee      	bcc.n	4001e4 <aat31xx_set_backlight+0x20>
		}
	}

	ul_delay = DELAY_ENABLE;
  400206:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40020a:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  40020c:	9b01      	ldr	r3, [sp, #4]
  40020e:	1e5a      	subs	r2, r3, #1
  400210:	9201      	str	r2, [sp, #4]
  400212:	2b00      	cmp	r3, #0
  400214:	d1fa      	bne.n	40020c <aat31xx_set_backlight+0x48>
	}
}
  400216:	b002      	add	sp, #8
  400218:	bcf0      	pop	{r4, r5, r6, r7}
  40021a:	4770      	bx	lr
  40021c:	400e1200 	.word	0x400e1200

00400220 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  400220:	b082      	sub	sp, #8
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400222:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400226:	4b06      	ldr	r3, [pc, #24]	; (400240 <aat31xx_disable_backlight+0x20>)
  400228:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  40022a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40022e:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400230:	9b01      	ldr	r3, [sp, #4]
  400232:	1e5a      	subs	r2, r3, #1
  400234:	9201      	str	r2, [sp, #4]
  400236:	2b00      	cmp	r3, #0
  400238:	d1fa      	bne.n	400230 <aat31xx_disable_backlight+0x10>
	}
}
  40023a:	b002      	add	sp, #8
  40023c:	4770      	bx	lr
  40023e:	bf00      	nop
  400240:	400e1200 	.word	0x400e1200

00400244 <ili93xx_write_ram_prepare>:
/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400244:	4b0b      	ldr	r3, [pc, #44]	; (400274 <ili93xx_write_ram_prepare+0x30>)
  400246:	781b      	ldrb	r3, [r3, #0]
  400248:	2b01      	cmp	r3, #1
  40024a:	d002      	beq.n	400252 <ili93xx_write_ram_prepare+0xe>
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
		LCD_IR(ILI9325_GRAM_DATA_REG);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40024c:	2b02      	cmp	r3, #2
  40024e:	d007      	beq.n	400260 <ili93xx_write_ram_prepare+0x1c>
  400250:	4770      	bx	lr
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400252:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400256:	2200      	movs	r2, #0
  400258:	701a      	strb	r2, [r3, #0]
  40025a:	2222      	movs	r2, #34	; 0x22
  40025c:	701a      	strb	r2, [r3, #0]
  40025e:	4770      	bx	lr
  400260:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400264:	222c      	movs	r2, #44	; 0x2c
  400266:	701a      	strb	r2, [r3, #0]
  400268:	2200      	movs	r2, #0
  40026a:	701a      	strb	r2, [r3, #0]
  40026c:	223c      	movs	r2, #60	; 0x3c
  40026e:	701a      	strb	r2, [r3, #0]
		/** memory write command (R2Ch)*/
		LCD_IR(ILI9341_CMD_MEMORY_WRITE);
		LCD_IR(0);
		LCD_IR(ILI9341_CMD_WRITE_MEMORY_CONTINUE);
	}
}
  400270:	e7ee      	b.n	400250 <ili93xx_write_ram_prepare+0xc>
  400272:	bf00      	nop
  400274:	200009e4 	.word	0x200009e4

00400278 <ili93xx_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  400278:	f3c0 4207 	ubfx	r2, r0, #16, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  40027c:	4b03      	ldr	r3, [pc, #12]	; (40028c <ili93xx_write_ram+0x14>)
  40027e:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  400280:	f3c0 2207 	ubfx	r2, r0, #8, #8
  400284:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  400286:	b2c0      	uxtb	r0, r0
  400288:	7018      	strb	r0, [r3, #0]
  40028a:	4770      	bx	lr
  40028c:	61000002 	.word	0x61000002

00400290 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  400290:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400294:	4607      	mov	r7, r0
  400296:	4688      	mov	r8, r1
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400298:	f031 0907 	bics.w	r9, r1, #7
  40029c:	d023      	beq.n	4002e6 <ili93xx_write_ram_buffer+0x56>
  40029e:	4604      	mov	r4, r0
  4002a0:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  4002a2:	4d12      	ldr	r5, [pc, #72]	; (4002ec <ili93xx_write_ram_buffer+0x5c>)
  4002a4:	6820      	ldr	r0, [r4, #0]
  4002a6:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  4002a8:	6860      	ldr	r0, [r4, #4]
  4002aa:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  4002ac:	68a0      	ldr	r0, [r4, #8]
  4002ae:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  4002b0:	68e0      	ldr	r0, [r4, #12]
  4002b2:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  4002b4:	6920      	ldr	r0, [r4, #16]
  4002b6:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  4002b8:	6960      	ldr	r0, [r4, #20]
  4002ba:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  4002bc:	69a0      	ldr	r0, [r4, #24]
  4002be:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  4002c0:	69e0      	ldr	r0, [r4, #28]
  4002c2:	47a8      	blx	r5
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  4002c4:	3608      	adds	r6, #8
  4002c6:	3420      	adds	r4, #32
  4002c8:	454e      	cmp	r6, r9
  4002ca:	d3eb      	bcc.n	4002a4 <ili93xx_write_ram_buffer+0x14>
	}
	for (; ul_addr < ul_size; ul_addr++) {
  4002cc:	4546      	cmp	r6, r8
  4002ce:	d208      	bcs.n	4002e2 <ili93xx_write_ram_buffer+0x52>
  4002d0:	eb07 0786 	add.w	r7, r7, r6, lsl #2
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  4002d4:	4d05      	ldr	r5, [pc, #20]	; (4002ec <ili93xx_write_ram_buffer+0x5c>)
  4002d6:	f857 0b04 	ldr.w	r0, [r7], #4
  4002da:	47a8      	blx	r5
	for (; ul_addr < ul_size; ul_addr++) {
  4002dc:	3601      	adds	r6, #1
  4002de:	45b0      	cmp	r8, r6
  4002e0:	d1f9      	bne.n	4002d6 <ili93xx_write_ram_buffer+0x46>
  4002e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  4002e6:	464e      	mov	r6, r9
  4002e8:	e7f0      	b.n	4002cc <ili93xx_write_ram_buffer+0x3c>
  4002ea:	bf00      	nop
  4002ec:	00400279 	.word	0x00400279

004002f0 <ili93xx_write_register_word>:
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4002f0:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4002f4:	2200      	movs	r2, #0
  4002f6:	701a      	strb	r2, [r3, #0]
  4002f8:	7018      	strb	r0, [r3, #0]
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  4002fa:	0a0a      	lsrs	r2, r1, #8
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4002fc:	3302      	adds	r3, #2
  4002fe:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  400300:	b2c9      	uxtb	r1, r1
  400302:	7019      	strb	r1, [r3, #0]
  400304:	4770      	bx	lr
	...

00400308 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400308:	b410      	push	{r4}
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40030a:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40030e:	2400      	movs	r4, #0
  400310:	701c      	strb	r4, [r3, #0]
  400312:	7018      	strb	r0, [r3, #0]
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400314:	b14a      	cbz	r2, 40032a <ili93xx_write_register+0x22>
  400316:	1e4b      	subs	r3, r1, #1
  400318:	1e50      	subs	r0, r2, #1
  40031a:	fa51 f180 	uxtab	r1, r1, r0
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  40031e:	4804      	ldr	r0, [pc, #16]	; (400330 <ili93xx_write_register+0x28>)
		LCD_WD(p_data[i]);
  400320:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  400324:	7002      	strb	r2, [r0, #0]
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400326:	428b      	cmp	r3, r1
  400328:	d1fa      	bne.n	400320 <ili93xx_write_register+0x18>
	}
}
  40032a:	bc10      	pop	{r4}
  40032c:	4770      	bx	lr
  40032e:	bf00      	nop
  400330:	61000002 	.word	0x61000002

00400334 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  400334:	b082      	sub	sp, #8
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400336:	2300      	movs	r3, #0
  400338:	9301      	str	r3, [sp, #4]
  40033a:	9b01      	ldr	r3, [sp, #4]
  40033c:	4298      	cmp	r0, r3
  40033e:	d911      	bls.n	400364 <ili93xx_delay+0x30>
		for (i = 0; i < 100000; i++) {
  400340:	2100      	movs	r1, #0
  400342:	4a09      	ldr	r2, [pc, #36]	; (400368 <ili93xx_delay+0x34>)
  400344:	9101      	str	r1, [sp, #4]
  400346:	9b01      	ldr	r3, [sp, #4]
  400348:	4293      	cmp	r3, r2
  40034a:	d805      	bhi.n	400358 <ili93xx_delay+0x24>
  40034c:	9b01      	ldr	r3, [sp, #4]
  40034e:	3301      	adds	r3, #1
  400350:	9301      	str	r3, [sp, #4]
  400352:	9b01      	ldr	r3, [sp, #4]
  400354:	4293      	cmp	r3, r2
  400356:	d9f9      	bls.n	40034c <ili93xx_delay+0x18>
	for (i = 0; i < ul_ms; i++) {
  400358:	9b01      	ldr	r3, [sp, #4]
  40035a:	3301      	adds	r3, #1
  40035c:	9301      	str	r3, [sp, #4]
  40035e:	9b01      	ldr	r3, [sp, #4]
  400360:	4283      	cmp	r3, r0
  400362:	d3ef      	bcc.n	400344 <ili93xx_delay+0x10>
		}
	}
}
  400364:	b002      	add	sp, #8
  400366:	4770      	bx	lr
  400368:	0001869f 	.word	0x0001869f

0040036c <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  40036c:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  40036e:	4c15      	ldr	r4, [pc, #84]	; (4003c4 <ili93xx_check_box_coordinates+0x58>)
  400370:	6824      	ldr	r4, [r4, #0]
  400372:	6805      	ldr	r5, [r0, #0]
  400374:	42a5      	cmp	r5, r4
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  400376:	bf24      	itt	cs
  400378:	f104 35ff 	addcs.w	r5, r4, #4294967295
  40037c:	6005      	strcs	r5, [r0, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  40037e:	6815      	ldr	r5, [r2, #0]
  400380:	42ac      	cmp	r4, r5
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  400382:	bf9c      	itt	ls
  400384:	f104 34ff 	addls.w	r4, r4, #4294967295
  400388:	6014      	strls	r4, [r2, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  40038a:	4c0f      	ldr	r4, [pc, #60]	; (4003c8 <ili93xx_check_box_coordinates+0x5c>)
  40038c:	6824      	ldr	r4, [r4, #0]
  40038e:	680d      	ldr	r5, [r1, #0]
  400390:	42a5      	cmp	r5, r4
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  400392:	bf24      	itt	cs
  400394:	f104 35ff 	addcs.w	r5, r4, #4294967295
  400398:	600d      	strcs	r5, [r1, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  40039a:	681d      	ldr	r5, [r3, #0]
  40039c:	42ac      	cmp	r4, r5
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  40039e:	bf9c      	itt	ls
  4003a0:	f104 34ff 	addls.w	r4, r4, #4294967295
  4003a4:	601c      	strls	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  4003a6:	6804      	ldr	r4, [r0, #0]
  4003a8:	6815      	ldr	r5, [r2, #0]
  4003aa:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  4003ac:	bf84      	itt	hi
  4003ae:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  4003b0:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  4003b2:	680a      	ldr	r2, [r1, #0]
  4003b4:	6818      	ldr	r0, [r3, #0]
  4003b6:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  4003b8:	bf84      	itt	hi
  4003ba:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  4003bc:	601a      	strhi	r2, [r3, #0]
	}
}
  4003be:	bc30      	pop	{r4, r5}
  4003c0:	4770      	bx	lr
  4003c2:	bf00      	nop
  4003c4:	20000000 	.word	0x20000000
  4003c8:	20000004 	.word	0x20000004

004003cc <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  4003cc:	b082      	sub	sp, #8
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4003ce:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4003d2:	2200      	movs	r2, #0
  4003d4:	701a      	strb	r2, [r3, #0]
  4003d6:	22d3      	movs	r2, #211	; 0xd3
  4003d8:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  4003da:	491a      	ldr	r1, [pc, #104]	; (400444 <ili93xx_device_type_identify+0x78>)
  4003dc:	780b      	ldrb	r3, [r1, #0]
		p_data[i] = LCD_RD();
  4003de:	f88d 3000 	strb.w	r3, [sp]
  4003e2:	780b      	ldrb	r3, [r1, #0]
  4003e4:	f88d 3001 	strb.w	r3, [sp, #1]
  4003e8:	780b      	ldrb	r3, [r1, #0]
  4003ea:	b2da      	uxtb	r2, r3
  4003ec:	f88d 2002 	strb.w	r2, [sp, #2]
  4003f0:	780b      	ldrb	r3, [r1, #0]
  4003f2:	b2db      	uxtb	r3, r3
  4003f4:	f88d 3003 	strb.w	r3, [sp, #3]
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  4003f8:	eb03 2302 	add.w	r3, r3, r2, lsl #8

	if (chipid == ILI9341_DEVICE_CODE) {
  4003fc:	b29b      	uxth	r3, r3
  4003fe:	f249 3241 	movw	r2, #37697	; 0x9341
  400402:	4293      	cmp	r3, r2
  400404:	d014      	beq.n	400430 <ili93xx_device_type_identify+0x64>
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400406:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40040a:	2200      	movs	r2, #0
  40040c:	701a      	strb	r2, [r3, #0]
  40040e:	701a      	strb	r2, [r3, #0]
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  400410:	490c      	ldr	r1, [pc, #48]	; (400444 <ili93xx_device_type_identify+0x78>)
  400412:	780b      	ldrb	r3, [r1, #0]
  400414:	b2da      	uxtb	r2, r3
		p_data[i] = LCD_RD();
  400416:	f88d 2000 	strb.w	r2, [sp]
  40041a:	780b      	ldrb	r3, [r1, #0]
		return 0;
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  40041c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	if (chipid == ILI9325_DEVICE_CODE) {
  400420:	b29b      	uxth	r3, r3
  400422:	f249 3225 	movw	r2, #37669	; 0x9325
  400426:	4293      	cmp	r3, r2
  400428:	d007      	beq.n	40043a <ili93xx_device_type_identify+0x6e>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
		return 0;
	}

	return 1;
  40042a:	2001      	movs	r0, #1
}
  40042c:	b002      	add	sp, #8
  40042e:	4770      	bx	lr
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  400430:	2202      	movs	r2, #2
  400432:	4b05      	ldr	r3, [pc, #20]	; (400448 <ili93xx_device_type_identify+0x7c>)
  400434:	701a      	strb	r2, [r3, #0]
		return 0;
  400436:	2000      	movs	r0, #0
  400438:	e7f8      	b.n	40042c <ili93xx_device_type_identify+0x60>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  40043a:	2201      	movs	r2, #1
  40043c:	4b02      	ldr	r3, [pc, #8]	; (400448 <ili93xx_device_type_identify+0x7c>)
  40043e:	701a      	strb	r2, [r3, #0]
		return 0;
  400440:	2000      	movs	r0, #0
  400442:	e7f3      	b.n	40042c <ili93xx_device_type_identify+0x60>
  400444:	61000002 	.word	0x61000002
  400448:	200009e4 	.word	0x200009e4

0040044c <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  40044c:	b508      	push	{r3, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40044e:	4b09      	ldr	r3, [pc, #36]	; (400474 <ili93xx_display_on+0x28>)
  400450:	781b      	ldrb	r3, [r3, #0]
  400452:	2b01      	cmp	r3, #1
  400454:	d002      	beq.n	40045c <ili93xx_display_on+0x10>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400456:	2b02      	cmp	r3, #2
  400458:	d006      	beq.n	400468 <ili93xx_display_on+0x1c>
  40045a:	bd08      	pop	{r3, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  40045c:	f240 1133 	movw	r1, #307	; 0x133
  400460:	2007      	movs	r0, #7
  400462:	4b05      	ldr	r3, [pc, #20]	; (400478 <ili93xx_display_on+0x2c>)
  400464:	4798      	blx	r3
  400466:	bd08      	pop	{r3, pc}
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  400468:	2200      	movs	r2, #0
  40046a:	4611      	mov	r1, r2
  40046c:	2029      	movs	r0, #41	; 0x29
  40046e:	4b03      	ldr	r3, [pc, #12]	; (40047c <ili93xx_display_on+0x30>)
  400470:	4798      	blx	r3
	}
}
  400472:	e7f2      	b.n	40045a <ili93xx_display_on+0xe>
  400474:	200009e4 	.word	0x200009e4
  400478:	004002f1 	.word	0x004002f1
  40047c:	00400309 	.word	0x00400309

00400480 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  400480:	4a04      	ldr	r2, [pc, #16]	; (400494 <ili93xx_set_foreground_color+0x14>)
  400482:	1f13      	subs	r3, r2, #4
  400484:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  400488:	f843 0f04 	str.w	r0, [r3, #4]!
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  40048c:	4293      	cmp	r3, r2
  40048e:	d1fb      	bne.n	400488 <ili93xx_set_foreground_color+0x8>
	}
}
  400490:	4770      	bx	lr
  400492:	bf00      	nop
  400494:	200009e8 	.word	0x200009e8

00400498 <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400498:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40049c:	b082      	sub	sp, #8
  40049e:	460c      	mov	r4, r1
  4004a0:	4617      	mov	r7, r2
  4004a2:	461e      	mov	r6, r3
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4004a4:	4b23      	ldr	r3, [pc, #140]	; (400534 <ili93xx_set_window+0x9c>)
  4004a6:	781b      	ldrb	r3, [r3, #0]
  4004a8:	2b01      	cmp	r3, #1
  4004aa:	d004      	beq.n	4004b6 <ili93xx_set_window+0x1e>
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4004ac:	2b02      	cmp	r3, #2
  4004ae:	d017      	beq.n	4004e0 <ili93xx_set_window+0x48>
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
				       paratable, 4);
	}
}
  4004b0:	b002      	add	sp, #8
  4004b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  4004b6:	b285      	uxth	r5, r0
  4004b8:	4629      	mov	r1, r5
  4004ba:	2050      	movs	r0, #80	; 0x50
  4004bc:	f8df 807c 	ldr.w	r8, [pc, #124]	; 40053c <ili93xx_set_window+0xa4>
  4004c0:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  4004c2:	1e78      	subs	r0, r7, #1
  4004c4:	4428      	add	r0, r5
  4004c6:	b281      	uxth	r1, r0
  4004c8:	2051      	movs	r0, #81	; 0x51
  4004ca:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  4004cc:	b2a4      	uxth	r4, r4
  4004ce:	4621      	mov	r1, r4
  4004d0:	2052      	movs	r0, #82	; 0x52
  4004d2:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  4004d4:	3e01      	subs	r6, #1
  4004d6:	4434      	add	r4, r6
  4004d8:	b2a1      	uxth	r1, r4
  4004da:	2053      	movs	r0, #83	; 0x53
  4004dc:	47c0      	blx	r8
  4004de:	e7e7      	b.n	4004b0 <ili93xx_set_window+0x18>
		paratable[0] = (ul_x >> 8) & 0xFF;
  4004e0:	0a03      	lsrs	r3, r0, #8
  4004e2:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_x & 0xFF;
  4004e6:	b2c2      	uxtb	r2, r0
  4004e8:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  4004ec:	1e7b      	subs	r3, r7, #1
  4004ee:	4418      	add	r0, r3
  4004f0:	0a00      	lsrs	r0, r0, #8
  4004f2:	f88d 0006 	strb.w	r0, [sp, #6]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  4004f6:	461f      	mov	r7, r3
  4004f8:	4417      	add	r7, r2
  4004fa:	f88d 7007 	strb.w	r7, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  4004fe:	2204      	movs	r2, #4
  400500:	eb0d 0102 	add.w	r1, sp, r2
  400504:	202a      	movs	r0, #42	; 0x2a
  400506:	4d0c      	ldr	r5, [pc, #48]	; (400538 <ili93xx_set_window+0xa0>)
  400508:	47a8      	blx	r5
		paratable[0] = (ul_y >> 8) & 0xFF;
  40050a:	0a23      	lsrs	r3, r4, #8
  40050c:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_y & 0xFF;
  400510:	b2e2      	uxtb	r2, r4
  400512:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  400516:	1e73      	subs	r3, r6, #1
  400518:	441c      	add	r4, r3
  40051a:	0a24      	lsrs	r4, r4, #8
  40051c:	f88d 4006 	strb.w	r4, [sp, #6]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  400520:	461e      	mov	r6, r3
  400522:	4416      	add	r6, r2
  400524:	f88d 6007 	strb.w	r6, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  400528:	2204      	movs	r2, #4
  40052a:	eb0d 0102 	add.w	r1, sp, r2
  40052e:	202b      	movs	r0, #43	; 0x2b
  400530:	47a8      	blx	r5
}
  400532:	e7bd      	b.n	4004b0 <ili93xx_set_window+0x18>
  400534:	200009e4 	.word	0x200009e4
  400538:	00400309 	.word	0x00400309
  40053c:	004002f1 	.word	0x004002f1

00400540 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  400540:	b538      	push	{r3, r4, r5, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400542:	4b07      	ldr	r3, [pc, #28]	; (400560 <ili93xx_set_cursor_position+0x20>)
  400544:	781b      	ldrb	r3, [r3, #0]
  400546:	2b01      	cmp	r3, #1
  400548:	d000      	beq.n	40054c <ili93xx_set_cursor_position+0xc>
  40054a:	bd38      	pop	{r3, r4, r5, pc}
  40054c:	460c      	mov	r4, r1
  40054e:	4601      	mov	r1, r0
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  400550:	2020      	movs	r0, #32
  400552:	4d04      	ldr	r5, [pc, #16]	; (400564 <ili93xx_set_cursor_position+0x24>)
  400554:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  400556:	4621      	mov	r1, r4
  400558:	2021      	movs	r0, #33	; 0x21
  40055a:	47a8      	blx	r5
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
		/** There is no corresponding operation for ILI9341. */
	}
}
  40055c:	e7f5      	b.n	40054a <ili93xx_set_cursor_position+0xa>
  40055e:	bf00      	nop
  400560:	200009e4 	.word	0x200009e4
  400564:	004002f1 	.word	0x004002f1

00400568 <ili93xx_init>:
{
  400568:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40056c:	b083      	sub	sp, #12
  40056e:	4606      	mov	r6, r0
	if (ili93xx_device_type_identify() != 0) {
  400570:	4bac      	ldr	r3, [pc, #688]	; (400824 <ili93xx_init+0x2bc>)
  400572:	4798      	blx	r3
  400574:	2800      	cmp	r0, #0
  400576:	f040 8152 	bne.w	40081e <ili93xx_init+0x2b6>
	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  40057a:	22f0      	movs	r2, #240	; 0xf0
  40057c:	4baa      	ldr	r3, [pc, #680]	; (400828 <ili93xx_init+0x2c0>)
  40057e:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  400580:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400584:	4ba9      	ldr	r3, [pc, #676]	; (40082c <ili93xx_init+0x2c4>)
  400586:	601a      	str	r2, [r3, #0]
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400588:	4ba9      	ldr	r3, [pc, #676]	; (400830 <ili93xx_init+0x2c8>)
  40058a:	781b      	ldrb	r3, [r3, #0]
  40058c:	2b01      	cmp	r3, #1
  40058e:	d006      	beq.n	40059e <ili93xx_init+0x36>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400590:	2b02      	cmp	r3, #2
  400592:	f000 80b5 	beq.w	400700 <ili93xx_init+0x198>
		return 1;
  400596:	2001      	movs	r0, #1
}
  400598:	b003      	add	sp, #12
  40059a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  40059e:	2133      	movs	r1, #51	; 0x33
  4005a0:	2007      	movs	r0, #7
  4005a2:	4ca4      	ldr	r4, [pc, #656]	; (400834 <ili93xx_init+0x2cc>)
  4005a4:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  4005a6:	2100      	movs	r1, #0
  4005a8:	2010      	movs	r0, #16
  4005aa:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  4005ac:	2101      	movs	r1, #1
  4005ae:	2000      	movs	r0, #0
  4005b0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  4005b2:	f44f 7180 	mov.w	r1, #256	; 0x100
  4005b6:	2001      	movs	r0, #1
  4005b8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  4005ba:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  4005be:	2002      	movs	r0, #2
  4005c0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  4005c2:	2100      	movs	r1, #0
  4005c4:	2004      	movs	r0, #4
  4005c6:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  4005c8:	f240 2107 	movw	r1, #519	; 0x207
  4005cc:	2008      	movs	r0, #8
  4005ce:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  4005d0:	2100      	movs	r1, #0
  4005d2:	2009      	movs	r0, #9
  4005d4:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  4005d6:	2100      	movs	r1, #0
  4005d8:	200a      	movs	r0, #10
  4005da:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  4005dc:	2100      	movs	r1, #0
  4005de:	200c      	movs	r0, #12
  4005e0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  4005e2:	2100      	movs	r1, #0
  4005e4:	200d      	movs	r0, #13
  4005e6:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  4005e8:	2100      	movs	r1, #0
  4005ea:	200f      	movs	r0, #15
  4005ec:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  4005ee:	2100      	movs	r1, #0
  4005f0:	2010      	movs	r0, #16
  4005f2:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  4005f4:	2100      	movs	r1, #0
  4005f6:	2011      	movs	r0, #17
  4005f8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  4005fa:	2100      	movs	r1, #0
  4005fc:	2012      	movs	r0, #18
  4005fe:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  400600:	2100      	movs	r1, #0
  400602:	2013      	movs	r0, #19
  400604:	47a0      	blx	r4
		ili93xx_delay(200);
  400606:	20c8      	movs	r0, #200	; 0xc8
  400608:	4d8b      	ldr	r5, [pc, #556]	; (400838 <ili93xx_init+0x2d0>)
  40060a:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  40060c:	f241 2190 	movw	r1, #4752	; 0x1290
  400610:	2010      	movs	r0, #16
  400612:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400614:	f240 2127 	movw	r1, #551	; 0x227
  400618:	2011      	movs	r0, #17
  40061a:	47a0      	blx	r4
		ili93xx_delay(50);
  40061c:	2032      	movs	r0, #50	; 0x32
  40061e:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  400620:	211b      	movs	r1, #27
  400622:	2012      	movs	r0, #18
  400624:	47a0      	blx	r4
		ili93xx_delay(50);
  400626:	2032      	movs	r0, #50	; 0x32
  400628:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  40062a:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  40062e:	2013      	movs	r0, #19
  400630:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  400632:	2119      	movs	r1, #25
  400634:	2029      	movs	r0, #41	; 0x29
  400636:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  400638:	210d      	movs	r1, #13
  40063a:	202b      	movs	r0, #43	; 0x2b
  40063c:	47a0      	blx	r4
		ili93xx_delay(50);
  40063e:	2032      	movs	r0, #50	; 0x32
  400640:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  400642:	2100      	movs	r1, #0
  400644:	2030      	movs	r0, #48	; 0x30
  400646:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  400648:	f44f 7101 	mov.w	r1, #516	; 0x204
  40064c:	2031      	movs	r0, #49	; 0x31
  40064e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  400650:	f44f 7100 	mov.w	r1, #512	; 0x200
  400654:	2032      	movs	r0, #50	; 0x32
  400656:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  400658:	2107      	movs	r1, #7
  40065a:	2035      	movs	r0, #53	; 0x35
  40065c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  40065e:	f241 4104 	movw	r1, #5124	; 0x1404
  400662:	2036      	movs	r0, #54	; 0x36
  400664:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  400666:	f240 7105 	movw	r1, #1797	; 0x705
  40066a:	2037      	movs	r0, #55	; 0x37
  40066c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  40066e:	f240 3105 	movw	r1, #773	; 0x305
  400672:	2038      	movs	r0, #56	; 0x38
  400674:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  400676:	f240 7107 	movw	r1, #1799	; 0x707
  40067a:	2039      	movs	r0, #57	; 0x39
  40067c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  40067e:	f240 7101 	movw	r1, #1793	; 0x701
  400682:	203c      	movs	r0, #60	; 0x3c
  400684:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  400686:	210e      	movs	r1, #14
  400688:	203d      	movs	r0, #61	; 0x3d
  40068a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  40068c:	f24d 0110 	movw	r1, #53264	; 0xd010
  400690:	2003      	movs	r0, #3
  400692:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  400694:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  400698:	2060      	movs	r0, #96	; 0x60
  40069a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  40069c:	2101      	movs	r1, #1
  40069e:	2061      	movs	r0, #97	; 0x61
  4006a0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  4006a2:	2100      	movs	r1, #0
  4006a4:	206a      	movs	r0, #106	; 0x6a
  4006a6:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  4006a8:	2100      	movs	r1, #0
  4006aa:	2080      	movs	r0, #128	; 0x80
  4006ac:	47a0      	blx	r4
		ili93xx_write_register_word(
  4006ae:	2100      	movs	r1, #0
  4006b0:	2081      	movs	r0, #129	; 0x81
  4006b2:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  4006b4:	2100      	movs	r1, #0
  4006b6:	2082      	movs	r0, #130	; 0x82
  4006b8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  4006ba:	2100      	movs	r1, #0
  4006bc:	2083      	movs	r0, #131	; 0x83
  4006be:	47a0      	blx	r4
		ili93xx_write_register_word(
  4006c0:	2100      	movs	r1, #0
  4006c2:	2084      	movs	r0, #132	; 0x84
  4006c4:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  4006c6:	2100      	movs	r1, #0
  4006c8:	2085      	movs	r0, #133	; 0x85
  4006ca:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  4006cc:	2110      	movs	r1, #16
  4006ce:	2090      	movs	r0, #144	; 0x90
  4006d0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  4006d2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4006d6:	2092      	movs	r0, #146	; 0x92
  4006d8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  4006da:	f44f 7188 	mov.w	r1, #272	; 0x110
  4006de:	2095      	movs	r0, #149	; 0x95
  4006e0:	47a0      	blx	r4
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  4006e2:	6873      	ldr	r3, [r6, #4]
  4006e4:	6832      	ldr	r2, [r6, #0]
  4006e6:	2100      	movs	r1, #0
  4006e8:	4608      	mov	r0, r1
  4006ea:	4c54      	ldr	r4, [pc, #336]	; (40083c <ili93xx_init+0x2d4>)
  4006ec:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  4006ee:	68b0      	ldr	r0, [r6, #8]
  4006f0:	4b53      	ldr	r3, [pc, #332]	; (400840 <ili93xx_init+0x2d8>)
  4006f2:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  4006f4:	2100      	movs	r1, #0
  4006f6:	4608      	mov	r0, r1
  4006f8:	4b52      	ldr	r3, [pc, #328]	; (400844 <ili93xx_init+0x2dc>)
  4006fa:	4798      	blx	r3
	return 0;
  4006fc:	2000      	movs	r0, #0
  4006fe:	e74b      	b.n	400598 <ili93xx_init+0x30>
		paratable[0] = 0x39;
  400700:	2339      	movs	r3, #57	; 0x39
  400702:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x2C;
  400706:	232c      	movs	r3, #44	; 0x2c
  400708:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x00;
  40070c:	2400      	movs	r4, #0
  40070e:	f88d 4002 	strb.w	r4, [sp, #2]
		paratable[3] = 0x34;
  400712:	2334      	movs	r3, #52	; 0x34
  400714:	f88d 3003 	strb.w	r3, [sp, #3]
		paratable[4] = 0x02;
  400718:	2702      	movs	r7, #2
  40071a:	f88d 7004 	strb.w	r7, [sp, #4]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  40071e:	2205      	movs	r2, #5
  400720:	4669      	mov	r1, sp
  400722:	20cb      	movs	r0, #203	; 0xcb
  400724:	4d48      	ldr	r5, [pc, #288]	; (400848 <ili93xx_init+0x2e0>)
  400726:	47a8      	blx	r5
		paratable[0] = 0;
  400728:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0xAA;
  40072c:	23aa      	movs	r3, #170	; 0xaa
  40072e:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0xB0;
  400732:	23b0      	movs	r3, #176	; 0xb0
  400734:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  400738:	2203      	movs	r2, #3
  40073a:	4669      	mov	r1, sp
  40073c:	20cf      	movs	r0, #207	; 0xcf
  40073e:	47a8      	blx	r5
		paratable[0] = 0x30;
  400740:	2330      	movs	r3, #48	; 0x30
  400742:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  400746:	2201      	movs	r2, #1
  400748:	4669      	mov	r1, sp
  40074a:	20f7      	movs	r0, #247	; 0xf7
  40074c:	47a8      	blx	r5
		paratable[0] = 0x25;
  40074e:	2325      	movs	r3, #37	; 0x25
  400750:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  400754:	2201      	movs	r2, #1
  400756:	4669      	mov	r1, sp
  400758:	20c0      	movs	r0, #192	; 0xc0
  40075a:	47a8      	blx	r5
		paratable[0] = 0x11;
  40075c:	f04f 0911 	mov.w	r9, #17
  400760:	f88d 9000 	strb.w	r9, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  400764:	2201      	movs	r2, #1
  400766:	4669      	mov	r1, sp
  400768:	20c1      	movs	r0, #193	; 0xc1
  40076a:	47a8      	blx	r5
		paratable[0] = 0x5C;
  40076c:	235c      	movs	r3, #92	; 0x5c
  40076e:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x4C;
  400772:	234c      	movs	r3, #76	; 0x4c
  400774:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  400778:	463a      	mov	r2, r7
  40077a:	4669      	mov	r1, sp
  40077c:	20c5      	movs	r0, #197	; 0xc5
  40077e:	47a8      	blx	r5
		paratable[0] = 0x94;
  400780:	2394      	movs	r3, #148	; 0x94
  400782:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  400786:	2201      	movs	r2, #1
  400788:	4669      	mov	r1, sp
  40078a:	20c7      	movs	r0, #199	; 0xc7
  40078c:	47a8      	blx	r5
		paratable[0] = 0x85;
  40078e:	2385      	movs	r3, #133	; 0x85
  400790:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x01;
  400794:	f04f 0801 	mov.w	r8, #1
  400798:	f88d 8001 	strb.w	r8, [sp, #1]
		paratable[2] = 0x78;
  40079c:	2378      	movs	r3, #120	; 0x78
  40079e:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  4007a2:	2203      	movs	r2, #3
  4007a4:	4669      	mov	r1, sp
  4007a6:	20e8      	movs	r0, #232	; 0xe8
  4007a8:	47a8      	blx	r5
		paratable[0] = 0x00;
  4007aa:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0x00;
  4007ae:	f88d 4001 	strb.w	r4, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  4007b2:	463a      	mov	r2, r7
  4007b4:	4669      	mov	r1, sp
  4007b6:	20ea      	movs	r0, #234	; 0xea
  4007b8:	47a8      	blx	r5
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  4007ba:	2348      	movs	r3, #72	; 0x48
  4007bc:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  4007c0:	4642      	mov	r2, r8
  4007c2:	4669      	mov	r1, sp
  4007c4:	2036      	movs	r0, #54	; 0x36
  4007c6:	47a8      	blx	r5
		paratable[0] = 0x06;
  4007c8:	2306      	movs	r3, #6
  4007ca:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  4007ce:	4642      	mov	r2, r8
  4007d0:	4669      	mov	r1, sp
  4007d2:	203a      	movs	r0, #58	; 0x3a
  4007d4:	47a8      	blx	r5
		paratable[0] = 0x02;
  4007d6:	f88d 7000 	strb.w	r7, [sp]
		paratable[1] = 0x82;
  4007da:	2382      	movs	r3, #130	; 0x82
  4007dc:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x27;
  4007e0:	2327      	movs	r3, #39	; 0x27
  4007e2:	f88d 3002 	strb.w	r3, [sp, #2]
		paratable[3] = 0x00;
  4007e6:	f88d 4003 	strb.w	r4, [sp, #3]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  4007ea:	2204      	movs	r2, #4
  4007ec:	4669      	mov	r1, sp
  4007ee:	20b6      	movs	r0, #182	; 0xb6
  4007f0:	47a8      	blx	r5
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  4007f2:	6873      	ldr	r3, [r6, #4]
  4007f4:	6832      	ldr	r2, [r6, #0]
  4007f6:	4621      	mov	r1, r4
  4007f8:	4620      	mov	r0, r4
  4007fa:	4f10      	ldr	r7, [pc, #64]	; (40083c <ili93xx_init+0x2d4>)
  4007fc:	47b8      	blx	r7
		ili93xx_set_foreground_color(p_opt->foreground_color);
  4007fe:	68b0      	ldr	r0, [r6, #8]
  400800:	4b0f      	ldr	r3, [pc, #60]	; (400840 <ili93xx_init+0x2d8>)
  400802:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  400804:	4622      	mov	r2, r4
  400806:	4669      	mov	r1, sp
  400808:	4648      	mov	r0, r9
  40080a:	47a8      	blx	r5
		ili93xx_delay(10);
  40080c:	200a      	movs	r0, #10
  40080e:	4b0a      	ldr	r3, [pc, #40]	; (400838 <ili93xx_init+0x2d0>)
  400810:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  400812:	4622      	mov	r2, r4
  400814:	4669      	mov	r1, sp
  400816:	2029      	movs	r0, #41	; 0x29
  400818:	47a8      	blx	r5
	return 0;
  40081a:	4620      	mov	r0, r4
  40081c:	e6bc      	b.n	400598 <ili93xx_init+0x30>
		return 1;
  40081e:	2001      	movs	r0, #1
  400820:	e6ba      	b.n	400598 <ili93xx_init+0x30>
  400822:	bf00      	nop
  400824:	004003cd 	.word	0x004003cd
  400828:	20000000 	.word	0x20000000
  40082c:	20000004 	.word	0x20000004
  400830:	200009e4 	.word	0x200009e4
  400834:	004002f1 	.word	0x004002f1
  400838:	00400335 	.word	0x00400335
  40083c:	00400499 	.word	0x00400499
  400840:	00400481 	.word	0x00400481
  400844:	00400541 	.word	0x00400541
  400848:	00400309 	.word	0x00400309

0040084c <ili93xx_draw_pixel>:
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  40084c:	4b16      	ldr	r3, [pc, #88]	; (4008a8 <ili93xx_draw_pixel+0x5c>)
  40084e:	681b      	ldr	r3, [r3, #0]
  400850:	4283      	cmp	r3, r0
  400852:	d924      	bls.n	40089e <ili93xx_draw_pixel+0x52>
  400854:	4b15      	ldr	r3, [pc, #84]	; (4008ac <ili93xx_draw_pixel+0x60>)
  400856:	681b      	ldr	r3, [r3, #0]
  400858:	428b      	cmp	r3, r1
  40085a:	d922      	bls.n	4008a2 <ili93xx_draw_pixel+0x56>
{
  40085c:	b510      	push	{r4, lr}
		return 1;
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40085e:	4b14      	ldr	r3, [pc, #80]	; (4008b0 <ili93xx_draw_pixel+0x64>)
  400860:	781b      	ldrb	r3, [r3, #0]
  400862:	2b01      	cmp	r3, #1
  400864:	d003      	beq.n	40086e <ili93xx_draw_pixel+0x22>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400866:	2b02      	cmp	r3, #2
  400868:	d00d      	beq.n	400886 <ili93xx_draw_pixel+0x3a>
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  40086a:	2000      	movs	r0, #0
}
  40086c:	bd10      	pop	{r4, pc}
		ili93xx_set_cursor_position(ul_x, ul_y);
  40086e:	b289      	uxth	r1, r1
  400870:	b280      	uxth	r0, r0
  400872:	4b10      	ldr	r3, [pc, #64]	; (4008b4 <ili93xx_draw_pixel+0x68>)
  400874:	4798      	blx	r3
		ili93xx_write_ram_prepare();
  400876:	4b10      	ldr	r3, [pc, #64]	; (4008b8 <ili93xx_draw_pixel+0x6c>)
  400878:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  40087a:	4b10      	ldr	r3, [pc, #64]	; (4008bc <ili93xx_draw_pixel+0x70>)
  40087c:	6818      	ldr	r0, [r3, #0]
  40087e:	4b10      	ldr	r3, [pc, #64]	; (4008c0 <ili93xx_draw_pixel+0x74>)
  400880:	4798      	blx	r3
	return 0;
  400882:	2000      	movs	r0, #0
  400884:	bd10      	pop	{r4, pc}
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  400886:	2300      	movs	r3, #0
  400888:	461a      	mov	r2, r3
  40088a:	4c0e      	ldr	r4, [pc, #56]	; (4008c4 <ili93xx_draw_pixel+0x78>)
  40088c:	47a0      	blx	r4
		ili93xx_write_ram_prepare();
  40088e:	4b0a      	ldr	r3, [pc, #40]	; (4008b8 <ili93xx_draw_pixel+0x6c>)
  400890:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  400892:	4b0a      	ldr	r3, [pc, #40]	; (4008bc <ili93xx_draw_pixel+0x70>)
  400894:	6818      	ldr	r0, [r3, #0]
  400896:	4b0a      	ldr	r3, [pc, #40]	; (4008c0 <ili93xx_draw_pixel+0x74>)
  400898:	4798      	blx	r3
	return 0;
  40089a:	2000      	movs	r0, #0
  40089c:	bd10      	pop	{r4, pc}
		return 1;
  40089e:	2001      	movs	r0, #1
  4008a0:	4770      	bx	lr
  4008a2:	2001      	movs	r0, #1
  4008a4:	4770      	bx	lr
  4008a6:	bf00      	nop
  4008a8:	20000000 	.word	0x20000000
  4008ac:	20000004 	.word	0x20000004
  4008b0:	200009e4 	.word	0x200009e4
  4008b4:	00400541 	.word	0x00400541
  4008b8:	00400245 	.word	0x00400245
  4008bc:	200009e8 	.word	0x200009e8
  4008c0:	00400279 	.word	0x00400279
  4008c4:	00400499 	.word	0x00400499

004008c8 <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4008c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4008cc:	b084      	sub	sp, #16
  4008ce:	9003      	str	r0, [sp, #12]
  4008d0:	9102      	str	r1, [sp, #8]
  4008d2:	9201      	str	r2, [sp, #4]
  4008d4:	aa04      	add	r2, sp, #16
  4008d6:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  4008da:	4613      	mov	r3, r2
  4008dc:	aa01      	add	r2, sp, #4
  4008de:	a902      	add	r1, sp, #8
  4008e0:	a803      	add	r0, sp, #12
  4008e2:	4c22      	ldr	r4, [pc, #136]	; (40096c <ili93xx_draw_filled_rectangle+0xa4>)
  4008e4:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  4008e6:	9803      	ldr	r0, [sp, #12]
  4008e8:	9902      	ldr	r1, [sp, #8]
  4008ea:	9b00      	ldr	r3, [sp, #0]
  4008ec:	3301      	adds	r3, #1
  4008ee:	9a01      	ldr	r2, [sp, #4]
  4008f0:	3201      	adds	r2, #1
  4008f2:	1a5b      	subs	r3, r3, r1
  4008f4:	1a12      	subs	r2, r2, r0
  4008f6:	4c1e      	ldr	r4, [pc, #120]	; (400970 <ili93xx_draw_filled_rectangle+0xa8>)
  4008f8:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  4008fa:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  4008fe:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  400902:	4b1c      	ldr	r3, [pc, #112]	; (400974 <ili93xx_draw_filled_rectangle+0xac>)
  400904:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  400906:	4b1c      	ldr	r3, [pc, #112]	; (400978 <ili93xx_draw_filled_rectangle+0xb0>)
  400908:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  40090a:	9a03      	ldr	r2, [sp, #12]
  40090c:	9b01      	ldr	r3, [sp, #4]
  40090e:	1a9a      	subs	r2, r3, r2
  400910:	9b00      	ldr	r3, [sp, #0]
  400912:	f103 0801 	add.w	r8, r3, #1
  400916:	9b02      	ldr	r3, [sp, #8]
  400918:	eba8 0803 	sub.w	r8, r8, r3
  40091c:	fb02 8808 	mla	r8, r2, r8, r8

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400920:	4b16      	ldr	r3, [pc, #88]	; (40097c <ili93xx_draw_filled_rectangle+0xb4>)
  400922:	fba3 2308 	umull	r2, r3, r3, r8
  400926:	09db      	lsrs	r3, r3, #7
	while (blocks--) {
  400928:	b153      	cbz	r3, 400940 <ili93xx_draw_filled_rectangle+0x78>
  40092a:	1e5c      	subs	r4, r3, #1
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  40092c:	4f14      	ldr	r7, [pc, #80]	; (400980 <ili93xx_draw_filled_rectangle+0xb8>)
  40092e:	26f0      	movs	r6, #240	; 0xf0
  400930:	4d14      	ldr	r5, [pc, #80]	; (400984 <ili93xx_draw_filled_rectangle+0xbc>)
  400932:	4631      	mov	r1, r6
  400934:	4638      	mov	r0, r7
  400936:	47a8      	blx	r5
	while (blocks--) {
  400938:	3c01      	subs	r4, #1
  40093a:	f1b4 3fff 	cmp.w	r4, #4294967295
  40093e:	d1f8      	bne.n	400932 <ili93xx_draw_filled_rectangle+0x6a>
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  400940:	490e      	ldr	r1, [pc, #56]	; (40097c <ili93xx_draw_filled_rectangle+0xb4>)
  400942:	fba1 3108 	umull	r3, r1, r1, r8
  400946:	09c9      	lsrs	r1, r1, #7
  400948:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  40094c:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  400950:	480b      	ldr	r0, [pc, #44]	; (400980 <ili93xx_draw_filled_rectangle+0xb8>)
  400952:	4b0c      	ldr	r3, [pc, #48]	; (400984 <ili93xx_draw_filled_rectangle+0xbc>)
  400954:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  400956:	4b0c      	ldr	r3, [pc, #48]	; (400988 <ili93xx_draw_filled_rectangle+0xc0>)
  400958:	681b      	ldr	r3, [r3, #0]
  40095a:	4a0c      	ldr	r2, [pc, #48]	; (40098c <ili93xx_draw_filled_rectangle+0xc4>)
  40095c:	6812      	ldr	r2, [r2, #0]
  40095e:	2100      	movs	r1, #0
  400960:	4608      	mov	r0, r1
  400962:	4c03      	ldr	r4, [pc, #12]	; (400970 <ili93xx_draw_filled_rectangle+0xa8>)
  400964:	47a0      	blx	r4
}
  400966:	b004      	add	sp, #16
  400968:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40096c:	0040036d 	.word	0x0040036d
  400970:	00400499 	.word	0x00400499
  400974:	00400541 	.word	0x00400541
  400978:	00400245 	.word	0x00400245
  40097c:	88888889 	.word	0x88888889
  400980:	200009e8 	.word	0x200009e8
  400984:	00400291 	.word	0x00400291
  400988:	20000004 	.word	0x20000004
  40098c:	20000000 	.word	0x20000000

00400990 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400994:	b085      	sub	sp, #20
  400996:	9003      	str	r0, [sp, #12]
  400998:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  40099a:	7813      	ldrb	r3, [r2, #0]
  40099c:	2b00      	cmp	r3, #0
  40099e:	d048      	beq.n	400a32 <ili93xx_draw_string+0xa2>
  4009a0:	468b      	mov	fp, r1
  4009a2:	9001      	str	r0, [sp, #4]
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  4009a4:	f8df 8094 	ldr.w	r8, [pc, #148]	; 400a3c <ili93xx_draw_string+0xac>
  4009a8:	e033      	b.n	400a12 <ili93xx_draw_string+0x82>
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
			ul_y += gfont.height + 2;
  4009aa:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  4009ae:	9b03      	ldr	r3, [sp, #12]
  4009b0:	9301      	str	r3, [sp, #4]
  4009b2:	e029      	b.n	400a08 <ili93xx_draw_string+0x78>
  4009b4:	3c01      	subs	r4, #1
		for (row = 0; row < 8; row++) {
  4009b6:	f1b4 3fff 	cmp.w	r4, #4294967295
  4009ba:	d009      	beq.n	4009d0 <ili93xx_draw_string+0x40>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  4009bc:	782b      	ldrb	r3, [r5, #0]
  4009be:	4123      	asrs	r3, r4
  4009c0:	f013 0f01 	tst.w	r3, #1
  4009c4:	d0f6      	beq.n	4009b4 <ili93xx_draw_string+0x24>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  4009c6:	ebaa 0104 	sub.w	r1, sl, r4
  4009ca:	4630      	mov	r0, r6
  4009cc:	47c0      	blx	r8
  4009ce:	e7f1      	b.n	4009b4 <ili93xx_draw_string+0x24>
		for (row = 0; row < 8; row++) {
  4009d0:	2407      	movs	r4, #7
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  4009d2:	f10b 090f 	add.w	r9, fp, #15
  4009d6:	e002      	b.n	4009de <ili93xx_draw_string+0x4e>
  4009d8:	3c01      	subs	r4, #1
		for (row = 0; row < 6; row++) {
  4009da:	2c01      	cmp	r4, #1
  4009dc:	d009      	beq.n	4009f2 <ili93xx_draw_string+0x62>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  4009de:	787b      	ldrb	r3, [r7, #1]
  4009e0:	4123      	asrs	r3, r4
  4009e2:	f013 0f01 	tst.w	r3, #1
  4009e6:	d0f7      	beq.n	4009d8 <ili93xx_draw_string+0x48>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  4009e8:	eba9 0104 	sub.w	r1, r9, r4
  4009ec:	4630      	mov	r0, r6
  4009ee:	47c0      	blx	r8
  4009f0:	e7f2      	b.n	4009d8 <ili93xx_draw_string+0x48>
  4009f2:	3502      	adds	r5, #2
  4009f4:	3601      	adds	r6, #1
	for (col = 0; col < 10; col++) {
  4009f6:	9b00      	ldr	r3, [sp, #0]
  4009f8:	42b3      	cmp	r3, r6
  4009fa:	d002      	beq.n	400a02 <ili93xx_draw_string+0x72>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4009fc:	2407      	movs	r4, #7
  4009fe:	462f      	mov	r7, r5
  400a00:	e7dc      	b.n	4009bc <ili93xx_draw_string+0x2c>
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400a02:	9b01      	ldr	r3, [sp, #4]
  400a04:	330c      	adds	r3, #12
  400a06:	9301      	str	r3, [sp, #4]
	while (*p_str != 0) {
  400a08:	9a02      	ldr	r2, [sp, #8]
  400a0a:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400a0e:	9202      	str	r2, [sp, #8]
  400a10:	b17b      	cbz	r3, 400a32 <ili93xx_draw_string+0xa2>
		if (*p_str == '\n') {
  400a12:	2b0a      	cmp	r3, #10
  400a14:	d0c9      	beq.n	4009aa <ili93xx_draw_string+0x1a>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400a16:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400a1a:	4d07      	ldr	r5, [pc, #28]	; (400a38 <ili93xx_draw_string+0xa8>)
  400a1c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  400a20:	f5a3 7520 	sub.w	r5, r3, #640	; 0x280
  400a24:	9e01      	ldr	r6, [sp, #4]
  400a26:	4633      	mov	r3, r6
  400a28:	330a      	adds	r3, #10
  400a2a:	9300      	str	r3, [sp, #0]
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400a2c:	f10b 0a07 	add.w	sl, fp, #7
  400a30:	e7e4      	b.n	4009fc <ili93xx_draw_string+0x6c>
		}

		p_str++;
	}
}
  400a32:	b005      	add	sp, #20
  400a34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400a38:	004082e8 	.word	0x004082e8
  400a3c:	0040084d 	.word	0x0040084d

00400a40 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  400a40:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  400a42:	2401      	movs	r4, #1
  400a44:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  400a46:	2400      	movs	r4, #0
  400a48:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  400a4a:	f240 2502 	movw	r5, #514	; 0x202
  400a4e:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  400a52:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  400a56:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400a5a:	6845      	ldr	r5, [r0, #4]
	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
  400a5c:	0052      	lsls	r2, r2, #1
  400a5e:	fbb1 f2f2 	udiv	r2, r1, r2
  400a62:	3a01      	subs	r2, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400a64:	0212      	lsls	r2, r2, #8
  400a66:	b292      	uxth	r2, r2
  400a68:	432b      	orrs	r3, r5
  400a6a:	431a      	orrs	r2, r3
  400a6c:	6042      	str	r2, [r0, #4]
	return 0;
}
  400a6e:	4620      	mov	r0, r4
  400a70:	bc30      	pop	{r4, r5}
  400a72:	4770      	bx	lr

00400a74 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  400a74:	6843      	ldr	r3, [r0, #4]
  400a76:	01d2      	lsls	r2, r2, #7
  400a78:	b2d2      	uxtb	r2, r2
  400a7a:	4319      	orrs	r1, r3
  400a7c:	430a      	orrs	r2, r1
  400a7e:	6042      	str	r2, [r0, #4]
  400a80:	4770      	bx	lr

00400a82 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  400a82:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400a84:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
  400a86:	0609      	lsls	r1, r1, #24
  400a88:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400a8c:	4321      	orrs	r1, r4
  400a8e:	430a      	orrs	r2, r1
  400a90:	0719      	lsls	r1, r3, #28
  400a92:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
  400a96:	4311      	orrs	r1, r2
  400a98:	6041      	str	r1, [r0, #4]
}
  400a9a:	bc10      	pop	{r4}
  400a9c:	4770      	bx	lr

00400a9e <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
  400a9e:	2302      	movs	r3, #2
  400aa0:	6003      	str	r3, [r0, #0]
  400aa2:	4770      	bx	lr

00400aa4 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
  400aa4:	2301      	movs	r3, #1
  400aa6:	fa03 f101 	lsl.w	r1, r3, r1
  400aaa:	6101      	str	r1, [r0, #16]
  400aac:	4770      	bx	lr

00400aae <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
  400aae:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
  400ab0:	bf9a      	itte	ls
  400ab2:	3050      	addls	r0, #80	; 0x50
  400ab4:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
	uint32_t ul_data = 0;
  400ab8:	2000      	movhi	r0, #0
	}

	return ul_data;
}
  400aba:	4770      	bx	lr

00400abc <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
  400abc:	6241      	str	r1, [r0, #36]	; 0x24
  400abe:	4770      	bx	lr

00400ac0 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
  400ac0:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  400ac2:	4770      	bx	lr

00400ac4 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  400ac4:	0109      	lsls	r1, r1, #4
  400ac6:	5042      	str	r2, [r0, r1]
  400ac8:	4770      	bx	lr

00400aca <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  400aca:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400ace:	604a      	str	r2, [r1, #4]
  400ad0:	4770      	bx	lr

00400ad2 <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  400ad2:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400ad6:	608a      	str	r2, [r1, #8]
  400ad8:	4770      	bx	lr

00400ada <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  400ada:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400ade:	60ca      	str	r2, [r1, #12]
  400ae0:	4770      	bx	lr

00400ae2 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400ae2:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400ae4:	0189      	lsls	r1, r1, #6
  400ae6:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400ae8:	2402      	movs	r4, #2
  400aea:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400aec:	f04f 31ff 	mov.w	r1, #4294967295
  400af0:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400af2:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400af4:	605a      	str	r2, [r3, #4]
}
  400af6:	bc10      	pop	{r4}
  400af8:	4770      	bx	lr

00400afa <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400afa:	0189      	lsls	r1, r1, #6
  400afc:	2305      	movs	r3, #5
  400afe:	5043      	str	r3, [r0, r1]
  400b00:	4770      	bx	lr

00400b02 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400b02:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400b06:	61ca      	str	r2, [r1, #28]
  400b08:	4770      	bx	lr

00400b0a <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400b0a:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400b0e:	624a      	str	r2, [r1, #36]	; 0x24
  400b10:	4770      	bx	lr

00400b12 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400b12:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400b16:	6a08      	ldr	r0, [r1, #32]
}
  400b18:	4770      	bx	lr

00400b1a <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400b1a:	b4f0      	push	{r4, r5, r6, r7}
  400b1c:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400b1e:	2402      	movs	r4, #2
  400b20:	9401      	str	r4, [sp, #4]
  400b22:	2408      	movs	r4, #8
  400b24:	9402      	str	r4, [sp, #8]
  400b26:	2420      	movs	r4, #32
  400b28:	9403      	str	r4, [sp, #12]
  400b2a:	2480      	movs	r4, #128	; 0x80
  400b2c:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400b2e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400b30:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400b32:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400b34:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400b38:	d814      	bhi.n	400b64 <tc_find_mck_divisor+0x4a>
  400b3a:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400b3c:	42a0      	cmp	r0, r4
  400b3e:	d217      	bcs.n	400b70 <tc_find_mck_divisor+0x56>
  400b40:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400b42:	af01      	add	r7, sp, #4
  400b44:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400b48:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400b4c:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400b4e:	4284      	cmp	r4, r0
  400b50:	d30a      	bcc.n	400b68 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400b52:	4286      	cmp	r6, r0
  400b54:	d90d      	bls.n	400b72 <tc_find_mck_divisor+0x58>
			ul_index++) {
  400b56:	3501      	adds	r5, #1
	for (ul_index = 0;
  400b58:	2d05      	cmp	r5, #5
  400b5a:	d1f3      	bne.n	400b44 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400b5c:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400b5e:	b006      	add	sp, #24
  400b60:	bcf0      	pop	{r4, r5, r6, r7}
  400b62:	4770      	bx	lr
			return 0;
  400b64:	2000      	movs	r0, #0
  400b66:	e7fa      	b.n	400b5e <tc_find_mck_divisor+0x44>
  400b68:	2000      	movs	r0, #0
  400b6a:	e7f8      	b.n	400b5e <tc_find_mck_divisor+0x44>
	return 1;
  400b6c:	2001      	movs	r0, #1
  400b6e:	e7f6      	b.n	400b5e <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400b70:	2500      	movs	r5, #0
	if (p_uldiv) {
  400b72:	b12a      	cbz	r2, 400b80 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400b74:	a906      	add	r1, sp, #24
  400b76:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400b7a:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400b7e:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400b80:	2b00      	cmp	r3, #0
  400b82:	d0f3      	beq.n	400b6c <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400b84:	601d      	str	r5, [r3, #0]
	return 1;
  400b86:	2001      	movs	r0, #1
  400b88:	e7e9      	b.n	400b5e <tc_find_mck_divisor+0x44>
	...

00400b8c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400b8c:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400b8e:	480e      	ldr	r0, [pc, #56]	; (400bc8 <sysclk_init+0x3c>)
  400b90:	4b0e      	ldr	r3, [pc, #56]	; (400bcc <sysclk_init+0x40>)
  400b92:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400b94:	213e      	movs	r1, #62	; 0x3e
  400b96:	2000      	movs	r0, #0
  400b98:	4b0d      	ldr	r3, [pc, #52]	; (400bd0 <sysclk_init+0x44>)
  400b9a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400b9c:	4c0d      	ldr	r4, [pc, #52]	; (400bd4 <sysclk_init+0x48>)
  400b9e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400ba0:	2800      	cmp	r0, #0
  400ba2:	d0fc      	beq.n	400b9e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400ba4:	4b0c      	ldr	r3, [pc, #48]	; (400bd8 <sysclk_init+0x4c>)
  400ba6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400ba8:	4a0c      	ldr	r2, [pc, #48]	; (400bdc <sysclk_init+0x50>)
  400baa:	4b0d      	ldr	r3, [pc, #52]	; (400be0 <sysclk_init+0x54>)
  400bac:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400bae:	4c0d      	ldr	r4, [pc, #52]	; (400be4 <sysclk_init+0x58>)
  400bb0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400bb2:	2800      	cmp	r0, #0
  400bb4:	d0fc      	beq.n	400bb0 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400bb6:	2010      	movs	r0, #16
  400bb8:	4b0b      	ldr	r3, [pc, #44]	; (400be8 <sysclk_init+0x5c>)
  400bba:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400bbc:	4b0b      	ldr	r3, [pc, #44]	; (400bec <sysclk_init+0x60>)
  400bbe:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400bc0:	4801      	ldr	r0, [pc, #4]	; (400bc8 <sysclk_init+0x3c>)
  400bc2:	4b02      	ldr	r3, [pc, #8]	; (400bcc <sysclk_init+0x40>)
  400bc4:	4798      	blx	r3
  400bc6:	bd10      	pop	{r4, pc}
  400bc8:	07270e00 	.word	0x07270e00
  400bcc:	00401591 	.word	0x00401591
  400bd0:	00401275 	.word	0x00401275
  400bd4:	004012c9 	.word	0x004012c9
  400bd8:	004012d9 	.word	0x004012d9
  400bdc:	20133f01 	.word	0x20133f01
  400be0:	400e0400 	.word	0x400e0400
  400be4:	004012e9 	.word	0x004012e9
  400be8:	00401211 	.word	0x00401211
  400bec:	00401481 	.word	0x00401481

00400bf0 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400bf0:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400bf2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400bf6:	4b46      	ldr	r3, [pc, #280]	; (400d10 <board_init+0x120>)
  400bf8:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400bfa:	200b      	movs	r0, #11
  400bfc:	4c45      	ldr	r4, [pc, #276]	; (400d14 <board_init+0x124>)
  400bfe:	47a0      	blx	r4
  400c00:	200c      	movs	r0, #12
  400c02:	47a0      	blx	r4
  400c04:	200d      	movs	r0, #13
  400c06:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400c08:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400c0c:	2013      	movs	r0, #19
  400c0e:	4c42      	ldr	r4, [pc, #264]	; (400d18 <board_init+0x128>)
  400c10:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400c12:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400c16:	2014      	movs	r0, #20
  400c18:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400c1a:	4940      	ldr	r1, [pc, #256]	; (400d1c <board_init+0x12c>)
  400c1c:	2023      	movs	r0, #35	; 0x23
  400c1e:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400c20:	493f      	ldr	r1, [pc, #252]	; (400d20 <board_init+0x130>)
  400c22:	204c      	movs	r0, #76	; 0x4c
  400c24:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400c26:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400c2a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400c2e:	483d      	ldr	r0, [pc, #244]	; (400d24 <board_init+0x134>)
  400c30:	4b3d      	ldr	r3, [pc, #244]	; (400d28 <board_init+0x138>)
  400c32:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  400c34:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c38:	2000      	movs	r0, #0
  400c3a:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  400c3c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c40:	2008      	movs	r0, #8
  400c42:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  400c44:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c48:	2052      	movs	r0, #82	; 0x52
  400c4a:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400c4c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c50:	200c      	movs	r0, #12
  400c52:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400c54:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c58:	200d      	movs	r0, #13
  400c5a:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400c5c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c60:	200e      	movs	r0, #14
  400c62:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400c64:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c68:	200b      	movs	r0, #11
  400c6a:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400c6c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c70:	2015      	movs	r0, #21
  400c72:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  400c74:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c78:	2016      	movs	r0, #22
  400c7a:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400c7c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400c80:	2017      	movs	r0, #23
  400c82:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  400c84:	2017      	movs	r0, #23
  400c86:	4b29      	ldr	r3, [pc, #164]	; (400d2c <board_init+0x13c>)
  400c88:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400c8a:	4d29      	ldr	r5, [pc, #164]	; (400d30 <board_init+0x140>)
  400c8c:	4629      	mov	r1, r5
  400c8e:	2040      	movs	r0, #64	; 0x40
  400c90:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  400c92:	4629      	mov	r1, r5
  400c94:	2041      	movs	r0, #65	; 0x41
  400c96:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400c98:	4629      	mov	r1, r5
  400c9a:	2042      	movs	r0, #66	; 0x42
  400c9c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400c9e:	4629      	mov	r1, r5
  400ca0:	2043      	movs	r0, #67	; 0x43
  400ca2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  400ca4:	4629      	mov	r1, r5
  400ca6:	2044      	movs	r0, #68	; 0x44
  400ca8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400caa:	4629      	mov	r1, r5
  400cac:	2045      	movs	r0, #69	; 0x45
  400cae:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  400cb0:	4629      	mov	r1, r5
  400cb2:	2046      	movs	r0, #70	; 0x46
  400cb4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400cb6:	4629      	mov	r1, r5
  400cb8:	2047      	movs	r0, #71	; 0x47
  400cba:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400cbc:	4629      	mov	r1, r5
  400cbe:	204b      	movs	r0, #75	; 0x4b
  400cc0:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400cc2:	4629      	mov	r1, r5
  400cc4:	2048      	movs	r0, #72	; 0x48
  400cc6:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  400cc8:	4629      	mov	r1, r5
  400cca:	204f      	movs	r0, #79	; 0x4f
  400ccc:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  400cce:	4629      	mov	r1, r5
  400cd0:	2053      	movs	r0, #83	; 0x53
  400cd2:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400cd4:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400cd8:	204d      	movs	r0, #77	; 0x4d
  400cda:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  400cdc:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  400ce0:	4629      	mov	r1, r5
  400ce2:	2010      	movs	r0, #16
  400ce4:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  400ce6:	4629      	mov	r1, r5
  400ce8:	2011      	movs	r0, #17
  400cea:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400cec:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cf0:	200c      	movs	r0, #12
  400cf2:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400cf4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cf8:	200d      	movs	r0, #13
  400cfa:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400cfc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d00:	200e      	movs	r0, #14
  400d02:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400d04:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d08:	200b      	movs	r0, #11
  400d0a:	47a0      	blx	r4
  400d0c:	bd38      	pop	{r3, r4, r5, pc}
  400d0e:	bf00      	nop
  400d10:	400e1450 	.word	0x400e1450
  400d14:	004012f9 	.word	0x004012f9
  400d18:	00400f05 	.word	0x00400f05
  400d1c:	28000079 	.word	0x28000079
  400d20:	28000059 	.word	0x28000059
  400d24:	400e0e00 	.word	0x400e0e00
  400d28:	00401025 	.word	0x00401025
  400d2c:	00400ee9 	.word	0x00400ee9
  400d30:	08000001 	.word	0x08000001

00400d34 <LED_Off>:
 * \param led_gpio LED to turn off (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_Off(uint32_t led_gpio)
{
  400d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d38:	4606      	mov	r6, r0
  400d3a:	2400      	movs	r4, #0
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  400d3c:	4d09      	ldr	r5, [pc, #36]	; (400d64 <LED_Off+0x30>)
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
				gpio_set_pin_low(led_gpio);
			} else {
				gpio_set_pin_high(led_gpio);
  400d3e:	4f0a      	ldr	r7, [pc, #40]	; (400d68 <LED_Off+0x34>)
				gpio_set_pin_low(led_gpio);
  400d40:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400d6c <LED_Off+0x38>
  400d44:	e003      	b.n	400d4e <LED_Off+0x1a>
  400d46:	47c0      	blx	r8
  400d48:	3408      	adds	r4, #8
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  400d4a:	2c18      	cmp	r4, #24
  400d4c:	d008      	beq.n	400d60 <LED_Off+0x2c>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  400d4e:	5960      	ldr	r0, [r4, r5]
  400d50:	42b0      	cmp	r0, r6
  400d52:	d1f9      	bne.n	400d48 <LED_Off+0x14>
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
  400d54:	192b      	adds	r3, r5, r4
  400d56:	685b      	ldr	r3, [r3, #4]
  400d58:	2b01      	cmp	r3, #1
  400d5a:	d0f4      	beq.n	400d46 <LED_Off+0x12>
				gpio_set_pin_high(led_gpio);
  400d5c:	47b8      	blx	r7
  400d5e:	e7f3      	b.n	400d48 <LED_Off+0x14>
			}
		}
	}
}
  400d60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400d64:	00408a68 	.word	0x00408a68
  400d68:	00400ecf 	.word	0x00400ecf
  400d6c:	00400ee9 	.word	0x00400ee9

00400d70 <LED_On>:
 * \param led_gpio LED to turn on (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
  400d70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d74:	4606      	mov	r6, r0
  400d76:	2400      	movs	r4, #0
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  400d78:	4d09      	ldr	r5, [pc, #36]	; (400da0 <LED_On+0x30>)
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
				gpio_set_pin_high(led_gpio);
			} else {
				gpio_set_pin_low(led_gpio);
  400d7a:	4f0a      	ldr	r7, [pc, #40]	; (400da4 <LED_On+0x34>)
				gpio_set_pin_high(led_gpio);
  400d7c:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400da8 <LED_On+0x38>
  400d80:	e003      	b.n	400d8a <LED_On+0x1a>
  400d82:	47c0      	blx	r8
  400d84:	3408      	adds	r4, #8
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  400d86:	2c18      	cmp	r4, #24
  400d88:	d008      	beq.n	400d9c <LED_On+0x2c>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  400d8a:	5960      	ldr	r0, [r4, r5]
  400d8c:	42b0      	cmp	r0, r6
  400d8e:	d1f9      	bne.n	400d84 <LED_On+0x14>
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
  400d90:	192b      	adds	r3, r5, r4
  400d92:	685b      	ldr	r3, [r3, #4]
  400d94:	2b01      	cmp	r3, #1
  400d96:	d0f4      	beq.n	400d82 <LED_On+0x12>
				gpio_set_pin_low(led_gpio);
  400d98:	47b8      	blx	r7
  400d9a:	e7f3      	b.n	400d84 <LED_On+0x14>
			}
		}
	}
}
  400d9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400da0:	00408a68 	.word	0x00408a68
  400da4:	00400ee9 	.word	0x00400ee9
  400da8:	00400ecf 	.word	0x00400ecf

00400dac <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400dac:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400dae:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400db2:	d039      	beq.n	400e28 <pio_set_peripheral+0x7c>
  400db4:	d813      	bhi.n	400dde <pio_set_peripheral+0x32>
  400db6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400dba:	d025      	beq.n	400e08 <pio_set_peripheral+0x5c>
  400dbc:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400dc0:	d10a      	bne.n	400dd8 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400dc2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400dc4:	4313      	orrs	r3, r2
  400dc6:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400dc8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400dca:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400dcc:	400b      	ands	r3, r1
  400dce:	ea23 0302 	bic.w	r3, r3, r2
  400dd2:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400dd4:	6042      	str	r2, [r0, #4]
  400dd6:	4770      	bx	lr
	switch (ul_type) {
  400dd8:	2900      	cmp	r1, #0
  400dda:	d1fb      	bne.n	400dd4 <pio_set_peripheral+0x28>
  400ddc:	4770      	bx	lr
  400dde:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400de2:	d020      	beq.n	400e26 <pio_set_peripheral+0x7a>
  400de4:	d809      	bhi.n	400dfa <pio_set_peripheral+0x4e>
  400de6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400dea:	d1f3      	bne.n	400dd4 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400dec:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400dee:	4313      	orrs	r3, r2
  400df0:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400df2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400df4:	4313      	orrs	r3, r2
  400df6:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400df8:	e7ec      	b.n	400dd4 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400dfa:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400dfe:	d012      	beq.n	400e26 <pio_set_peripheral+0x7a>
  400e00:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400e04:	d00f      	beq.n	400e26 <pio_set_peripheral+0x7a>
  400e06:	e7e5      	b.n	400dd4 <pio_set_peripheral+0x28>
{
  400e08:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e0a:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400e0c:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400e0e:	43d3      	mvns	r3, r2
  400e10:	4021      	ands	r1, r4
  400e12:	461c      	mov	r4, r3
  400e14:	4019      	ands	r1, r3
  400e16:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400e18:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400e1a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400e1c:	400b      	ands	r3, r1
  400e1e:	4023      	ands	r3, r4
  400e20:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400e22:	6042      	str	r2, [r0, #4]
}
  400e24:	bc10      	pop	{r4}
  400e26:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e28:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400e2a:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400e2c:	400b      	ands	r3, r1
  400e2e:	ea23 0302 	bic.w	r3, r3, r2
  400e32:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400e34:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400e36:	4313      	orrs	r3, r2
  400e38:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400e3a:	e7cb      	b.n	400dd4 <pio_set_peripheral+0x28>

00400e3c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400e3c:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400e3e:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400e42:	bf14      	ite	ne
  400e44:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400e46:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400e48:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400e4c:	bf14      	ite	ne
  400e4e:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  400e50:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  400e52:	f012 0f02 	tst.w	r2, #2
  400e56:	d107      	bne.n	400e68 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400e58:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400e5c:	bf18      	it	ne
  400e5e:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  400e62:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400e64:	6001      	str	r1, [r0, #0]
  400e66:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  400e68:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400e6c:	e7f9      	b.n	400e62 <pio_set_input+0x26>

00400e6e <pio_set_output>:
{
  400e6e:	b410      	push	{r4}
  400e70:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400e72:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400e74:	b944      	cbnz	r4, 400e88 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  400e76:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400e78:	b143      	cbz	r3, 400e8c <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  400e7a:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400e7c:	b942      	cbnz	r2, 400e90 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  400e7e:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400e80:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400e82:	6001      	str	r1, [r0, #0]
}
  400e84:	bc10      	pop	{r4}
  400e86:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400e88:	6641      	str	r1, [r0, #100]	; 0x64
  400e8a:	e7f5      	b.n	400e78 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400e8c:	6541      	str	r1, [r0, #84]	; 0x54
  400e8e:	e7f5      	b.n	400e7c <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400e90:	6301      	str	r1, [r0, #48]	; 0x30
  400e92:	e7f5      	b.n	400e80 <pio_set_output+0x12>

00400e94 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400e94:	f012 0f10 	tst.w	r2, #16
  400e98:	d010      	beq.n	400ebc <pio_configure_interrupt+0x28>
		p_pio->PIO_AIMER = ul_mask;
  400e9a:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400e9e:	f012 0f20 	tst.w	r2, #32
			p_pio->PIO_REHLSR = ul_mask;
  400ea2:	bf14      	ite	ne
  400ea4:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
  400ea8:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		if (ul_attr & PIO_IT_EDGE) {
  400eac:	f012 0f40 	tst.w	r2, #64	; 0x40
			p_pio->PIO_ESR = ul_mask;
  400eb0:	bf14      	ite	ne
  400eb2:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
			p_pio->PIO_LSR = ul_mask;
  400eb6:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  400eba:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400ebc:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400ec0:	4770      	bx	lr

00400ec2 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400ec2:	6401      	str	r1, [r0, #64]	; 0x40
  400ec4:	4770      	bx	lr

00400ec6 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400ec6:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400ec8:	4770      	bx	lr

00400eca <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400eca:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400ecc:	4770      	bx	lr

00400ece <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400ece:	0943      	lsrs	r3, r0, #5
  400ed0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400ed4:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400ed8:	025b      	lsls	r3, r3, #9
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  400eda:	f000 001f 	and.w	r0, r0, #31
  400ede:	2201      	movs	r2, #1
  400ee0:	fa02 f000 	lsl.w	r0, r2, r0
  400ee4:	6318      	str	r0, [r3, #48]	; 0x30
  400ee6:	4770      	bx	lr

00400ee8 <pio_set_pin_low>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400ee8:	0943      	lsrs	r3, r0, #5
  400eea:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400eee:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400ef2:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400ef4:	f000 001f 	and.w	r0, r0, #31
  400ef8:	2201      	movs	r2, #1
  400efa:	fa02 f000 	lsl.w	r0, r2, r0
  400efe:	6358      	str	r0, [r3, #52]	; 0x34
  400f00:	4770      	bx	lr
	...

00400f04 <pio_configure_pin>:
{
  400f04:	b570      	push	{r4, r5, r6, lr}
  400f06:	b082      	sub	sp, #8
  400f08:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400f0a:	0943      	lsrs	r3, r0, #5
  400f0c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400f10:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400f14:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  400f16:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400f1a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400f1e:	d053      	beq.n	400fc8 <pio_configure_pin+0xc4>
  400f20:	d80a      	bhi.n	400f38 <pio_configure_pin+0x34>
  400f22:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400f26:	d02d      	beq.n	400f84 <pio_configure_pin+0x80>
  400f28:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400f2c:	d03b      	beq.n	400fa6 <pio_configure_pin+0xa2>
  400f2e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400f32:	d015      	beq.n	400f60 <pio_configure_pin+0x5c>
		return 0;
  400f34:	2000      	movs	r0, #0
  400f36:	e023      	b.n	400f80 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400f38:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400f3c:	d055      	beq.n	400fea <pio_configure_pin+0xe6>
  400f3e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400f42:	d052      	beq.n	400fea <pio_configure_pin+0xe6>
  400f44:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400f48:	d1f4      	bne.n	400f34 <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400f4a:	f000 011f 	and.w	r1, r0, #31
  400f4e:	2601      	movs	r6, #1
  400f50:	462a      	mov	r2, r5
  400f52:	fa06 f101 	lsl.w	r1, r6, r1
  400f56:	4620      	mov	r0, r4
  400f58:	4b2f      	ldr	r3, [pc, #188]	; (401018 <pio_configure_pin+0x114>)
  400f5a:	4798      	blx	r3
	return 1;
  400f5c:	4630      	mov	r0, r6
		break;
  400f5e:	e00f      	b.n	400f80 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400f60:	f000 001f 	and.w	r0, r0, #31
  400f64:	2601      	movs	r6, #1
  400f66:	4086      	lsls	r6, r0
  400f68:	4632      	mov	r2, r6
  400f6a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f6e:	4620      	mov	r0, r4
  400f70:	4b2a      	ldr	r3, [pc, #168]	; (40101c <pio_configure_pin+0x118>)
  400f72:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f74:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f78:	bf14      	ite	ne
  400f7a:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400f7c:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400f7e:	2001      	movs	r0, #1
}
  400f80:	b002      	add	sp, #8
  400f82:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400f84:	f000 001f 	and.w	r0, r0, #31
  400f88:	2601      	movs	r6, #1
  400f8a:	4086      	lsls	r6, r0
  400f8c:	4632      	mov	r2, r6
  400f8e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f92:	4620      	mov	r0, r4
  400f94:	4b21      	ldr	r3, [pc, #132]	; (40101c <pio_configure_pin+0x118>)
  400f96:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f98:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f9c:	bf14      	ite	ne
  400f9e:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400fa0:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400fa2:	2001      	movs	r0, #1
  400fa4:	e7ec      	b.n	400f80 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400fa6:	f000 001f 	and.w	r0, r0, #31
  400faa:	2601      	movs	r6, #1
  400fac:	4086      	lsls	r6, r0
  400fae:	4632      	mov	r2, r6
  400fb0:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400fb4:	4620      	mov	r0, r4
  400fb6:	4b19      	ldr	r3, [pc, #100]	; (40101c <pio_configure_pin+0x118>)
  400fb8:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400fba:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400fbe:	bf14      	ite	ne
  400fc0:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400fc2:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400fc4:	2001      	movs	r0, #1
  400fc6:	e7db      	b.n	400f80 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400fc8:	f000 001f 	and.w	r0, r0, #31
  400fcc:	2601      	movs	r6, #1
  400fce:	4086      	lsls	r6, r0
  400fd0:	4632      	mov	r2, r6
  400fd2:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400fd6:	4620      	mov	r0, r4
  400fd8:	4b10      	ldr	r3, [pc, #64]	; (40101c <pio_configure_pin+0x118>)
  400fda:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400fdc:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400fe0:	bf14      	ite	ne
  400fe2:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400fe4:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400fe6:	2001      	movs	r0, #1
  400fe8:	e7ca      	b.n	400f80 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400fea:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400fee:	f000 011f 	and.w	r1, r0, #31
  400ff2:	2601      	movs	r6, #1
  400ff4:	ea05 0306 	and.w	r3, r5, r6
  400ff8:	9300      	str	r3, [sp, #0]
  400ffa:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400ffe:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401002:	bf14      	ite	ne
  401004:	2200      	movne	r2, #0
  401006:	2201      	moveq	r2, #1
  401008:	fa06 f101 	lsl.w	r1, r6, r1
  40100c:	4620      	mov	r0, r4
  40100e:	4c04      	ldr	r4, [pc, #16]	; (401020 <pio_configure_pin+0x11c>)
  401010:	47a0      	blx	r4
	return 1;
  401012:	4630      	mov	r0, r6
		break;
  401014:	e7b4      	b.n	400f80 <pio_configure_pin+0x7c>
  401016:	bf00      	nop
  401018:	00400e3d 	.word	0x00400e3d
  40101c:	00400dad 	.word	0x00400dad
  401020:	00400e6f 	.word	0x00400e6f

00401024 <pio_configure_pin_group>:
{
  401024:	b570      	push	{r4, r5, r6, lr}
  401026:	b082      	sub	sp, #8
  401028:	4605      	mov	r5, r0
  40102a:	460e      	mov	r6, r1
  40102c:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  40102e:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  401032:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401036:	d03d      	beq.n	4010b4 <pio_configure_pin_group+0x90>
  401038:	d80a      	bhi.n	401050 <pio_configure_pin_group+0x2c>
  40103a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40103e:	d021      	beq.n	401084 <pio_configure_pin_group+0x60>
  401040:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401044:	d02a      	beq.n	40109c <pio_configure_pin_group+0x78>
  401046:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40104a:	d00e      	beq.n	40106a <pio_configure_pin_group+0x46>
		return 0;
  40104c:	2000      	movs	r0, #0
  40104e:	e017      	b.n	401080 <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  401050:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401054:	d03a      	beq.n	4010cc <pio_configure_pin_group+0xa8>
  401056:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40105a:	d037      	beq.n	4010cc <pio_configure_pin_group+0xa8>
  40105c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401060:	d1f4      	bne.n	40104c <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  401062:	4b23      	ldr	r3, [pc, #140]	; (4010f0 <pio_configure_pin_group+0xcc>)
  401064:	4798      	blx	r3
	return 1;
  401066:	2001      	movs	r0, #1
		break;
  401068:	e00a      	b.n	401080 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  40106a:	460a      	mov	r2, r1
  40106c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401070:	4b20      	ldr	r3, [pc, #128]	; (4010f4 <pio_configure_pin_group+0xd0>)
  401072:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401074:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401078:	bf14      	ite	ne
  40107a:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40107c:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  40107e:	2001      	movs	r0, #1
}
  401080:	b002      	add	sp, #8
  401082:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  401084:	460a      	mov	r2, r1
  401086:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40108a:	4b1a      	ldr	r3, [pc, #104]	; (4010f4 <pio_configure_pin_group+0xd0>)
  40108c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40108e:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401092:	bf14      	ite	ne
  401094:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  401096:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  401098:	2001      	movs	r0, #1
  40109a:	e7f1      	b.n	401080 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  40109c:	460a      	mov	r2, r1
  40109e:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4010a2:	4b14      	ldr	r3, [pc, #80]	; (4010f4 <pio_configure_pin_group+0xd0>)
  4010a4:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4010a6:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4010aa:	bf14      	ite	ne
  4010ac:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4010ae:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4010b0:	2001      	movs	r0, #1
  4010b2:	e7e5      	b.n	401080 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  4010b4:	460a      	mov	r2, r1
  4010b6:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4010ba:	4b0e      	ldr	r3, [pc, #56]	; (4010f4 <pio_configure_pin_group+0xd0>)
  4010bc:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4010be:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4010c2:	bf14      	ite	ne
  4010c4:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4010c6:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4010c8:	2001      	movs	r0, #1
  4010ca:	e7d9      	b.n	401080 <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4010cc:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  4010d0:	f004 0301 	and.w	r3, r4, #1
  4010d4:	9300      	str	r3, [sp, #0]
  4010d6:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4010da:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4010de:	bf14      	ite	ne
  4010e0:	2200      	movne	r2, #0
  4010e2:	2201      	moveq	r2, #1
  4010e4:	4631      	mov	r1, r6
  4010e6:	4628      	mov	r0, r5
  4010e8:	4c03      	ldr	r4, [pc, #12]	; (4010f8 <pio_configure_pin_group+0xd4>)
  4010ea:	47a0      	blx	r4
	return 1;
  4010ec:	2001      	movs	r0, #1
		break;
  4010ee:	e7c7      	b.n	401080 <pio_configure_pin_group+0x5c>
  4010f0:	00400e3d 	.word	0x00400e3d
  4010f4:	00400dad 	.word	0x00400dad
  4010f8:	00400e6f 	.word	0x00400e6f

004010fc <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4010fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401100:	4681      	mov	r9, r0
  401102:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401104:	4b12      	ldr	r3, [pc, #72]	; (401150 <pio_handler_process+0x54>)
  401106:	4798      	blx	r3
  401108:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40110a:	4648      	mov	r0, r9
  40110c:	4b11      	ldr	r3, [pc, #68]	; (401154 <pio_handler_process+0x58>)
  40110e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401110:	4005      	ands	r5, r0
  401112:	d013      	beq.n	40113c <pio_handler_process+0x40>
  401114:	4c10      	ldr	r4, [pc, #64]	; (401158 <pio_handler_process+0x5c>)
  401116:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40111a:	e003      	b.n	401124 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40111c:	42b4      	cmp	r4, r6
  40111e:	d00d      	beq.n	40113c <pio_handler_process+0x40>
  401120:	3410      	adds	r4, #16
		while (status != 0) {
  401122:	b15d      	cbz	r5, 40113c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401124:	6820      	ldr	r0, [r4, #0]
  401126:	42b8      	cmp	r0, r7
  401128:	d1f8      	bne.n	40111c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40112a:	6861      	ldr	r1, [r4, #4]
  40112c:	4229      	tst	r1, r5
  40112e:	d0f5      	beq.n	40111c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401130:	68e3      	ldr	r3, [r4, #12]
  401132:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401134:	6863      	ldr	r3, [r4, #4]
  401136:	ea25 0503 	bic.w	r5, r5, r3
  40113a:	e7ef      	b.n	40111c <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  40113c:	4b07      	ldr	r3, [pc, #28]	; (40115c <pio_handler_process+0x60>)
  40113e:	681b      	ldr	r3, [r3, #0]
  401140:	b123      	cbz	r3, 40114c <pio_handler_process+0x50>
		if (pio_capture_handler) {
  401142:	4b07      	ldr	r3, [pc, #28]	; (401160 <pio_handler_process+0x64>)
  401144:	681b      	ldr	r3, [r3, #0]
  401146:	b10b      	cbz	r3, 40114c <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  401148:	4648      	mov	r0, r9
  40114a:	4798      	blx	r3
  40114c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401150:	00400ec7 	.word	0x00400ec7
  401154:	00400ecb 	.word	0x00400ecb
  401158:	20000da8 	.word	0x20000da8
  40115c:	20000e64 	.word	0x20000e64
  401160:	20000e1c 	.word	0x20000e1c

00401164 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  401166:	4c18      	ldr	r4, [pc, #96]	; (4011c8 <pio_handler_set+0x64>)
  401168:	6826      	ldr	r6, [r4, #0]
  40116a:	2e06      	cmp	r6, #6
  40116c:	d829      	bhi.n	4011c2 <pio_handler_set+0x5e>
  40116e:	f04f 0c00 	mov.w	ip, #0
  401172:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401174:	4f15      	ldr	r7, [pc, #84]	; (4011cc <pio_handler_set+0x68>)
  401176:	e004      	b.n	401182 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  401178:	3401      	adds	r4, #1
  40117a:	b2e4      	uxtb	r4, r4
  40117c:	46a4      	mov	ip, r4
  40117e:	42a6      	cmp	r6, r4
  401180:	d309      	bcc.n	401196 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  401182:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401184:	0125      	lsls	r5, r4, #4
  401186:	597d      	ldr	r5, [r7, r5]
  401188:	428d      	cmp	r5, r1
  40118a:	d1f5      	bne.n	401178 <pio_handler_set+0x14>
  40118c:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  401190:	686d      	ldr	r5, [r5, #4]
  401192:	4295      	cmp	r5, r2
  401194:	d1f0      	bne.n	401178 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  401196:	4d0d      	ldr	r5, [pc, #52]	; (4011cc <pio_handler_set+0x68>)
  401198:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  40119c:	eb05 040e 	add.w	r4, r5, lr
  4011a0:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  4011a4:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  4011a6:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  4011a8:	9906      	ldr	r1, [sp, #24]
  4011aa:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  4011ac:	3601      	adds	r6, #1
  4011ae:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
  4011b0:	bf04      	itt	eq
  4011b2:	4905      	ldreq	r1, [pc, #20]	; (4011c8 <pio_handler_set+0x64>)
  4011b4:	600e      	streq	r6, [r1, #0]
  4011b6:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4011b8:	461a      	mov	r2, r3
  4011ba:	4b05      	ldr	r3, [pc, #20]	; (4011d0 <pio_handler_set+0x6c>)
  4011bc:	4798      	blx	r3

	return 0;
  4011be:	2000      	movs	r0, #0
  4011c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
  4011c2:	2001      	movs	r0, #1
}
  4011c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4011c6:	bf00      	nop
  4011c8:	20000e18 	.word	0x20000e18
  4011cc:	20000da8 	.word	0x20000da8
  4011d0:	00400e95 	.word	0x00400e95

004011d4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4011d4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4011d6:	210b      	movs	r1, #11
  4011d8:	4801      	ldr	r0, [pc, #4]	; (4011e0 <PIOA_Handler+0xc>)
  4011da:	4b02      	ldr	r3, [pc, #8]	; (4011e4 <PIOA_Handler+0x10>)
  4011dc:	4798      	blx	r3
  4011de:	bd08      	pop	{r3, pc}
  4011e0:	400e0e00 	.word	0x400e0e00
  4011e4:	004010fd 	.word	0x004010fd

004011e8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4011e8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4011ea:	210c      	movs	r1, #12
  4011ec:	4801      	ldr	r0, [pc, #4]	; (4011f4 <PIOB_Handler+0xc>)
  4011ee:	4b02      	ldr	r3, [pc, #8]	; (4011f8 <PIOB_Handler+0x10>)
  4011f0:	4798      	blx	r3
  4011f2:	bd08      	pop	{r3, pc}
  4011f4:	400e1000 	.word	0x400e1000
  4011f8:	004010fd 	.word	0x004010fd

004011fc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4011fc:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4011fe:	210d      	movs	r1, #13
  401200:	4801      	ldr	r0, [pc, #4]	; (401208 <PIOC_Handler+0xc>)
  401202:	4b02      	ldr	r3, [pc, #8]	; (40120c <PIOC_Handler+0x10>)
  401204:	4798      	blx	r3
  401206:	bd08      	pop	{r3, pc}
  401208:	400e1200 	.word	0x400e1200
  40120c:	004010fd 	.word	0x004010fd

00401210 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401210:	4a17      	ldr	r2, [pc, #92]	; (401270 <pmc_switch_mck_to_pllack+0x60>)
  401212:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401214:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401218:	4318      	orrs	r0, r3
  40121a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40121c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40121e:	f013 0f08 	tst.w	r3, #8
  401222:	d10a      	bne.n	40123a <pmc_switch_mck_to_pllack+0x2a>
  401224:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401228:	4911      	ldr	r1, [pc, #68]	; (401270 <pmc_switch_mck_to_pllack+0x60>)
  40122a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40122c:	f012 0f08 	tst.w	r2, #8
  401230:	d103      	bne.n	40123a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401232:	3b01      	subs	r3, #1
  401234:	d1f9      	bne.n	40122a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  401236:	2001      	movs	r0, #1
  401238:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40123a:	4a0d      	ldr	r2, [pc, #52]	; (401270 <pmc_switch_mck_to_pllack+0x60>)
  40123c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40123e:	f023 0303 	bic.w	r3, r3, #3
  401242:	f043 0302 	orr.w	r3, r3, #2
  401246:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401248:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40124a:	f013 0f08 	tst.w	r3, #8
  40124e:	d10a      	bne.n	401266 <pmc_switch_mck_to_pllack+0x56>
  401250:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401254:	4906      	ldr	r1, [pc, #24]	; (401270 <pmc_switch_mck_to_pllack+0x60>)
  401256:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401258:	f012 0f08 	tst.w	r2, #8
  40125c:	d105      	bne.n	40126a <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40125e:	3b01      	subs	r3, #1
  401260:	d1f9      	bne.n	401256 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  401262:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401264:	4770      	bx	lr
	return 0;
  401266:	2000      	movs	r0, #0
  401268:	4770      	bx	lr
  40126a:	2000      	movs	r0, #0
  40126c:	4770      	bx	lr
  40126e:	bf00      	nop
  401270:	400e0400 	.word	0x400e0400

00401274 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401274:	b9c8      	cbnz	r0, 4012aa <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401276:	4a11      	ldr	r2, [pc, #68]	; (4012bc <pmc_switch_mainck_to_xtal+0x48>)
  401278:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40127a:	0209      	lsls	r1, r1, #8
  40127c:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40127e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401282:	f023 0303 	bic.w	r3, r3, #3
  401286:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40128a:	f043 0301 	orr.w	r3, r3, #1
  40128e:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401290:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401292:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401294:	f013 0f01 	tst.w	r3, #1
  401298:	d0fb      	beq.n	401292 <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40129a:	4a08      	ldr	r2, [pc, #32]	; (4012bc <pmc_switch_mainck_to_xtal+0x48>)
  40129c:	6a13      	ldr	r3, [r2, #32]
  40129e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4012a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4012a6:	6213      	str	r3, [r2, #32]
  4012a8:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4012aa:	4904      	ldr	r1, [pc, #16]	; (4012bc <pmc_switch_mainck_to_xtal+0x48>)
  4012ac:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4012ae:	4a04      	ldr	r2, [pc, #16]	; (4012c0 <pmc_switch_mainck_to_xtal+0x4c>)
  4012b0:	401a      	ands	r2, r3
  4012b2:	4b04      	ldr	r3, [pc, #16]	; (4012c4 <pmc_switch_mainck_to_xtal+0x50>)
  4012b4:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4012b6:	620b      	str	r3, [r1, #32]
  4012b8:	4770      	bx	lr
  4012ba:	bf00      	nop
  4012bc:	400e0400 	.word	0x400e0400
  4012c0:	fec8fffc 	.word	0xfec8fffc
  4012c4:	01370002 	.word	0x01370002

004012c8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4012c8:	4b02      	ldr	r3, [pc, #8]	; (4012d4 <pmc_osc_is_ready_mainck+0xc>)
  4012ca:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4012cc:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4012d0:	4770      	bx	lr
  4012d2:	bf00      	nop
  4012d4:	400e0400 	.word	0x400e0400

004012d8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4012d8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4012dc:	4b01      	ldr	r3, [pc, #4]	; (4012e4 <pmc_disable_pllack+0xc>)
  4012de:	629a      	str	r2, [r3, #40]	; 0x28
  4012e0:	4770      	bx	lr
  4012e2:	bf00      	nop
  4012e4:	400e0400 	.word	0x400e0400

004012e8 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4012e8:	4b02      	ldr	r3, [pc, #8]	; (4012f4 <pmc_is_locked_pllack+0xc>)
  4012ea:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4012ec:	f000 0002 	and.w	r0, r0, #2
  4012f0:	4770      	bx	lr
  4012f2:	bf00      	nop
  4012f4:	400e0400 	.word	0x400e0400

004012f8 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4012f8:	2822      	cmp	r0, #34	; 0x22
  4012fa:	d81e      	bhi.n	40133a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4012fc:	281f      	cmp	r0, #31
  4012fe:	d80c      	bhi.n	40131a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401300:	4b11      	ldr	r3, [pc, #68]	; (401348 <pmc_enable_periph_clk+0x50>)
  401302:	699a      	ldr	r2, [r3, #24]
  401304:	2301      	movs	r3, #1
  401306:	4083      	lsls	r3, r0
  401308:	4393      	bics	r3, r2
  40130a:	d018      	beq.n	40133e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  40130c:	2301      	movs	r3, #1
  40130e:	fa03 f000 	lsl.w	r0, r3, r0
  401312:	4b0d      	ldr	r3, [pc, #52]	; (401348 <pmc_enable_periph_clk+0x50>)
  401314:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401316:	2000      	movs	r0, #0
  401318:	4770      	bx	lr
		ul_id -= 32;
  40131a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40131c:	4b0a      	ldr	r3, [pc, #40]	; (401348 <pmc_enable_periph_clk+0x50>)
  40131e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401322:	2301      	movs	r3, #1
  401324:	4083      	lsls	r3, r0
  401326:	4393      	bics	r3, r2
  401328:	d00b      	beq.n	401342 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40132a:	2301      	movs	r3, #1
  40132c:	fa03 f000 	lsl.w	r0, r3, r0
  401330:	4b05      	ldr	r3, [pc, #20]	; (401348 <pmc_enable_periph_clk+0x50>)
  401332:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  401336:	2000      	movs	r0, #0
  401338:	4770      	bx	lr
		return 1;
  40133a:	2001      	movs	r0, #1
  40133c:	4770      	bx	lr
	return 0;
  40133e:	2000      	movs	r0, #0
  401340:	4770      	bx	lr
  401342:	2000      	movs	r0, #0
}
  401344:	4770      	bx	lr
  401346:	bf00      	nop
  401348:	400e0400 	.word	0x400e0400

0040134c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  40134c:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  40134e:	23ac      	movs	r3, #172	; 0xac
  401350:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401352:	680b      	ldr	r3, [r1, #0]
  401354:	684a      	ldr	r2, [r1, #4]
  401356:	fbb3 f3f2 	udiv	r3, r3, r2
  40135a:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  40135c:	1e5c      	subs	r4, r3, #1
  40135e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  401362:	4294      	cmp	r4, r2
  401364:	d80b      	bhi.n	40137e <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
  401366:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401368:	688b      	ldr	r3, [r1, #8]
  40136a:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  40136c:	f240 2302 	movw	r3, #514	; 0x202
  401370:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401374:	2350      	movs	r3, #80	; 0x50
  401376:	6003      	str	r3, [r0, #0]

	return 0;
  401378:	2000      	movs	r0, #0
}
  40137a:	bc10      	pop	{r4}
  40137c:	4770      	bx	lr
		return 1;
  40137e:	2001      	movs	r0, #1
  401380:	e7fb      	b.n	40137a <uart_init+0x2e>

00401382 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401382:	6943      	ldr	r3, [r0, #20]
  401384:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401388:	bf1a      	itte	ne
  40138a:	61c1      	strne	r1, [r0, #28]
	return 0;
  40138c:	2000      	movne	r0, #0
		return 1;
  40138e:	2001      	moveq	r0, #1
}
  401390:	4770      	bx	lr

00401392 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401392:	6943      	ldr	r3, [r0, #20]
  401394:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401398:	bf1d      	ittte	ne
  40139a:	6983      	ldrne	r3, [r0, #24]
  40139c:	700b      	strbne	r3, [r1, #0]
	return 0;
  40139e:	2000      	movne	r0, #0
		return 1;
  4013a0:	2001      	moveq	r0, #1
}
  4013a2:	4770      	bx	lr

004013a4 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4013a4:	6943      	ldr	r3, [r0, #20]
  4013a6:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4013aa:	bf1d      	ittte	ne
  4013ac:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  4013b0:	61c1      	strne	r1, [r0, #28]
	return 0;
  4013b2:	2000      	movne	r0, #0
		return 1;
  4013b4:	2001      	moveq	r0, #1
}
  4013b6:	4770      	bx	lr

004013b8 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4013b8:	6943      	ldr	r3, [r0, #20]
  4013ba:	f013 0f01 	tst.w	r3, #1
  4013be:	d005      	beq.n	4013cc <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4013c0:	6983      	ldr	r3, [r0, #24]
  4013c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4013c6:	600b      	str	r3, [r1, #0]

	return 0;
  4013c8:	2000      	movs	r0, #0
  4013ca:	4770      	bx	lr
		return 1;
  4013cc:	2001      	movs	r0, #1
}
  4013ce:	4770      	bx	lr

004013d0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4013d0:	e7fe      	b.n	4013d0 <Dummy_Handler>
	...

004013d4 <Reset_Handler>:
{
  4013d4:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  4013d6:	4b21      	ldr	r3, [pc, #132]	; (40145c <Reset_Handler+0x88>)
  4013d8:	4a21      	ldr	r2, [pc, #132]	; (401460 <Reset_Handler+0x8c>)
  4013da:	429a      	cmp	r2, r3
  4013dc:	d928      	bls.n	401430 <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  4013de:	4b21      	ldr	r3, [pc, #132]	; (401464 <Reset_Handler+0x90>)
  4013e0:	4a1e      	ldr	r2, [pc, #120]	; (40145c <Reset_Handler+0x88>)
  4013e2:	429a      	cmp	r2, r3
  4013e4:	d20c      	bcs.n	401400 <Reset_Handler+0x2c>
  4013e6:	3b01      	subs	r3, #1
  4013e8:	1a9b      	subs	r3, r3, r2
  4013ea:	f023 0303 	bic.w	r3, r3, #3
  4013ee:	3304      	adds	r3, #4
  4013f0:	4413      	add	r3, r2
  4013f2:	491b      	ldr	r1, [pc, #108]	; (401460 <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  4013f4:	f851 0b04 	ldr.w	r0, [r1], #4
  4013f8:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  4013fc:	429a      	cmp	r2, r3
  4013fe:	d1f9      	bne.n	4013f4 <Reset_Handler+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  401400:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  401402:	4b19      	ldr	r3, [pc, #100]	; (401468 <Reset_Handler+0x94>)
  401404:	4a19      	ldr	r2, [pc, #100]	; (40146c <Reset_Handler+0x98>)
  401406:	429a      	cmp	r2, r3
  401408:	d20a      	bcs.n	401420 <Reset_Handler+0x4c>
  40140a:	3b01      	subs	r3, #1
  40140c:	1a9b      	subs	r3, r3, r2
  40140e:	f023 0303 	bic.w	r3, r3, #3
  401412:	3304      	adds	r3, #4
  401414:	4413      	add	r3, r2
		*pDest++ = 0;
  401416:	2100      	movs	r1, #0
  401418:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  40141c:	429a      	cmp	r2, r3
  40141e:	d1fb      	bne.n	401418 <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  401420:	4b13      	ldr	r3, [pc, #76]	; (401470 <Reset_Handler+0x9c>)
  401422:	4a14      	ldr	r2, [pc, #80]	; (401474 <Reset_Handler+0xa0>)
  401424:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  401426:	4b14      	ldr	r3, [pc, #80]	; (401478 <Reset_Handler+0xa4>)
  401428:	4798      	blx	r3
	main();
  40142a:	4b14      	ldr	r3, [pc, #80]	; (40147c <Reset_Handler+0xa8>)
  40142c:	4798      	blx	r3
  40142e:	e7fe      	b.n	40142e <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  401430:	4b0a      	ldr	r3, [pc, #40]	; (40145c <Reset_Handler+0x88>)
  401432:	4a0b      	ldr	r2, [pc, #44]	; (401460 <Reset_Handler+0x8c>)
  401434:	429a      	cmp	r2, r3
  401436:	d2e3      	bcs.n	401400 <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  401438:	4b0a      	ldr	r3, [pc, #40]	; (401464 <Reset_Handler+0x90>)
  40143a:	4808      	ldr	r0, [pc, #32]	; (40145c <Reset_Handler+0x88>)
  40143c:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  40143e:	4611      	mov	r1, r2
  401440:	3a04      	subs	r2, #4
  401442:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  401444:	2800      	cmp	r0, #0
  401446:	d0db      	beq.n	401400 <Reset_Handler+0x2c>
  401448:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  40144c:	f852 0904 	ldr.w	r0, [r2], #-4
  401450:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  401454:	42ca      	cmn	r2, r1
  401456:	d1f9      	bne.n	40144c <Reset_Handler+0x78>
  401458:	e7d2      	b.n	401400 <Reset_Handler+0x2c>
  40145a:	bf00      	nop
  40145c:	20000000 	.word	0x20000000
  401460:	00408e8c 	.word	0x00408e8c
  401464:	200009c8 	.word	0x200009c8
  401468:	20000ed0 	.word	0x20000ed0
  40146c:	200009c8 	.word	0x200009c8
  401470:	e000ed00 	.word	0xe000ed00
  401474:	00400000 	.word	0x00400000
  401478:	00401eb5 	.word	0x00401eb5
  40147c:	004019f9 	.word	0x004019f9

00401480 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  401480:	4b3c      	ldr	r3, [pc, #240]	; (401574 <SystemCoreClockUpdate+0xf4>)
  401482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401484:	f003 0303 	and.w	r3, r3, #3
  401488:	2b03      	cmp	r3, #3
  40148a:	d80e      	bhi.n	4014aa <SystemCoreClockUpdate+0x2a>
  40148c:	e8df f003 	tbb	[pc, r3]
  401490:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  401494:	4b38      	ldr	r3, [pc, #224]	; (401578 <SystemCoreClockUpdate+0xf8>)
  401496:	695b      	ldr	r3, [r3, #20]
  401498:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40149c:	bf14      	ite	ne
  40149e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4014a2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4014a6:	4b35      	ldr	r3, [pc, #212]	; (40157c <SystemCoreClockUpdate+0xfc>)
  4014a8:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4014aa:	4b32      	ldr	r3, [pc, #200]	; (401574 <SystemCoreClockUpdate+0xf4>)
  4014ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014ae:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014b2:	2b70      	cmp	r3, #112	; 0x70
  4014b4:	d055      	beq.n	401562 <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4014b6:	4b2f      	ldr	r3, [pc, #188]	; (401574 <SystemCoreClockUpdate+0xf4>)
  4014b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  4014ba:	4930      	ldr	r1, [pc, #192]	; (40157c <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4014bc:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  4014c0:	680b      	ldr	r3, [r1, #0]
  4014c2:	40d3      	lsrs	r3, r2
  4014c4:	600b      	str	r3, [r1, #0]
  4014c6:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4014c8:	4b2a      	ldr	r3, [pc, #168]	; (401574 <SystemCoreClockUpdate+0xf4>)
  4014ca:	6a1b      	ldr	r3, [r3, #32]
  4014cc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4014d0:	d003      	beq.n	4014da <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4014d2:	4a2b      	ldr	r2, [pc, #172]	; (401580 <SystemCoreClockUpdate+0x100>)
  4014d4:	4b29      	ldr	r3, [pc, #164]	; (40157c <SystemCoreClockUpdate+0xfc>)
  4014d6:	601a      	str	r2, [r3, #0]
  4014d8:	e7e7      	b.n	4014aa <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4014da:	4a2a      	ldr	r2, [pc, #168]	; (401584 <SystemCoreClockUpdate+0x104>)
  4014dc:	4b27      	ldr	r3, [pc, #156]	; (40157c <SystemCoreClockUpdate+0xfc>)
  4014de:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4014e0:	4b24      	ldr	r3, [pc, #144]	; (401574 <SystemCoreClockUpdate+0xf4>)
  4014e2:	6a1b      	ldr	r3, [r3, #32]
  4014e4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014e8:	2b10      	cmp	r3, #16
  4014ea:	d005      	beq.n	4014f8 <SystemCoreClockUpdate+0x78>
  4014ec:	2b20      	cmp	r3, #32
  4014ee:	d1dc      	bne.n	4014aa <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4014f0:	4a23      	ldr	r2, [pc, #140]	; (401580 <SystemCoreClockUpdate+0x100>)
  4014f2:	4b22      	ldr	r3, [pc, #136]	; (40157c <SystemCoreClockUpdate+0xfc>)
  4014f4:	601a      	str	r2, [r3, #0]
			break;
  4014f6:	e7d8      	b.n	4014aa <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4014f8:	4a23      	ldr	r2, [pc, #140]	; (401588 <SystemCoreClockUpdate+0x108>)
  4014fa:	4b20      	ldr	r3, [pc, #128]	; (40157c <SystemCoreClockUpdate+0xfc>)
  4014fc:	601a      	str	r2, [r3, #0]
			break;
  4014fe:	e7d4      	b.n	4014aa <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401500:	4b1c      	ldr	r3, [pc, #112]	; (401574 <SystemCoreClockUpdate+0xf4>)
  401502:	6a1b      	ldr	r3, [r3, #32]
  401504:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401508:	d018      	beq.n	40153c <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  40150a:	4a1d      	ldr	r2, [pc, #116]	; (401580 <SystemCoreClockUpdate+0x100>)
  40150c:	4b1b      	ldr	r3, [pc, #108]	; (40157c <SystemCoreClockUpdate+0xfc>)
  40150e:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  401510:	4b18      	ldr	r3, [pc, #96]	; (401574 <SystemCoreClockUpdate+0xf4>)
  401512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401514:	f003 0303 	and.w	r3, r3, #3
  401518:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40151a:	4a16      	ldr	r2, [pc, #88]	; (401574 <SystemCoreClockUpdate+0xf4>)
  40151c:	bf07      	ittee	eq
  40151e:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401520:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401522:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401524:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  401526:	4815      	ldr	r0, [pc, #84]	; (40157c <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  401528:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40152c:	6803      	ldr	r3, [r0, #0]
  40152e:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  401532:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401534:	fbb3 f3f2 	udiv	r3, r3, r2
  401538:	6003      	str	r3, [r0, #0]
  40153a:	e7b6      	b.n	4014aa <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40153c:	4a11      	ldr	r2, [pc, #68]	; (401584 <SystemCoreClockUpdate+0x104>)
  40153e:	4b0f      	ldr	r3, [pc, #60]	; (40157c <SystemCoreClockUpdate+0xfc>)
  401540:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401542:	4b0c      	ldr	r3, [pc, #48]	; (401574 <SystemCoreClockUpdate+0xf4>)
  401544:	6a1b      	ldr	r3, [r3, #32]
  401546:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40154a:	2b10      	cmp	r3, #16
  40154c:	d005      	beq.n	40155a <SystemCoreClockUpdate+0xda>
  40154e:	2b20      	cmp	r3, #32
  401550:	d1de      	bne.n	401510 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401552:	4a0b      	ldr	r2, [pc, #44]	; (401580 <SystemCoreClockUpdate+0x100>)
  401554:	4b09      	ldr	r3, [pc, #36]	; (40157c <SystemCoreClockUpdate+0xfc>)
  401556:	601a      	str	r2, [r3, #0]
					break;
  401558:	e7da      	b.n	401510 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40155a:	4a0b      	ldr	r2, [pc, #44]	; (401588 <SystemCoreClockUpdate+0x108>)
  40155c:	4b07      	ldr	r3, [pc, #28]	; (40157c <SystemCoreClockUpdate+0xfc>)
  40155e:	601a      	str	r2, [r3, #0]
					break;
  401560:	e7d6      	b.n	401510 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  401562:	4a06      	ldr	r2, [pc, #24]	; (40157c <SystemCoreClockUpdate+0xfc>)
  401564:	6813      	ldr	r3, [r2, #0]
  401566:	4909      	ldr	r1, [pc, #36]	; (40158c <SystemCoreClockUpdate+0x10c>)
  401568:	fba1 1303 	umull	r1, r3, r1, r3
  40156c:	085b      	lsrs	r3, r3, #1
  40156e:	6013      	str	r3, [r2, #0]
  401570:	4770      	bx	lr
  401572:	bf00      	nop
  401574:	400e0400 	.word	0x400e0400
  401578:	400e1410 	.word	0x400e1410
  40157c:	20000008 	.word	0x20000008
  401580:	00b71b00 	.word	0x00b71b00
  401584:	003d0900 	.word	0x003d0900
  401588:	007a1200 	.word	0x007a1200
  40158c:	aaaaaaab 	.word	0xaaaaaaab

00401590 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  401590:	4b1a      	ldr	r3, [pc, #104]	; (4015fc <system_init_flash+0x6c>)
  401592:	4298      	cmp	r0, r3
  401594:	d914      	bls.n	4015c0 <system_init_flash+0x30>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  401596:	4b1a      	ldr	r3, [pc, #104]	; (401600 <system_init_flash+0x70>)
  401598:	4298      	cmp	r0, r3
  40159a:	d919      	bls.n	4015d0 <system_init_flash+0x40>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  40159c:	4b19      	ldr	r3, [pc, #100]	; (401604 <system_init_flash+0x74>)
  40159e:	4298      	cmp	r0, r3
  4015a0:	d91d      	bls.n	4015de <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  4015a2:	4b19      	ldr	r3, [pc, #100]	; (401608 <system_init_flash+0x78>)
  4015a4:	4298      	cmp	r0, r3
  4015a6:	d921      	bls.n	4015ec <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  4015a8:	4b18      	ldr	r3, [pc, #96]	; (40160c <system_init_flash+0x7c>)
  4015aa:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4015ac:	bf94      	ite	ls
  4015ae:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4015b2:	4b17      	ldrhi	r3, [pc, #92]	; (401610 <system_init_flash+0x80>)
  4015b4:	4a17      	ldr	r2, [pc, #92]	; (401614 <system_init_flash+0x84>)
  4015b6:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4015b8:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4015bc:	6013      	str	r3, [r2, #0]
  4015be:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4015c0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  4015c4:	4a13      	ldr	r2, [pc, #76]	; (401614 <system_init_flash+0x84>)
  4015c6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4015c8:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4015cc:	6013      	str	r3, [r2, #0]
  4015ce:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4015d0:	4b11      	ldr	r3, [pc, #68]	; (401618 <system_init_flash+0x88>)
  4015d2:	4a10      	ldr	r2, [pc, #64]	; (401614 <system_init_flash+0x84>)
  4015d4:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4015d6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4015da:	6013      	str	r3, [r2, #0]
  4015dc:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4015de:	4b0f      	ldr	r3, [pc, #60]	; (40161c <system_init_flash+0x8c>)
  4015e0:	4a0c      	ldr	r2, [pc, #48]	; (401614 <system_init_flash+0x84>)
  4015e2:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4015e4:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4015e8:	6013      	str	r3, [r2, #0]
  4015ea:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4015ec:	4b0c      	ldr	r3, [pc, #48]	; (401620 <system_init_flash+0x90>)
  4015ee:	4a09      	ldr	r2, [pc, #36]	; (401614 <system_init_flash+0x84>)
  4015f0:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4015f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4015f6:	6013      	str	r3, [r2, #0]
  4015f8:	4770      	bx	lr
  4015fa:	bf00      	nop
  4015fc:	01312cff 	.word	0x01312cff
  401600:	026259ff 	.word	0x026259ff
  401604:	039386ff 	.word	0x039386ff
  401608:	04c4b3ff 	.word	0x04c4b3ff
  40160c:	05f5e0ff 	.word	0x05f5e0ff
  401610:	04000500 	.word	0x04000500
  401614:	400e0a00 	.word	0x400e0a00
  401618:	04000100 	.word	0x04000100
  40161c:	04000200 	.word	0x04000200
  401620:	04000300 	.word	0x04000300

00401624 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401624:	4b0a      	ldr	r3, [pc, #40]	; (401650 <_sbrk+0x2c>)
  401626:	681b      	ldr	r3, [r3, #0]
  401628:	b153      	cbz	r3, 401640 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40162a:	4b09      	ldr	r3, [pc, #36]	; (401650 <_sbrk+0x2c>)
  40162c:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40162e:	181a      	adds	r2, r3, r0
  401630:	4908      	ldr	r1, [pc, #32]	; (401654 <_sbrk+0x30>)
  401632:	4291      	cmp	r1, r2
  401634:	db08      	blt.n	401648 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401636:	4610      	mov	r0, r2
  401638:	4a05      	ldr	r2, [pc, #20]	; (401650 <_sbrk+0x2c>)
  40163a:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40163c:	4618      	mov	r0, r3
  40163e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401640:	4a05      	ldr	r2, [pc, #20]	; (401658 <_sbrk+0x34>)
  401642:	4b03      	ldr	r3, [pc, #12]	; (401650 <_sbrk+0x2c>)
  401644:	601a      	str	r2, [r3, #0]
  401646:	e7f0      	b.n	40162a <_sbrk+0x6>
		return (caddr_t) -1;	
  401648:	f04f 30ff 	mov.w	r0, #4294967295
}
  40164c:	4770      	bx	lr
  40164e:	bf00      	nop
  401650:	20000e20 	.word	0x20000e20
  401654:	20027ffc 	.word	0x20027ffc
  401658:	20003ed0 	.word	0x20003ed0

0040165c <_close>:
}

extern int _close(int file)
{
	return -1;
}
  40165c:	f04f 30ff 	mov.w	r0, #4294967295
  401660:	4770      	bx	lr

00401662 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401662:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401666:	604b      	str	r3, [r1, #4]

	return 0;
}
  401668:	2000      	movs	r0, #0
  40166a:	4770      	bx	lr

0040166c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  40166c:	2001      	movs	r0, #1
  40166e:	4770      	bx	lr

00401670 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401670:	2000      	movs	r0, #0
  401672:	4770      	bx	lr

00401674 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401674:	b5f0      	push	{r4, r5, r6, r7, lr}
  401676:	b083      	sub	sp, #12
  401678:	4605      	mov	r5, r0
  40167a:	460c      	mov	r4, r1
	uint32_t val = 0;
  40167c:	2300      	movs	r3, #0
  40167e:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401680:	4b18      	ldr	r3, [pc, #96]	; (4016e4 <usart_serial_getchar+0x70>)
  401682:	4298      	cmp	r0, r3
  401684:	d00a      	beq.n	40169c <usart_serial_getchar+0x28>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401686:	4b18      	ldr	r3, [pc, #96]	; (4016e8 <usart_serial_getchar+0x74>)
  401688:	4298      	cmp	r0, r3
  40168a:	d00f      	beq.n	4016ac <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40168c:	4b17      	ldr	r3, [pc, #92]	; (4016ec <usart_serial_getchar+0x78>)
  40168e:	4298      	cmp	r0, r3
  401690:	d014      	beq.n	4016bc <usart_serial_getchar+0x48>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401692:	4b17      	ldr	r3, [pc, #92]	; (4016f0 <usart_serial_getchar+0x7c>)
  401694:	429d      	cmp	r5, r3
  401696:	d01b      	beq.n	4016d0 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401698:	b003      	add	sp, #12
  40169a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  40169c:	461f      	mov	r7, r3
  40169e:	4e15      	ldr	r6, [pc, #84]	; (4016f4 <usart_serial_getchar+0x80>)
  4016a0:	4621      	mov	r1, r4
  4016a2:	4638      	mov	r0, r7
  4016a4:	47b0      	blx	r6
  4016a6:	2800      	cmp	r0, #0
  4016a8:	d1fa      	bne.n	4016a0 <usart_serial_getchar+0x2c>
  4016aa:	e7f2      	b.n	401692 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  4016ac:	461e      	mov	r6, r3
  4016ae:	4d11      	ldr	r5, [pc, #68]	; (4016f4 <usart_serial_getchar+0x80>)
  4016b0:	4621      	mov	r1, r4
  4016b2:	4630      	mov	r0, r6
  4016b4:	47a8      	blx	r5
  4016b6:	2800      	cmp	r0, #0
  4016b8:	d1fa      	bne.n	4016b0 <usart_serial_getchar+0x3c>
  4016ba:	e7ed      	b.n	401698 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  4016bc:	461e      	mov	r6, r3
  4016be:	4d0e      	ldr	r5, [pc, #56]	; (4016f8 <usart_serial_getchar+0x84>)
  4016c0:	a901      	add	r1, sp, #4
  4016c2:	4630      	mov	r0, r6
  4016c4:	47a8      	blx	r5
  4016c6:	2800      	cmp	r0, #0
  4016c8:	d1fa      	bne.n	4016c0 <usart_serial_getchar+0x4c>
		*data = (uint8_t)(val & 0xFF);
  4016ca:	9b01      	ldr	r3, [sp, #4]
  4016cc:	7023      	strb	r3, [r4, #0]
  4016ce:	e7e3      	b.n	401698 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  4016d0:	461e      	mov	r6, r3
  4016d2:	4d09      	ldr	r5, [pc, #36]	; (4016f8 <usart_serial_getchar+0x84>)
  4016d4:	a901      	add	r1, sp, #4
  4016d6:	4630      	mov	r0, r6
  4016d8:	47a8      	blx	r5
  4016da:	2800      	cmp	r0, #0
  4016dc:	d1fa      	bne.n	4016d4 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
  4016de:	9b01      	ldr	r3, [sp, #4]
  4016e0:	7023      	strb	r3, [r4, #0]
}
  4016e2:	e7d9      	b.n	401698 <usart_serial_getchar+0x24>
  4016e4:	400e0600 	.word	0x400e0600
  4016e8:	400e0800 	.word	0x400e0800
  4016ec:	40024000 	.word	0x40024000
  4016f0:	40028000 	.word	0x40028000
  4016f4:	00401393 	.word	0x00401393
  4016f8:	004013b9 	.word	0x004013b9

004016fc <usart_serial_putchar>:
{
  4016fc:	b570      	push	{r4, r5, r6, lr}
  4016fe:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  401700:	4b18      	ldr	r3, [pc, #96]	; (401764 <usart_serial_putchar+0x68>)
  401702:	4298      	cmp	r0, r3
  401704:	d00a      	beq.n	40171c <usart_serial_putchar+0x20>
	if (UART1 == (Uart*)p_usart) {
  401706:	4b18      	ldr	r3, [pc, #96]	; (401768 <usart_serial_putchar+0x6c>)
  401708:	4298      	cmp	r0, r3
  40170a:	d010      	beq.n	40172e <usart_serial_putchar+0x32>
	if (USART0 == p_usart) {
  40170c:	4b17      	ldr	r3, [pc, #92]	; (40176c <usart_serial_putchar+0x70>)
  40170e:	4298      	cmp	r0, r3
  401710:	d016      	beq.n	401740 <usart_serial_putchar+0x44>
	if (USART1 == p_usart) {
  401712:	4b17      	ldr	r3, [pc, #92]	; (401770 <usart_serial_putchar+0x74>)
  401714:	4298      	cmp	r0, r3
  401716:	d01c      	beq.n	401752 <usart_serial_putchar+0x56>
	return 0;
  401718:	2000      	movs	r0, #0
}
  40171a:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40171c:	461e      	mov	r6, r3
  40171e:	4d15      	ldr	r5, [pc, #84]	; (401774 <usart_serial_putchar+0x78>)
  401720:	4621      	mov	r1, r4
  401722:	4630      	mov	r0, r6
  401724:	47a8      	blx	r5
  401726:	2800      	cmp	r0, #0
  401728:	d1fa      	bne.n	401720 <usart_serial_putchar+0x24>
		return 1;
  40172a:	2001      	movs	r0, #1
  40172c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40172e:	461e      	mov	r6, r3
  401730:	4d10      	ldr	r5, [pc, #64]	; (401774 <usart_serial_putchar+0x78>)
  401732:	4621      	mov	r1, r4
  401734:	4630      	mov	r0, r6
  401736:	47a8      	blx	r5
  401738:	2800      	cmp	r0, #0
  40173a:	d1fa      	bne.n	401732 <usart_serial_putchar+0x36>
		return 1;
  40173c:	2001      	movs	r0, #1
  40173e:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  401740:	461e      	mov	r6, r3
  401742:	4d0d      	ldr	r5, [pc, #52]	; (401778 <usart_serial_putchar+0x7c>)
  401744:	4621      	mov	r1, r4
  401746:	4630      	mov	r0, r6
  401748:	47a8      	blx	r5
  40174a:	2800      	cmp	r0, #0
  40174c:	d1fa      	bne.n	401744 <usart_serial_putchar+0x48>
		return 1;
  40174e:	2001      	movs	r0, #1
  401750:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  401752:	461e      	mov	r6, r3
  401754:	4d08      	ldr	r5, [pc, #32]	; (401778 <usart_serial_putchar+0x7c>)
  401756:	4621      	mov	r1, r4
  401758:	4630      	mov	r0, r6
  40175a:	47a8      	blx	r5
  40175c:	2800      	cmp	r0, #0
  40175e:	d1fa      	bne.n	401756 <usart_serial_putchar+0x5a>
		return 1;
  401760:	2001      	movs	r0, #1
  401762:	bd70      	pop	{r4, r5, r6, pc}
  401764:	400e0600 	.word	0x400e0600
  401768:	400e0800 	.word	0x400e0800
  40176c:	40024000 	.word	0x40024000
  401770:	40028000 	.word	0x40028000
  401774:	00401383 	.word	0x00401383
  401778:	004013a5 	.word	0x004013a5

0040177c <configure_lcd>:
char sPresence_sts[10];

struct ili93xx_opt_t g_ili93xx_display_opt;

void configure_lcd()
{
  40177c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  401780:	200a      	movs	r0, #10
  401782:	4b1e      	ldr	r3, [pc, #120]	; (4017fc <configure_lcd+0x80>)
  401784:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  401786:	4c1e      	ldr	r4, [pc, #120]	; (401800 <configure_lcd+0x84>)
  401788:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  40178c:	2101      	movs	r1, #1
  40178e:	4620      	mov	r0, r4
  401790:	4b1c      	ldr	r3, [pc, #112]	; (401804 <configure_lcd+0x88>)
  401792:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  401794:	4a1c      	ldr	r2, [pc, #112]	; (401808 <configure_lcd+0x8c>)
  401796:	2101      	movs	r1, #1
  401798:	4620      	mov	r0, r4
  40179a:	4b1c      	ldr	r3, [pc, #112]	; (40180c <configure_lcd+0x90>)
  40179c:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  40179e:	4a1c      	ldr	r2, [pc, #112]	; (401810 <configure_lcd+0x94>)
  4017a0:	2101      	movs	r1, #1
  4017a2:	4620      	mov	r0, r4
  4017a4:	4b1b      	ldr	r3, [pc, #108]	; (401814 <configure_lcd+0x98>)
  4017a6:	4798      	blx	r3
	| SMC_CYCLE_NRD_CYCLE(22));
	
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  4017a8:	2203      	movs	r2, #3
  4017aa:	2101      	movs	r1, #1
  4017ac:	4620      	mov	r0, r4
  4017ae:	4b1a      	ldr	r3, [pc, #104]	; (401818 <configure_lcd+0x9c>)
  4017b0:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);

	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  4017b2:	4d1a      	ldr	r5, [pc, #104]	; (40181c <configure_lcd+0xa0>)
  4017b4:	26f0      	movs	r6, #240	; 0xf0
  4017b6:	602e      	str	r6, [r5, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  4017b8:	f44f 77a0 	mov.w	r7, #320	; 0x140
  4017bc:	606f      	str	r7, [r5, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  4017be:	2400      	movs	r4, #0
  4017c0:	60ac      	str	r4, [r5, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  4017c2:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  4017c6:	f8c5 800c 	str.w	r8, [r5, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  4017ca:	4b15      	ldr	r3, [pc, #84]	; (401820 <configure_lcd+0xa4>)
  4017cc:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  4017ce:	4628      	mov	r0, r5
  4017d0:	4b14      	ldr	r3, [pc, #80]	; (401824 <configure_lcd+0xa8>)
  4017d2:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  4017d4:	2008      	movs	r0, #8
  4017d6:	4b14      	ldr	r3, [pc, #80]	; (401828 <configure_lcd+0xac>)
  4017d8:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  4017da:	4640      	mov	r0, r8
  4017dc:	4b13      	ldr	r3, [pc, #76]	; (40182c <configure_lcd+0xb0>)
  4017de:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  4017e0:	463b      	mov	r3, r7
  4017e2:	4632      	mov	r2, r6
  4017e4:	4621      	mov	r1, r4
  4017e6:	4620      	mov	r0, r4
  4017e8:	4d11      	ldr	r5, [pc, #68]	; (401830 <configure_lcd+0xb4>)
  4017ea:	47a8      	blx	r5
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  4017ec:	4b11      	ldr	r3, [pc, #68]	; (401834 <configure_lcd+0xb8>)
  4017ee:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  4017f0:	4621      	mov	r1, r4
  4017f2:	4620      	mov	r0, r4
  4017f4:	4b10      	ldr	r3, [pc, #64]	; (401838 <configure_lcd+0xbc>)
  4017f6:	4798      	blx	r3
  4017f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4017fc:	004012f9 	.word	0x004012f9
  401800:	400e0000 	.word	0x400e0000
  401804:	00400ac5 	.word	0x00400ac5
  401808:	0a0a0404 	.word	0x0a0a0404
  40180c:	00400acb 	.word	0x00400acb
  401810:	0016000a 	.word	0x0016000a
  401814:	00400ad3 	.word	0x00400ad3
  401818:	00400adb 	.word	0x00400adb
  40181c:	20000e84 	.word	0x20000e84
  401820:	00400221 	.word	0x00400221
  401824:	00400569 	.word	0x00400569
  401828:	004001c5 	.word	0x004001c5
  40182c:	00400481 	.word	0x00400481
  401830:	004008c9 	.word	0x004008c9
  401834:	0040044d 	.word	0x0040044d
  401838:	00400541 	.word	0x00400541

0040183c <PWM_init>:

/* Rotina de inicializao do PWM */
void PWM_init(void)
{
	// disable the PIO (peripheral controls the pin)
	PIOA->PIO_PDR = PIO_PDR_P19;
  40183c:	4b0f      	ldr	r3, [pc, #60]	; (40187c <PWM_init+0x40>)
  40183e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401842:	605a      	str	r2, [r3, #4]
	// select alternate function B (PWML0) for pin PA19
	PIOA->PIO_ABCDSR[0] |= PIO_ABCDSR_P19;
  401844:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401846:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
  40184a:	671a      	str	r2, [r3, #112]	; 0x70
	PIOA->PIO_ABCDSR[1] &= ~PIO_ABCDSR_P19;
  40184c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40184e:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
  401852:	675a      	str	r2, [r3, #116]	; 0x74
	// Enable the PWM peripheral from the Power Manger
	PMC->PMC_PCER0 = (1 << ID_PWM);
  401854:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  401858:	f5a3 6320 	sub.w	r3, r3, #2560	; 0xa00
  40185c:	611a      	str	r2, [r3, #16]
	// Select the Clock to run at the MCK (4MHz)
	PWM->PWM_CH_NUM[0].PWM_CMR = PWM_CMR_CPRE_MCK;
  40185e:	4b08      	ldr	r3, [pc, #32]	; (401880 <PWM_init+0x44>)
  401860:	2200      	movs	r2, #0
  401862:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	// select the period 10msec
	PWM->PWM_CH_NUM[0].PWM_CPRD = 4096;// freq em khz
  401866:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  40186a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	// select the duty cycle
	PWM->PWM_CH_NUM[0].PWM_CDTY = 3500;
  40186e:	f640 52ac 	movw	r2, #3500	; 0xdac
  401872:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
	// enable the channel
	PWM->PWM_ENA = PWM_ENA_CHID0;
  401876:	2201      	movs	r2, #1
  401878:	605a      	str	r2, [r3, #4]
  40187a:	4770      	bx	lr
  40187c:	400e0e00 	.word	0x400e0e00
  401880:	40020000 	.word	0x40020000

00401884 <UART_init>:
}

/* Rotina de inicializao do UART */
void UART_init()
{
  401884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401888:	b084      	sub	sp, #16
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40188a:	f8df 808c 	ldr.w	r8, [pc, #140]	; 401918 <UART_init+0x94>
  40188e:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  401892:	4c16      	ldr	r4, [pc, #88]	; (4018ec <UART_init+0x68>)
  401894:	6823      	ldr	r3, [r4, #0]
  401896:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  401898:	68a3      	ldr	r3, [r4, #8]
  40189a:	9303      	str	r3, [sp, #12]
  40189c:	2008      	movs	r0, #8
  40189e:	4f14      	ldr	r7, [pc, #80]	; (4018f0 <UART_init+0x6c>)
  4018a0:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  4018a2:	4d14      	ldr	r5, [pc, #80]	; (4018f4 <UART_init+0x70>)
  4018a4:	a901      	add	r1, sp, #4
  4018a6:	4628      	mov	r0, r5
  4018a8:	4e13      	ldr	r6, [pc, #76]	; (4018f8 <UART_init+0x74>)
  4018aa:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4018ac:	4b13      	ldr	r3, [pc, #76]	; (4018fc <UART_init+0x78>)
  4018ae:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4018b0:	4a13      	ldr	r2, [pc, #76]	; (401900 <UART_init+0x7c>)
  4018b2:	4b14      	ldr	r3, [pc, #80]	; (401904 <UART_init+0x80>)
  4018b4:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4018b6:	4a14      	ldr	r2, [pc, #80]	; (401908 <UART_init+0x84>)
  4018b8:	4b14      	ldr	r3, [pc, #80]	; (40190c <UART_init+0x88>)
  4018ba:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4018bc:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  4018c0:	6823      	ldr	r3, [r4, #0]
  4018c2:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  4018c4:	68a3      	ldr	r3, [r4, #8]
  4018c6:	9303      	str	r3, [sp, #12]
  4018c8:	2008      	movs	r0, #8
  4018ca:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  4018cc:	a901      	add	r1, sp, #4
  4018ce:	4628      	mov	r0, r5
  4018d0:	47b0      	blx	r6
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4018d2:	4d0f      	ldr	r5, [pc, #60]	; (401910 <UART_init+0x8c>)
  4018d4:	682b      	ldr	r3, [r5, #0]
  4018d6:	2100      	movs	r1, #0
  4018d8:	6898      	ldr	r0, [r3, #8]
  4018da:	4c0e      	ldr	r4, [pc, #56]	; (401914 <UART_init+0x90>)
  4018dc:	47a0      	blx	r4
	setbuf(stdin, NULL);
  4018de:	682b      	ldr	r3, [r5, #0]
  4018e0:	2100      	movs	r1, #0
  4018e2:	6858      	ldr	r0, [r3, #4]
  4018e4:	47a0      	blx	r4
		.paritytype = CONF_UART_PARITY,
		.stopbits = CONF_UART_STOP_BITS
	};
	usart_serial_init(CONF_UART, &usart_options);
	stdio_serial_init((Usart *)CONF_UART, &usart_options);
}
  4018e6:	b004      	add	sp, #16
  4018e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4018ec:	2000000c 	.word	0x2000000c
  4018f0:	004012f9 	.word	0x004012f9
  4018f4:	400e0600 	.word	0x400e0600
  4018f8:	0040134d 	.word	0x0040134d
  4018fc:	20000e60 	.word	0x20000e60
  401900:	004016fd 	.word	0x004016fd
  401904:	20000e5c 	.word	0x20000e5c
  401908:	00401675 	.word	0x00401675
  40190c:	20000e58 	.word	0x20000e58
  401910:	2000001c 	.word	0x2000001c
  401914:	00401fc9 	.word	0x00401fc9
  401918:	07270e00 	.word	0x07270e00

0040191c <presence_cfg>:

/* Configurao da Interrupo - Sensor de Presena */
void presence_cfg()
{
  40191c:	b530      	push	{r4, r5, lr}
  40191e:	b083      	sub	sp, #12
	pio_set_input(PIOB, PIO_PB3, PIO_PULLUP | PIO_DEBOUNCE);
  401920:	4c0d      	ldr	r4, [pc, #52]	; (401958 <presence_cfg+0x3c>)
  401922:	2209      	movs	r2, #9
  401924:	2108      	movs	r1, #8
  401926:	4620      	mov	r0, r4
  401928:	4b0c      	ldr	r3, [pc, #48]	; (40195c <presence_cfg+0x40>)
  40192a:	4798      	blx	r3
	pio_handler_set(PIOB, ID_PIOB, PIO_PB3, PIO_IT_RISE_EDGE, presence_interrupt);
  40192c:	4b0c      	ldr	r3, [pc, #48]	; (401960 <presence_cfg+0x44>)
  40192e:	9300      	str	r3, [sp, #0]
  401930:	2370      	movs	r3, #112	; 0x70
  401932:	2208      	movs	r2, #8
  401934:	210c      	movs	r1, #12
  401936:	4620      	mov	r0, r4
  401938:	4d0a      	ldr	r5, [pc, #40]	; (401964 <presence_cfg+0x48>)
  40193a:	47a8      	blx	r5
	pio_enable_interrupt(PIOB, PIO_PB3);
  40193c:	2108      	movs	r1, #8
  40193e:	4620      	mov	r0, r4
  401940:	4b09      	ldr	r3, [pc, #36]	; (401968 <presence_cfg+0x4c>)
  401942:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401944:	4b09      	ldr	r3, [pc, #36]	; (40196c <presence_cfg+0x50>)
  401946:	22e0      	movs	r2, #224	; 0xe0
  401948:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40194c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401950:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority (PIOB_IRQn,14);
	NVIC_EnableIRQ(PIOB_IRQn);
}
  401952:	b003      	add	sp, #12
  401954:	bd30      	pop	{r4, r5, pc}
  401956:	bf00      	nop
  401958:	400e1000 	.word	0x400e1000
  40195c:	00400e3d 	.word	0x00400e3d
  401960:	00401c8d 	.word	0x00401c8d
  401964:	00401165 	.word	0x00401165
  401968:	00400ec3 	.word	0x00400ec3
  40196c:	e000e100 	.word	0xe000e100

00401970 <configure_adc>:

void configure_adc(void)
{
  401970:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_ADC);
  401972:	201d      	movs	r0, #29
  401974:	4b16      	ldr	r3, [pc, #88]	; (4019d0 <configure_adc+0x60>)
  401976:	4798      	blx	r3
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  401978:	4c16      	ldr	r4, [pc, #88]	; (4019d4 <configure_adc+0x64>)
  40197a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  40197e:	4a16      	ldr	r2, [pc, #88]	; (4019d8 <configure_adc+0x68>)
  401980:	4916      	ldr	r1, [pc, #88]	; (4019dc <configure_adc+0x6c>)
  401982:	4620      	mov	r0, r4
  401984:	4d16      	ldr	r5, [pc, #88]	; (4019e0 <configure_adc+0x70>)
  401986:	47a8      	blx	r5
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  401988:	2302      	movs	r3, #2
  40198a:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  40198e:	210f      	movs	r1, #15
  401990:	4620      	mov	r0, r4
  401992:	4d14      	ldr	r5, [pc, #80]	; (4019e4 <configure_adc+0x74>)
  401994:	47a8      	blx	r5
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  401996:	2200      	movs	r2, #0
  401998:	4611      	mov	r1, r2
  40199a:	4620      	mov	r0, r4
  40199c:	4b12      	ldr	r3, [pc, #72]	; (4019e8 <configure_adc+0x78>)
  40199e:	4798      	blx	r3
	adc_enable_channel(ADC, ADC_CHANNEL);		//OK
  4019a0:	2105      	movs	r1, #5
  4019a2:	4620      	mov	r0, r4
  4019a4:	4d11      	ldr	r5, [pc, #68]	; (4019ec <configure_adc+0x7c>)
  4019a6:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_L);		//
  4019a8:	210c      	movs	r1, #12
  4019aa:	4620      	mov	r0, r4
  4019ac:	47a8      	blx	r5
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4019ae:	4b10      	ldr	r3, [pc, #64]	; (4019f0 <configure_adc+0x80>)
  4019b0:	2200      	movs	r2, #0
  4019b2:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4019b6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4019ba:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority(ADC_IRQn, 16);	//16
	NVIC_EnableIRQ(ADC_IRQn);
//	adc_enable_interrupt(ADC, ADC_IER_DRDY);	//Funciona
	adc_enable_interrupt(ADC, ADC_ISR_EOC12);		// funciona
  4019bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4019c0:	4620      	mov	r0, r4
  4019c2:	4d0c      	ldr	r5, [pc, #48]	; (4019f4 <configure_adc+0x84>)
  4019c4:	47a8      	blx	r5
 	adc_enable_interrupt(ADC, ADC_ISR_EOC5);			// funciona
  4019c6:	2120      	movs	r1, #32
  4019c8:	4620      	mov	r0, r4
  4019ca:	47a8      	blx	r5
  4019cc:	bd38      	pop	{r3, r4, r5, pc}
  4019ce:	bf00      	nop
  4019d0:	004012f9 	.word	0x004012f9
  4019d4:	40038000 	.word	0x40038000
  4019d8:	0061a800 	.word	0x0061a800
  4019dc:	07270e00 	.word	0x07270e00
  4019e0:	00400a41 	.word	0x00400a41
  4019e4:	00400a83 	.word	0x00400a83
  4019e8:	00400a75 	.word	0x00400a75
  4019ec:	00400aa5 	.word	0x00400aa5
  4019f0:	e000e100 	.word	0xe000e100
  4019f4:	00400abd 	.word	0x00400abd

004019f8 <main>:
// 			if (Actual_Luminosity<0)			Actual_Luminosity = 0;
    	}
}

int main (void)
{
  4019f8:	b500      	push	{lr}
  4019fa:	b085      	sub	sp, #20
	unsigned char key_input;
	/* Chamada de rotinas de inicializao */
	sysclk_init();
  4019fc:	4b2f      	ldr	r3, [pc, #188]	; (401abc <main+0xc4>)
  4019fe:	4798      	blx	r3
	board_init();
  401a00:	4b2f      	ldr	r3, [pc, #188]	; (401ac0 <main+0xc8>)
  401a02:	4798      	blx	r3
	configure_lcd();
  401a04:	4b2f      	ldr	r3, [pc, #188]	; (401ac4 <main+0xcc>)
  401a06:	4798      	blx	r3
	configure_adc();
  401a08:	4b2f      	ldr	r3, [pc, #188]	; (401ac8 <main+0xd0>)
  401a0a:	4798      	blx	r3
	PWM_init();
  401a0c:	4b2f      	ldr	r3, [pc, #188]	; (401acc <main+0xd4>)
  401a0e:	4798      	blx	r3
	UART_init();
  401a10:	4b2f      	ldr	r3, [pc, #188]	; (401ad0 <main+0xd8>)
  401a12:	4798      	blx	r3
	presence_cfg();
  401a14:	4b2f      	ldr	r3, [pc, #188]	; (401ad4 <main+0xdc>)
  401a16:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC);
  401a18:	2017      	movs	r0, #23
  401a1a:	4b2f      	ldr	r3, [pc, #188]	; (401ad8 <main+0xe0>)
  401a1c:	4798      	blx	r3
	tc_find_mck_divisor( freq_desejada, ul_sysclk, &ul_div, &ul_tcclks,	BOARD_MCK);
  401a1e:	4d2f      	ldr	r5, [pc, #188]	; (401adc <main+0xe4>)
  401a20:	9500      	str	r5, [sp, #0]
  401a22:	ab03      	add	r3, sp, #12
  401a24:	aa02      	add	r2, sp, #8
  401a26:	4629      	mov	r1, r5
  401a28:	2001      	movs	r0, #1
  401a2a:	4c2d      	ldr	r4, [pc, #180]	; (401ae0 <main+0xe8>)
  401a2c:	47a0      	blx	r4
	tc_init(TC, CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  401a2e:	4c2d      	ldr	r4, [pc, #180]	; (401ae4 <main+0xec>)
  401a30:	9a03      	ldr	r2, [sp, #12]
  401a32:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401a36:	2100      	movs	r1, #0
  401a38:	4620      	mov	r0, r4
  401a3a:	4b2b      	ldr	r3, [pc, #172]	; (401ae8 <main+0xf0>)
  401a3c:	4798      	blx	r3
	tc_write_rc(TC, CHANNEL, counts);
  401a3e:	9a02      	ldr	r2, [sp, #8]
  401a40:	fbb5 f2f2 	udiv	r2, r5, r2
  401a44:	2100      	movs	r1, #0
  401a46:	4620      	mov	r0, r4
  401a48:	4b28      	ldr	r3, [pc, #160]	; (401aec <main+0xf4>)
  401a4a:	4798      	blx	r3
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401a4c:	4b28      	ldr	r3, [pc, #160]	; (401af0 <main+0xf8>)
  401a4e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  401a52:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401a56:	2550      	movs	r5, #80	; 0x50
  401a58:	f883 5317 	strb.w	r5, [r3, #791]	; 0x317
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401a5c:	601a      	str	r2, [r3, #0]
	tc_enable_interrupt(TC,	CHANNEL, TC_IER_CPCS);
  401a5e:	2210      	movs	r2, #16
  401a60:	2100      	movs	r1, #0
  401a62:	4620      	mov	r0, r4
  401a64:	4b23      	ldr	r3, [pc, #140]	; (401af4 <main+0xfc>)
  401a66:	4798      	blx	r3
	tc_start(TC, CHANNEL);
  401a68:	2100      	movs	r1, #0
  401a6a:	4620      	mov	r0, r4
  401a6c:	4b22      	ldr	r3, [pc, #136]	; (401af8 <main+0x100>)
  401a6e:	4798      	blx	r3
	tc_config(1);
	
	/* Draw text on the LCD */
	ili93xx_set_foreground_color(COLOR_BLACK);
  401a70:	2000      	movs	r0, #0
  401a72:	4b22      	ldr	r3, [pc, #136]	; (401afc <main+0x104>)
  401a74:	4798      	blx	r3
	ili93xx_draw_string(10,  20, (uint8_t *)" Duty  Cycle: ");
  401a76:	4a22      	ldr	r2, [pc, #136]	; (401b00 <main+0x108>)
  401a78:	2114      	movs	r1, #20
  401a7a:	200a      	movs	r0, #10
  401a7c:	4c21      	ldr	r4, [pc, #132]	; (401b04 <main+0x10c>)
  401a7e:	47a0      	blx	r4
	ili93xx_draw_string(10,  50, (uint8_t *)" Temperature: ");
  401a80:	4a21      	ldr	r2, [pc, #132]	; (401b08 <main+0x110>)
  401a82:	2132      	movs	r1, #50	; 0x32
  401a84:	200a      	movs	r0, #10
  401a86:	47a0      	blx	r4
	ili93xx_draw_string(10,  80, (uint8_t *)"    Humidity: ");
  401a88:	4a20      	ldr	r2, [pc, #128]	; (401b0c <main+0x114>)
  401a8a:	4629      	mov	r1, r5
  401a8c:	200a      	movs	r0, #10
  401a8e:	47a0      	blx	r4
	ili93xx_draw_string(10, 110, (uint8_t *)"     G. Hum.: ");
  401a90:	4a1f      	ldr	r2, [pc, #124]	; (401b10 <main+0x118>)
  401a92:	216e      	movs	r1, #110	; 0x6e
  401a94:	200a      	movs	r0, #10
  401a96:	47a0      	blx	r4
	ili93xx_draw_string(10, 140, (uint8_t *)"    Stand-By: ");
  401a98:	4a1e      	ldr	r2, [pc, #120]	; (401b14 <main+0x11c>)
  401a9a:	218c      	movs	r1, #140	; 0x8c
  401a9c:	200a      	movs	r0, #10
  401a9e:	47a0      	blx	r4
	ili93xx_draw_string(10, 170, (uint8_t *)"Luminosidade: ");
  401aa0:	4a1d      	ldr	r2, [pc, #116]	; (401b18 <main+0x120>)
  401aa2:	21aa      	movs	r1, #170	; 0xaa
  401aa4:	200a      	movs	r0, #10
  401aa6:	47a0      	blx	r4
	ili93xx_draw_string(10, 200, (uint8_t *)"  Sts. Bomba: ");
  401aa8:	4a1c      	ldr	r2, [pc, #112]	; (401b1c <main+0x124>)
  401aaa:	21c8      	movs	r1, #200	; 0xc8
  401aac:	200a      	movs	r0, #10
  401aae:	47a0      	blx	r4
	ili93xx_draw_string(10, 230, (uint8_t *)"    Presence: ");
  401ab0:	4a1b      	ldr	r2, [pc, #108]	; (401b20 <main+0x128>)
  401ab2:	21e6      	movs	r1, #230	; 0xe6
  401ab4:	200a      	movs	r0, #10
  401ab6:	47a0      	blx	r4
  401ab8:	e7fe      	b.n	401ab8 <main+0xc0>
  401aba:	bf00      	nop
  401abc:	00400b8d 	.word	0x00400b8d
  401ac0:	00400bf1 	.word	0x00400bf1
  401ac4:	0040177d 	.word	0x0040177d
  401ac8:	00401971 	.word	0x00401971
  401acc:	0040183d 	.word	0x0040183d
  401ad0:	00401885 	.word	0x00401885
  401ad4:	0040191d 	.word	0x0040191d
  401ad8:	004012f9 	.word	0x004012f9
  401adc:	07270e00 	.word	0x07270e00
  401ae0:	00400b1b 	.word	0x00400b1b
  401ae4:	40010000 	.word	0x40010000
  401ae8:	00400ae3 	.word	0x00400ae3
  401aec:	00400b03 	.word	0x00400b03
  401af0:	e000e100 	.word	0xe000e100
  401af4:	00400b0b 	.word	0x00400b0b
  401af8:	00400afb 	.word	0x00400afb
  401afc:	00400481 	.word	0x00400481
  401b00:	00408b34 	.word	0x00408b34
  401b04:	00400991 	.word	0x00400991
  401b08:	00408b44 	.word	0x00408b44
  401b0c:	00408b54 	.word	0x00408b54
  401b10:	00408b64 	.word	0x00408b64
  401b14:	00408b74 	.word	0x00408b74
  401b18:	00408b84 	.word	0x00408b84
  401b1c:	00408b94 	.word	0x00408b94
  401b20:	00408ba4 	.word	0x00408ba4

00401b24 <bomba_control>:
	bluetooth_update();
}

void bomba_control(void)
{
	if (Actual_Humidity > TERRA_MAX)
  401b24:	4b11      	ldr	r3, [pc, #68]	; (401b6c <bomba_control+0x48>)
  401b26:	681b      	ldr	r3, [r3, #0]
  401b28:	2b5f      	cmp	r3, #95	; 0x5f
  401b2a:	d907      	bls.n	401b3c <bomba_control+0x18>
	{
		PWM->PWM_CH_NUM[0].PWM_CDTYUPD = BOMBA_Off;
  401b2c:	f640 71ff 	movw	r1, #4095	; 0xfff
  401b30:	4a0f      	ldr	r2, [pc, #60]	; (401b70 <bomba_control+0x4c>)
  401b32:	f8c2 1208 	str.w	r1, [r2, #520]	; 0x208
		uCNTbmb = 0;
  401b36:	2100      	movs	r1, #0
  401b38:	4a0e      	ldr	r2, [pc, #56]	; (401b74 <bomba_control+0x50>)
  401b3a:	8011      	strh	r1, [r2, #0]
	}
	if ((Actual_Humidity >= TERRA_ENX) && (Actual_Humidity < TERRA_MAX))	PWM->PWM_CH_NUM[0].PWM_CDTYUPD = BOMBA_Low;
  401b3c:	f1a3 0250 	sub.w	r2, r3, #80	; 0x50
  401b40:	2a0e      	cmp	r2, #14
  401b42:	d804      	bhi.n	401b4e <bomba_control+0x2a>
  401b44:	f640 21ab 	movw	r1, #2731	; 0xaab
  401b48:	4a09      	ldr	r2, [pc, #36]	; (401b70 <bomba_control+0x4c>)
  401b4a:	f8c2 1208 	str.w	r1, [r2, #520]	; 0x208
	if (Actual_Humidity < TERRA_UMID)	PWM->PWM_CH_NUM[0].PWM_CDTYUPD = BOMBA_Med;
  401b4e:	2b27      	cmp	r3, #39	; 0x27
  401b50:	d804      	bhi.n	401b5c <bomba_control+0x38>
  401b52:	f240 5155 	movw	r1, #1365	; 0x555
  401b56:	4a06      	ldr	r2, [pc, #24]	; (401b70 <bomba_control+0x4c>)
  401b58:	f8c2 1208 	str.w	r1, [r2, #520]	; 0x208
	if (Actual_Humidity < TERRA_SECA)	PWM->PWM_CH_NUM[0].PWM_CDTYUPD = BOMBA_Max;
  401b5c:	2b13      	cmp	r3, #19
  401b5e:	d803      	bhi.n	401b68 <bomba_control+0x44>
  401b60:	2200      	movs	r2, #0
  401b62:	4b03      	ldr	r3, [pc, #12]	; (401b70 <bomba_control+0x4c>)
  401b64:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  401b68:	4770      	bx	lr
  401b6a:	bf00      	nop
  401b6c:	20000ea4 	.word	0x20000ea4
  401b70:	40020000 	.word	0x40020000
  401b74:	20000e9c 	.word	0x20000e9c

00401b78 <ADC_Handler>:
{	
  401b78:	b508      	push	{r3, lr}
    	if (/*(adc_get_channel_status(ADC, ADC_CHANNEL)*/adc_get_status(ADC) & ADC_ISR_EOC5) /*== ADC_ISR_EOC5)*/
  401b7a:	4817      	ldr	r0, [pc, #92]	; (401bd8 <ADC_Handler+0x60>)
  401b7c:	4b17      	ldr	r3, [pc, #92]	; (401bdc <ADC_Handler+0x64>)
  401b7e:	4798      	blx	r3
  401b80:	f010 0f20 	tst.w	r0, #32
  401b84:	d01a      	beq.n	401bbc <ADC_Handler+0x44>
    		Actual_Humidity = (MAX_DIGITAL_AD - adc_get_channel_value(ADC, ADC_CHANNEL))/10;
  401b86:	2105      	movs	r1, #5
  401b88:	4813      	ldr	r0, [pc, #76]	; (401bd8 <ADC_Handler+0x60>)
  401b8a:	4b15      	ldr	r3, [pc, #84]	; (401be0 <ADC_Handler+0x68>)
  401b8c:	4798      	blx	r3
  401b8e:	f5c0 607f 	rsb	r0, r0, #4080	; 0xff0
  401b92:	300f      	adds	r0, #15
  401b94:	4b13      	ldr	r3, [pc, #76]	; (401be4 <ADC_Handler+0x6c>)
  401b96:	fba3 3000 	umull	r3, r0, r3, r0
  401b9a:	08c0      	lsrs	r0, r0, #3
    		if (Actual_Humidity>100)			Actual_Humidity = 100;
  401b9c:	2864      	cmp	r0, #100	; 0x64
  401b9e:	d806      	bhi.n	401bae <ADC_Handler+0x36>
    		Actual_Humidity = (MAX_DIGITAL_AD - adc_get_channel_value(ADC, ADC_CHANNEL))/10;
  401ba0:	4b11      	ldr	r3, [pc, #68]	; (401be8 <ADC_Handler+0x70>)
  401ba2:	6018      	str	r0, [r3, #0]
    		if (uCNTsampl>TEMPO_AMOSTRAGEM)		bomba_control();	//Chama Controle da Bomba
  401ba4:	4b11      	ldr	r3, [pc, #68]	; (401bec <ADC_Handler+0x74>)
  401ba6:	881b      	ldrh	r3, [r3, #0]
  401ba8:	2b0a      	cmp	r3, #10
  401baa:	d804      	bhi.n	401bb6 <ADC_Handler+0x3e>
  401bac:	bd08      	pop	{r3, pc}
    		if (Actual_Humidity>100)			Actual_Humidity = 100;
  401bae:	2264      	movs	r2, #100	; 0x64
  401bb0:	4b0d      	ldr	r3, [pc, #52]	; (401be8 <ADC_Handler+0x70>)
  401bb2:	601a      	str	r2, [r3, #0]
  401bb4:	e7f6      	b.n	401ba4 <ADC_Handler+0x2c>
    		if (uCNTsampl>TEMPO_AMOSTRAGEM)		bomba_control();	//Chama Controle da Bomba
  401bb6:	4b0e      	ldr	r3, [pc, #56]	; (401bf0 <ADC_Handler+0x78>)
  401bb8:	4798      	blx	r3
  401bba:	bd08      	pop	{r3, pc}
    	else if (/*(adc_get_channel_status(ADC, ADC_CHANNEL_L)*/adc_get_status(ADC) & ADC_ISR_EOC12) /*== ADC_ISR_EOC12)*/
  401bbc:	4806      	ldr	r0, [pc, #24]	; (401bd8 <ADC_Handler+0x60>)
  401bbe:	4b07      	ldr	r3, [pc, #28]	; (401bdc <ADC_Handler+0x64>)
  401bc0:	4798      	blx	r3
  401bc2:	f410 5f80 	tst.w	r0, #4096	; 0x1000
  401bc6:	d0f1      	beq.n	401bac <ADC_Handler+0x34>
    		Actual_Luminosity = /*(MAX_DIGITAL_AD -*/adc_get_channel_value(ADC, ADC_CHANNEL_L)/*)/10*/;
  401bc8:	210c      	movs	r1, #12
  401bca:	4803      	ldr	r0, [pc, #12]	; (401bd8 <ADC_Handler+0x60>)
  401bcc:	4b04      	ldr	r3, [pc, #16]	; (401be0 <ADC_Handler+0x68>)
  401bce:	4798      	blx	r3
  401bd0:	4b08      	ldr	r3, [pc, #32]	; (401bf4 <ADC_Handler+0x7c>)
  401bd2:	6018      	str	r0, [r3, #0]
}
  401bd4:	e7ea      	b.n	401bac <ADC_Handler+0x34>
  401bd6:	bf00      	nop
  401bd8:	40038000 	.word	0x40038000
  401bdc:	00400ac1 	.word	0x00400ac1
  401be0:	00400aaf 	.word	0x00400aaf
  401be4:	cccccccd 	.word	0xcccccccd
  401be8:	20000ea4 	.word	0x20000ea4
  401bec:	20000e9e 	.word	0x20000e9e
  401bf0:	00401b25 	.word	0x00401b25
  401bf4:	20000e98 	.word	0x20000e98

00401bf8 <bluetooth_update>:
}

/* Envia dados via Bluetooth */
/* Peridicamente ou quando detectada presena */
void bluetooth_update(void)
{
  401bf8:	b510      	push	{r4, lr}
	printf("Duty Cycle: %d%%\n", Actual_Duty_Cycle);
  401bfa:	4b14      	ldr	r3, [pc, #80]	; (401c4c <bluetooth_update+0x54>)
  401bfc:	6819      	ldr	r1, [r3, #0]
  401bfe:	4814      	ldr	r0, [pc, #80]	; (401c50 <bluetooth_update+0x58>)
  401c00:	4c14      	ldr	r4, [pc, #80]	; (401c54 <bluetooth_update+0x5c>)
  401c02:	47a0      	blx	r4
	printf("Temperatura: \n");
  401c04:	4814      	ldr	r0, [pc, #80]	; (401c58 <bluetooth_update+0x60>)
  401c06:	47a0      	blx	r4
	printf("Umidade: \n");
  401c08:	4814      	ldr	r0, [pc, #80]	; (401c5c <bluetooth_update+0x64>)
  401c0a:	47a0      	blx	r4
	printf("Umidade (Solo): %i%%\n", Actual_Humidity);
  401c0c:	4b14      	ldr	r3, [pc, #80]	; (401c60 <bluetooth_update+0x68>)
  401c0e:	6819      	ldr	r1, [r3, #0]
  401c10:	4814      	ldr	r0, [pc, #80]	; (401c64 <bluetooth_update+0x6c>)
  401c12:	47a0      	blx	r4
	printf("Stand-By: %ds\n", AuxStandBy);
  401c14:	4b14      	ldr	r3, [pc, #80]	; (401c68 <bluetooth_update+0x70>)
  401c16:	8819      	ldrh	r1, [r3, #0]
  401c18:	4814      	ldr	r0, [pc, #80]	; (401c6c <bluetooth_update+0x74>)
  401c1a:	47a0      	blx	r4
	printf("Luminosidade: %ds\n", Actual_Luminosity);
  401c1c:	4b14      	ldr	r3, [pc, #80]	; (401c70 <bluetooth_update+0x78>)
  401c1e:	6819      	ldr	r1, [r3, #0]
  401c20:	4814      	ldr	r0, [pc, #80]	; (401c74 <bluetooth_update+0x7c>)
  401c22:	47a0      	blx	r4
	if (uBomba_Status == TRUE) printf("BOMBA LIGADA!\n");
  401c24:	4b14      	ldr	r3, [pc, #80]	; (401c78 <bluetooth_update+0x80>)
  401c26:	881b      	ldrh	r3, [r3, #0]
  401c28:	2b01      	cmp	r3, #1
  401c2a:	d007      	beq.n	401c3c <bluetooth_update+0x44>
	if (uPresence_sts == TRUE) printf("PRESENCA DETECTADA!\n");
  401c2c:	4b13      	ldr	r3, [pc, #76]	; (401c7c <bluetooth_update+0x84>)
  401c2e:	881b      	ldrh	r3, [r3, #0]
  401c30:	2b01      	cmp	r3, #1
  401c32:	d006      	beq.n	401c42 <bluetooth_update+0x4a>
	printf("\n");
  401c34:	4812      	ldr	r0, [pc, #72]	; (401c80 <bluetooth_update+0x88>)
  401c36:	4b07      	ldr	r3, [pc, #28]	; (401c54 <bluetooth_update+0x5c>)
  401c38:	4798      	blx	r3
  401c3a:	bd10      	pop	{r4, pc}
	if (uBomba_Status == TRUE) printf("BOMBA LIGADA!\n");
  401c3c:	4811      	ldr	r0, [pc, #68]	; (401c84 <bluetooth_update+0x8c>)
  401c3e:	47a0      	blx	r4
  401c40:	e7f4      	b.n	401c2c <bluetooth_update+0x34>
	if (uPresence_sts == TRUE) printf("PRESENCA DETECTADA!\n");
  401c42:	4811      	ldr	r0, [pc, #68]	; (401c88 <bluetooth_update+0x90>)
  401c44:	4b03      	ldr	r3, [pc, #12]	; (401c54 <bluetooth_update+0x5c>)
  401c46:	4798      	blx	r3
  401c48:	e7f4      	b.n	401c34 <bluetooth_update+0x3c>
  401c4a:	bf00      	nop
  401c4c:	20000e94 	.word	0x20000e94
  401c50:	00408a80 	.word	0x00408a80
  401c54:	00401f05 	.word	0x00401f05
  401c58:	00408a94 	.word	0x00408a94
  401c5c:	00408aa4 	.word	0x00408aa4
  401c60:	20000ea4 	.word	0x20000ea4
  401c64:	00408ab0 	.word	0x00408ab0
  401c68:	20000e7c 	.word	0x20000e7c
  401c6c:	00408ac8 	.word	0x00408ac8
  401c70:	20000e98 	.word	0x20000e98
  401c74:	00408ad8 	.word	0x00408ad8
  401c78:	20000e6c 	.word	0x20000e6c
  401c7c:	20000e7e 	.word	0x20000e7e
  401c80:	00408a90 	.word	0x00408a90
  401c84:	00408aec 	.word	0x00408aec
  401c88:	00408afc 	.word	0x00408afc

00401c8c <presence_interrupt>:
{
  401c8c:	b508      	push	{r3, lr}
	uPresence_sts = TRUE;
  401c8e:	2201      	movs	r2, #1
  401c90:	4b03      	ldr	r3, [pc, #12]	; (401ca0 <presence_interrupt+0x14>)
  401c92:	801a      	strh	r2, [r3, #0]
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  401c94:	2008      	movs	r0, #8
  401c96:	4b03      	ldr	r3, [pc, #12]	; (401ca4 <presence_interrupt+0x18>)
  401c98:	4798      	blx	r3
	bluetooth_update();
  401c9a:	4b03      	ldr	r3, [pc, #12]	; (401ca8 <presence_interrupt+0x1c>)
  401c9c:	4798      	blx	r3
  401c9e:	bd08      	pop	{r3, pc}
  401ca0:	20000e7e 	.word	0x20000e7e
  401ca4:	004001c5 	.word	0x004001c5
  401ca8:	00401bf9 	.word	0x00401bf9

00401cac <display_update>:
}

void display_update(void)
{	
  401cac:	b530      	push	{r4, r5, lr}
  401cae:	b08d      	sub	sp, #52	; 0x34
	Actual_Duty_Cycle = (PWM->PWM_CH_NUM[0].PWM_CDTY);
  401cb0:	4b32      	ldr	r3, [pc, #200]	; (401d7c <display_update+0xd0>)
  401cb2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
	Actual_Duty_Cycle = 100 - (Actual_Duty_Cycle * 100)/MAX_DIGITAL_DC;
  401cb6:	2364      	movs	r3, #100	; 0x64
  401cb8:	fb03 f302 	mul.w	r3, r3, r2
  401cbc:	4a30      	ldr	r2, [pc, #192]	; (401d80 <display_update+0xd4>)
  401cbe:	fba2 1203 	umull	r1, r2, r2, r3
  401cc2:	1a9b      	subs	r3, r3, r2
  401cc4:	eb02 0253 	add.w	r2, r2, r3, lsr #1
  401cc8:	0ad2      	lsrs	r2, r2, #11
  401cca:	f1c2 0264 	rsb	r2, r2, #100	; 0x64
  401cce:	4b2d      	ldr	r3, [pc, #180]	; (401d84 <display_update+0xd8>)
  401cd0:	601a      	str	r2, [r3, #0]
	if (Actual_Duty_Cycle == 0)	uBomba_Status = FALSE;
  401cd2:	2a00      	cmp	r2, #0
  401cd4:	d148      	bne.n	401d68 <display_update+0xbc>
  401cd6:	2100      	movs	r1, #0
  401cd8:	4b2b      	ldr	r3, [pc, #172]	; (401d88 <display_update+0xdc>)
  401cda:	8019      	strh	r1, [r3, #0]
	else						uBomba_Status = TRUE;
		
	char buffer1[10], buffer2[10], buffer3[10], buffer4[10], buffer5[10], buffer6[10];
	sprintf (buffer1, "%d%%", Actual_Duty_Cycle);	//DC
  401cdc:	4d2b      	ldr	r5, [pc, #172]	; (401d8c <display_update+0xe0>)
  401cde:	4629      	mov	r1, r5
  401ce0:	a809      	add	r0, sp, #36	; 0x24
  401ce2:	4c2b      	ldr	r4, [pc, #172]	; (401d90 <display_update+0xe4>)
  401ce4:	47a0      	blx	r4
// 	sprintf (buffer2, "%d%%", Actual_Duty_Cycle);	//Temperatura
// 	sprintf (buffer3, "%d%%", Actual_Humidity);		//Umidade
 	sprintf (buffer4, "%d%%", Actual_Humidity);		//Umidade-Solo
  401ce6:	4b2b      	ldr	r3, [pc, #172]	; (401d94 <display_update+0xe8>)
  401ce8:	681a      	ldr	r2, [r3, #0]
  401cea:	4629      	mov	r1, r5
  401cec:	a806      	add	r0, sp, #24
  401cee:	47a0      	blx	r4
	sprintf (buffer5, "%ds", AuxStandBy);			//Stand-By at prxima ao
  401cf0:	4b29      	ldr	r3, [pc, #164]	; (401d98 <display_update+0xec>)
  401cf2:	881a      	ldrh	r2, [r3, #0]
  401cf4:	4929      	ldr	r1, [pc, #164]	; (401d9c <display_update+0xf0>)
  401cf6:	a803      	add	r0, sp, #12
  401cf8:	47a0      	blx	r4
	sprintf (buffer6, "%d", Actual_Luminosity);		//Luminosidade
  401cfa:	4b29      	ldr	r3, [pc, #164]	; (401da0 <display_update+0xf4>)
  401cfc:	681a      	ldr	r2, [r3, #0]
  401cfe:	4929      	ldr	r1, [pc, #164]	; (401da4 <display_update+0xf8>)
  401d00:	4668      	mov	r0, sp
  401d02:	47a0      	blx	r4
 	
		
	// Desenha retngulo
	ili93xx_set_foreground_color(COLOR_SKYBLUE);
  401d04:	4828      	ldr	r0, [pc, #160]	; (401da8 <display_update+0xfc>)
  401d06:	4c29      	ldr	r4, [pc, #164]	; (401dac <display_update+0x100>)
  401d08:	47a0      	blx	r4
	ili93xx_draw_filled_rectangle(160, 0, 240, 320);
  401d0a:	f44f 73a0 	mov.w	r3, #320	; 0x140
  401d0e:	22f0      	movs	r2, #240	; 0xf0
  401d10:	2100      	movs	r1, #0
  401d12:	20a0      	movs	r0, #160	; 0xa0
  401d14:	4d26      	ldr	r5, [pc, #152]	; (401db0 <display_update+0x104>)
  401d16:	47a8      	blx	r5
	
	// Escreve uma String no LCD na posio 140, 180
	ili93xx_set_foreground_color(COLOR_BLACK);
  401d18:	2000      	movs	r0, #0
  401d1a:	47a0      	blx	r4
	ili93xx_draw_string(170, 20, (uint8_t*) buffer1);	//(x32, y32, string) DC
  401d1c:	aa09      	add	r2, sp, #36	; 0x24
  401d1e:	2114      	movs	r1, #20
  401d20:	20aa      	movs	r0, #170	; 0xaa
  401d22:	4c24      	ldr	r4, [pc, #144]	; (401db4 <display_update+0x108>)
  401d24:	47a0      	blx	r4
 //	ili93xx_draw_string(170, 50, (uint8_t*) buffer2);	//(x32, y32, string) Temperatura
// 	ili93xx_draw_string(170, 80, (uint8_t*) buffer3);	//(x32, y32, string) Umidade
 	ili93xx_draw_string(170, 110, (uint8_t*) buffer4);	//(x32, y32, string) Umidade-Solo
  401d26:	aa06      	add	r2, sp, #24
  401d28:	216e      	movs	r1, #110	; 0x6e
  401d2a:	20aa      	movs	r0, #170	; 0xaa
  401d2c:	47a0      	blx	r4
 	ili93xx_draw_string(170, 140, (uint8_t*) buffer5);	//(x32, y32, string) Luminosidade
  401d2e:	aa03      	add	r2, sp, #12
  401d30:	218c      	movs	r1, #140	; 0x8c
  401d32:	20aa      	movs	r0, #170	; 0xaa
  401d34:	47a0      	blx	r4
	ili93xx_draw_string(170, 170, (uint8_t*) buffer6);	//(x32, y32, string) Tempo Display 
  401d36:	466a      	mov	r2, sp
  401d38:	21aa      	movs	r1, #170	; 0xaa
  401d3a:	4608      	mov	r0, r1
  401d3c:	47a0      	blx	r4
	if (uBomba_Status == TRUE)	ili93xx_draw_string(170, 200,"ON");
  401d3e:	4b12      	ldr	r3, [pc, #72]	; (401d88 <display_update+0xdc>)
  401d40:	881b      	ldrh	r3, [r3, #0]
  401d42:	2b01      	cmp	r3, #1
  401d44:	d014      	beq.n	401d70 <display_update+0xc4>
	else						ili93xx_draw_string(170, 200,"OFF");
  401d46:	4a1c      	ldr	r2, [pc, #112]	; (401db8 <display_update+0x10c>)
  401d48:	21c8      	movs	r1, #200	; 0xc8
  401d4a:	20aa      	movs	r0, #170	; 0xaa
  401d4c:	4b19      	ldr	r3, [pc, #100]	; (401db4 <display_update+0x108>)
  401d4e:	4798      	blx	r3
 	if (uPresence_sts == TRUE)	ili93xx_draw_string(170, 230,"YES");	//(x32, y32, string)
  401d50:	4b1a      	ldr	r3, [pc, #104]	; (401dbc <display_update+0x110>)
  401d52:	881b      	ldrh	r3, [r3, #0]
  401d54:	2b01      	cmp	r3, #1
  401d56:	bf0c      	ite	eq
  401d58:	4a19      	ldreq	r2, [pc, #100]	; (401dc0 <display_update+0x114>)
 	else						ili93xx_draw_string(170, 230,"NO ");	//(x32, y32, string)
  401d5a:	4a1a      	ldrne	r2, [pc, #104]	; (401dc4 <display_update+0x118>)
  401d5c:	21e6      	movs	r1, #230	; 0xe6
  401d5e:	20aa      	movs	r0, #170	; 0xaa
  401d60:	4b14      	ldr	r3, [pc, #80]	; (401db4 <display_update+0x108>)
  401d62:	4798      	blx	r3
  401d64:	b00d      	add	sp, #52	; 0x34
  401d66:	bd30      	pop	{r4, r5, pc}
	else						uBomba_Status = TRUE;
  401d68:	2101      	movs	r1, #1
  401d6a:	4b07      	ldr	r3, [pc, #28]	; (401d88 <display_update+0xdc>)
  401d6c:	8019      	strh	r1, [r3, #0]
  401d6e:	e7b5      	b.n	401cdc <display_update+0x30>
	if (uBomba_Status == TRUE)	ili93xx_draw_string(170, 200,"ON");
  401d70:	4a15      	ldr	r2, [pc, #84]	; (401dc8 <display_update+0x11c>)
  401d72:	21c8      	movs	r1, #200	; 0xc8
  401d74:	20aa      	movs	r0, #170	; 0xaa
  401d76:	47a0      	blx	r4
  401d78:	e7ea      	b.n	401d50 <display_update+0xa4>
  401d7a:	bf00      	nop
  401d7c:	40020000 	.word	0x40020000
  401d80:	00100101 	.word	0x00100101
  401d84:	20000e94 	.word	0x20000e94
  401d88:	20000e6c 	.word	0x20000e6c
  401d8c:	00408b14 	.word	0x00408b14
  401d90:	00402169 	.word	0x00402169
  401d94:	20000ea4 	.word	0x20000ea4
  401d98:	20000e7c 	.word	0x20000e7c
  401d9c:	00408b1c 	.word	0x00408b1c
  401da0:	20000e98 	.word	0x20000e98
  401da4:	00408b20 	.word	0x00408b20
  401da8:	0087ceeb 	.word	0x0087ceeb
  401dac:	00400481 	.word	0x00400481
  401db0:	004008c9 	.word	0x004008c9
  401db4:	00400991 	.word	0x00400991
  401db8:	00408b28 	.word	0x00408b28
  401dbc:	20000e7e 	.word	0x20000e7e
  401dc0:	00408b2c 	.word	0x00408b2c
  401dc4:	00408b30 	.word	0x00408b30
  401dc8:	00408b24 	.word	0x00408b24

00401dcc <TC0_Handler>:
{
  401dcc:	b508      	push	{r3, lr}
	uCNTbmb++;
  401dce:	4a2a      	ldr	r2, [pc, #168]	; (401e78 <TC0_Handler+0xac>)
  401dd0:	8813      	ldrh	r3, [r2, #0]
  401dd2:	3301      	adds	r3, #1
  401dd4:	b29b      	uxth	r3, r3
  401dd6:	8013      	strh	r3, [r2, #0]
	if ((TEMPO_AMOSTRAGEM-uCNTbmb) > 0)	AuxStandBy = (TEMPO_AMOSTRAGEM-uCNTbmb);
  401dd8:	f1c3 020a 	rsb	r2, r3, #10
  401ddc:	2a00      	cmp	r2, #0
  401dde:	dd26      	ble.n	401e2e <TC0_Handler+0x62>
  401de0:	4613      	mov	r3, r2
  401de2:	4a26      	ldr	r2, [pc, #152]	; (401e7c <TC0_Handler+0xb0>)
  401de4:	8013      	strh	r3, [r2, #0]
	tc_get_status(TC,CHANNEL);
  401de6:	2100      	movs	r1, #0
  401de8:	4825      	ldr	r0, [pc, #148]	; (401e80 <TC0_Handler+0xb4>)
  401dea:	4b26      	ldr	r3, [pc, #152]	; (401e84 <TC0_Handler+0xb8>)
  401dec:	4798      	blx	r3
	adc_start(ADC);		//Inicia converso A/D	
  401dee:	4826      	ldr	r0, [pc, #152]	; (401e88 <TC0_Handler+0xbc>)
  401df0:	4b26      	ldr	r3, [pc, #152]	; (401e8c <TC0_Handler+0xc0>)
  401df2:	4798      	blx	r3
	if (uPresence_sts == TRUE)
  401df4:	4b26      	ldr	r3, [pc, #152]	; (401e90 <TC0_Handler+0xc4>)
  401df6:	881b      	ldrh	r3, [r3, #0]
  401df8:	2b01      	cmp	r3, #1
  401dfa:	d01c      	beq.n	401e36 <TC0_Handler+0x6a>
		uPresence_sts = 0;
  401dfc:	2300      	movs	r3, #0
  401dfe:	4a24      	ldr	r2, [pc, #144]	; (401e90 <TC0_Handler+0xc4>)
  401e00:	8013      	strh	r3, [r2, #0]
		uTimePresence = 0;
  401e02:	4a24      	ldr	r2, [pc, #144]	; (401e94 <TC0_Handler+0xc8>)
  401e04:	8013      	strh	r3, [r2, #0]
		aat31xx_disable_backlight();
  401e06:	4b24      	ldr	r3, [pc, #144]	; (401e98 <TC0_Handler+0xcc>)
  401e08:	4798      	blx	r3
		LED_Off(LED1_GPIO);
  401e0a:	2014      	movs	r0, #20
  401e0c:	4b23      	ldr	r3, [pc, #140]	; (401e9c <TC0_Handler+0xd0>)
  401e0e:	4798      	blx	r3
	uTimeSendBluetooth++;
  401e10:	4b23      	ldr	r3, [pc, #140]	; (401ea0 <TC0_Handler+0xd4>)
  401e12:	881b      	ldrh	r3, [r3, #0]
  401e14:	3301      	adds	r3, #1
  401e16:	b29b      	uxth	r3, r3
	if (uTimeSendBluetooth>BLUETOOTH_TIME)
  401e18:	2b14      	cmp	r3, #20
  401e1a:	d823      	bhi.n	401e64 <TC0_Handler+0x98>
	uTimeSendBluetooth++;
  401e1c:	4a20      	ldr	r2, [pc, #128]	; (401ea0 <TC0_Handler+0xd4>)
  401e1e:	8013      	strh	r3, [r2, #0]
	if (uCNTbmb>TEMPO_AMOSTRAGEM)	bomba_control();	//Chama Controle da Bomba
  401e20:	4b15      	ldr	r3, [pc, #84]	; (401e78 <TC0_Handler+0xac>)
  401e22:	881b      	ldrh	r3, [r3, #0]
  401e24:	2b0a      	cmp	r3, #10
  401e26:	d823      	bhi.n	401e70 <TC0_Handler+0xa4>
	display_update();	//Atualiza Display
  401e28:	4b1e      	ldr	r3, [pc, #120]	; (401ea4 <TC0_Handler+0xd8>)
  401e2a:	4798      	blx	r3
  401e2c:	bd08      	pop	{r3, pc}
	else	AuxStandBy = 0;
  401e2e:	2200      	movs	r2, #0
  401e30:	4b12      	ldr	r3, [pc, #72]	; (401e7c <TC0_Handler+0xb0>)
  401e32:	801a      	strh	r2, [r3, #0]
  401e34:	e7d7      	b.n	401de6 <TC0_Handler+0x1a>
		LED_On(LED1_GPIO);
  401e36:	2014      	movs	r0, #20
  401e38:	4b1b      	ldr	r3, [pc, #108]	; (401ea8 <TC0_Handler+0xdc>)
  401e3a:	4798      	blx	r3
		if (uTimePresence>BACKLIGHT_TIME)
  401e3c:	4b15      	ldr	r3, [pc, #84]	; (401e94 <TC0_Handler+0xc8>)
  401e3e:	881b      	ldrh	r3, [r3, #0]
  401e40:	2b3c      	cmp	r3, #60	; 0x3c
  401e42:	d804      	bhi.n	401e4e <TC0_Handler+0x82>
		uTimePresence++;
  401e44:	4a13      	ldr	r2, [pc, #76]	; (401e94 <TC0_Handler+0xc8>)
  401e46:	8813      	ldrh	r3, [r2, #0]
  401e48:	3301      	adds	r3, #1
  401e4a:	8013      	strh	r3, [r2, #0]
  401e4c:	e7e0      	b.n	401e10 <TC0_Handler+0x44>
			uPresence_sts = 0;
  401e4e:	2300      	movs	r3, #0
  401e50:	4a0f      	ldr	r2, [pc, #60]	; (401e90 <TC0_Handler+0xc4>)
  401e52:	8013      	strh	r3, [r2, #0]
			uTimePresence = 0;
  401e54:	4a0f      	ldr	r2, [pc, #60]	; (401e94 <TC0_Handler+0xc8>)
  401e56:	8013      	strh	r3, [r2, #0]
			aat31xx_disable_backlight();
  401e58:	4b0f      	ldr	r3, [pc, #60]	; (401e98 <TC0_Handler+0xcc>)
  401e5a:	4798      	blx	r3
			LED_Off(LED1_GPIO);
  401e5c:	2014      	movs	r0, #20
  401e5e:	4b0f      	ldr	r3, [pc, #60]	; (401e9c <TC0_Handler+0xd0>)
  401e60:	4798      	blx	r3
  401e62:	e7ef      	b.n	401e44 <TC0_Handler+0x78>
		uTimeSendBluetooth = 0;
  401e64:	2200      	movs	r2, #0
  401e66:	4b0e      	ldr	r3, [pc, #56]	; (401ea0 <TC0_Handler+0xd4>)
  401e68:	801a      	strh	r2, [r3, #0]
		bluetooth_update();
  401e6a:	4b10      	ldr	r3, [pc, #64]	; (401eac <TC0_Handler+0xe0>)
  401e6c:	4798      	blx	r3
  401e6e:	e7d7      	b.n	401e20 <TC0_Handler+0x54>
	if (uCNTbmb>TEMPO_AMOSTRAGEM)	bomba_control();	//Chama Controle da Bomba
  401e70:	4b0f      	ldr	r3, [pc, #60]	; (401eb0 <TC0_Handler+0xe4>)
  401e72:	4798      	blx	r3
  401e74:	e7d8      	b.n	401e28 <TC0_Handler+0x5c>
  401e76:	bf00      	nop
  401e78:	20000e9c 	.word	0x20000e9c
  401e7c:	20000e7c 	.word	0x20000e7c
  401e80:	40010000 	.word	0x40010000
  401e84:	00400b13 	.word	0x00400b13
  401e88:	40038000 	.word	0x40038000
  401e8c:	00400a9f 	.word	0x00400a9f
  401e90:	20000e7e 	.word	0x20000e7e
  401e94:	20000ea0 	.word	0x20000ea0
  401e98:	00400221 	.word	0x00400221
  401e9c:	00400d35 	.word	0x00400d35
  401ea0:	20000e68 	.word	0x20000e68
  401ea4:	00401cad 	.word	0x00401cad
  401ea8:	00400d71 	.word	0x00400d71
  401eac:	00401bf9 	.word	0x00401bf9
  401eb0:	00401b25 	.word	0x00401b25

00401eb4 <__libc_init_array>:
  401eb4:	b570      	push	{r4, r5, r6, lr}
  401eb6:	4e0f      	ldr	r6, [pc, #60]	; (401ef4 <__libc_init_array+0x40>)
  401eb8:	4d0f      	ldr	r5, [pc, #60]	; (401ef8 <__libc_init_array+0x44>)
  401eba:	1b76      	subs	r6, r6, r5
  401ebc:	10b6      	asrs	r6, r6, #2
  401ebe:	bf18      	it	ne
  401ec0:	2400      	movne	r4, #0
  401ec2:	d005      	beq.n	401ed0 <__libc_init_array+0x1c>
  401ec4:	3401      	adds	r4, #1
  401ec6:	f855 3b04 	ldr.w	r3, [r5], #4
  401eca:	4798      	blx	r3
  401ecc:	42a6      	cmp	r6, r4
  401ece:	d1f9      	bne.n	401ec4 <__libc_init_array+0x10>
  401ed0:	4e0a      	ldr	r6, [pc, #40]	; (401efc <__libc_init_array+0x48>)
  401ed2:	4d0b      	ldr	r5, [pc, #44]	; (401f00 <__libc_init_array+0x4c>)
  401ed4:	1b76      	subs	r6, r6, r5
  401ed6:	f006 ffc3 	bl	408e60 <_init>
  401eda:	10b6      	asrs	r6, r6, #2
  401edc:	bf18      	it	ne
  401ede:	2400      	movne	r4, #0
  401ee0:	d006      	beq.n	401ef0 <__libc_init_array+0x3c>
  401ee2:	3401      	adds	r4, #1
  401ee4:	f855 3b04 	ldr.w	r3, [r5], #4
  401ee8:	4798      	blx	r3
  401eea:	42a6      	cmp	r6, r4
  401eec:	d1f9      	bne.n	401ee2 <__libc_init_array+0x2e>
  401eee:	bd70      	pop	{r4, r5, r6, pc}
  401ef0:	bd70      	pop	{r4, r5, r6, pc}
  401ef2:	bf00      	nop
  401ef4:	00408e6c 	.word	0x00408e6c
  401ef8:	00408e6c 	.word	0x00408e6c
  401efc:	00408e74 	.word	0x00408e74
  401f00:	00408e6c 	.word	0x00408e6c

00401f04 <iprintf>:
  401f04:	b40f      	push	{r0, r1, r2, r3}
  401f06:	b500      	push	{lr}
  401f08:	4907      	ldr	r1, [pc, #28]	; (401f28 <iprintf+0x24>)
  401f0a:	b083      	sub	sp, #12
  401f0c:	ab04      	add	r3, sp, #16
  401f0e:	6808      	ldr	r0, [r1, #0]
  401f10:	f853 2b04 	ldr.w	r2, [r3], #4
  401f14:	6881      	ldr	r1, [r0, #8]
  401f16:	9301      	str	r3, [sp, #4]
  401f18:	f001 fc2e 	bl	403778 <_vfiprintf_r>
  401f1c:	b003      	add	sp, #12
  401f1e:	f85d eb04 	ldr.w	lr, [sp], #4
  401f22:	b004      	add	sp, #16
  401f24:	4770      	bx	lr
  401f26:	bf00      	nop
  401f28:	2000001c 	.word	0x2000001c

00401f2c <memset>:
  401f2c:	b470      	push	{r4, r5, r6}
  401f2e:	0786      	lsls	r6, r0, #30
  401f30:	d046      	beq.n	401fc0 <memset+0x94>
  401f32:	1e54      	subs	r4, r2, #1
  401f34:	2a00      	cmp	r2, #0
  401f36:	d041      	beq.n	401fbc <memset+0x90>
  401f38:	b2ca      	uxtb	r2, r1
  401f3a:	4603      	mov	r3, r0
  401f3c:	e002      	b.n	401f44 <memset+0x18>
  401f3e:	f114 34ff 	adds.w	r4, r4, #4294967295
  401f42:	d33b      	bcc.n	401fbc <memset+0x90>
  401f44:	f803 2b01 	strb.w	r2, [r3], #1
  401f48:	079d      	lsls	r5, r3, #30
  401f4a:	d1f8      	bne.n	401f3e <memset+0x12>
  401f4c:	2c03      	cmp	r4, #3
  401f4e:	d92e      	bls.n	401fae <memset+0x82>
  401f50:	b2cd      	uxtb	r5, r1
  401f52:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401f56:	2c0f      	cmp	r4, #15
  401f58:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401f5c:	d919      	bls.n	401f92 <memset+0x66>
  401f5e:	f103 0210 	add.w	r2, r3, #16
  401f62:	4626      	mov	r6, r4
  401f64:	3e10      	subs	r6, #16
  401f66:	2e0f      	cmp	r6, #15
  401f68:	f842 5c10 	str.w	r5, [r2, #-16]
  401f6c:	f842 5c0c 	str.w	r5, [r2, #-12]
  401f70:	f842 5c08 	str.w	r5, [r2, #-8]
  401f74:	f842 5c04 	str.w	r5, [r2, #-4]
  401f78:	f102 0210 	add.w	r2, r2, #16
  401f7c:	d8f2      	bhi.n	401f64 <memset+0x38>
  401f7e:	f1a4 0210 	sub.w	r2, r4, #16
  401f82:	f022 020f 	bic.w	r2, r2, #15
  401f86:	f004 040f 	and.w	r4, r4, #15
  401f8a:	3210      	adds	r2, #16
  401f8c:	2c03      	cmp	r4, #3
  401f8e:	4413      	add	r3, r2
  401f90:	d90d      	bls.n	401fae <memset+0x82>
  401f92:	461e      	mov	r6, r3
  401f94:	4622      	mov	r2, r4
  401f96:	3a04      	subs	r2, #4
  401f98:	2a03      	cmp	r2, #3
  401f9a:	f846 5b04 	str.w	r5, [r6], #4
  401f9e:	d8fa      	bhi.n	401f96 <memset+0x6a>
  401fa0:	1f22      	subs	r2, r4, #4
  401fa2:	f022 0203 	bic.w	r2, r2, #3
  401fa6:	3204      	adds	r2, #4
  401fa8:	4413      	add	r3, r2
  401faa:	f004 0403 	and.w	r4, r4, #3
  401fae:	b12c      	cbz	r4, 401fbc <memset+0x90>
  401fb0:	b2c9      	uxtb	r1, r1
  401fb2:	441c      	add	r4, r3
  401fb4:	f803 1b01 	strb.w	r1, [r3], #1
  401fb8:	429c      	cmp	r4, r3
  401fba:	d1fb      	bne.n	401fb4 <memset+0x88>
  401fbc:	bc70      	pop	{r4, r5, r6}
  401fbe:	4770      	bx	lr
  401fc0:	4614      	mov	r4, r2
  401fc2:	4603      	mov	r3, r0
  401fc4:	e7c2      	b.n	401f4c <memset+0x20>
  401fc6:	bf00      	nop

00401fc8 <setbuf>:
  401fc8:	2900      	cmp	r1, #0
  401fca:	bf0c      	ite	eq
  401fcc:	2202      	moveq	r2, #2
  401fce:	2200      	movne	r2, #0
  401fd0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401fd4:	f000 b800 	b.w	401fd8 <setvbuf>

00401fd8 <setvbuf>:
  401fd8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401fdc:	4c61      	ldr	r4, [pc, #388]	; (402164 <setvbuf+0x18c>)
  401fde:	6825      	ldr	r5, [r4, #0]
  401fe0:	b083      	sub	sp, #12
  401fe2:	4604      	mov	r4, r0
  401fe4:	460f      	mov	r7, r1
  401fe6:	4690      	mov	r8, r2
  401fe8:	461e      	mov	r6, r3
  401fea:	b115      	cbz	r5, 401ff2 <setvbuf+0x1a>
  401fec:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401fee:	2b00      	cmp	r3, #0
  401ff0:	d064      	beq.n	4020bc <setvbuf+0xe4>
  401ff2:	f1b8 0f02 	cmp.w	r8, #2
  401ff6:	d006      	beq.n	402006 <setvbuf+0x2e>
  401ff8:	f1b8 0f01 	cmp.w	r8, #1
  401ffc:	f200 809f 	bhi.w	40213e <setvbuf+0x166>
  402000:	2e00      	cmp	r6, #0
  402002:	f2c0 809c 	blt.w	40213e <setvbuf+0x166>
  402006:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402008:	07d8      	lsls	r0, r3, #31
  40200a:	d534      	bpl.n	402076 <setvbuf+0x9e>
  40200c:	4621      	mov	r1, r4
  40200e:	4628      	mov	r0, r5
  402010:	f003 fb10 	bl	405634 <_fflush_r>
  402014:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402016:	b141      	cbz	r1, 40202a <setvbuf+0x52>
  402018:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40201c:	4299      	cmp	r1, r3
  40201e:	d002      	beq.n	402026 <setvbuf+0x4e>
  402020:	4628      	mov	r0, r5
  402022:	f003 fc85 	bl	405930 <_free_r>
  402026:	2300      	movs	r3, #0
  402028:	6323      	str	r3, [r4, #48]	; 0x30
  40202a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40202e:	2200      	movs	r2, #0
  402030:	61a2      	str	r2, [r4, #24]
  402032:	6062      	str	r2, [r4, #4]
  402034:	061a      	lsls	r2, r3, #24
  402036:	d43a      	bmi.n	4020ae <setvbuf+0xd6>
  402038:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  40203c:	f023 0303 	bic.w	r3, r3, #3
  402040:	f1b8 0f02 	cmp.w	r8, #2
  402044:	81a3      	strh	r3, [r4, #12]
  402046:	d01d      	beq.n	402084 <setvbuf+0xac>
  402048:	ab01      	add	r3, sp, #4
  40204a:	466a      	mov	r2, sp
  40204c:	4621      	mov	r1, r4
  40204e:	4628      	mov	r0, r5
  402050:	f003 ff1a 	bl	405e88 <__swhatbuf_r>
  402054:	89a3      	ldrh	r3, [r4, #12]
  402056:	4318      	orrs	r0, r3
  402058:	81a0      	strh	r0, [r4, #12]
  40205a:	2e00      	cmp	r6, #0
  40205c:	d132      	bne.n	4020c4 <setvbuf+0xec>
  40205e:	9e00      	ldr	r6, [sp, #0]
  402060:	4630      	mov	r0, r6
  402062:	f003 ff89 	bl	405f78 <malloc>
  402066:	4607      	mov	r7, r0
  402068:	2800      	cmp	r0, #0
  40206a:	d06b      	beq.n	402144 <setvbuf+0x16c>
  40206c:	89a3      	ldrh	r3, [r4, #12]
  40206e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402072:	81a3      	strh	r3, [r4, #12]
  402074:	e028      	b.n	4020c8 <setvbuf+0xf0>
  402076:	89a3      	ldrh	r3, [r4, #12]
  402078:	0599      	lsls	r1, r3, #22
  40207a:	d4c7      	bmi.n	40200c <setvbuf+0x34>
  40207c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40207e:	f003 feff 	bl	405e80 <__retarget_lock_acquire_recursive>
  402082:	e7c3      	b.n	40200c <setvbuf+0x34>
  402084:	2500      	movs	r5, #0
  402086:	6e61      	ldr	r1, [r4, #100]	; 0x64
  402088:	2600      	movs	r6, #0
  40208a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40208e:	f043 0302 	orr.w	r3, r3, #2
  402092:	2001      	movs	r0, #1
  402094:	60a6      	str	r6, [r4, #8]
  402096:	07ce      	lsls	r6, r1, #31
  402098:	81a3      	strh	r3, [r4, #12]
  40209a:	6022      	str	r2, [r4, #0]
  40209c:	6122      	str	r2, [r4, #16]
  40209e:	6160      	str	r0, [r4, #20]
  4020a0:	d401      	bmi.n	4020a6 <setvbuf+0xce>
  4020a2:	0598      	lsls	r0, r3, #22
  4020a4:	d53e      	bpl.n	402124 <setvbuf+0x14c>
  4020a6:	4628      	mov	r0, r5
  4020a8:	b003      	add	sp, #12
  4020aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4020ae:	6921      	ldr	r1, [r4, #16]
  4020b0:	4628      	mov	r0, r5
  4020b2:	f003 fc3d 	bl	405930 <_free_r>
  4020b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4020ba:	e7bd      	b.n	402038 <setvbuf+0x60>
  4020bc:	4628      	mov	r0, r5
  4020be:	f003 fb11 	bl	4056e4 <__sinit>
  4020c2:	e796      	b.n	401ff2 <setvbuf+0x1a>
  4020c4:	2f00      	cmp	r7, #0
  4020c6:	d0cb      	beq.n	402060 <setvbuf+0x88>
  4020c8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4020ca:	2b00      	cmp	r3, #0
  4020cc:	d033      	beq.n	402136 <setvbuf+0x15e>
  4020ce:	9b00      	ldr	r3, [sp, #0]
  4020d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4020d4:	6027      	str	r7, [r4, #0]
  4020d6:	429e      	cmp	r6, r3
  4020d8:	bf1c      	itt	ne
  4020da:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  4020de:	81a2      	strhne	r2, [r4, #12]
  4020e0:	f1b8 0f01 	cmp.w	r8, #1
  4020e4:	bf04      	itt	eq
  4020e6:	f042 0201 	orreq.w	r2, r2, #1
  4020ea:	81a2      	strheq	r2, [r4, #12]
  4020ec:	b292      	uxth	r2, r2
  4020ee:	f012 0308 	ands.w	r3, r2, #8
  4020f2:	6127      	str	r7, [r4, #16]
  4020f4:	6166      	str	r6, [r4, #20]
  4020f6:	d00e      	beq.n	402116 <setvbuf+0x13e>
  4020f8:	07d1      	lsls	r1, r2, #31
  4020fa:	d51a      	bpl.n	402132 <setvbuf+0x15a>
  4020fc:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4020fe:	4276      	negs	r6, r6
  402100:	2300      	movs	r3, #0
  402102:	f015 0501 	ands.w	r5, r5, #1
  402106:	61a6      	str	r6, [r4, #24]
  402108:	60a3      	str	r3, [r4, #8]
  40210a:	d009      	beq.n	402120 <setvbuf+0x148>
  40210c:	2500      	movs	r5, #0
  40210e:	4628      	mov	r0, r5
  402110:	b003      	add	sp, #12
  402112:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402116:	60a3      	str	r3, [r4, #8]
  402118:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40211a:	f015 0501 	ands.w	r5, r5, #1
  40211e:	d1f5      	bne.n	40210c <setvbuf+0x134>
  402120:	0593      	lsls	r3, r2, #22
  402122:	d4c0      	bmi.n	4020a6 <setvbuf+0xce>
  402124:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402126:	f003 fead 	bl	405e84 <__retarget_lock_release_recursive>
  40212a:	4628      	mov	r0, r5
  40212c:	b003      	add	sp, #12
  40212e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402132:	60a6      	str	r6, [r4, #8]
  402134:	e7f0      	b.n	402118 <setvbuf+0x140>
  402136:	4628      	mov	r0, r5
  402138:	f003 fad4 	bl	4056e4 <__sinit>
  40213c:	e7c7      	b.n	4020ce <setvbuf+0xf6>
  40213e:	f04f 35ff 	mov.w	r5, #4294967295
  402142:	e7b0      	b.n	4020a6 <setvbuf+0xce>
  402144:	f8dd 9000 	ldr.w	r9, [sp]
  402148:	45b1      	cmp	r9, r6
  40214a:	d004      	beq.n	402156 <setvbuf+0x17e>
  40214c:	4648      	mov	r0, r9
  40214e:	f003 ff13 	bl	405f78 <malloc>
  402152:	4607      	mov	r7, r0
  402154:	b920      	cbnz	r0, 402160 <setvbuf+0x188>
  402156:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40215a:	f04f 35ff 	mov.w	r5, #4294967295
  40215e:	e792      	b.n	402086 <setvbuf+0xae>
  402160:	464e      	mov	r6, r9
  402162:	e783      	b.n	40206c <setvbuf+0x94>
  402164:	2000001c 	.word	0x2000001c

00402168 <sprintf>:
  402168:	b40e      	push	{r1, r2, r3}
  40216a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40216c:	b09c      	sub	sp, #112	; 0x70
  40216e:	ab21      	add	r3, sp, #132	; 0x84
  402170:	490f      	ldr	r1, [pc, #60]	; (4021b0 <sprintf+0x48>)
  402172:	f853 2b04 	ldr.w	r2, [r3], #4
  402176:	9301      	str	r3, [sp, #4]
  402178:	4605      	mov	r5, r0
  40217a:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40217e:	6808      	ldr	r0, [r1, #0]
  402180:	9502      	str	r5, [sp, #8]
  402182:	f44f 7702 	mov.w	r7, #520	; 0x208
  402186:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40218a:	a902      	add	r1, sp, #8
  40218c:	9506      	str	r5, [sp, #24]
  40218e:	f8ad 7014 	strh.w	r7, [sp, #20]
  402192:	9404      	str	r4, [sp, #16]
  402194:	9407      	str	r4, [sp, #28]
  402196:	f8ad 6016 	strh.w	r6, [sp, #22]
  40219a:	f000 f87f 	bl	40229c <_svfprintf_r>
  40219e:	9b02      	ldr	r3, [sp, #8]
  4021a0:	2200      	movs	r2, #0
  4021a2:	701a      	strb	r2, [r3, #0]
  4021a4:	b01c      	add	sp, #112	; 0x70
  4021a6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4021aa:	b003      	add	sp, #12
  4021ac:	4770      	bx	lr
  4021ae:	bf00      	nop
  4021b0:	2000001c 	.word	0x2000001c
	...

004021c0 <strlen>:
  4021c0:	f890 f000 	pld	[r0]
  4021c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4021c8:	f020 0107 	bic.w	r1, r0, #7
  4021cc:	f06f 0c00 	mvn.w	ip, #0
  4021d0:	f010 0407 	ands.w	r4, r0, #7
  4021d4:	f891 f020 	pld	[r1, #32]
  4021d8:	f040 8049 	bne.w	40226e <strlen+0xae>
  4021dc:	f04f 0400 	mov.w	r4, #0
  4021e0:	f06f 0007 	mvn.w	r0, #7
  4021e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4021e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4021ec:	f100 0008 	add.w	r0, r0, #8
  4021f0:	fa82 f24c 	uadd8	r2, r2, ip
  4021f4:	faa4 f28c 	sel	r2, r4, ip
  4021f8:	fa83 f34c 	uadd8	r3, r3, ip
  4021fc:	faa2 f38c 	sel	r3, r2, ip
  402200:	bb4b      	cbnz	r3, 402256 <strlen+0x96>
  402202:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  402206:	fa82 f24c 	uadd8	r2, r2, ip
  40220a:	f100 0008 	add.w	r0, r0, #8
  40220e:	faa4 f28c 	sel	r2, r4, ip
  402212:	fa83 f34c 	uadd8	r3, r3, ip
  402216:	faa2 f38c 	sel	r3, r2, ip
  40221a:	b9e3      	cbnz	r3, 402256 <strlen+0x96>
  40221c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  402220:	fa82 f24c 	uadd8	r2, r2, ip
  402224:	f100 0008 	add.w	r0, r0, #8
  402228:	faa4 f28c 	sel	r2, r4, ip
  40222c:	fa83 f34c 	uadd8	r3, r3, ip
  402230:	faa2 f38c 	sel	r3, r2, ip
  402234:	b97b      	cbnz	r3, 402256 <strlen+0x96>
  402236:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40223a:	f101 0120 	add.w	r1, r1, #32
  40223e:	fa82 f24c 	uadd8	r2, r2, ip
  402242:	f100 0008 	add.w	r0, r0, #8
  402246:	faa4 f28c 	sel	r2, r4, ip
  40224a:	fa83 f34c 	uadd8	r3, r3, ip
  40224e:	faa2 f38c 	sel	r3, r2, ip
  402252:	2b00      	cmp	r3, #0
  402254:	d0c6      	beq.n	4021e4 <strlen+0x24>
  402256:	2a00      	cmp	r2, #0
  402258:	bf04      	itt	eq
  40225a:	3004      	addeq	r0, #4
  40225c:	461a      	moveq	r2, r3
  40225e:	ba12      	rev	r2, r2
  402260:	fab2 f282 	clz	r2, r2
  402264:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  402268:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40226c:	4770      	bx	lr
  40226e:	e9d1 2300 	ldrd	r2, r3, [r1]
  402272:	f004 0503 	and.w	r5, r4, #3
  402276:	f1c4 0000 	rsb	r0, r4, #0
  40227a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40227e:	f014 0f04 	tst.w	r4, #4
  402282:	f891 f040 	pld	[r1, #64]	; 0x40
  402286:	fa0c f505 	lsl.w	r5, ip, r5
  40228a:	ea62 0205 	orn	r2, r2, r5
  40228e:	bf1c      	itt	ne
  402290:	ea63 0305 	ornne	r3, r3, r5
  402294:	4662      	movne	r2, ip
  402296:	f04f 0400 	mov.w	r4, #0
  40229a:	e7a9      	b.n	4021f0 <strlen+0x30>

0040229c <_svfprintf_r>:
  40229c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4022a0:	b0c3      	sub	sp, #268	; 0x10c
  4022a2:	460c      	mov	r4, r1
  4022a4:	910b      	str	r1, [sp, #44]	; 0x2c
  4022a6:	4692      	mov	sl, r2
  4022a8:	930f      	str	r3, [sp, #60]	; 0x3c
  4022aa:	900c      	str	r0, [sp, #48]	; 0x30
  4022ac:	f003 fdd6 	bl	405e5c <_localeconv_r>
  4022b0:	6803      	ldr	r3, [r0, #0]
  4022b2:	931a      	str	r3, [sp, #104]	; 0x68
  4022b4:	4618      	mov	r0, r3
  4022b6:	f7ff ff83 	bl	4021c0 <strlen>
  4022ba:	89a3      	ldrh	r3, [r4, #12]
  4022bc:	9019      	str	r0, [sp, #100]	; 0x64
  4022be:	0619      	lsls	r1, r3, #24
  4022c0:	d503      	bpl.n	4022ca <_svfprintf_r+0x2e>
  4022c2:	6923      	ldr	r3, [r4, #16]
  4022c4:	2b00      	cmp	r3, #0
  4022c6:	f001 8003 	beq.w	4032d0 <_svfprintf_r+0x1034>
  4022ca:	2300      	movs	r3, #0
  4022cc:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  4022d0:	9313      	str	r3, [sp, #76]	; 0x4c
  4022d2:	9315      	str	r3, [sp, #84]	; 0x54
  4022d4:	9314      	str	r3, [sp, #80]	; 0x50
  4022d6:	9327      	str	r3, [sp, #156]	; 0x9c
  4022d8:	9326      	str	r3, [sp, #152]	; 0x98
  4022da:	9318      	str	r3, [sp, #96]	; 0x60
  4022dc:	931b      	str	r3, [sp, #108]	; 0x6c
  4022de:	9309      	str	r3, [sp, #36]	; 0x24
  4022e0:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4022e4:	46c8      	mov	r8, r9
  4022e6:	9316      	str	r3, [sp, #88]	; 0x58
  4022e8:	9317      	str	r3, [sp, #92]	; 0x5c
  4022ea:	f89a 3000 	ldrb.w	r3, [sl]
  4022ee:	4654      	mov	r4, sl
  4022f0:	b1e3      	cbz	r3, 40232c <_svfprintf_r+0x90>
  4022f2:	2b25      	cmp	r3, #37	; 0x25
  4022f4:	d102      	bne.n	4022fc <_svfprintf_r+0x60>
  4022f6:	e019      	b.n	40232c <_svfprintf_r+0x90>
  4022f8:	2b25      	cmp	r3, #37	; 0x25
  4022fa:	d003      	beq.n	402304 <_svfprintf_r+0x68>
  4022fc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402300:	2b00      	cmp	r3, #0
  402302:	d1f9      	bne.n	4022f8 <_svfprintf_r+0x5c>
  402304:	eba4 050a 	sub.w	r5, r4, sl
  402308:	b185      	cbz	r5, 40232c <_svfprintf_r+0x90>
  40230a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40230c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40230e:	f8c8 a000 	str.w	sl, [r8]
  402312:	3301      	adds	r3, #1
  402314:	442a      	add	r2, r5
  402316:	2b07      	cmp	r3, #7
  402318:	f8c8 5004 	str.w	r5, [r8, #4]
  40231c:	9227      	str	r2, [sp, #156]	; 0x9c
  40231e:	9326      	str	r3, [sp, #152]	; 0x98
  402320:	dc7f      	bgt.n	402422 <_svfprintf_r+0x186>
  402322:	f108 0808 	add.w	r8, r8, #8
  402326:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402328:	442b      	add	r3, r5
  40232a:	9309      	str	r3, [sp, #36]	; 0x24
  40232c:	7823      	ldrb	r3, [r4, #0]
  40232e:	2b00      	cmp	r3, #0
  402330:	d07f      	beq.n	402432 <_svfprintf_r+0x196>
  402332:	2300      	movs	r3, #0
  402334:	461a      	mov	r2, r3
  402336:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40233a:	4619      	mov	r1, r3
  40233c:	930d      	str	r3, [sp, #52]	; 0x34
  40233e:	469b      	mov	fp, r3
  402340:	f04f 30ff 	mov.w	r0, #4294967295
  402344:	7863      	ldrb	r3, [r4, #1]
  402346:	900a      	str	r0, [sp, #40]	; 0x28
  402348:	f104 0a01 	add.w	sl, r4, #1
  40234c:	f10a 0a01 	add.w	sl, sl, #1
  402350:	f1a3 0020 	sub.w	r0, r3, #32
  402354:	2858      	cmp	r0, #88	; 0x58
  402356:	f200 83c1 	bhi.w	402adc <_svfprintf_r+0x840>
  40235a:	e8df f010 	tbh	[pc, r0, lsl #1]
  40235e:	0238      	.short	0x0238
  402360:	03bf03bf 	.word	0x03bf03bf
  402364:	03bf0240 	.word	0x03bf0240
  402368:	03bf03bf 	.word	0x03bf03bf
  40236c:	03bf03bf 	.word	0x03bf03bf
  402370:	024503bf 	.word	0x024503bf
  402374:	03bf0203 	.word	0x03bf0203
  402378:	026b005d 	.word	0x026b005d
  40237c:	028603bf 	.word	0x028603bf
  402380:	039d039d 	.word	0x039d039d
  402384:	039d039d 	.word	0x039d039d
  402388:	039d039d 	.word	0x039d039d
  40238c:	039d039d 	.word	0x039d039d
  402390:	03bf039d 	.word	0x03bf039d
  402394:	03bf03bf 	.word	0x03bf03bf
  402398:	03bf03bf 	.word	0x03bf03bf
  40239c:	03bf03bf 	.word	0x03bf03bf
  4023a0:	03bf03bf 	.word	0x03bf03bf
  4023a4:	033703bf 	.word	0x033703bf
  4023a8:	03bf0357 	.word	0x03bf0357
  4023ac:	03bf0357 	.word	0x03bf0357
  4023b0:	03bf03bf 	.word	0x03bf03bf
  4023b4:	039803bf 	.word	0x039803bf
  4023b8:	03bf03bf 	.word	0x03bf03bf
  4023bc:	03bf03ad 	.word	0x03bf03ad
  4023c0:	03bf03bf 	.word	0x03bf03bf
  4023c4:	03bf03bf 	.word	0x03bf03bf
  4023c8:	03bf0259 	.word	0x03bf0259
  4023cc:	031e03bf 	.word	0x031e03bf
  4023d0:	03bf03bf 	.word	0x03bf03bf
  4023d4:	03bf03bf 	.word	0x03bf03bf
  4023d8:	03bf03bf 	.word	0x03bf03bf
  4023dc:	03bf03bf 	.word	0x03bf03bf
  4023e0:	03bf03bf 	.word	0x03bf03bf
  4023e4:	02db02c6 	.word	0x02db02c6
  4023e8:	03570357 	.word	0x03570357
  4023ec:	028b0357 	.word	0x028b0357
  4023f0:	03bf02db 	.word	0x03bf02db
  4023f4:	029003bf 	.word	0x029003bf
  4023f8:	029d03bf 	.word	0x029d03bf
  4023fc:	02b401cc 	.word	0x02b401cc
  402400:	03bf0208 	.word	0x03bf0208
  402404:	03bf01e1 	.word	0x03bf01e1
  402408:	03bf007e 	.word	0x03bf007e
  40240c:	020d03bf 	.word	0x020d03bf
  402410:	980d      	ldr	r0, [sp, #52]	; 0x34
  402412:	930f      	str	r3, [sp, #60]	; 0x3c
  402414:	4240      	negs	r0, r0
  402416:	900d      	str	r0, [sp, #52]	; 0x34
  402418:	f04b 0b04 	orr.w	fp, fp, #4
  40241c:	f89a 3000 	ldrb.w	r3, [sl]
  402420:	e794      	b.n	40234c <_svfprintf_r+0xb0>
  402422:	aa25      	add	r2, sp, #148	; 0x94
  402424:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402426:	980c      	ldr	r0, [sp, #48]	; 0x30
  402428:	f004 feca 	bl	4071c0 <__ssprint_r>
  40242c:	b940      	cbnz	r0, 402440 <_svfprintf_r+0x1a4>
  40242e:	46c8      	mov	r8, r9
  402430:	e779      	b.n	402326 <_svfprintf_r+0x8a>
  402432:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402434:	b123      	cbz	r3, 402440 <_svfprintf_r+0x1a4>
  402436:	980c      	ldr	r0, [sp, #48]	; 0x30
  402438:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40243a:	aa25      	add	r2, sp, #148	; 0x94
  40243c:	f004 fec0 	bl	4071c0 <__ssprint_r>
  402440:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402442:	899b      	ldrh	r3, [r3, #12]
  402444:	f013 0f40 	tst.w	r3, #64	; 0x40
  402448:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40244a:	bf18      	it	ne
  40244c:	f04f 33ff 	movne.w	r3, #4294967295
  402450:	9309      	str	r3, [sp, #36]	; 0x24
  402452:	9809      	ldr	r0, [sp, #36]	; 0x24
  402454:	b043      	add	sp, #268	; 0x10c
  402456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40245a:	f01b 0f20 	tst.w	fp, #32
  40245e:	9311      	str	r3, [sp, #68]	; 0x44
  402460:	f040 81dd 	bne.w	40281e <_svfprintf_r+0x582>
  402464:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402466:	f01b 0f10 	tst.w	fp, #16
  40246a:	4613      	mov	r3, r2
  40246c:	f040 856e 	bne.w	402f4c <_svfprintf_r+0xcb0>
  402470:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402474:	f000 856a 	beq.w	402f4c <_svfprintf_r+0xcb0>
  402478:	8814      	ldrh	r4, [r2, #0]
  40247a:	3204      	adds	r2, #4
  40247c:	2500      	movs	r5, #0
  40247e:	2301      	movs	r3, #1
  402480:	920f      	str	r2, [sp, #60]	; 0x3c
  402482:	2700      	movs	r7, #0
  402484:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402488:	990a      	ldr	r1, [sp, #40]	; 0x28
  40248a:	1c4a      	adds	r2, r1, #1
  40248c:	f000 8265 	beq.w	40295a <_svfprintf_r+0x6be>
  402490:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  402494:	9207      	str	r2, [sp, #28]
  402496:	ea54 0205 	orrs.w	r2, r4, r5
  40249a:	f040 8264 	bne.w	402966 <_svfprintf_r+0x6ca>
  40249e:	2900      	cmp	r1, #0
  4024a0:	f040 843c 	bne.w	402d1c <_svfprintf_r+0xa80>
  4024a4:	2b00      	cmp	r3, #0
  4024a6:	f040 84d7 	bne.w	402e58 <_svfprintf_r+0xbbc>
  4024aa:	f01b 0301 	ands.w	r3, fp, #1
  4024ae:	930e      	str	r3, [sp, #56]	; 0x38
  4024b0:	f000 8604 	beq.w	4030bc <_svfprintf_r+0xe20>
  4024b4:	ae42      	add	r6, sp, #264	; 0x108
  4024b6:	2330      	movs	r3, #48	; 0x30
  4024b8:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4024bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4024be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4024c0:	4293      	cmp	r3, r2
  4024c2:	bfb8      	it	lt
  4024c4:	4613      	movlt	r3, r2
  4024c6:	9308      	str	r3, [sp, #32]
  4024c8:	2300      	movs	r3, #0
  4024ca:	9312      	str	r3, [sp, #72]	; 0x48
  4024cc:	b117      	cbz	r7, 4024d4 <_svfprintf_r+0x238>
  4024ce:	9b08      	ldr	r3, [sp, #32]
  4024d0:	3301      	adds	r3, #1
  4024d2:	9308      	str	r3, [sp, #32]
  4024d4:	9b07      	ldr	r3, [sp, #28]
  4024d6:	f013 0302 	ands.w	r3, r3, #2
  4024da:	9310      	str	r3, [sp, #64]	; 0x40
  4024dc:	d002      	beq.n	4024e4 <_svfprintf_r+0x248>
  4024de:	9b08      	ldr	r3, [sp, #32]
  4024e0:	3302      	adds	r3, #2
  4024e2:	9308      	str	r3, [sp, #32]
  4024e4:	9b07      	ldr	r3, [sp, #28]
  4024e6:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4024ea:	f040 830e 	bne.w	402b0a <_svfprintf_r+0x86e>
  4024ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4024f0:	9a08      	ldr	r2, [sp, #32]
  4024f2:	eba3 0b02 	sub.w	fp, r3, r2
  4024f6:	f1bb 0f00 	cmp.w	fp, #0
  4024fa:	f340 8306 	ble.w	402b0a <_svfprintf_r+0x86e>
  4024fe:	f1bb 0f10 	cmp.w	fp, #16
  402502:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402504:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402506:	dd29      	ble.n	40255c <_svfprintf_r+0x2c0>
  402508:	4643      	mov	r3, r8
  40250a:	4621      	mov	r1, r4
  40250c:	46a8      	mov	r8, r5
  40250e:	2710      	movs	r7, #16
  402510:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402512:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402514:	e006      	b.n	402524 <_svfprintf_r+0x288>
  402516:	f1ab 0b10 	sub.w	fp, fp, #16
  40251a:	f1bb 0f10 	cmp.w	fp, #16
  40251e:	f103 0308 	add.w	r3, r3, #8
  402522:	dd18      	ble.n	402556 <_svfprintf_r+0x2ba>
  402524:	3201      	adds	r2, #1
  402526:	48b7      	ldr	r0, [pc, #732]	; (402804 <_svfprintf_r+0x568>)
  402528:	9226      	str	r2, [sp, #152]	; 0x98
  40252a:	3110      	adds	r1, #16
  40252c:	2a07      	cmp	r2, #7
  40252e:	9127      	str	r1, [sp, #156]	; 0x9c
  402530:	e883 0081 	stmia.w	r3, {r0, r7}
  402534:	ddef      	ble.n	402516 <_svfprintf_r+0x27a>
  402536:	aa25      	add	r2, sp, #148	; 0x94
  402538:	4629      	mov	r1, r5
  40253a:	4620      	mov	r0, r4
  40253c:	f004 fe40 	bl	4071c0 <__ssprint_r>
  402540:	2800      	cmp	r0, #0
  402542:	f47f af7d 	bne.w	402440 <_svfprintf_r+0x1a4>
  402546:	f1ab 0b10 	sub.w	fp, fp, #16
  40254a:	f1bb 0f10 	cmp.w	fp, #16
  40254e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402550:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402552:	464b      	mov	r3, r9
  402554:	dce6      	bgt.n	402524 <_svfprintf_r+0x288>
  402556:	4645      	mov	r5, r8
  402558:	460c      	mov	r4, r1
  40255a:	4698      	mov	r8, r3
  40255c:	3201      	adds	r2, #1
  40255e:	4ba9      	ldr	r3, [pc, #676]	; (402804 <_svfprintf_r+0x568>)
  402560:	9226      	str	r2, [sp, #152]	; 0x98
  402562:	445c      	add	r4, fp
  402564:	2a07      	cmp	r2, #7
  402566:	9427      	str	r4, [sp, #156]	; 0x9c
  402568:	e888 0808 	stmia.w	r8, {r3, fp}
  40256c:	f300 8498 	bgt.w	402ea0 <_svfprintf_r+0xc04>
  402570:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402574:	f108 0808 	add.w	r8, r8, #8
  402578:	b177      	cbz	r7, 402598 <_svfprintf_r+0x2fc>
  40257a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40257c:	3301      	adds	r3, #1
  40257e:	3401      	adds	r4, #1
  402580:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  402584:	2201      	movs	r2, #1
  402586:	2b07      	cmp	r3, #7
  402588:	9427      	str	r4, [sp, #156]	; 0x9c
  40258a:	9326      	str	r3, [sp, #152]	; 0x98
  40258c:	e888 0006 	stmia.w	r8, {r1, r2}
  402590:	f300 83db 	bgt.w	402d4a <_svfprintf_r+0xaae>
  402594:	f108 0808 	add.w	r8, r8, #8
  402598:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40259a:	b16b      	cbz	r3, 4025b8 <_svfprintf_r+0x31c>
  40259c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40259e:	3301      	adds	r3, #1
  4025a0:	3402      	adds	r4, #2
  4025a2:	a91e      	add	r1, sp, #120	; 0x78
  4025a4:	2202      	movs	r2, #2
  4025a6:	2b07      	cmp	r3, #7
  4025a8:	9427      	str	r4, [sp, #156]	; 0x9c
  4025aa:	9326      	str	r3, [sp, #152]	; 0x98
  4025ac:	e888 0006 	stmia.w	r8, {r1, r2}
  4025b0:	f300 83d6 	bgt.w	402d60 <_svfprintf_r+0xac4>
  4025b4:	f108 0808 	add.w	r8, r8, #8
  4025b8:	2d80      	cmp	r5, #128	; 0x80
  4025ba:	f000 8315 	beq.w	402be8 <_svfprintf_r+0x94c>
  4025be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4025c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4025c2:	1a9f      	subs	r7, r3, r2
  4025c4:	2f00      	cmp	r7, #0
  4025c6:	dd36      	ble.n	402636 <_svfprintf_r+0x39a>
  4025c8:	2f10      	cmp	r7, #16
  4025ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025cc:	4d8e      	ldr	r5, [pc, #568]	; (402808 <_svfprintf_r+0x56c>)
  4025ce:	dd27      	ble.n	402620 <_svfprintf_r+0x384>
  4025d0:	4642      	mov	r2, r8
  4025d2:	4621      	mov	r1, r4
  4025d4:	46b0      	mov	r8, r6
  4025d6:	f04f 0b10 	mov.w	fp, #16
  4025da:	462e      	mov	r6, r5
  4025dc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4025de:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4025e0:	e004      	b.n	4025ec <_svfprintf_r+0x350>
  4025e2:	3f10      	subs	r7, #16
  4025e4:	2f10      	cmp	r7, #16
  4025e6:	f102 0208 	add.w	r2, r2, #8
  4025ea:	dd15      	ble.n	402618 <_svfprintf_r+0x37c>
  4025ec:	3301      	adds	r3, #1
  4025ee:	3110      	adds	r1, #16
  4025f0:	2b07      	cmp	r3, #7
  4025f2:	9127      	str	r1, [sp, #156]	; 0x9c
  4025f4:	9326      	str	r3, [sp, #152]	; 0x98
  4025f6:	e882 0840 	stmia.w	r2, {r6, fp}
  4025fa:	ddf2      	ble.n	4025e2 <_svfprintf_r+0x346>
  4025fc:	aa25      	add	r2, sp, #148	; 0x94
  4025fe:	4629      	mov	r1, r5
  402600:	4620      	mov	r0, r4
  402602:	f004 fddd 	bl	4071c0 <__ssprint_r>
  402606:	2800      	cmp	r0, #0
  402608:	f47f af1a 	bne.w	402440 <_svfprintf_r+0x1a4>
  40260c:	3f10      	subs	r7, #16
  40260e:	2f10      	cmp	r7, #16
  402610:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402612:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402614:	464a      	mov	r2, r9
  402616:	dce9      	bgt.n	4025ec <_svfprintf_r+0x350>
  402618:	4635      	mov	r5, r6
  40261a:	460c      	mov	r4, r1
  40261c:	4646      	mov	r6, r8
  40261e:	4690      	mov	r8, r2
  402620:	3301      	adds	r3, #1
  402622:	443c      	add	r4, r7
  402624:	2b07      	cmp	r3, #7
  402626:	9427      	str	r4, [sp, #156]	; 0x9c
  402628:	9326      	str	r3, [sp, #152]	; 0x98
  40262a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40262e:	f300 8381 	bgt.w	402d34 <_svfprintf_r+0xa98>
  402632:	f108 0808 	add.w	r8, r8, #8
  402636:	9b07      	ldr	r3, [sp, #28]
  402638:	05df      	lsls	r7, r3, #23
  40263a:	f100 8268 	bmi.w	402b0e <_svfprintf_r+0x872>
  40263e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402640:	990e      	ldr	r1, [sp, #56]	; 0x38
  402642:	f8c8 6000 	str.w	r6, [r8]
  402646:	3301      	adds	r3, #1
  402648:	440c      	add	r4, r1
  40264a:	2b07      	cmp	r3, #7
  40264c:	9427      	str	r4, [sp, #156]	; 0x9c
  40264e:	f8c8 1004 	str.w	r1, [r8, #4]
  402652:	9326      	str	r3, [sp, #152]	; 0x98
  402654:	f300 834d 	bgt.w	402cf2 <_svfprintf_r+0xa56>
  402658:	f108 0808 	add.w	r8, r8, #8
  40265c:	9b07      	ldr	r3, [sp, #28]
  40265e:	075b      	lsls	r3, r3, #29
  402660:	d53a      	bpl.n	4026d8 <_svfprintf_r+0x43c>
  402662:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402664:	9a08      	ldr	r2, [sp, #32]
  402666:	1a9d      	subs	r5, r3, r2
  402668:	2d00      	cmp	r5, #0
  40266a:	dd35      	ble.n	4026d8 <_svfprintf_r+0x43c>
  40266c:	2d10      	cmp	r5, #16
  40266e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402670:	dd20      	ble.n	4026b4 <_svfprintf_r+0x418>
  402672:	2610      	movs	r6, #16
  402674:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402676:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40267a:	e004      	b.n	402686 <_svfprintf_r+0x3ea>
  40267c:	3d10      	subs	r5, #16
  40267e:	2d10      	cmp	r5, #16
  402680:	f108 0808 	add.w	r8, r8, #8
  402684:	dd16      	ble.n	4026b4 <_svfprintf_r+0x418>
  402686:	3301      	adds	r3, #1
  402688:	4a5e      	ldr	r2, [pc, #376]	; (402804 <_svfprintf_r+0x568>)
  40268a:	9326      	str	r3, [sp, #152]	; 0x98
  40268c:	3410      	adds	r4, #16
  40268e:	2b07      	cmp	r3, #7
  402690:	9427      	str	r4, [sp, #156]	; 0x9c
  402692:	e888 0044 	stmia.w	r8, {r2, r6}
  402696:	ddf1      	ble.n	40267c <_svfprintf_r+0x3e0>
  402698:	aa25      	add	r2, sp, #148	; 0x94
  40269a:	4659      	mov	r1, fp
  40269c:	4638      	mov	r0, r7
  40269e:	f004 fd8f 	bl	4071c0 <__ssprint_r>
  4026a2:	2800      	cmp	r0, #0
  4026a4:	f47f aecc 	bne.w	402440 <_svfprintf_r+0x1a4>
  4026a8:	3d10      	subs	r5, #16
  4026aa:	2d10      	cmp	r5, #16
  4026ac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4026ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026b0:	46c8      	mov	r8, r9
  4026b2:	dce8      	bgt.n	402686 <_svfprintf_r+0x3ea>
  4026b4:	3301      	adds	r3, #1
  4026b6:	4a53      	ldr	r2, [pc, #332]	; (402804 <_svfprintf_r+0x568>)
  4026b8:	9326      	str	r3, [sp, #152]	; 0x98
  4026ba:	442c      	add	r4, r5
  4026bc:	2b07      	cmp	r3, #7
  4026be:	9427      	str	r4, [sp, #156]	; 0x9c
  4026c0:	e888 0024 	stmia.w	r8, {r2, r5}
  4026c4:	dd08      	ble.n	4026d8 <_svfprintf_r+0x43c>
  4026c6:	aa25      	add	r2, sp, #148	; 0x94
  4026c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4026ca:	980c      	ldr	r0, [sp, #48]	; 0x30
  4026cc:	f004 fd78 	bl	4071c0 <__ssprint_r>
  4026d0:	2800      	cmp	r0, #0
  4026d2:	f47f aeb5 	bne.w	402440 <_svfprintf_r+0x1a4>
  4026d6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4026d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4026da:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4026dc:	9908      	ldr	r1, [sp, #32]
  4026de:	428a      	cmp	r2, r1
  4026e0:	bfac      	ite	ge
  4026e2:	189b      	addge	r3, r3, r2
  4026e4:	185b      	addlt	r3, r3, r1
  4026e6:	9309      	str	r3, [sp, #36]	; 0x24
  4026e8:	2c00      	cmp	r4, #0
  4026ea:	f040 830d 	bne.w	402d08 <_svfprintf_r+0xa6c>
  4026ee:	2300      	movs	r3, #0
  4026f0:	9326      	str	r3, [sp, #152]	; 0x98
  4026f2:	46c8      	mov	r8, r9
  4026f4:	e5f9      	b.n	4022ea <_svfprintf_r+0x4e>
  4026f6:	9311      	str	r3, [sp, #68]	; 0x44
  4026f8:	f01b 0320 	ands.w	r3, fp, #32
  4026fc:	f040 81e3 	bne.w	402ac6 <_svfprintf_r+0x82a>
  402700:	f01b 0210 	ands.w	r2, fp, #16
  402704:	f040 842e 	bne.w	402f64 <_svfprintf_r+0xcc8>
  402708:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40270c:	f000 842a 	beq.w	402f64 <_svfprintf_r+0xcc8>
  402710:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402712:	4613      	mov	r3, r2
  402714:	460a      	mov	r2, r1
  402716:	3204      	adds	r2, #4
  402718:	880c      	ldrh	r4, [r1, #0]
  40271a:	920f      	str	r2, [sp, #60]	; 0x3c
  40271c:	2500      	movs	r5, #0
  40271e:	e6b0      	b.n	402482 <_svfprintf_r+0x1e6>
  402720:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402722:	9311      	str	r3, [sp, #68]	; 0x44
  402724:	6816      	ldr	r6, [r2, #0]
  402726:	2400      	movs	r4, #0
  402728:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  40272c:	1d15      	adds	r5, r2, #4
  40272e:	2e00      	cmp	r6, #0
  402730:	f000 86a7 	beq.w	403482 <_svfprintf_r+0x11e6>
  402734:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402736:	1c53      	adds	r3, r2, #1
  402738:	f000 8609 	beq.w	40334e <_svfprintf_r+0x10b2>
  40273c:	4621      	mov	r1, r4
  40273e:	4630      	mov	r0, r6
  402740:	f003 feee 	bl	406520 <memchr>
  402744:	2800      	cmp	r0, #0
  402746:	f000 86e1 	beq.w	40350c <_svfprintf_r+0x1270>
  40274a:	1b83      	subs	r3, r0, r6
  40274c:	930e      	str	r3, [sp, #56]	; 0x38
  40274e:	940a      	str	r4, [sp, #40]	; 0x28
  402750:	950f      	str	r5, [sp, #60]	; 0x3c
  402752:	f8cd b01c 	str.w	fp, [sp, #28]
  402756:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40275a:	9308      	str	r3, [sp, #32]
  40275c:	9412      	str	r4, [sp, #72]	; 0x48
  40275e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402762:	e6b3      	b.n	4024cc <_svfprintf_r+0x230>
  402764:	f89a 3000 	ldrb.w	r3, [sl]
  402768:	2201      	movs	r2, #1
  40276a:	212b      	movs	r1, #43	; 0x2b
  40276c:	e5ee      	b.n	40234c <_svfprintf_r+0xb0>
  40276e:	f04b 0b20 	orr.w	fp, fp, #32
  402772:	f89a 3000 	ldrb.w	r3, [sl]
  402776:	e5e9      	b.n	40234c <_svfprintf_r+0xb0>
  402778:	9311      	str	r3, [sp, #68]	; 0x44
  40277a:	2a00      	cmp	r2, #0
  40277c:	f040 8795 	bne.w	4036aa <_svfprintf_r+0x140e>
  402780:	4b22      	ldr	r3, [pc, #136]	; (40280c <_svfprintf_r+0x570>)
  402782:	9318      	str	r3, [sp, #96]	; 0x60
  402784:	f01b 0f20 	tst.w	fp, #32
  402788:	f040 8111 	bne.w	4029ae <_svfprintf_r+0x712>
  40278c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40278e:	f01b 0f10 	tst.w	fp, #16
  402792:	4613      	mov	r3, r2
  402794:	f040 83e1 	bne.w	402f5a <_svfprintf_r+0xcbe>
  402798:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40279c:	f000 83dd 	beq.w	402f5a <_svfprintf_r+0xcbe>
  4027a0:	3304      	adds	r3, #4
  4027a2:	8814      	ldrh	r4, [r2, #0]
  4027a4:	930f      	str	r3, [sp, #60]	; 0x3c
  4027a6:	2500      	movs	r5, #0
  4027a8:	f01b 0f01 	tst.w	fp, #1
  4027ac:	f000 810c 	beq.w	4029c8 <_svfprintf_r+0x72c>
  4027b0:	ea54 0305 	orrs.w	r3, r4, r5
  4027b4:	f000 8108 	beq.w	4029c8 <_svfprintf_r+0x72c>
  4027b8:	2330      	movs	r3, #48	; 0x30
  4027ba:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4027be:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4027c2:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  4027c6:	f04b 0b02 	orr.w	fp, fp, #2
  4027ca:	2302      	movs	r3, #2
  4027cc:	e659      	b.n	402482 <_svfprintf_r+0x1e6>
  4027ce:	f89a 3000 	ldrb.w	r3, [sl]
  4027d2:	2900      	cmp	r1, #0
  4027d4:	f47f adba 	bne.w	40234c <_svfprintf_r+0xb0>
  4027d8:	2201      	movs	r2, #1
  4027da:	2120      	movs	r1, #32
  4027dc:	e5b6      	b.n	40234c <_svfprintf_r+0xb0>
  4027de:	f04b 0b01 	orr.w	fp, fp, #1
  4027e2:	f89a 3000 	ldrb.w	r3, [sl]
  4027e6:	e5b1      	b.n	40234c <_svfprintf_r+0xb0>
  4027e8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4027ea:	6823      	ldr	r3, [r4, #0]
  4027ec:	930d      	str	r3, [sp, #52]	; 0x34
  4027ee:	4618      	mov	r0, r3
  4027f0:	2800      	cmp	r0, #0
  4027f2:	4623      	mov	r3, r4
  4027f4:	f103 0304 	add.w	r3, r3, #4
  4027f8:	f6ff ae0a 	blt.w	402410 <_svfprintf_r+0x174>
  4027fc:	930f      	str	r3, [sp, #60]	; 0x3c
  4027fe:	f89a 3000 	ldrb.w	r3, [sl]
  402802:	e5a3      	b.n	40234c <_svfprintf_r+0xb0>
  402804:	00408bfc 	.word	0x00408bfc
  402808:	00408c0c 	.word	0x00408c0c
  40280c:	00408bdc 	.word	0x00408bdc
  402810:	f04b 0b10 	orr.w	fp, fp, #16
  402814:	f01b 0f20 	tst.w	fp, #32
  402818:	9311      	str	r3, [sp, #68]	; 0x44
  40281a:	f43f ae23 	beq.w	402464 <_svfprintf_r+0x1c8>
  40281e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402820:	3507      	adds	r5, #7
  402822:	f025 0307 	bic.w	r3, r5, #7
  402826:	f103 0208 	add.w	r2, r3, #8
  40282a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40282e:	920f      	str	r2, [sp, #60]	; 0x3c
  402830:	2301      	movs	r3, #1
  402832:	e626      	b.n	402482 <_svfprintf_r+0x1e6>
  402834:	f89a 3000 	ldrb.w	r3, [sl]
  402838:	2b2a      	cmp	r3, #42	; 0x2a
  40283a:	f10a 0401 	add.w	r4, sl, #1
  40283e:	f000 8727 	beq.w	403690 <_svfprintf_r+0x13f4>
  402842:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402846:	2809      	cmp	r0, #9
  402848:	46a2      	mov	sl, r4
  40284a:	f200 86ad 	bhi.w	4035a8 <_svfprintf_r+0x130c>
  40284e:	2300      	movs	r3, #0
  402850:	461c      	mov	r4, r3
  402852:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402856:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40285a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40285e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402862:	2809      	cmp	r0, #9
  402864:	d9f5      	bls.n	402852 <_svfprintf_r+0x5b6>
  402866:	940a      	str	r4, [sp, #40]	; 0x28
  402868:	e572      	b.n	402350 <_svfprintf_r+0xb4>
  40286a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40286e:	f89a 3000 	ldrb.w	r3, [sl]
  402872:	e56b      	b.n	40234c <_svfprintf_r+0xb0>
  402874:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402878:	f89a 3000 	ldrb.w	r3, [sl]
  40287c:	e566      	b.n	40234c <_svfprintf_r+0xb0>
  40287e:	f89a 3000 	ldrb.w	r3, [sl]
  402882:	2b6c      	cmp	r3, #108	; 0x6c
  402884:	bf03      	ittte	eq
  402886:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40288a:	f04b 0b20 	orreq.w	fp, fp, #32
  40288e:	f10a 0a01 	addeq.w	sl, sl, #1
  402892:	f04b 0b10 	orrne.w	fp, fp, #16
  402896:	e559      	b.n	40234c <_svfprintf_r+0xb0>
  402898:	2a00      	cmp	r2, #0
  40289a:	f040 8711 	bne.w	4036c0 <_svfprintf_r+0x1424>
  40289e:	f01b 0f20 	tst.w	fp, #32
  4028a2:	f040 84f9 	bne.w	403298 <_svfprintf_r+0xffc>
  4028a6:	f01b 0f10 	tst.w	fp, #16
  4028aa:	f040 84ac 	bne.w	403206 <_svfprintf_r+0xf6a>
  4028ae:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4028b2:	f000 84a8 	beq.w	403206 <_svfprintf_r+0xf6a>
  4028b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4028b8:	6813      	ldr	r3, [r2, #0]
  4028ba:	3204      	adds	r2, #4
  4028bc:	920f      	str	r2, [sp, #60]	; 0x3c
  4028be:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  4028c2:	801a      	strh	r2, [r3, #0]
  4028c4:	e511      	b.n	4022ea <_svfprintf_r+0x4e>
  4028c6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4028c8:	4bb3      	ldr	r3, [pc, #716]	; (402b98 <_svfprintf_r+0x8fc>)
  4028ca:	680c      	ldr	r4, [r1, #0]
  4028cc:	9318      	str	r3, [sp, #96]	; 0x60
  4028ce:	2230      	movs	r2, #48	; 0x30
  4028d0:	2378      	movs	r3, #120	; 0x78
  4028d2:	3104      	adds	r1, #4
  4028d4:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  4028d8:	9311      	str	r3, [sp, #68]	; 0x44
  4028da:	f04b 0b02 	orr.w	fp, fp, #2
  4028de:	910f      	str	r1, [sp, #60]	; 0x3c
  4028e0:	2500      	movs	r5, #0
  4028e2:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4028e6:	2302      	movs	r3, #2
  4028e8:	e5cb      	b.n	402482 <_svfprintf_r+0x1e6>
  4028ea:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4028ec:	9311      	str	r3, [sp, #68]	; 0x44
  4028ee:	680a      	ldr	r2, [r1, #0]
  4028f0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4028f4:	2300      	movs	r3, #0
  4028f6:	460a      	mov	r2, r1
  4028f8:	461f      	mov	r7, r3
  4028fa:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4028fe:	3204      	adds	r2, #4
  402900:	2301      	movs	r3, #1
  402902:	9308      	str	r3, [sp, #32]
  402904:	f8cd b01c 	str.w	fp, [sp, #28]
  402908:	970a      	str	r7, [sp, #40]	; 0x28
  40290a:	9712      	str	r7, [sp, #72]	; 0x48
  40290c:	920f      	str	r2, [sp, #60]	; 0x3c
  40290e:	930e      	str	r3, [sp, #56]	; 0x38
  402910:	ae28      	add	r6, sp, #160	; 0xa0
  402912:	e5df      	b.n	4024d4 <_svfprintf_r+0x238>
  402914:	9311      	str	r3, [sp, #68]	; 0x44
  402916:	2a00      	cmp	r2, #0
  402918:	f040 86ea 	bne.w	4036f0 <_svfprintf_r+0x1454>
  40291c:	f01b 0f20 	tst.w	fp, #32
  402920:	d15d      	bne.n	4029de <_svfprintf_r+0x742>
  402922:	f01b 0f10 	tst.w	fp, #16
  402926:	f040 8308 	bne.w	402f3a <_svfprintf_r+0xc9e>
  40292a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40292e:	f000 8304 	beq.w	402f3a <_svfprintf_r+0xc9e>
  402932:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402934:	f9b1 4000 	ldrsh.w	r4, [r1]
  402938:	3104      	adds	r1, #4
  40293a:	17e5      	asrs	r5, r4, #31
  40293c:	4622      	mov	r2, r4
  40293e:	462b      	mov	r3, r5
  402940:	910f      	str	r1, [sp, #60]	; 0x3c
  402942:	2a00      	cmp	r2, #0
  402944:	f173 0300 	sbcs.w	r3, r3, #0
  402948:	db58      	blt.n	4029fc <_svfprintf_r+0x760>
  40294a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40294c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402950:	1c4a      	adds	r2, r1, #1
  402952:	f04f 0301 	mov.w	r3, #1
  402956:	f47f ad9b 	bne.w	402490 <_svfprintf_r+0x1f4>
  40295a:	ea54 0205 	orrs.w	r2, r4, r5
  40295e:	f000 81df 	beq.w	402d20 <_svfprintf_r+0xa84>
  402962:	f8cd b01c 	str.w	fp, [sp, #28]
  402966:	2b01      	cmp	r3, #1
  402968:	f000 827b 	beq.w	402e62 <_svfprintf_r+0xbc6>
  40296c:	2b02      	cmp	r3, #2
  40296e:	f040 8206 	bne.w	402d7e <_svfprintf_r+0xae2>
  402972:	9818      	ldr	r0, [sp, #96]	; 0x60
  402974:	464e      	mov	r6, r9
  402976:	0923      	lsrs	r3, r4, #4
  402978:	f004 010f 	and.w	r1, r4, #15
  40297c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402980:	092a      	lsrs	r2, r5, #4
  402982:	461c      	mov	r4, r3
  402984:	4615      	mov	r5, r2
  402986:	5c43      	ldrb	r3, [r0, r1]
  402988:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40298c:	ea54 0305 	orrs.w	r3, r4, r5
  402990:	d1f1      	bne.n	402976 <_svfprintf_r+0x6da>
  402992:	eba9 0306 	sub.w	r3, r9, r6
  402996:	930e      	str	r3, [sp, #56]	; 0x38
  402998:	e590      	b.n	4024bc <_svfprintf_r+0x220>
  40299a:	9311      	str	r3, [sp, #68]	; 0x44
  40299c:	2a00      	cmp	r2, #0
  40299e:	f040 86a3 	bne.w	4036e8 <_svfprintf_r+0x144c>
  4029a2:	4b7e      	ldr	r3, [pc, #504]	; (402b9c <_svfprintf_r+0x900>)
  4029a4:	9318      	str	r3, [sp, #96]	; 0x60
  4029a6:	f01b 0f20 	tst.w	fp, #32
  4029aa:	f43f aeef 	beq.w	40278c <_svfprintf_r+0x4f0>
  4029ae:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4029b0:	3507      	adds	r5, #7
  4029b2:	f025 0307 	bic.w	r3, r5, #7
  4029b6:	f103 0208 	add.w	r2, r3, #8
  4029ba:	f01b 0f01 	tst.w	fp, #1
  4029be:	920f      	str	r2, [sp, #60]	; 0x3c
  4029c0:	e9d3 4500 	ldrd	r4, r5, [r3]
  4029c4:	f47f aef4 	bne.w	4027b0 <_svfprintf_r+0x514>
  4029c8:	2302      	movs	r3, #2
  4029ca:	e55a      	b.n	402482 <_svfprintf_r+0x1e6>
  4029cc:	9311      	str	r3, [sp, #68]	; 0x44
  4029ce:	2a00      	cmp	r2, #0
  4029d0:	f040 8686 	bne.w	4036e0 <_svfprintf_r+0x1444>
  4029d4:	f04b 0b10 	orr.w	fp, fp, #16
  4029d8:	f01b 0f20 	tst.w	fp, #32
  4029dc:	d0a1      	beq.n	402922 <_svfprintf_r+0x686>
  4029de:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4029e0:	3507      	adds	r5, #7
  4029e2:	f025 0507 	bic.w	r5, r5, #7
  4029e6:	e9d5 2300 	ldrd	r2, r3, [r5]
  4029ea:	2a00      	cmp	r2, #0
  4029ec:	f105 0108 	add.w	r1, r5, #8
  4029f0:	461d      	mov	r5, r3
  4029f2:	f173 0300 	sbcs.w	r3, r3, #0
  4029f6:	910f      	str	r1, [sp, #60]	; 0x3c
  4029f8:	4614      	mov	r4, r2
  4029fa:	daa6      	bge.n	40294a <_svfprintf_r+0x6ae>
  4029fc:	272d      	movs	r7, #45	; 0x2d
  4029fe:	4264      	negs	r4, r4
  402a00:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402a04:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402a08:	2301      	movs	r3, #1
  402a0a:	e53d      	b.n	402488 <_svfprintf_r+0x1ec>
  402a0c:	9311      	str	r3, [sp, #68]	; 0x44
  402a0e:	2a00      	cmp	r2, #0
  402a10:	f040 8662 	bne.w	4036d8 <_svfprintf_r+0x143c>
  402a14:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402a16:	3507      	adds	r5, #7
  402a18:	f025 0307 	bic.w	r3, r5, #7
  402a1c:	f103 0208 	add.w	r2, r3, #8
  402a20:	920f      	str	r2, [sp, #60]	; 0x3c
  402a22:	681a      	ldr	r2, [r3, #0]
  402a24:	9215      	str	r2, [sp, #84]	; 0x54
  402a26:	685b      	ldr	r3, [r3, #4]
  402a28:	9314      	str	r3, [sp, #80]	; 0x50
  402a2a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402a2c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  402a2e:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402a32:	4628      	mov	r0, r5
  402a34:	4621      	mov	r1, r4
  402a36:	f04f 32ff 	mov.w	r2, #4294967295
  402a3a:	4b59      	ldr	r3, [pc, #356]	; (402ba0 <_svfprintf_r+0x904>)
  402a3c:	f005 fa8e 	bl	407f5c <__aeabi_dcmpun>
  402a40:	2800      	cmp	r0, #0
  402a42:	f040 834a 	bne.w	4030da <_svfprintf_r+0xe3e>
  402a46:	4628      	mov	r0, r5
  402a48:	4621      	mov	r1, r4
  402a4a:	f04f 32ff 	mov.w	r2, #4294967295
  402a4e:	4b54      	ldr	r3, [pc, #336]	; (402ba0 <_svfprintf_r+0x904>)
  402a50:	f005 fa66 	bl	407f20 <__aeabi_dcmple>
  402a54:	2800      	cmp	r0, #0
  402a56:	f040 8340 	bne.w	4030da <_svfprintf_r+0xe3e>
  402a5a:	a815      	add	r0, sp, #84	; 0x54
  402a5c:	c80d      	ldmia	r0, {r0, r2, r3}
  402a5e:	9914      	ldr	r1, [sp, #80]	; 0x50
  402a60:	f005 fa54 	bl	407f0c <__aeabi_dcmplt>
  402a64:	2800      	cmp	r0, #0
  402a66:	f040 8530 	bne.w	4034ca <_svfprintf_r+0x122e>
  402a6a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402a6e:	4e4d      	ldr	r6, [pc, #308]	; (402ba4 <_svfprintf_r+0x908>)
  402a70:	4b4d      	ldr	r3, [pc, #308]	; (402ba8 <_svfprintf_r+0x90c>)
  402a72:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402a76:	9007      	str	r0, [sp, #28]
  402a78:	9811      	ldr	r0, [sp, #68]	; 0x44
  402a7a:	2203      	movs	r2, #3
  402a7c:	2100      	movs	r1, #0
  402a7e:	9208      	str	r2, [sp, #32]
  402a80:	910a      	str	r1, [sp, #40]	; 0x28
  402a82:	2847      	cmp	r0, #71	; 0x47
  402a84:	bfd8      	it	le
  402a86:	461e      	movle	r6, r3
  402a88:	920e      	str	r2, [sp, #56]	; 0x38
  402a8a:	9112      	str	r1, [sp, #72]	; 0x48
  402a8c:	e51e      	b.n	4024cc <_svfprintf_r+0x230>
  402a8e:	f04b 0b08 	orr.w	fp, fp, #8
  402a92:	f89a 3000 	ldrb.w	r3, [sl]
  402a96:	e459      	b.n	40234c <_svfprintf_r+0xb0>
  402a98:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402a9c:	2300      	movs	r3, #0
  402a9e:	461c      	mov	r4, r3
  402aa0:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402aa4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402aa8:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402aac:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402ab0:	2809      	cmp	r0, #9
  402ab2:	d9f5      	bls.n	402aa0 <_svfprintf_r+0x804>
  402ab4:	940d      	str	r4, [sp, #52]	; 0x34
  402ab6:	e44b      	b.n	402350 <_svfprintf_r+0xb4>
  402ab8:	f04b 0b10 	orr.w	fp, fp, #16
  402abc:	9311      	str	r3, [sp, #68]	; 0x44
  402abe:	f01b 0320 	ands.w	r3, fp, #32
  402ac2:	f43f ae1d 	beq.w	402700 <_svfprintf_r+0x464>
  402ac6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402ac8:	3507      	adds	r5, #7
  402aca:	f025 0307 	bic.w	r3, r5, #7
  402ace:	f103 0208 	add.w	r2, r3, #8
  402ad2:	e9d3 4500 	ldrd	r4, r5, [r3]
  402ad6:	920f      	str	r2, [sp, #60]	; 0x3c
  402ad8:	2300      	movs	r3, #0
  402ada:	e4d2      	b.n	402482 <_svfprintf_r+0x1e6>
  402adc:	9311      	str	r3, [sp, #68]	; 0x44
  402ade:	2a00      	cmp	r2, #0
  402ae0:	f040 85e7 	bne.w	4036b2 <_svfprintf_r+0x1416>
  402ae4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402ae6:	2a00      	cmp	r2, #0
  402ae8:	f43f aca3 	beq.w	402432 <_svfprintf_r+0x196>
  402aec:	2300      	movs	r3, #0
  402aee:	2101      	movs	r1, #1
  402af0:	461f      	mov	r7, r3
  402af2:	9108      	str	r1, [sp, #32]
  402af4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402af8:	f8cd b01c 	str.w	fp, [sp, #28]
  402afc:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402b00:	930a      	str	r3, [sp, #40]	; 0x28
  402b02:	9312      	str	r3, [sp, #72]	; 0x48
  402b04:	910e      	str	r1, [sp, #56]	; 0x38
  402b06:	ae28      	add	r6, sp, #160	; 0xa0
  402b08:	e4e4      	b.n	4024d4 <_svfprintf_r+0x238>
  402b0a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b0c:	e534      	b.n	402578 <_svfprintf_r+0x2dc>
  402b0e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402b10:	2b65      	cmp	r3, #101	; 0x65
  402b12:	f340 80a7 	ble.w	402c64 <_svfprintf_r+0x9c8>
  402b16:	a815      	add	r0, sp, #84	; 0x54
  402b18:	c80d      	ldmia	r0, {r0, r2, r3}
  402b1a:	9914      	ldr	r1, [sp, #80]	; 0x50
  402b1c:	f005 f9ec 	bl	407ef8 <__aeabi_dcmpeq>
  402b20:	2800      	cmp	r0, #0
  402b22:	f000 8150 	beq.w	402dc6 <_svfprintf_r+0xb2a>
  402b26:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b28:	4a20      	ldr	r2, [pc, #128]	; (402bac <_svfprintf_r+0x910>)
  402b2a:	f8c8 2000 	str.w	r2, [r8]
  402b2e:	3301      	adds	r3, #1
  402b30:	3401      	adds	r4, #1
  402b32:	2201      	movs	r2, #1
  402b34:	2b07      	cmp	r3, #7
  402b36:	9427      	str	r4, [sp, #156]	; 0x9c
  402b38:	9326      	str	r3, [sp, #152]	; 0x98
  402b3a:	f8c8 2004 	str.w	r2, [r8, #4]
  402b3e:	f300 836a 	bgt.w	403216 <_svfprintf_r+0xf7a>
  402b42:	f108 0808 	add.w	r8, r8, #8
  402b46:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402b48:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402b4a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b4c:	4293      	cmp	r3, r2
  402b4e:	db03      	blt.n	402b58 <_svfprintf_r+0x8bc>
  402b50:	9b07      	ldr	r3, [sp, #28]
  402b52:	07dd      	lsls	r5, r3, #31
  402b54:	f57f ad82 	bpl.w	40265c <_svfprintf_r+0x3c0>
  402b58:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b5a:	9919      	ldr	r1, [sp, #100]	; 0x64
  402b5c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402b5e:	f8c8 2000 	str.w	r2, [r8]
  402b62:	3301      	adds	r3, #1
  402b64:	440c      	add	r4, r1
  402b66:	2b07      	cmp	r3, #7
  402b68:	f8c8 1004 	str.w	r1, [r8, #4]
  402b6c:	9427      	str	r4, [sp, #156]	; 0x9c
  402b6e:	9326      	str	r3, [sp, #152]	; 0x98
  402b70:	f300 839e 	bgt.w	4032b0 <_svfprintf_r+0x1014>
  402b74:	f108 0808 	add.w	r8, r8, #8
  402b78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402b7a:	1e5e      	subs	r6, r3, #1
  402b7c:	2e00      	cmp	r6, #0
  402b7e:	f77f ad6d 	ble.w	40265c <_svfprintf_r+0x3c0>
  402b82:	2e10      	cmp	r6, #16
  402b84:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b86:	4d0a      	ldr	r5, [pc, #40]	; (402bb0 <_svfprintf_r+0x914>)
  402b88:	f340 81f5 	ble.w	402f76 <_svfprintf_r+0xcda>
  402b8c:	4622      	mov	r2, r4
  402b8e:	2710      	movs	r7, #16
  402b90:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402b94:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402b96:	e013      	b.n	402bc0 <_svfprintf_r+0x924>
  402b98:	00408bdc 	.word	0x00408bdc
  402b9c:	00408bc8 	.word	0x00408bc8
  402ba0:	7fefffff 	.word	0x7fefffff
  402ba4:	00408bbc 	.word	0x00408bbc
  402ba8:	00408bb8 	.word	0x00408bb8
  402bac:	00408bf8 	.word	0x00408bf8
  402bb0:	00408c0c 	.word	0x00408c0c
  402bb4:	f108 0808 	add.w	r8, r8, #8
  402bb8:	3e10      	subs	r6, #16
  402bba:	2e10      	cmp	r6, #16
  402bbc:	f340 81da 	ble.w	402f74 <_svfprintf_r+0xcd8>
  402bc0:	3301      	adds	r3, #1
  402bc2:	3210      	adds	r2, #16
  402bc4:	2b07      	cmp	r3, #7
  402bc6:	9227      	str	r2, [sp, #156]	; 0x9c
  402bc8:	9326      	str	r3, [sp, #152]	; 0x98
  402bca:	e888 00a0 	stmia.w	r8, {r5, r7}
  402bce:	ddf1      	ble.n	402bb4 <_svfprintf_r+0x918>
  402bd0:	aa25      	add	r2, sp, #148	; 0x94
  402bd2:	4621      	mov	r1, r4
  402bd4:	4658      	mov	r0, fp
  402bd6:	f004 faf3 	bl	4071c0 <__ssprint_r>
  402bda:	2800      	cmp	r0, #0
  402bdc:	f47f ac30 	bne.w	402440 <_svfprintf_r+0x1a4>
  402be0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402be2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402be4:	46c8      	mov	r8, r9
  402be6:	e7e7      	b.n	402bb8 <_svfprintf_r+0x91c>
  402be8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402bea:	9a08      	ldr	r2, [sp, #32]
  402bec:	1a9f      	subs	r7, r3, r2
  402bee:	2f00      	cmp	r7, #0
  402bf0:	f77f ace5 	ble.w	4025be <_svfprintf_r+0x322>
  402bf4:	2f10      	cmp	r7, #16
  402bf6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402bf8:	4db6      	ldr	r5, [pc, #728]	; (402ed4 <_svfprintf_r+0xc38>)
  402bfa:	dd27      	ble.n	402c4c <_svfprintf_r+0x9b0>
  402bfc:	4642      	mov	r2, r8
  402bfe:	4621      	mov	r1, r4
  402c00:	46b0      	mov	r8, r6
  402c02:	f04f 0b10 	mov.w	fp, #16
  402c06:	462e      	mov	r6, r5
  402c08:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402c0a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402c0c:	e004      	b.n	402c18 <_svfprintf_r+0x97c>
  402c0e:	3f10      	subs	r7, #16
  402c10:	2f10      	cmp	r7, #16
  402c12:	f102 0208 	add.w	r2, r2, #8
  402c16:	dd15      	ble.n	402c44 <_svfprintf_r+0x9a8>
  402c18:	3301      	adds	r3, #1
  402c1a:	3110      	adds	r1, #16
  402c1c:	2b07      	cmp	r3, #7
  402c1e:	9127      	str	r1, [sp, #156]	; 0x9c
  402c20:	9326      	str	r3, [sp, #152]	; 0x98
  402c22:	e882 0840 	stmia.w	r2, {r6, fp}
  402c26:	ddf2      	ble.n	402c0e <_svfprintf_r+0x972>
  402c28:	aa25      	add	r2, sp, #148	; 0x94
  402c2a:	4629      	mov	r1, r5
  402c2c:	4620      	mov	r0, r4
  402c2e:	f004 fac7 	bl	4071c0 <__ssprint_r>
  402c32:	2800      	cmp	r0, #0
  402c34:	f47f ac04 	bne.w	402440 <_svfprintf_r+0x1a4>
  402c38:	3f10      	subs	r7, #16
  402c3a:	2f10      	cmp	r7, #16
  402c3c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402c3e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c40:	464a      	mov	r2, r9
  402c42:	dce9      	bgt.n	402c18 <_svfprintf_r+0x97c>
  402c44:	4635      	mov	r5, r6
  402c46:	460c      	mov	r4, r1
  402c48:	4646      	mov	r6, r8
  402c4a:	4690      	mov	r8, r2
  402c4c:	3301      	adds	r3, #1
  402c4e:	443c      	add	r4, r7
  402c50:	2b07      	cmp	r3, #7
  402c52:	9427      	str	r4, [sp, #156]	; 0x9c
  402c54:	9326      	str	r3, [sp, #152]	; 0x98
  402c56:	e888 00a0 	stmia.w	r8, {r5, r7}
  402c5a:	f300 8232 	bgt.w	4030c2 <_svfprintf_r+0xe26>
  402c5e:	f108 0808 	add.w	r8, r8, #8
  402c62:	e4ac      	b.n	4025be <_svfprintf_r+0x322>
  402c64:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402c66:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402c68:	2b01      	cmp	r3, #1
  402c6a:	f340 81fe 	ble.w	40306a <_svfprintf_r+0xdce>
  402c6e:	3701      	adds	r7, #1
  402c70:	3401      	adds	r4, #1
  402c72:	2301      	movs	r3, #1
  402c74:	2f07      	cmp	r7, #7
  402c76:	9427      	str	r4, [sp, #156]	; 0x9c
  402c78:	9726      	str	r7, [sp, #152]	; 0x98
  402c7a:	f8c8 6000 	str.w	r6, [r8]
  402c7e:	f8c8 3004 	str.w	r3, [r8, #4]
  402c82:	f300 8203 	bgt.w	40308c <_svfprintf_r+0xdf0>
  402c86:	f108 0808 	add.w	r8, r8, #8
  402c8a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402c8c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402c8e:	f8c8 3000 	str.w	r3, [r8]
  402c92:	3701      	adds	r7, #1
  402c94:	4414      	add	r4, r2
  402c96:	2f07      	cmp	r7, #7
  402c98:	9427      	str	r4, [sp, #156]	; 0x9c
  402c9a:	9726      	str	r7, [sp, #152]	; 0x98
  402c9c:	f8c8 2004 	str.w	r2, [r8, #4]
  402ca0:	f300 8200 	bgt.w	4030a4 <_svfprintf_r+0xe08>
  402ca4:	f108 0808 	add.w	r8, r8, #8
  402ca8:	a815      	add	r0, sp, #84	; 0x54
  402caa:	c80d      	ldmia	r0, {r0, r2, r3}
  402cac:	9914      	ldr	r1, [sp, #80]	; 0x50
  402cae:	f005 f923 	bl	407ef8 <__aeabi_dcmpeq>
  402cb2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402cb4:	2800      	cmp	r0, #0
  402cb6:	f040 8101 	bne.w	402ebc <_svfprintf_r+0xc20>
  402cba:	3b01      	subs	r3, #1
  402cbc:	3701      	adds	r7, #1
  402cbe:	3601      	adds	r6, #1
  402cc0:	441c      	add	r4, r3
  402cc2:	2f07      	cmp	r7, #7
  402cc4:	9726      	str	r7, [sp, #152]	; 0x98
  402cc6:	9427      	str	r4, [sp, #156]	; 0x9c
  402cc8:	f8c8 6000 	str.w	r6, [r8]
  402ccc:	f8c8 3004 	str.w	r3, [r8, #4]
  402cd0:	f300 8127 	bgt.w	402f22 <_svfprintf_r+0xc86>
  402cd4:	f108 0808 	add.w	r8, r8, #8
  402cd8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402cda:	f8c8 2004 	str.w	r2, [r8, #4]
  402cde:	3701      	adds	r7, #1
  402ce0:	4414      	add	r4, r2
  402ce2:	ab21      	add	r3, sp, #132	; 0x84
  402ce4:	2f07      	cmp	r7, #7
  402ce6:	9427      	str	r4, [sp, #156]	; 0x9c
  402ce8:	9726      	str	r7, [sp, #152]	; 0x98
  402cea:	f8c8 3000 	str.w	r3, [r8]
  402cee:	f77f acb3 	ble.w	402658 <_svfprintf_r+0x3bc>
  402cf2:	aa25      	add	r2, sp, #148	; 0x94
  402cf4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402cf6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402cf8:	f004 fa62 	bl	4071c0 <__ssprint_r>
  402cfc:	2800      	cmp	r0, #0
  402cfe:	f47f ab9f 	bne.w	402440 <_svfprintf_r+0x1a4>
  402d02:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d04:	46c8      	mov	r8, r9
  402d06:	e4a9      	b.n	40265c <_svfprintf_r+0x3c0>
  402d08:	aa25      	add	r2, sp, #148	; 0x94
  402d0a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d0c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d0e:	f004 fa57 	bl	4071c0 <__ssprint_r>
  402d12:	2800      	cmp	r0, #0
  402d14:	f43f aceb 	beq.w	4026ee <_svfprintf_r+0x452>
  402d18:	f7ff bb92 	b.w	402440 <_svfprintf_r+0x1a4>
  402d1c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402d20:	2b01      	cmp	r3, #1
  402d22:	f000 8134 	beq.w	402f8e <_svfprintf_r+0xcf2>
  402d26:	2b02      	cmp	r3, #2
  402d28:	d125      	bne.n	402d76 <_svfprintf_r+0xada>
  402d2a:	f8cd b01c 	str.w	fp, [sp, #28]
  402d2e:	2400      	movs	r4, #0
  402d30:	2500      	movs	r5, #0
  402d32:	e61e      	b.n	402972 <_svfprintf_r+0x6d6>
  402d34:	aa25      	add	r2, sp, #148	; 0x94
  402d36:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d38:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d3a:	f004 fa41 	bl	4071c0 <__ssprint_r>
  402d3e:	2800      	cmp	r0, #0
  402d40:	f47f ab7e 	bne.w	402440 <_svfprintf_r+0x1a4>
  402d44:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d46:	46c8      	mov	r8, r9
  402d48:	e475      	b.n	402636 <_svfprintf_r+0x39a>
  402d4a:	aa25      	add	r2, sp, #148	; 0x94
  402d4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d4e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d50:	f004 fa36 	bl	4071c0 <__ssprint_r>
  402d54:	2800      	cmp	r0, #0
  402d56:	f47f ab73 	bne.w	402440 <_svfprintf_r+0x1a4>
  402d5a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d5c:	46c8      	mov	r8, r9
  402d5e:	e41b      	b.n	402598 <_svfprintf_r+0x2fc>
  402d60:	aa25      	add	r2, sp, #148	; 0x94
  402d62:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d64:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d66:	f004 fa2b 	bl	4071c0 <__ssprint_r>
  402d6a:	2800      	cmp	r0, #0
  402d6c:	f47f ab68 	bne.w	402440 <_svfprintf_r+0x1a4>
  402d70:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d72:	46c8      	mov	r8, r9
  402d74:	e420      	b.n	4025b8 <_svfprintf_r+0x31c>
  402d76:	f8cd b01c 	str.w	fp, [sp, #28]
  402d7a:	2400      	movs	r4, #0
  402d7c:	2500      	movs	r5, #0
  402d7e:	4649      	mov	r1, r9
  402d80:	e000      	b.n	402d84 <_svfprintf_r+0xae8>
  402d82:	4631      	mov	r1, r6
  402d84:	08e2      	lsrs	r2, r4, #3
  402d86:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402d8a:	08e8      	lsrs	r0, r5, #3
  402d8c:	f004 0307 	and.w	r3, r4, #7
  402d90:	4605      	mov	r5, r0
  402d92:	4614      	mov	r4, r2
  402d94:	3330      	adds	r3, #48	; 0x30
  402d96:	ea54 0205 	orrs.w	r2, r4, r5
  402d9a:	f801 3c01 	strb.w	r3, [r1, #-1]
  402d9e:	f101 36ff 	add.w	r6, r1, #4294967295
  402da2:	d1ee      	bne.n	402d82 <_svfprintf_r+0xae6>
  402da4:	9a07      	ldr	r2, [sp, #28]
  402da6:	07d2      	lsls	r2, r2, #31
  402da8:	f57f adf3 	bpl.w	402992 <_svfprintf_r+0x6f6>
  402dac:	2b30      	cmp	r3, #48	; 0x30
  402dae:	f43f adf0 	beq.w	402992 <_svfprintf_r+0x6f6>
  402db2:	3902      	subs	r1, #2
  402db4:	2330      	movs	r3, #48	; 0x30
  402db6:	f806 3c01 	strb.w	r3, [r6, #-1]
  402dba:	eba9 0301 	sub.w	r3, r9, r1
  402dbe:	930e      	str	r3, [sp, #56]	; 0x38
  402dc0:	460e      	mov	r6, r1
  402dc2:	f7ff bb7b 	b.w	4024bc <_svfprintf_r+0x220>
  402dc6:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402dc8:	2900      	cmp	r1, #0
  402dca:	f340 822e 	ble.w	40322a <_svfprintf_r+0xf8e>
  402dce:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402dd0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402dd2:	4293      	cmp	r3, r2
  402dd4:	bfa8      	it	ge
  402dd6:	4613      	movge	r3, r2
  402dd8:	2b00      	cmp	r3, #0
  402dda:	461f      	mov	r7, r3
  402ddc:	dd0d      	ble.n	402dfa <_svfprintf_r+0xb5e>
  402dde:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402de0:	f8c8 6000 	str.w	r6, [r8]
  402de4:	3301      	adds	r3, #1
  402de6:	443c      	add	r4, r7
  402de8:	2b07      	cmp	r3, #7
  402dea:	9427      	str	r4, [sp, #156]	; 0x9c
  402dec:	f8c8 7004 	str.w	r7, [r8, #4]
  402df0:	9326      	str	r3, [sp, #152]	; 0x98
  402df2:	f300 831f 	bgt.w	403434 <_svfprintf_r+0x1198>
  402df6:	f108 0808 	add.w	r8, r8, #8
  402dfa:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402dfc:	2f00      	cmp	r7, #0
  402dfe:	bfa8      	it	ge
  402e00:	1bdb      	subge	r3, r3, r7
  402e02:	2b00      	cmp	r3, #0
  402e04:	461f      	mov	r7, r3
  402e06:	f340 80d6 	ble.w	402fb6 <_svfprintf_r+0xd1a>
  402e0a:	2f10      	cmp	r7, #16
  402e0c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e0e:	4d31      	ldr	r5, [pc, #196]	; (402ed4 <_svfprintf_r+0xc38>)
  402e10:	f340 81ed 	ble.w	4031ee <_svfprintf_r+0xf52>
  402e14:	4642      	mov	r2, r8
  402e16:	4621      	mov	r1, r4
  402e18:	46b0      	mov	r8, r6
  402e1a:	f04f 0b10 	mov.w	fp, #16
  402e1e:	462e      	mov	r6, r5
  402e20:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402e22:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402e24:	e004      	b.n	402e30 <_svfprintf_r+0xb94>
  402e26:	3208      	adds	r2, #8
  402e28:	3f10      	subs	r7, #16
  402e2a:	2f10      	cmp	r7, #16
  402e2c:	f340 81db 	ble.w	4031e6 <_svfprintf_r+0xf4a>
  402e30:	3301      	adds	r3, #1
  402e32:	3110      	adds	r1, #16
  402e34:	2b07      	cmp	r3, #7
  402e36:	9127      	str	r1, [sp, #156]	; 0x9c
  402e38:	9326      	str	r3, [sp, #152]	; 0x98
  402e3a:	e882 0840 	stmia.w	r2, {r6, fp}
  402e3e:	ddf2      	ble.n	402e26 <_svfprintf_r+0xb8a>
  402e40:	aa25      	add	r2, sp, #148	; 0x94
  402e42:	4629      	mov	r1, r5
  402e44:	4620      	mov	r0, r4
  402e46:	f004 f9bb 	bl	4071c0 <__ssprint_r>
  402e4a:	2800      	cmp	r0, #0
  402e4c:	f47f aaf8 	bne.w	402440 <_svfprintf_r+0x1a4>
  402e50:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402e52:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e54:	464a      	mov	r2, r9
  402e56:	e7e7      	b.n	402e28 <_svfprintf_r+0xb8c>
  402e58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402e5a:	930e      	str	r3, [sp, #56]	; 0x38
  402e5c:	464e      	mov	r6, r9
  402e5e:	f7ff bb2d 	b.w	4024bc <_svfprintf_r+0x220>
  402e62:	2d00      	cmp	r5, #0
  402e64:	bf08      	it	eq
  402e66:	2c0a      	cmpeq	r4, #10
  402e68:	f0c0 808f 	bcc.w	402f8a <_svfprintf_r+0xcee>
  402e6c:	464e      	mov	r6, r9
  402e6e:	4620      	mov	r0, r4
  402e70:	4629      	mov	r1, r5
  402e72:	220a      	movs	r2, #10
  402e74:	2300      	movs	r3, #0
  402e76:	f005 f8af 	bl	407fd8 <__aeabi_uldivmod>
  402e7a:	3230      	adds	r2, #48	; 0x30
  402e7c:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402e80:	4620      	mov	r0, r4
  402e82:	4629      	mov	r1, r5
  402e84:	2300      	movs	r3, #0
  402e86:	220a      	movs	r2, #10
  402e88:	f005 f8a6 	bl	407fd8 <__aeabi_uldivmod>
  402e8c:	4604      	mov	r4, r0
  402e8e:	460d      	mov	r5, r1
  402e90:	ea54 0305 	orrs.w	r3, r4, r5
  402e94:	d1eb      	bne.n	402e6e <_svfprintf_r+0xbd2>
  402e96:	eba9 0306 	sub.w	r3, r9, r6
  402e9a:	930e      	str	r3, [sp, #56]	; 0x38
  402e9c:	f7ff bb0e 	b.w	4024bc <_svfprintf_r+0x220>
  402ea0:	aa25      	add	r2, sp, #148	; 0x94
  402ea2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ea4:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ea6:	f004 f98b 	bl	4071c0 <__ssprint_r>
  402eaa:	2800      	cmp	r0, #0
  402eac:	f47f aac8 	bne.w	402440 <_svfprintf_r+0x1a4>
  402eb0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402eb4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402eb6:	46c8      	mov	r8, r9
  402eb8:	f7ff bb5e 	b.w	402578 <_svfprintf_r+0x2dc>
  402ebc:	1e5e      	subs	r6, r3, #1
  402ebe:	2e00      	cmp	r6, #0
  402ec0:	f77f af0a 	ble.w	402cd8 <_svfprintf_r+0xa3c>
  402ec4:	2e10      	cmp	r6, #16
  402ec6:	4d03      	ldr	r5, [pc, #12]	; (402ed4 <_svfprintf_r+0xc38>)
  402ec8:	dd22      	ble.n	402f10 <_svfprintf_r+0xc74>
  402eca:	4622      	mov	r2, r4
  402ecc:	f04f 0b10 	mov.w	fp, #16
  402ed0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402ed2:	e006      	b.n	402ee2 <_svfprintf_r+0xc46>
  402ed4:	00408c0c 	.word	0x00408c0c
  402ed8:	3e10      	subs	r6, #16
  402eda:	2e10      	cmp	r6, #16
  402edc:	f108 0808 	add.w	r8, r8, #8
  402ee0:	dd15      	ble.n	402f0e <_svfprintf_r+0xc72>
  402ee2:	3701      	adds	r7, #1
  402ee4:	3210      	adds	r2, #16
  402ee6:	2f07      	cmp	r7, #7
  402ee8:	9227      	str	r2, [sp, #156]	; 0x9c
  402eea:	9726      	str	r7, [sp, #152]	; 0x98
  402eec:	e888 0820 	stmia.w	r8, {r5, fp}
  402ef0:	ddf2      	ble.n	402ed8 <_svfprintf_r+0xc3c>
  402ef2:	aa25      	add	r2, sp, #148	; 0x94
  402ef4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ef6:	4620      	mov	r0, r4
  402ef8:	f004 f962 	bl	4071c0 <__ssprint_r>
  402efc:	2800      	cmp	r0, #0
  402efe:	f47f aa9f 	bne.w	402440 <_svfprintf_r+0x1a4>
  402f02:	3e10      	subs	r6, #16
  402f04:	2e10      	cmp	r6, #16
  402f06:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402f08:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402f0a:	46c8      	mov	r8, r9
  402f0c:	dce9      	bgt.n	402ee2 <_svfprintf_r+0xc46>
  402f0e:	4614      	mov	r4, r2
  402f10:	3701      	adds	r7, #1
  402f12:	4434      	add	r4, r6
  402f14:	2f07      	cmp	r7, #7
  402f16:	9427      	str	r4, [sp, #156]	; 0x9c
  402f18:	9726      	str	r7, [sp, #152]	; 0x98
  402f1a:	e888 0060 	stmia.w	r8, {r5, r6}
  402f1e:	f77f aed9 	ble.w	402cd4 <_svfprintf_r+0xa38>
  402f22:	aa25      	add	r2, sp, #148	; 0x94
  402f24:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f26:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f28:	f004 f94a 	bl	4071c0 <__ssprint_r>
  402f2c:	2800      	cmp	r0, #0
  402f2e:	f47f aa87 	bne.w	402440 <_svfprintf_r+0x1a4>
  402f32:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f34:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402f36:	46c8      	mov	r8, r9
  402f38:	e6ce      	b.n	402cd8 <_svfprintf_r+0xa3c>
  402f3a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f3c:	6814      	ldr	r4, [r2, #0]
  402f3e:	4613      	mov	r3, r2
  402f40:	3304      	adds	r3, #4
  402f42:	17e5      	asrs	r5, r4, #31
  402f44:	930f      	str	r3, [sp, #60]	; 0x3c
  402f46:	4622      	mov	r2, r4
  402f48:	462b      	mov	r3, r5
  402f4a:	e4fa      	b.n	402942 <_svfprintf_r+0x6a6>
  402f4c:	3204      	adds	r2, #4
  402f4e:	681c      	ldr	r4, [r3, #0]
  402f50:	920f      	str	r2, [sp, #60]	; 0x3c
  402f52:	2301      	movs	r3, #1
  402f54:	2500      	movs	r5, #0
  402f56:	f7ff ba94 	b.w	402482 <_svfprintf_r+0x1e6>
  402f5a:	681c      	ldr	r4, [r3, #0]
  402f5c:	3304      	adds	r3, #4
  402f5e:	930f      	str	r3, [sp, #60]	; 0x3c
  402f60:	2500      	movs	r5, #0
  402f62:	e421      	b.n	4027a8 <_svfprintf_r+0x50c>
  402f64:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402f66:	460a      	mov	r2, r1
  402f68:	3204      	adds	r2, #4
  402f6a:	680c      	ldr	r4, [r1, #0]
  402f6c:	920f      	str	r2, [sp, #60]	; 0x3c
  402f6e:	2500      	movs	r5, #0
  402f70:	f7ff ba87 	b.w	402482 <_svfprintf_r+0x1e6>
  402f74:	4614      	mov	r4, r2
  402f76:	3301      	adds	r3, #1
  402f78:	4434      	add	r4, r6
  402f7a:	2b07      	cmp	r3, #7
  402f7c:	9427      	str	r4, [sp, #156]	; 0x9c
  402f7e:	9326      	str	r3, [sp, #152]	; 0x98
  402f80:	e888 0060 	stmia.w	r8, {r5, r6}
  402f84:	f77f ab68 	ble.w	402658 <_svfprintf_r+0x3bc>
  402f88:	e6b3      	b.n	402cf2 <_svfprintf_r+0xa56>
  402f8a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402f8e:	f8cd b01c 	str.w	fp, [sp, #28]
  402f92:	ae42      	add	r6, sp, #264	; 0x108
  402f94:	3430      	adds	r4, #48	; 0x30
  402f96:	2301      	movs	r3, #1
  402f98:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402f9c:	930e      	str	r3, [sp, #56]	; 0x38
  402f9e:	f7ff ba8d 	b.w	4024bc <_svfprintf_r+0x220>
  402fa2:	aa25      	add	r2, sp, #148	; 0x94
  402fa4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fa6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fa8:	f004 f90a 	bl	4071c0 <__ssprint_r>
  402fac:	2800      	cmp	r0, #0
  402fae:	f47f aa47 	bne.w	402440 <_svfprintf_r+0x1a4>
  402fb2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402fb4:	46c8      	mov	r8, r9
  402fb6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402fb8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402fba:	429a      	cmp	r2, r3
  402fbc:	db44      	blt.n	403048 <_svfprintf_r+0xdac>
  402fbe:	9b07      	ldr	r3, [sp, #28]
  402fc0:	07d9      	lsls	r1, r3, #31
  402fc2:	d441      	bmi.n	403048 <_svfprintf_r+0xdac>
  402fc4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402fc6:	9812      	ldr	r0, [sp, #72]	; 0x48
  402fc8:	1a9a      	subs	r2, r3, r2
  402fca:	1a1d      	subs	r5, r3, r0
  402fcc:	4295      	cmp	r5, r2
  402fce:	bfa8      	it	ge
  402fd0:	4615      	movge	r5, r2
  402fd2:	2d00      	cmp	r5, #0
  402fd4:	dd0e      	ble.n	402ff4 <_svfprintf_r+0xd58>
  402fd6:	9926      	ldr	r1, [sp, #152]	; 0x98
  402fd8:	f8c8 5004 	str.w	r5, [r8, #4]
  402fdc:	3101      	adds	r1, #1
  402fde:	4406      	add	r6, r0
  402fe0:	442c      	add	r4, r5
  402fe2:	2907      	cmp	r1, #7
  402fe4:	f8c8 6000 	str.w	r6, [r8]
  402fe8:	9427      	str	r4, [sp, #156]	; 0x9c
  402fea:	9126      	str	r1, [sp, #152]	; 0x98
  402fec:	f300 823b 	bgt.w	403466 <_svfprintf_r+0x11ca>
  402ff0:	f108 0808 	add.w	r8, r8, #8
  402ff4:	2d00      	cmp	r5, #0
  402ff6:	bfac      	ite	ge
  402ff8:	1b56      	subge	r6, r2, r5
  402ffa:	4616      	movlt	r6, r2
  402ffc:	2e00      	cmp	r6, #0
  402ffe:	f77f ab2d 	ble.w	40265c <_svfprintf_r+0x3c0>
  403002:	2e10      	cmp	r6, #16
  403004:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403006:	4db0      	ldr	r5, [pc, #704]	; (4032c8 <_svfprintf_r+0x102c>)
  403008:	ddb5      	ble.n	402f76 <_svfprintf_r+0xcda>
  40300a:	4622      	mov	r2, r4
  40300c:	2710      	movs	r7, #16
  40300e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403012:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403014:	e004      	b.n	403020 <_svfprintf_r+0xd84>
  403016:	f108 0808 	add.w	r8, r8, #8
  40301a:	3e10      	subs	r6, #16
  40301c:	2e10      	cmp	r6, #16
  40301e:	dda9      	ble.n	402f74 <_svfprintf_r+0xcd8>
  403020:	3301      	adds	r3, #1
  403022:	3210      	adds	r2, #16
  403024:	2b07      	cmp	r3, #7
  403026:	9227      	str	r2, [sp, #156]	; 0x9c
  403028:	9326      	str	r3, [sp, #152]	; 0x98
  40302a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40302e:	ddf2      	ble.n	403016 <_svfprintf_r+0xd7a>
  403030:	aa25      	add	r2, sp, #148	; 0x94
  403032:	4621      	mov	r1, r4
  403034:	4658      	mov	r0, fp
  403036:	f004 f8c3 	bl	4071c0 <__ssprint_r>
  40303a:	2800      	cmp	r0, #0
  40303c:	f47f aa00 	bne.w	402440 <_svfprintf_r+0x1a4>
  403040:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403042:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403044:	46c8      	mov	r8, r9
  403046:	e7e8      	b.n	40301a <_svfprintf_r+0xd7e>
  403048:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40304a:	9819      	ldr	r0, [sp, #100]	; 0x64
  40304c:	991a      	ldr	r1, [sp, #104]	; 0x68
  40304e:	f8c8 1000 	str.w	r1, [r8]
  403052:	3301      	adds	r3, #1
  403054:	4404      	add	r4, r0
  403056:	2b07      	cmp	r3, #7
  403058:	9427      	str	r4, [sp, #156]	; 0x9c
  40305a:	f8c8 0004 	str.w	r0, [r8, #4]
  40305e:	9326      	str	r3, [sp, #152]	; 0x98
  403060:	f300 81f5 	bgt.w	40344e <_svfprintf_r+0x11b2>
  403064:	f108 0808 	add.w	r8, r8, #8
  403068:	e7ac      	b.n	402fc4 <_svfprintf_r+0xd28>
  40306a:	9b07      	ldr	r3, [sp, #28]
  40306c:	07da      	lsls	r2, r3, #31
  40306e:	f53f adfe 	bmi.w	402c6e <_svfprintf_r+0x9d2>
  403072:	3701      	adds	r7, #1
  403074:	3401      	adds	r4, #1
  403076:	2301      	movs	r3, #1
  403078:	2f07      	cmp	r7, #7
  40307a:	9427      	str	r4, [sp, #156]	; 0x9c
  40307c:	9726      	str	r7, [sp, #152]	; 0x98
  40307e:	f8c8 6000 	str.w	r6, [r8]
  403082:	f8c8 3004 	str.w	r3, [r8, #4]
  403086:	f77f ae25 	ble.w	402cd4 <_svfprintf_r+0xa38>
  40308a:	e74a      	b.n	402f22 <_svfprintf_r+0xc86>
  40308c:	aa25      	add	r2, sp, #148	; 0x94
  40308e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403090:	980c      	ldr	r0, [sp, #48]	; 0x30
  403092:	f004 f895 	bl	4071c0 <__ssprint_r>
  403096:	2800      	cmp	r0, #0
  403098:	f47f a9d2 	bne.w	402440 <_svfprintf_r+0x1a4>
  40309c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40309e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4030a0:	46c8      	mov	r8, r9
  4030a2:	e5f2      	b.n	402c8a <_svfprintf_r+0x9ee>
  4030a4:	aa25      	add	r2, sp, #148	; 0x94
  4030a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030a8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030aa:	f004 f889 	bl	4071c0 <__ssprint_r>
  4030ae:	2800      	cmp	r0, #0
  4030b0:	f47f a9c6 	bne.w	402440 <_svfprintf_r+0x1a4>
  4030b4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4030b6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4030b8:	46c8      	mov	r8, r9
  4030ba:	e5f5      	b.n	402ca8 <_svfprintf_r+0xa0c>
  4030bc:	464e      	mov	r6, r9
  4030be:	f7ff b9fd 	b.w	4024bc <_svfprintf_r+0x220>
  4030c2:	aa25      	add	r2, sp, #148	; 0x94
  4030c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030c6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030c8:	f004 f87a 	bl	4071c0 <__ssprint_r>
  4030cc:	2800      	cmp	r0, #0
  4030ce:	f47f a9b7 	bne.w	402440 <_svfprintf_r+0x1a4>
  4030d2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4030d4:	46c8      	mov	r8, r9
  4030d6:	f7ff ba72 	b.w	4025be <_svfprintf_r+0x322>
  4030da:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4030dc:	4622      	mov	r2, r4
  4030de:	4620      	mov	r0, r4
  4030e0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4030e2:	4623      	mov	r3, r4
  4030e4:	4621      	mov	r1, r4
  4030e6:	f004 ff39 	bl	407f5c <__aeabi_dcmpun>
  4030ea:	2800      	cmp	r0, #0
  4030ec:	f040 8286 	bne.w	4035fc <_svfprintf_r+0x1360>
  4030f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4030f2:	3301      	adds	r3, #1
  4030f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4030f6:	f023 0320 	bic.w	r3, r3, #32
  4030fa:	930e      	str	r3, [sp, #56]	; 0x38
  4030fc:	f000 81e2 	beq.w	4034c4 <_svfprintf_r+0x1228>
  403100:	2b47      	cmp	r3, #71	; 0x47
  403102:	f000 811e 	beq.w	403342 <_svfprintf_r+0x10a6>
  403106:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40310a:	9307      	str	r3, [sp, #28]
  40310c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40310e:	1e1f      	subs	r7, r3, #0
  403110:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403112:	9308      	str	r3, [sp, #32]
  403114:	bfbb      	ittet	lt
  403116:	463b      	movlt	r3, r7
  403118:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  40311c:	2300      	movge	r3, #0
  40311e:	232d      	movlt	r3, #45	; 0x2d
  403120:	9310      	str	r3, [sp, #64]	; 0x40
  403122:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403124:	2b66      	cmp	r3, #102	; 0x66
  403126:	f000 81bb 	beq.w	4034a0 <_svfprintf_r+0x1204>
  40312a:	2b46      	cmp	r3, #70	; 0x46
  40312c:	f000 80df 	beq.w	4032ee <_svfprintf_r+0x1052>
  403130:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403132:	9a08      	ldr	r2, [sp, #32]
  403134:	2b45      	cmp	r3, #69	; 0x45
  403136:	bf0c      	ite	eq
  403138:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  40313a:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  40313c:	a823      	add	r0, sp, #140	; 0x8c
  40313e:	a920      	add	r1, sp, #128	; 0x80
  403140:	bf08      	it	eq
  403142:	1c5d      	addeq	r5, r3, #1
  403144:	9004      	str	r0, [sp, #16]
  403146:	9103      	str	r1, [sp, #12]
  403148:	a81f      	add	r0, sp, #124	; 0x7c
  40314a:	2102      	movs	r1, #2
  40314c:	463b      	mov	r3, r7
  40314e:	9002      	str	r0, [sp, #8]
  403150:	9501      	str	r5, [sp, #4]
  403152:	9100      	str	r1, [sp, #0]
  403154:	980c      	ldr	r0, [sp, #48]	; 0x30
  403156:	f001 faa3 	bl	4046a0 <_dtoa_r>
  40315a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40315c:	2b67      	cmp	r3, #103	; 0x67
  40315e:	4606      	mov	r6, r0
  403160:	f040 81e0 	bne.w	403524 <_svfprintf_r+0x1288>
  403164:	f01b 0f01 	tst.w	fp, #1
  403168:	f000 8246 	beq.w	4035f8 <_svfprintf_r+0x135c>
  40316c:	1974      	adds	r4, r6, r5
  40316e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403170:	9808      	ldr	r0, [sp, #32]
  403172:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403174:	4639      	mov	r1, r7
  403176:	f004 febf 	bl	407ef8 <__aeabi_dcmpeq>
  40317a:	2800      	cmp	r0, #0
  40317c:	f040 8165 	bne.w	40344a <_svfprintf_r+0x11ae>
  403180:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403182:	42a3      	cmp	r3, r4
  403184:	d206      	bcs.n	403194 <_svfprintf_r+0xef8>
  403186:	2130      	movs	r1, #48	; 0x30
  403188:	1c5a      	adds	r2, r3, #1
  40318a:	9223      	str	r2, [sp, #140]	; 0x8c
  40318c:	7019      	strb	r1, [r3, #0]
  40318e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403190:	429c      	cmp	r4, r3
  403192:	d8f9      	bhi.n	403188 <_svfprintf_r+0xeec>
  403194:	1b9b      	subs	r3, r3, r6
  403196:	9313      	str	r3, [sp, #76]	; 0x4c
  403198:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40319a:	2b47      	cmp	r3, #71	; 0x47
  40319c:	f000 80e9 	beq.w	403372 <_svfprintf_r+0x10d6>
  4031a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4031a2:	2b65      	cmp	r3, #101	; 0x65
  4031a4:	f340 81cd 	ble.w	403542 <_svfprintf_r+0x12a6>
  4031a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4031aa:	2b66      	cmp	r3, #102	; 0x66
  4031ac:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4031ae:	9312      	str	r3, [sp, #72]	; 0x48
  4031b0:	f000 819e 	beq.w	4034f0 <_svfprintf_r+0x1254>
  4031b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4031b6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4031b8:	4619      	mov	r1, r3
  4031ba:	4291      	cmp	r1, r2
  4031bc:	f300 818a 	bgt.w	4034d4 <_svfprintf_r+0x1238>
  4031c0:	f01b 0f01 	tst.w	fp, #1
  4031c4:	f040 8213 	bne.w	4035ee <_svfprintf_r+0x1352>
  4031c8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4031cc:	9308      	str	r3, [sp, #32]
  4031ce:	2367      	movs	r3, #103	; 0x67
  4031d0:	920e      	str	r2, [sp, #56]	; 0x38
  4031d2:	9311      	str	r3, [sp, #68]	; 0x44
  4031d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4031d6:	2b00      	cmp	r3, #0
  4031d8:	f040 80c4 	bne.w	403364 <_svfprintf_r+0x10c8>
  4031dc:	930a      	str	r3, [sp, #40]	; 0x28
  4031de:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4031e2:	f7ff b973 	b.w	4024cc <_svfprintf_r+0x230>
  4031e6:	4635      	mov	r5, r6
  4031e8:	460c      	mov	r4, r1
  4031ea:	4646      	mov	r6, r8
  4031ec:	4690      	mov	r8, r2
  4031ee:	3301      	adds	r3, #1
  4031f0:	443c      	add	r4, r7
  4031f2:	2b07      	cmp	r3, #7
  4031f4:	9427      	str	r4, [sp, #156]	; 0x9c
  4031f6:	9326      	str	r3, [sp, #152]	; 0x98
  4031f8:	e888 00a0 	stmia.w	r8, {r5, r7}
  4031fc:	f73f aed1 	bgt.w	402fa2 <_svfprintf_r+0xd06>
  403200:	f108 0808 	add.w	r8, r8, #8
  403204:	e6d7      	b.n	402fb6 <_svfprintf_r+0xd1a>
  403206:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403208:	6813      	ldr	r3, [r2, #0]
  40320a:	3204      	adds	r2, #4
  40320c:	920f      	str	r2, [sp, #60]	; 0x3c
  40320e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403210:	601a      	str	r2, [r3, #0]
  403212:	f7ff b86a 	b.w	4022ea <_svfprintf_r+0x4e>
  403216:	aa25      	add	r2, sp, #148	; 0x94
  403218:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40321a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40321c:	f003 ffd0 	bl	4071c0 <__ssprint_r>
  403220:	2800      	cmp	r0, #0
  403222:	f47f a90d 	bne.w	402440 <_svfprintf_r+0x1a4>
  403226:	46c8      	mov	r8, r9
  403228:	e48d      	b.n	402b46 <_svfprintf_r+0x8aa>
  40322a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40322c:	4a27      	ldr	r2, [pc, #156]	; (4032cc <_svfprintf_r+0x1030>)
  40322e:	f8c8 2000 	str.w	r2, [r8]
  403232:	3301      	adds	r3, #1
  403234:	3401      	adds	r4, #1
  403236:	2201      	movs	r2, #1
  403238:	2b07      	cmp	r3, #7
  40323a:	9427      	str	r4, [sp, #156]	; 0x9c
  40323c:	9326      	str	r3, [sp, #152]	; 0x98
  40323e:	f8c8 2004 	str.w	r2, [r8, #4]
  403242:	dc72      	bgt.n	40332a <_svfprintf_r+0x108e>
  403244:	f108 0808 	add.w	r8, r8, #8
  403248:	b929      	cbnz	r1, 403256 <_svfprintf_r+0xfba>
  40324a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40324c:	b91b      	cbnz	r3, 403256 <_svfprintf_r+0xfba>
  40324e:	9b07      	ldr	r3, [sp, #28]
  403250:	07d8      	lsls	r0, r3, #31
  403252:	f57f aa03 	bpl.w	40265c <_svfprintf_r+0x3c0>
  403256:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403258:	9819      	ldr	r0, [sp, #100]	; 0x64
  40325a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40325c:	f8c8 2000 	str.w	r2, [r8]
  403260:	3301      	adds	r3, #1
  403262:	4602      	mov	r2, r0
  403264:	4422      	add	r2, r4
  403266:	2b07      	cmp	r3, #7
  403268:	9227      	str	r2, [sp, #156]	; 0x9c
  40326a:	f8c8 0004 	str.w	r0, [r8, #4]
  40326e:	9326      	str	r3, [sp, #152]	; 0x98
  403270:	f300 818d 	bgt.w	40358e <_svfprintf_r+0x12f2>
  403274:	f108 0808 	add.w	r8, r8, #8
  403278:	2900      	cmp	r1, #0
  40327a:	f2c0 8165 	blt.w	403548 <_svfprintf_r+0x12ac>
  40327e:	9913      	ldr	r1, [sp, #76]	; 0x4c
  403280:	f8c8 6000 	str.w	r6, [r8]
  403284:	3301      	adds	r3, #1
  403286:	188c      	adds	r4, r1, r2
  403288:	2b07      	cmp	r3, #7
  40328a:	9427      	str	r4, [sp, #156]	; 0x9c
  40328c:	9326      	str	r3, [sp, #152]	; 0x98
  40328e:	f8c8 1004 	str.w	r1, [r8, #4]
  403292:	f77f a9e1 	ble.w	402658 <_svfprintf_r+0x3bc>
  403296:	e52c      	b.n	402cf2 <_svfprintf_r+0xa56>
  403298:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40329a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40329c:	6813      	ldr	r3, [r2, #0]
  40329e:	17cd      	asrs	r5, r1, #31
  4032a0:	4608      	mov	r0, r1
  4032a2:	3204      	adds	r2, #4
  4032a4:	4629      	mov	r1, r5
  4032a6:	920f      	str	r2, [sp, #60]	; 0x3c
  4032a8:	e9c3 0100 	strd	r0, r1, [r3]
  4032ac:	f7ff b81d 	b.w	4022ea <_svfprintf_r+0x4e>
  4032b0:	aa25      	add	r2, sp, #148	; 0x94
  4032b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4032b4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4032b6:	f003 ff83 	bl	4071c0 <__ssprint_r>
  4032ba:	2800      	cmp	r0, #0
  4032bc:	f47f a8c0 	bne.w	402440 <_svfprintf_r+0x1a4>
  4032c0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4032c2:	46c8      	mov	r8, r9
  4032c4:	e458      	b.n	402b78 <_svfprintf_r+0x8dc>
  4032c6:	bf00      	nop
  4032c8:	00408c0c 	.word	0x00408c0c
  4032cc:	00408bf8 	.word	0x00408bf8
  4032d0:	2140      	movs	r1, #64	; 0x40
  4032d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4032d4:	f002 fe58 	bl	405f88 <_malloc_r>
  4032d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4032da:	6010      	str	r0, [r2, #0]
  4032dc:	6110      	str	r0, [r2, #16]
  4032de:	2800      	cmp	r0, #0
  4032e0:	f000 81f2 	beq.w	4036c8 <_svfprintf_r+0x142c>
  4032e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4032e6:	2340      	movs	r3, #64	; 0x40
  4032e8:	6153      	str	r3, [r2, #20]
  4032ea:	f7fe bfee 	b.w	4022ca <_svfprintf_r+0x2e>
  4032ee:	a823      	add	r0, sp, #140	; 0x8c
  4032f0:	a920      	add	r1, sp, #128	; 0x80
  4032f2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4032f4:	9004      	str	r0, [sp, #16]
  4032f6:	9103      	str	r1, [sp, #12]
  4032f8:	a81f      	add	r0, sp, #124	; 0x7c
  4032fa:	2103      	movs	r1, #3
  4032fc:	9002      	str	r0, [sp, #8]
  4032fe:	9a08      	ldr	r2, [sp, #32]
  403300:	9401      	str	r4, [sp, #4]
  403302:	463b      	mov	r3, r7
  403304:	9100      	str	r1, [sp, #0]
  403306:	980c      	ldr	r0, [sp, #48]	; 0x30
  403308:	f001 f9ca 	bl	4046a0 <_dtoa_r>
  40330c:	4625      	mov	r5, r4
  40330e:	4606      	mov	r6, r0
  403310:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403312:	2b46      	cmp	r3, #70	; 0x46
  403314:	eb06 0405 	add.w	r4, r6, r5
  403318:	f47f af29 	bne.w	40316e <_svfprintf_r+0xed2>
  40331c:	7833      	ldrb	r3, [r6, #0]
  40331e:	2b30      	cmp	r3, #48	; 0x30
  403320:	f000 8178 	beq.w	403614 <_svfprintf_r+0x1378>
  403324:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  403326:	442c      	add	r4, r5
  403328:	e721      	b.n	40316e <_svfprintf_r+0xed2>
  40332a:	aa25      	add	r2, sp, #148	; 0x94
  40332c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40332e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403330:	f003 ff46 	bl	4071c0 <__ssprint_r>
  403334:	2800      	cmp	r0, #0
  403336:	f47f a883 	bne.w	402440 <_svfprintf_r+0x1a4>
  40333a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40333c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40333e:	46c8      	mov	r8, r9
  403340:	e782      	b.n	403248 <_svfprintf_r+0xfac>
  403342:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403344:	2b00      	cmp	r3, #0
  403346:	bf08      	it	eq
  403348:	2301      	moveq	r3, #1
  40334a:	930a      	str	r3, [sp, #40]	; 0x28
  40334c:	e6db      	b.n	403106 <_svfprintf_r+0xe6a>
  40334e:	4630      	mov	r0, r6
  403350:	940a      	str	r4, [sp, #40]	; 0x28
  403352:	f7fe ff35 	bl	4021c0 <strlen>
  403356:	950f      	str	r5, [sp, #60]	; 0x3c
  403358:	900e      	str	r0, [sp, #56]	; 0x38
  40335a:	f8cd b01c 	str.w	fp, [sp, #28]
  40335e:	4603      	mov	r3, r0
  403360:	f7ff b9f9 	b.w	402756 <_svfprintf_r+0x4ba>
  403364:	272d      	movs	r7, #45	; 0x2d
  403366:	2300      	movs	r3, #0
  403368:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40336c:	930a      	str	r3, [sp, #40]	; 0x28
  40336e:	f7ff b8ae 	b.w	4024ce <_svfprintf_r+0x232>
  403372:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403374:	9312      	str	r3, [sp, #72]	; 0x48
  403376:	461a      	mov	r2, r3
  403378:	3303      	adds	r3, #3
  40337a:	db04      	blt.n	403386 <_svfprintf_r+0x10ea>
  40337c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40337e:	4619      	mov	r1, r3
  403380:	4291      	cmp	r1, r2
  403382:	f6bf af17 	bge.w	4031b4 <_svfprintf_r+0xf18>
  403386:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403388:	3b02      	subs	r3, #2
  40338a:	9311      	str	r3, [sp, #68]	; 0x44
  40338c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  403390:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  403394:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403396:	3b01      	subs	r3, #1
  403398:	2b00      	cmp	r3, #0
  40339a:	931f      	str	r3, [sp, #124]	; 0x7c
  40339c:	bfbd      	ittte	lt
  40339e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  4033a0:	f1c3 0301 	rsblt	r3, r3, #1
  4033a4:	222d      	movlt	r2, #45	; 0x2d
  4033a6:	222b      	movge	r2, #43	; 0x2b
  4033a8:	2b09      	cmp	r3, #9
  4033aa:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  4033ae:	f340 8116 	ble.w	4035de <_svfprintf_r+0x1342>
  4033b2:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  4033b6:	4620      	mov	r0, r4
  4033b8:	4dab      	ldr	r5, [pc, #684]	; (403668 <_svfprintf_r+0x13cc>)
  4033ba:	e000      	b.n	4033be <_svfprintf_r+0x1122>
  4033bc:	4610      	mov	r0, r2
  4033be:	fb85 1203 	smull	r1, r2, r5, r3
  4033c2:	17d9      	asrs	r1, r3, #31
  4033c4:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  4033c8:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4033cc:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  4033d0:	3230      	adds	r2, #48	; 0x30
  4033d2:	2909      	cmp	r1, #9
  4033d4:	f800 2c01 	strb.w	r2, [r0, #-1]
  4033d8:	460b      	mov	r3, r1
  4033da:	f100 32ff 	add.w	r2, r0, #4294967295
  4033de:	dced      	bgt.n	4033bc <_svfprintf_r+0x1120>
  4033e0:	3330      	adds	r3, #48	; 0x30
  4033e2:	3802      	subs	r0, #2
  4033e4:	b2d9      	uxtb	r1, r3
  4033e6:	4284      	cmp	r4, r0
  4033e8:	f802 1c01 	strb.w	r1, [r2, #-1]
  4033ec:	f240 8165 	bls.w	4036ba <_svfprintf_r+0x141e>
  4033f0:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4033f4:	4613      	mov	r3, r2
  4033f6:	e001      	b.n	4033fc <_svfprintf_r+0x1160>
  4033f8:	f813 1b01 	ldrb.w	r1, [r3], #1
  4033fc:	f800 1b01 	strb.w	r1, [r0], #1
  403400:	42a3      	cmp	r3, r4
  403402:	d1f9      	bne.n	4033f8 <_svfprintf_r+0x115c>
  403404:	3301      	adds	r3, #1
  403406:	1a9b      	subs	r3, r3, r2
  403408:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  40340c:	4413      	add	r3, r2
  40340e:	aa21      	add	r2, sp, #132	; 0x84
  403410:	1a9b      	subs	r3, r3, r2
  403412:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403414:	931b      	str	r3, [sp, #108]	; 0x6c
  403416:	2a01      	cmp	r2, #1
  403418:	4413      	add	r3, r2
  40341a:	930e      	str	r3, [sp, #56]	; 0x38
  40341c:	f340 8119 	ble.w	403652 <_svfprintf_r+0x13b6>
  403420:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403422:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403424:	4413      	add	r3, r2
  403426:	930e      	str	r3, [sp, #56]	; 0x38
  403428:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40342c:	9308      	str	r3, [sp, #32]
  40342e:	2300      	movs	r3, #0
  403430:	9312      	str	r3, [sp, #72]	; 0x48
  403432:	e6cf      	b.n	4031d4 <_svfprintf_r+0xf38>
  403434:	aa25      	add	r2, sp, #148	; 0x94
  403436:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403438:	980c      	ldr	r0, [sp, #48]	; 0x30
  40343a:	f003 fec1 	bl	4071c0 <__ssprint_r>
  40343e:	2800      	cmp	r0, #0
  403440:	f47e affe 	bne.w	402440 <_svfprintf_r+0x1a4>
  403444:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403446:	46c8      	mov	r8, r9
  403448:	e4d7      	b.n	402dfa <_svfprintf_r+0xb5e>
  40344a:	4623      	mov	r3, r4
  40344c:	e6a2      	b.n	403194 <_svfprintf_r+0xef8>
  40344e:	aa25      	add	r2, sp, #148	; 0x94
  403450:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403452:	980c      	ldr	r0, [sp, #48]	; 0x30
  403454:	f003 feb4 	bl	4071c0 <__ssprint_r>
  403458:	2800      	cmp	r0, #0
  40345a:	f47e aff1 	bne.w	402440 <_svfprintf_r+0x1a4>
  40345e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403460:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403462:	46c8      	mov	r8, r9
  403464:	e5ae      	b.n	402fc4 <_svfprintf_r+0xd28>
  403466:	aa25      	add	r2, sp, #148	; 0x94
  403468:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40346a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40346c:	f003 fea8 	bl	4071c0 <__ssprint_r>
  403470:	2800      	cmp	r0, #0
  403472:	f47e afe5 	bne.w	402440 <_svfprintf_r+0x1a4>
  403476:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403478:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40347a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40347c:	1a9a      	subs	r2, r3, r2
  40347e:	46c8      	mov	r8, r9
  403480:	e5b8      	b.n	402ff4 <_svfprintf_r+0xd58>
  403482:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403484:	9612      	str	r6, [sp, #72]	; 0x48
  403486:	2b06      	cmp	r3, #6
  403488:	bf28      	it	cs
  40348a:	2306      	movcs	r3, #6
  40348c:	960a      	str	r6, [sp, #40]	; 0x28
  40348e:	4637      	mov	r7, r6
  403490:	9308      	str	r3, [sp, #32]
  403492:	950f      	str	r5, [sp, #60]	; 0x3c
  403494:	f8cd b01c 	str.w	fp, [sp, #28]
  403498:	930e      	str	r3, [sp, #56]	; 0x38
  40349a:	4e74      	ldr	r6, [pc, #464]	; (40366c <_svfprintf_r+0x13d0>)
  40349c:	f7ff b816 	b.w	4024cc <_svfprintf_r+0x230>
  4034a0:	a823      	add	r0, sp, #140	; 0x8c
  4034a2:	a920      	add	r1, sp, #128	; 0x80
  4034a4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4034a6:	9004      	str	r0, [sp, #16]
  4034a8:	9103      	str	r1, [sp, #12]
  4034aa:	a81f      	add	r0, sp, #124	; 0x7c
  4034ac:	2103      	movs	r1, #3
  4034ae:	9002      	str	r0, [sp, #8]
  4034b0:	9a08      	ldr	r2, [sp, #32]
  4034b2:	9501      	str	r5, [sp, #4]
  4034b4:	463b      	mov	r3, r7
  4034b6:	9100      	str	r1, [sp, #0]
  4034b8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4034ba:	f001 f8f1 	bl	4046a0 <_dtoa_r>
  4034be:	4606      	mov	r6, r0
  4034c0:	1944      	adds	r4, r0, r5
  4034c2:	e72b      	b.n	40331c <_svfprintf_r+0x1080>
  4034c4:	2306      	movs	r3, #6
  4034c6:	930a      	str	r3, [sp, #40]	; 0x28
  4034c8:	e61d      	b.n	403106 <_svfprintf_r+0xe6a>
  4034ca:	272d      	movs	r7, #45	; 0x2d
  4034cc:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4034d0:	f7ff bacd 	b.w	402a6e <_svfprintf_r+0x7d2>
  4034d4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4034d6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4034d8:	4413      	add	r3, r2
  4034da:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4034dc:	930e      	str	r3, [sp, #56]	; 0x38
  4034de:	2a00      	cmp	r2, #0
  4034e0:	f340 80b0 	ble.w	403644 <_svfprintf_r+0x13a8>
  4034e4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4034e8:	9308      	str	r3, [sp, #32]
  4034ea:	2367      	movs	r3, #103	; 0x67
  4034ec:	9311      	str	r3, [sp, #68]	; 0x44
  4034ee:	e671      	b.n	4031d4 <_svfprintf_r+0xf38>
  4034f0:	2b00      	cmp	r3, #0
  4034f2:	f340 80c3 	ble.w	40367c <_svfprintf_r+0x13e0>
  4034f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4034f8:	2a00      	cmp	r2, #0
  4034fa:	f040 8099 	bne.w	403630 <_svfprintf_r+0x1394>
  4034fe:	f01b 0f01 	tst.w	fp, #1
  403502:	f040 8095 	bne.w	403630 <_svfprintf_r+0x1394>
  403506:	9308      	str	r3, [sp, #32]
  403508:	930e      	str	r3, [sp, #56]	; 0x38
  40350a:	e663      	b.n	4031d4 <_svfprintf_r+0xf38>
  40350c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40350e:	9308      	str	r3, [sp, #32]
  403510:	930e      	str	r3, [sp, #56]	; 0x38
  403512:	900a      	str	r0, [sp, #40]	; 0x28
  403514:	950f      	str	r5, [sp, #60]	; 0x3c
  403516:	f8cd b01c 	str.w	fp, [sp, #28]
  40351a:	9012      	str	r0, [sp, #72]	; 0x48
  40351c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403520:	f7fe bfd4 	b.w	4024cc <_svfprintf_r+0x230>
  403524:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403526:	2b47      	cmp	r3, #71	; 0x47
  403528:	f47f ae20 	bne.w	40316c <_svfprintf_r+0xed0>
  40352c:	f01b 0f01 	tst.w	fp, #1
  403530:	f47f aeee 	bne.w	403310 <_svfprintf_r+0x1074>
  403534:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403536:	1b9b      	subs	r3, r3, r6
  403538:	9313      	str	r3, [sp, #76]	; 0x4c
  40353a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40353c:	2b47      	cmp	r3, #71	; 0x47
  40353e:	f43f af18 	beq.w	403372 <_svfprintf_r+0x10d6>
  403542:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403544:	9312      	str	r3, [sp, #72]	; 0x48
  403546:	e721      	b.n	40338c <_svfprintf_r+0x10f0>
  403548:	424f      	negs	r7, r1
  40354a:	3110      	adds	r1, #16
  40354c:	4d48      	ldr	r5, [pc, #288]	; (403670 <_svfprintf_r+0x13d4>)
  40354e:	da2f      	bge.n	4035b0 <_svfprintf_r+0x1314>
  403550:	2410      	movs	r4, #16
  403552:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403556:	e004      	b.n	403562 <_svfprintf_r+0x12c6>
  403558:	f108 0808 	add.w	r8, r8, #8
  40355c:	3f10      	subs	r7, #16
  40355e:	2f10      	cmp	r7, #16
  403560:	dd26      	ble.n	4035b0 <_svfprintf_r+0x1314>
  403562:	3301      	adds	r3, #1
  403564:	3210      	adds	r2, #16
  403566:	2b07      	cmp	r3, #7
  403568:	9227      	str	r2, [sp, #156]	; 0x9c
  40356a:	9326      	str	r3, [sp, #152]	; 0x98
  40356c:	f8c8 5000 	str.w	r5, [r8]
  403570:	f8c8 4004 	str.w	r4, [r8, #4]
  403574:	ddf0      	ble.n	403558 <_svfprintf_r+0x12bc>
  403576:	aa25      	add	r2, sp, #148	; 0x94
  403578:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40357a:	4658      	mov	r0, fp
  40357c:	f003 fe20 	bl	4071c0 <__ssprint_r>
  403580:	2800      	cmp	r0, #0
  403582:	f47e af5d 	bne.w	402440 <_svfprintf_r+0x1a4>
  403586:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403588:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40358a:	46c8      	mov	r8, r9
  40358c:	e7e6      	b.n	40355c <_svfprintf_r+0x12c0>
  40358e:	aa25      	add	r2, sp, #148	; 0x94
  403590:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403592:	980c      	ldr	r0, [sp, #48]	; 0x30
  403594:	f003 fe14 	bl	4071c0 <__ssprint_r>
  403598:	2800      	cmp	r0, #0
  40359a:	f47e af51 	bne.w	402440 <_svfprintf_r+0x1a4>
  40359e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4035a0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4035a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4035a4:	46c8      	mov	r8, r9
  4035a6:	e667      	b.n	403278 <_svfprintf_r+0xfdc>
  4035a8:	2000      	movs	r0, #0
  4035aa:	900a      	str	r0, [sp, #40]	; 0x28
  4035ac:	f7fe bed0 	b.w	402350 <_svfprintf_r+0xb4>
  4035b0:	3301      	adds	r3, #1
  4035b2:	443a      	add	r2, r7
  4035b4:	2b07      	cmp	r3, #7
  4035b6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4035ba:	9227      	str	r2, [sp, #156]	; 0x9c
  4035bc:	9326      	str	r3, [sp, #152]	; 0x98
  4035be:	f108 0808 	add.w	r8, r8, #8
  4035c2:	f77f ae5c 	ble.w	40327e <_svfprintf_r+0xfe2>
  4035c6:	aa25      	add	r2, sp, #148	; 0x94
  4035c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4035ca:	980c      	ldr	r0, [sp, #48]	; 0x30
  4035cc:	f003 fdf8 	bl	4071c0 <__ssprint_r>
  4035d0:	2800      	cmp	r0, #0
  4035d2:	f47e af35 	bne.w	402440 <_svfprintf_r+0x1a4>
  4035d6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4035d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4035da:	46c8      	mov	r8, r9
  4035dc:	e64f      	b.n	40327e <_svfprintf_r+0xfe2>
  4035de:	3330      	adds	r3, #48	; 0x30
  4035e0:	2230      	movs	r2, #48	; 0x30
  4035e2:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4035e6:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4035ea:	ab22      	add	r3, sp, #136	; 0x88
  4035ec:	e70f      	b.n	40340e <_svfprintf_r+0x1172>
  4035ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4035f0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4035f2:	4413      	add	r3, r2
  4035f4:	930e      	str	r3, [sp, #56]	; 0x38
  4035f6:	e775      	b.n	4034e4 <_svfprintf_r+0x1248>
  4035f8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4035fa:	e5cb      	b.n	403194 <_svfprintf_r+0xef8>
  4035fc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4035fe:	4e1d      	ldr	r6, [pc, #116]	; (403674 <_svfprintf_r+0x13d8>)
  403600:	2b00      	cmp	r3, #0
  403602:	bfb6      	itet	lt
  403604:	272d      	movlt	r7, #45	; 0x2d
  403606:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40360a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40360e:	4b1a      	ldr	r3, [pc, #104]	; (403678 <_svfprintf_r+0x13dc>)
  403610:	f7ff ba2f 	b.w	402a72 <_svfprintf_r+0x7d6>
  403614:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403616:	9808      	ldr	r0, [sp, #32]
  403618:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40361a:	4639      	mov	r1, r7
  40361c:	f004 fc6c 	bl	407ef8 <__aeabi_dcmpeq>
  403620:	2800      	cmp	r0, #0
  403622:	f47f ae7f 	bne.w	403324 <_svfprintf_r+0x1088>
  403626:	f1c5 0501 	rsb	r5, r5, #1
  40362a:	951f      	str	r5, [sp, #124]	; 0x7c
  40362c:	442c      	add	r4, r5
  40362e:	e59e      	b.n	40316e <_svfprintf_r+0xed2>
  403630:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403632:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403634:	4413      	add	r3, r2
  403636:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403638:	441a      	add	r2, r3
  40363a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40363e:	920e      	str	r2, [sp, #56]	; 0x38
  403640:	9308      	str	r3, [sp, #32]
  403642:	e5c7      	b.n	4031d4 <_svfprintf_r+0xf38>
  403644:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403646:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403648:	f1c3 0301 	rsb	r3, r3, #1
  40364c:	441a      	add	r2, r3
  40364e:	4613      	mov	r3, r2
  403650:	e7d0      	b.n	4035f4 <_svfprintf_r+0x1358>
  403652:	f01b 0301 	ands.w	r3, fp, #1
  403656:	9312      	str	r3, [sp, #72]	; 0x48
  403658:	f47f aee2 	bne.w	403420 <_svfprintf_r+0x1184>
  40365c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40365e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403662:	9308      	str	r3, [sp, #32]
  403664:	e5b6      	b.n	4031d4 <_svfprintf_r+0xf38>
  403666:	bf00      	nop
  403668:	66666667 	.word	0x66666667
  40366c:	00408bf0 	.word	0x00408bf0
  403670:	00408c0c 	.word	0x00408c0c
  403674:	00408bc4 	.word	0x00408bc4
  403678:	00408bc0 	.word	0x00408bc0
  40367c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40367e:	b913      	cbnz	r3, 403686 <_svfprintf_r+0x13ea>
  403680:	f01b 0f01 	tst.w	fp, #1
  403684:	d002      	beq.n	40368c <_svfprintf_r+0x13f0>
  403686:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403688:	3301      	adds	r3, #1
  40368a:	e7d4      	b.n	403636 <_svfprintf_r+0x139a>
  40368c:	2301      	movs	r3, #1
  40368e:	e73a      	b.n	403506 <_svfprintf_r+0x126a>
  403690:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403692:	f89a 3001 	ldrb.w	r3, [sl, #1]
  403696:	6828      	ldr	r0, [r5, #0]
  403698:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40369c:	900a      	str	r0, [sp, #40]	; 0x28
  40369e:	4628      	mov	r0, r5
  4036a0:	3004      	adds	r0, #4
  4036a2:	46a2      	mov	sl, r4
  4036a4:	900f      	str	r0, [sp, #60]	; 0x3c
  4036a6:	f7fe be51 	b.w	40234c <_svfprintf_r+0xb0>
  4036aa:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4036ae:	f7ff b867 	b.w	402780 <_svfprintf_r+0x4e4>
  4036b2:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4036b6:	f7ff ba15 	b.w	402ae4 <_svfprintf_r+0x848>
  4036ba:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4036be:	e6a6      	b.n	40340e <_svfprintf_r+0x1172>
  4036c0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4036c4:	f7ff b8eb 	b.w	40289e <_svfprintf_r+0x602>
  4036c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4036ca:	230c      	movs	r3, #12
  4036cc:	6013      	str	r3, [r2, #0]
  4036ce:	f04f 33ff 	mov.w	r3, #4294967295
  4036d2:	9309      	str	r3, [sp, #36]	; 0x24
  4036d4:	f7fe bebd 	b.w	402452 <_svfprintf_r+0x1b6>
  4036d8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4036dc:	f7ff b99a 	b.w	402a14 <_svfprintf_r+0x778>
  4036e0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4036e4:	f7ff b976 	b.w	4029d4 <_svfprintf_r+0x738>
  4036e8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4036ec:	f7ff b959 	b.w	4029a2 <_svfprintf_r+0x706>
  4036f0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4036f4:	f7ff b912 	b.w	40291c <_svfprintf_r+0x680>

004036f8 <__sprint_r.part.0>:
  4036f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4036fc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4036fe:	049c      	lsls	r4, r3, #18
  403700:	4693      	mov	fp, r2
  403702:	d52f      	bpl.n	403764 <__sprint_r.part.0+0x6c>
  403704:	6893      	ldr	r3, [r2, #8]
  403706:	6812      	ldr	r2, [r2, #0]
  403708:	b353      	cbz	r3, 403760 <__sprint_r.part.0+0x68>
  40370a:	460e      	mov	r6, r1
  40370c:	4607      	mov	r7, r0
  40370e:	f102 0908 	add.w	r9, r2, #8
  403712:	e919 0420 	ldmdb	r9, {r5, sl}
  403716:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40371a:	d017      	beq.n	40374c <__sprint_r.part.0+0x54>
  40371c:	3d04      	subs	r5, #4
  40371e:	2400      	movs	r4, #0
  403720:	e001      	b.n	403726 <__sprint_r.part.0+0x2e>
  403722:	45a0      	cmp	r8, r4
  403724:	d010      	beq.n	403748 <__sprint_r.part.0+0x50>
  403726:	4632      	mov	r2, r6
  403728:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40372c:	4638      	mov	r0, r7
  40372e:	f002 f87b 	bl	405828 <_fputwc_r>
  403732:	1c43      	adds	r3, r0, #1
  403734:	f104 0401 	add.w	r4, r4, #1
  403738:	d1f3      	bne.n	403722 <__sprint_r.part.0+0x2a>
  40373a:	2300      	movs	r3, #0
  40373c:	f8cb 3008 	str.w	r3, [fp, #8]
  403740:	f8cb 3004 	str.w	r3, [fp, #4]
  403744:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403748:	f8db 3008 	ldr.w	r3, [fp, #8]
  40374c:	f02a 0a03 	bic.w	sl, sl, #3
  403750:	eba3 030a 	sub.w	r3, r3, sl
  403754:	f8cb 3008 	str.w	r3, [fp, #8]
  403758:	f109 0908 	add.w	r9, r9, #8
  40375c:	2b00      	cmp	r3, #0
  40375e:	d1d8      	bne.n	403712 <__sprint_r.part.0+0x1a>
  403760:	2000      	movs	r0, #0
  403762:	e7ea      	b.n	40373a <__sprint_r.part.0+0x42>
  403764:	f002 f9ca 	bl	405afc <__sfvwrite_r>
  403768:	2300      	movs	r3, #0
  40376a:	f8cb 3008 	str.w	r3, [fp, #8]
  40376e:	f8cb 3004 	str.w	r3, [fp, #4]
  403772:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403776:	bf00      	nop

00403778 <_vfiprintf_r>:
  403778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40377c:	b0ad      	sub	sp, #180	; 0xb4
  40377e:	461d      	mov	r5, r3
  403780:	468b      	mov	fp, r1
  403782:	4690      	mov	r8, r2
  403784:	9307      	str	r3, [sp, #28]
  403786:	9006      	str	r0, [sp, #24]
  403788:	b118      	cbz	r0, 403792 <_vfiprintf_r+0x1a>
  40378a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40378c:	2b00      	cmp	r3, #0
  40378e:	f000 80f3 	beq.w	403978 <_vfiprintf_r+0x200>
  403792:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403796:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40379a:	07df      	lsls	r7, r3, #31
  40379c:	b281      	uxth	r1, r0
  40379e:	d402      	bmi.n	4037a6 <_vfiprintf_r+0x2e>
  4037a0:	058e      	lsls	r6, r1, #22
  4037a2:	f140 80fc 	bpl.w	40399e <_vfiprintf_r+0x226>
  4037a6:	048c      	lsls	r4, r1, #18
  4037a8:	d40a      	bmi.n	4037c0 <_vfiprintf_r+0x48>
  4037aa:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4037ae:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  4037b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4037b6:	f8ab 100c 	strh.w	r1, [fp, #12]
  4037ba:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  4037be:	b289      	uxth	r1, r1
  4037c0:	0708      	lsls	r0, r1, #28
  4037c2:	f140 80b3 	bpl.w	40392c <_vfiprintf_r+0x1b4>
  4037c6:	f8db 3010 	ldr.w	r3, [fp, #16]
  4037ca:	2b00      	cmp	r3, #0
  4037cc:	f000 80ae 	beq.w	40392c <_vfiprintf_r+0x1b4>
  4037d0:	f001 031a 	and.w	r3, r1, #26
  4037d4:	2b0a      	cmp	r3, #10
  4037d6:	f000 80b5 	beq.w	403944 <_vfiprintf_r+0x1cc>
  4037da:	2300      	movs	r3, #0
  4037dc:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  4037e0:	930b      	str	r3, [sp, #44]	; 0x2c
  4037e2:	9311      	str	r3, [sp, #68]	; 0x44
  4037e4:	9310      	str	r3, [sp, #64]	; 0x40
  4037e6:	9303      	str	r3, [sp, #12]
  4037e8:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  4037ec:	46ca      	mov	sl, r9
  4037ee:	f8cd b010 	str.w	fp, [sp, #16]
  4037f2:	f898 3000 	ldrb.w	r3, [r8]
  4037f6:	4644      	mov	r4, r8
  4037f8:	b1fb      	cbz	r3, 40383a <_vfiprintf_r+0xc2>
  4037fa:	2b25      	cmp	r3, #37	; 0x25
  4037fc:	d102      	bne.n	403804 <_vfiprintf_r+0x8c>
  4037fe:	e01c      	b.n	40383a <_vfiprintf_r+0xc2>
  403800:	2b25      	cmp	r3, #37	; 0x25
  403802:	d003      	beq.n	40380c <_vfiprintf_r+0x94>
  403804:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403808:	2b00      	cmp	r3, #0
  40380a:	d1f9      	bne.n	403800 <_vfiprintf_r+0x88>
  40380c:	eba4 0508 	sub.w	r5, r4, r8
  403810:	b19d      	cbz	r5, 40383a <_vfiprintf_r+0xc2>
  403812:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403814:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403816:	f8ca 8000 	str.w	r8, [sl]
  40381a:	3301      	adds	r3, #1
  40381c:	442a      	add	r2, r5
  40381e:	2b07      	cmp	r3, #7
  403820:	f8ca 5004 	str.w	r5, [sl, #4]
  403824:	9211      	str	r2, [sp, #68]	; 0x44
  403826:	9310      	str	r3, [sp, #64]	; 0x40
  403828:	dd7a      	ble.n	403920 <_vfiprintf_r+0x1a8>
  40382a:	2a00      	cmp	r2, #0
  40382c:	f040 84b0 	bne.w	404190 <_vfiprintf_r+0xa18>
  403830:	9b03      	ldr	r3, [sp, #12]
  403832:	9210      	str	r2, [sp, #64]	; 0x40
  403834:	442b      	add	r3, r5
  403836:	46ca      	mov	sl, r9
  403838:	9303      	str	r3, [sp, #12]
  40383a:	7823      	ldrb	r3, [r4, #0]
  40383c:	2b00      	cmp	r3, #0
  40383e:	f000 83e0 	beq.w	404002 <_vfiprintf_r+0x88a>
  403842:	2000      	movs	r0, #0
  403844:	f04f 0300 	mov.w	r3, #0
  403848:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  40384c:	f104 0801 	add.w	r8, r4, #1
  403850:	7862      	ldrb	r2, [r4, #1]
  403852:	4605      	mov	r5, r0
  403854:	4606      	mov	r6, r0
  403856:	4603      	mov	r3, r0
  403858:	f04f 34ff 	mov.w	r4, #4294967295
  40385c:	f108 0801 	add.w	r8, r8, #1
  403860:	f1a2 0120 	sub.w	r1, r2, #32
  403864:	2958      	cmp	r1, #88	; 0x58
  403866:	f200 82de 	bhi.w	403e26 <_vfiprintf_r+0x6ae>
  40386a:	e8df f011 	tbh	[pc, r1, lsl #1]
  40386e:	0221      	.short	0x0221
  403870:	02dc02dc 	.word	0x02dc02dc
  403874:	02dc0229 	.word	0x02dc0229
  403878:	02dc02dc 	.word	0x02dc02dc
  40387c:	02dc02dc 	.word	0x02dc02dc
  403880:	028902dc 	.word	0x028902dc
  403884:	02dc0295 	.word	0x02dc0295
  403888:	02bd00a2 	.word	0x02bd00a2
  40388c:	019f02dc 	.word	0x019f02dc
  403890:	01a401a4 	.word	0x01a401a4
  403894:	01a401a4 	.word	0x01a401a4
  403898:	01a401a4 	.word	0x01a401a4
  40389c:	01a401a4 	.word	0x01a401a4
  4038a0:	02dc01a4 	.word	0x02dc01a4
  4038a4:	02dc02dc 	.word	0x02dc02dc
  4038a8:	02dc02dc 	.word	0x02dc02dc
  4038ac:	02dc02dc 	.word	0x02dc02dc
  4038b0:	02dc02dc 	.word	0x02dc02dc
  4038b4:	01b202dc 	.word	0x01b202dc
  4038b8:	02dc02dc 	.word	0x02dc02dc
  4038bc:	02dc02dc 	.word	0x02dc02dc
  4038c0:	02dc02dc 	.word	0x02dc02dc
  4038c4:	02dc02dc 	.word	0x02dc02dc
  4038c8:	02dc02dc 	.word	0x02dc02dc
  4038cc:	02dc0197 	.word	0x02dc0197
  4038d0:	02dc02dc 	.word	0x02dc02dc
  4038d4:	02dc02dc 	.word	0x02dc02dc
  4038d8:	02dc019b 	.word	0x02dc019b
  4038dc:	025302dc 	.word	0x025302dc
  4038e0:	02dc02dc 	.word	0x02dc02dc
  4038e4:	02dc02dc 	.word	0x02dc02dc
  4038e8:	02dc02dc 	.word	0x02dc02dc
  4038ec:	02dc02dc 	.word	0x02dc02dc
  4038f0:	02dc02dc 	.word	0x02dc02dc
  4038f4:	021b025a 	.word	0x021b025a
  4038f8:	02dc02dc 	.word	0x02dc02dc
  4038fc:	026e02dc 	.word	0x026e02dc
  403900:	02dc021b 	.word	0x02dc021b
  403904:	027302dc 	.word	0x027302dc
  403908:	01f502dc 	.word	0x01f502dc
  40390c:	02090182 	.word	0x02090182
  403910:	02dc02d7 	.word	0x02dc02d7
  403914:	02dc029a 	.word	0x02dc029a
  403918:	02dc00a7 	.word	0x02dc00a7
  40391c:	022e02dc 	.word	0x022e02dc
  403920:	f10a 0a08 	add.w	sl, sl, #8
  403924:	9b03      	ldr	r3, [sp, #12]
  403926:	442b      	add	r3, r5
  403928:	9303      	str	r3, [sp, #12]
  40392a:	e786      	b.n	40383a <_vfiprintf_r+0xc2>
  40392c:	4659      	mov	r1, fp
  40392e:	9806      	ldr	r0, [sp, #24]
  403930:	f000 fdac 	bl	40448c <__swsetup_r>
  403934:	bb18      	cbnz	r0, 40397e <_vfiprintf_r+0x206>
  403936:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40393a:	f001 031a 	and.w	r3, r1, #26
  40393e:	2b0a      	cmp	r3, #10
  403940:	f47f af4b 	bne.w	4037da <_vfiprintf_r+0x62>
  403944:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  403948:	2b00      	cmp	r3, #0
  40394a:	f6ff af46 	blt.w	4037da <_vfiprintf_r+0x62>
  40394e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403952:	07db      	lsls	r3, r3, #31
  403954:	d405      	bmi.n	403962 <_vfiprintf_r+0x1ea>
  403956:	058f      	lsls	r7, r1, #22
  403958:	d403      	bmi.n	403962 <_vfiprintf_r+0x1ea>
  40395a:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40395e:	f002 fa91 	bl	405e84 <__retarget_lock_release_recursive>
  403962:	462b      	mov	r3, r5
  403964:	4642      	mov	r2, r8
  403966:	4659      	mov	r1, fp
  403968:	9806      	ldr	r0, [sp, #24]
  40396a:	f000 fd4d 	bl	404408 <__sbprintf>
  40396e:	9003      	str	r0, [sp, #12]
  403970:	9803      	ldr	r0, [sp, #12]
  403972:	b02d      	add	sp, #180	; 0xb4
  403974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403978:	f001 feb4 	bl	4056e4 <__sinit>
  40397c:	e709      	b.n	403792 <_vfiprintf_r+0x1a>
  40397e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403982:	07d9      	lsls	r1, r3, #31
  403984:	d404      	bmi.n	403990 <_vfiprintf_r+0x218>
  403986:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40398a:	059a      	lsls	r2, r3, #22
  40398c:	f140 84aa 	bpl.w	4042e4 <_vfiprintf_r+0xb6c>
  403990:	f04f 33ff 	mov.w	r3, #4294967295
  403994:	9303      	str	r3, [sp, #12]
  403996:	9803      	ldr	r0, [sp, #12]
  403998:	b02d      	add	sp, #180	; 0xb4
  40399a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40399e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4039a2:	f002 fa6d 	bl	405e80 <__retarget_lock_acquire_recursive>
  4039a6:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4039aa:	b281      	uxth	r1, r0
  4039ac:	e6fb      	b.n	4037a6 <_vfiprintf_r+0x2e>
  4039ae:	4276      	negs	r6, r6
  4039b0:	9207      	str	r2, [sp, #28]
  4039b2:	f043 0304 	orr.w	r3, r3, #4
  4039b6:	f898 2000 	ldrb.w	r2, [r8]
  4039ba:	e74f      	b.n	40385c <_vfiprintf_r+0xe4>
  4039bc:	9608      	str	r6, [sp, #32]
  4039be:	069e      	lsls	r6, r3, #26
  4039c0:	f100 8450 	bmi.w	404264 <_vfiprintf_r+0xaec>
  4039c4:	9907      	ldr	r1, [sp, #28]
  4039c6:	06dd      	lsls	r5, r3, #27
  4039c8:	460a      	mov	r2, r1
  4039ca:	f100 83ef 	bmi.w	4041ac <_vfiprintf_r+0xa34>
  4039ce:	0658      	lsls	r0, r3, #25
  4039d0:	f140 83ec 	bpl.w	4041ac <_vfiprintf_r+0xa34>
  4039d4:	880e      	ldrh	r6, [r1, #0]
  4039d6:	3104      	adds	r1, #4
  4039d8:	2700      	movs	r7, #0
  4039da:	2201      	movs	r2, #1
  4039dc:	9107      	str	r1, [sp, #28]
  4039de:	f04f 0100 	mov.w	r1, #0
  4039e2:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  4039e6:	2500      	movs	r5, #0
  4039e8:	1c61      	adds	r1, r4, #1
  4039ea:	f000 8116 	beq.w	403c1a <_vfiprintf_r+0x4a2>
  4039ee:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  4039f2:	9102      	str	r1, [sp, #8]
  4039f4:	ea56 0107 	orrs.w	r1, r6, r7
  4039f8:	f040 8114 	bne.w	403c24 <_vfiprintf_r+0x4ac>
  4039fc:	2c00      	cmp	r4, #0
  4039fe:	f040 835c 	bne.w	4040ba <_vfiprintf_r+0x942>
  403a02:	2a00      	cmp	r2, #0
  403a04:	f040 83b7 	bne.w	404176 <_vfiprintf_r+0x9fe>
  403a08:	f013 0301 	ands.w	r3, r3, #1
  403a0c:	9305      	str	r3, [sp, #20]
  403a0e:	f000 8457 	beq.w	4042c0 <_vfiprintf_r+0xb48>
  403a12:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  403a16:	2330      	movs	r3, #48	; 0x30
  403a18:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  403a1c:	9b05      	ldr	r3, [sp, #20]
  403a1e:	42a3      	cmp	r3, r4
  403a20:	bfb8      	it	lt
  403a22:	4623      	movlt	r3, r4
  403a24:	9301      	str	r3, [sp, #4]
  403a26:	b10d      	cbz	r5, 403a2c <_vfiprintf_r+0x2b4>
  403a28:	3301      	adds	r3, #1
  403a2a:	9301      	str	r3, [sp, #4]
  403a2c:	9b02      	ldr	r3, [sp, #8]
  403a2e:	f013 0302 	ands.w	r3, r3, #2
  403a32:	9309      	str	r3, [sp, #36]	; 0x24
  403a34:	d002      	beq.n	403a3c <_vfiprintf_r+0x2c4>
  403a36:	9b01      	ldr	r3, [sp, #4]
  403a38:	3302      	adds	r3, #2
  403a3a:	9301      	str	r3, [sp, #4]
  403a3c:	9b02      	ldr	r3, [sp, #8]
  403a3e:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  403a42:	930a      	str	r3, [sp, #40]	; 0x28
  403a44:	f040 8217 	bne.w	403e76 <_vfiprintf_r+0x6fe>
  403a48:	9b08      	ldr	r3, [sp, #32]
  403a4a:	9a01      	ldr	r2, [sp, #4]
  403a4c:	1a9d      	subs	r5, r3, r2
  403a4e:	2d00      	cmp	r5, #0
  403a50:	f340 8211 	ble.w	403e76 <_vfiprintf_r+0x6fe>
  403a54:	2d10      	cmp	r5, #16
  403a56:	f340 8490 	ble.w	40437a <_vfiprintf_r+0xc02>
  403a5a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403a5c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a5e:	4ec4      	ldr	r6, [pc, #784]	; (403d70 <_vfiprintf_r+0x5f8>)
  403a60:	46d6      	mov	lr, sl
  403a62:	2710      	movs	r7, #16
  403a64:	46a2      	mov	sl, r4
  403a66:	4619      	mov	r1, r3
  403a68:	9c06      	ldr	r4, [sp, #24]
  403a6a:	e007      	b.n	403a7c <_vfiprintf_r+0x304>
  403a6c:	f101 0c02 	add.w	ip, r1, #2
  403a70:	f10e 0e08 	add.w	lr, lr, #8
  403a74:	4601      	mov	r1, r0
  403a76:	3d10      	subs	r5, #16
  403a78:	2d10      	cmp	r5, #16
  403a7a:	dd11      	ble.n	403aa0 <_vfiprintf_r+0x328>
  403a7c:	1c48      	adds	r0, r1, #1
  403a7e:	3210      	adds	r2, #16
  403a80:	2807      	cmp	r0, #7
  403a82:	9211      	str	r2, [sp, #68]	; 0x44
  403a84:	e88e 00c0 	stmia.w	lr, {r6, r7}
  403a88:	9010      	str	r0, [sp, #64]	; 0x40
  403a8a:	ddef      	ble.n	403a6c <_vfiprintf_r+0x2f4>
  403a8c:	2a00      	cmp	r2, #0
  403a8e:	f040 81e4 	bne.w	403e5a <_vfiprintf_r+0x6e2>
  403a92:	3d10      	subs	r5, #16
  403a94:	2d10      	cmp	r5, #16
  403a96:	4611      	mov	r1, r2
  403a98:	f04f 0c01 	mov.w	ip, #1
  403a9c:	46ce      	mov	lr, r9
  403a9e:	dced      	bgt.n	403a7c <_vfiprintf_r+0x304>
  403aa0:	4654      	mov	r4, sl
  403aa2:	4661      	mov	r1, ip
  403aa4:	46f2      	mov	sl, lr
  403aa6:	442a      	add	r2, r5
  403aa8:	2907      	cmp	r1, #7
  403aaa:	9211      	str	r2, [sp, #68]	; 0x44
  403aac:	f8ca 6000 	str.w	r6, [sl]
  403ab0:	f8ca 5004 	str.w	r5, [sl, #4]
  403ab4:	9110      	str	r1, [sp, #64]	; 0x40
  403ab6:	f300 82ec 	bgt.w	404092 <_vfiprintf_r+0x91a>
  403aba:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403abe:	f10a 0a08 	add.w	sl, sl, #8
  403ac2:	1c48      	adds	r0, r1, #1
  403ac4:	2d00      	cmp	r5, #0
  403ac6:	f040 81de 	bne.w	403e86 <_vfiprintf_r+0x70e>
  403aca:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403acc:	2b00      	cmp	r3, #0
  403ace:	f000 81f8 	beq.w	403ec2 <_vfiprintf_r+0x74a>
  403ad2:	3202      	adds	r2, #2
  403ad4:	a90e      	add	r1, sp, #56	; 0x38
  403ad6:	2302      	movs	r3, #2
  403ad8:	2807      	cmp	r0, #7
  403ada:	9211      	str	r2, [sp, #68]	; 0x44
  403adc:	9010      	str	r0, [sp, #64]	; 0x40
  403ade:	e88a 000a 	stmia.w	sl, {r1, r3}
  403ae2:	f340 81ea 	ble.w	403eba <_vfiprintf_r+0x742>
  403ae6:	2a00      	cmp	r2, #0
  403ae8:	f040 838c 	bne.w	404204 <_vfiprintf_r+0xa8c>
  403aec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403aee:	2b80      	cmp	r3, #128	; 0x80
  403af0:	f04f 0001 	mov.w	r0, #1
  403af4:	4611      	mov	r1, r2
  403af6:	46ca      	mov	sl, r9
  403af8:	f040 81e7 	bne.w	403eca <_vfiprintf_r+0x752>
  403afc:	9b08      	ldr	r3, [sp, #32]
  403afe:	9d01      	ldr	r5, [sp, #4]
  403b00:	1b5e      	subs	r6, r3, r5
  403b02:	2e00      	cmp	r6, #0
  403b04:	f340 81e1 	ble.w	403eca <_vfiprintf_r+0x752>
  403b08:	2e10      	cmp	r6, #16
  403b0a:	4d9a      	ldr	r5, [pc, #616]	; (403d74 <_vfiprintf_r+0x5fc>)
  403b0c:	f340 8450 	ble.w	4043b0 <_vfiprintf_r+0xc38>
  403b10:	46d4      	mov	ip, sl
  403b12:	2710      	movs	r7, #16
  403b14:	46a2      	mov	sl, r4
  403b16:	9c06      	ldr	r4, [sp, #24]
  403b18:	e007      	b.n	403b2a <_vfiprintf_r+0x3b2>
  403b1a:	f101 0e02 	add.w	lr, r1, #2
  403b1e:	f10c 0c08 	add.w	ip, ip, #8
  403b22:	4601      	mov	r1, r0
  403b24:	3e10      	subs	r6, #16
  403b26:	2e10      	cmp	r6, #16
  403b28:	dd11      	ble.n	403b4e <_vfiprintf_r+0x3d6>
  403b2a:	1c48      	adds	r0, r1, #1
  403b2c:	3210      	adds	r2, #16
  403b2e:	2807      	cmp	r0, #7
  403b30:	9211      	str	r2, [sp, #68]	; 0x44
  403b32:	e88c 00a0 	stmia.w	ip, {r5, r7}
  403b36:	9010      	str	r0, [sp, #64]	; 0x40
  403b38:	ddef      	ble.n	403b1a <_vfiprintf_r+0x3a2>
  403b3a:	2a00      	cmp	r2, #0
  403b3c:	f040 829d 	bne.w	40407a <_vfiprintf_r+0x902>
  403b40:	3e10      	subs	r6, #16
  403b42:	2e10      	cmp	r6, #16
  403b44:	f04f 0e01 	mov.w	lr, #1
  403b48:	4611      	mov	r1, r2
  403b4a:	46cc      	mov	ip, r9
  403b4c:	dced      	bgt.n	403b2a <_vfiprintf_r+0x3b2>
  403b4e:	4654      	mov	r4, sl
  403b50:	46e2      	mov	sl, ip
  403b52:	4432      	add	r2, r6
  403b54:	f1be 0f07 	cmp.w	lr, #7
  403b58:	9211      	str	r2, [sp, #68]	; 0x44
  403b5a:	e88a 0060 	stmia.w	sl, {r5, r6}
  403b5e:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  403b62:	f300 8369 	bgt.w	404238 <_vfiprintf_r+0xac0>
  403b66:	f10a 0a08 	add.w	sl, sl, #8
  403b6a:	f10e 0001 	add.w	r0, lr, #1
  403b6e:	4671      	mov	r1, lr
  403b70:	e1ab      	b.n	403eca <_vfiprintf_r+0x752>
  403b72:	9608      	str	r6, [sp, #32]
  403b74:	f013 0220 	ands.w	r2, r3, #32
  403b78:	f040 838c 	bne.w	404294 <_vfiprintf_r+0xb1c>
  403b7c:	f013 0110 	ands.w	r1, r3, #16
  403b80:	f040 831a 	bne.w	4041b8 <_vfiprintf_r+0xa40>
  403b84:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  403b88:	f000 8316 	beq.w	4041b8 <_vfiprintf_r+0xa40>
  403b8c:	9807      	ldr	r0, [sp, #28]
  403b8e:	460a      	mov	r2, r1
  403b90:	4601      	mov	r1, r0
  403b92:	3104      	adds	r1, #4
  403b94:	8806      	ldrh	r6, [r0, #0]
  403b96:	9107      	str	r1, [sp, #28]
  403b98:	2700      	movs	r7, #0
  403b9a:	e720      	b.n	4039de <_vfiprintf_r+0x266>
  403b9c:	9608      	str	r6, [sp, #32]
  403b9e:	f043 0310 	orr.w	r3, r3, #16
  403ba2:	e7e7      	b.n	403b74 <_vfiprintf_r+0x3fc>
  403ba4:	9608      	str	r6, [sp, #32]
  403ba6:	f043 0310 	orr.w	r3, r3, #16
  403baa:	e708      	b.n	4039be <_vfiprintf_r+0x246>
  403bac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403bb0:	f898 2000 	ldrb.w	r2, [r8]
  403bb4:	e652      	b.n	40385c <_vfiprintf_r+0xe4>
  403bb6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  403bba:	2600      	movs	r6, #0
  403bbc:	f818 2b01 	ldrb.w	r2, [r8], #1
  403bc0:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  403bc4:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  403bc8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  403bcc:	2909      	cmp	r1, #9
  403bce:	d9f5      	bls.n	403bbc <_vfiprintf_r+0x444>
  403bd0:	e646      	b.n	403860 <_vfiprintf_r+0xe8>
  403bd2:	9608      	str	r6, [sp, #32]
  403bd4:	2800      	cmp	r0, #0
  403bd6:	f040 8408 	bne.w	4043ea <_vfiprintf_r+0xc72>
  403bda:	f043 0310 	orr.w	r3, r3, #16
  403bde:	069e      	lsls	r6, r3, #26
  403be0:	f100 834c 	bmi.w	40427c <_vfiprintf_r+0xb04>
  403be4:	06dd      	lsls	r5, r3, #27
  403be6:	f100 82f3 	bmi.w	4041d0 <_vfiprintf_r+0xa58>
  403bea:	0658      	lsls	r0, r3, #25
  403bec:	f140 82f0 	bpl.w	4041d0 <_vfiprintf_r+0xa58>
  403bf0:	9d07      	ldr	r5, [sp, #28]
  403bf2:	f9b5 6000 	ldrsh.w	r6, [r5]
  403bf6:	462a      	mov	r2, r5
  403bf8:	17f7      	asrs	r7, r6, #31
  403bfa:	3204      	adds	r2, #4
  403bfc:	4630      	mov	r0, r6
  403bfe:	4639      	mov	r1, r7
  403c00:	9207      	str	r2, [sp, #28]
  403c02:	2800      	cmp	r0, #0
  403c04:	f171 0200 	sbcs.w	r2, r1, #0
  403c08:	f2c0 835d 	blt.w	4042c6 <_vfiprintf_r+0xb4e>
  403c0c:	1c61      	adds	r1, r4, #1
  403c0e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403c12:	f04f 0201 	mov.w	r2, #1
  403c16:	f47f aeea 	bne.w	4039ee <_vfiprintf_r+0x276>
  403c1a:	ea56 0107 	orrs.w	r1, r6, r7
  403c1e:	f000 824d 	beq.w	4040bc <_vfiprintf_r+0x944>
  403c22:	9302      	str	r3, [sp, #8]
  403c24:	2a01      	cmp	r2, #1
  403c26:	f000 828c 	beq.w	404142 <_vfiprintf_r+0x9ca>
  403c2a:	2a02      	cmp	r2, #2
  403c2c:	f040 825c 	bne.w	4040e8 <_vfiprintf_r+0x970>
  403c30:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403c32:	46cb      	mov	fp, r9
  403c34:	0933      	lsrs	r3, r6, #4
  403c36:	f006 010f 	and.w	r1, r6, #15
  403c3a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  403c3e:	093a      	lsrs	r2, r7, #4
  403c40:	461e      	mov	r6, r3
  403c42:	4617      	mov	r7, r2
  403c44:	5c43      	ldrb	r3, [r0, r1]
  403c46:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  403c4a:	ea56 0307 	orrs.w	r3, r6, r7
  403c4e:	d1f1      	bne.n	403c34 <_vfiprintf_r+0x4bc>
  403c50:	eba9 030b 	sub.w	r3, r9, fp
  403c54:	9305      	str	r3, [sp, #20]
  403c56:	e6e1      	b.n	403a1c <_vfiprintf_r+0x2a4>
  403c58:	2800      	cmp	r0, #0
  403c5a:	f040 83c0 	bne.w	4043de <_vfiprintf_r+0xc66>
  403c5e:	0699      	lsls	r1, r3, #26
  403c60:	f100 8367 	bmi.w	404332 <_vfiprintf_r+0xbba>
  403c64:	06da      	lsls	r2, r3, #27
  403c66:	f100 80f1 	bmi.w	403e4c <_vfiprintf_r+0x6d4>
  403c6a:	065b      	lsls	r3, r3, #25
  403c6c:	f140 80ee 	bpl.w	403e4c <_vfiprintf_r+0x6d4>
  403c70:	9a07      	ldr	r2, [sp, #28]
  403c72:	6813      	ldr	r3, [r2, #0]
  403c74:	3204      	adds	r2, #4
  403c76:	9207      	str	r2, [sp, #28]
  403c78:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  403c7c:	801a      	strh	r2, [r3, #0]
  403c7e:	e5b8      	b.n	4037f2 <_vfiprintf_r+0x7a>
  403c80:	9807      	ldr	r0, [sp, #28]
  403c82:	4a3d      	ldr	r2, [pc, #244]	; (403d78 <_vfiprintf_r+0x600>)
  403c84:	9608      	str	r6, [sp, #32]
  403c86:	920b      	str	r2, [sp, #44]	; 0x2c
  403c88:	6806      	ldr	r6, [r0, #0]
  403c8a:	2278      	movs	r2, #120	; 0x78
  403c8c:	2130      	movs	r1, #48	; 0x30
  403c8e:	3004      	adds	r0, #4
  403c90:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  403c94:	f043 0302 	orr.w	r3, r3, #2
  403c98:	9007      	str	r0, [sp, #28]
  403c9a:	2700      	movs	r7, #0
  403c9c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  403ca0:	2202      	movs	r2, #2
  403ca2:	e69c      	b.n	4039de <_vfiprintf_r+0x266>
  403ca4:	9608      	str	r6, [sp, #32]
  403ca6:	2800      	cmp	r0, #0
  403ca8:	d099      	beq.n	403bde <_vfiprintf_r+0x466>
  403caa:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403cae:	e796      	b.n	403bde <_vfiprintf_r+0x466>
  403cb0:	f898 2000 	ldrb.w	r2, [r8]
  403cb4:	2d00      	cmp	r5, #0
  403cb6:	f47f add1 	bne.w	40385c <_vfiprintf_r+0xe4>
  403cba:	2001      	movs	r0, #1
  403cbc:	2520      	movs	r5, #32
  403cbe:	e5cd      	b.n	40385c <_vfiprintf_r+0xe4>
  403cc0:	f043 0301 	orr.w	r3, r3, #1
  403cc4:	f898 2000 	ldrb.w	r2, [r8]
  403cc8:	e5c8      	b.n	40385c <_vfiprintf_r+0xe4>
  403cca:	9608      	str	r6, [sp, #32]
  403ccc:	2800      	cmp	r0, #0
  403cce:	f040 8393 	bne.w	4043f8 <_vfiprintf_r+0xc80>
  403cd2:	4929      	ldr	r1, [pc, #164]	; (403d78 <_vfiprintf_r+0x600>)
  403cd4:	910b      	str	r1, [sp, #44]	; 0x2c
  403cd6:	069f      	lsls	r7, r3, #26
  403cd8:	f100 82e8 	bmi.w	4042ac <_vfiprintf_r+0xb34>
  403cdc:	9807      	ldr	r0, [sp, #28]
  403cde:	06de      	lsls	r6, r3, #27
  403ce0:	4601      	mov	r1, r0
  403ce2:	f100 8270 	bmi.w	4041c6 <_vfiprintf_r+0xa4e>
  403ce6:	065d      	lsls	r5, r3, #25
  403ce8:	f140 826d 	bpl.w	4041c6 <_vfiprintf_r+0xa4e>
  403cec:	3104      	adds	r1, #4
  403cee:	8806      	ldrh	r6, [r0, #0]
  403cf0:	9107      	str	r1, [sp, #28]
  403cf2:	2700      	movs	r7, #0
  403cf4:	07d8      	lsls	r0, r3, #31
  403cf6:	f140 8222 	bpl.w	40413e <_vfiprintf_r+0x9c6>
  403cfa:	ea56 0107 	orrs.w	r1, r6, r7
  403cfe:	f000 821e 	beq.w	40413e <_vfiprintf_r+0x9c6>
  403d02:	2130      	movs	r1, #48	; 0x30
  403d04:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  403d08:	f043 0302 	orr.w	r3, r3, #2
  403d0c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  403d10:	2202      	movs	r2, #2
  403d12:	e664      	b.n	4039de <_vfiprintf_r+0x266>
  403d14:	9608      	str	r6, [sp, #32]
  403d16:	2800      	cmp	r0, #0
  403d18:	f040 836b 	bne.w	4043f2 <_vfiprintf_r+0xc7a>
  403d1c:	4917      	ldr	r1, [pc, #92]	; (403d7c <_vfiprintf_r+0x604>)
  403d1e:	910b      	str	r1, [sp, #44]	; 0x2c
  403d20:	e7d9      	b.n	403cd6 <_vfiprintf_r+0x55e>
  403d22:	9907      	ldr	r1, [sp, #28]
  403d24:	9608      	str	r6, [sp, #32]
  403d26:	680a      	ldr	r2, [r1, #0]
  403d28:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  403d2c:	f04f 0000 	mov.w	r0, #0
  403d30:	460a      	mov	r2, r1
  403d32:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  403d36:	3204      	adds	r2, #4
  403d38:	2001      	movs	r0, #1
  403d3a:	9001      	str	r0, [sp, #4]
  403d3c:	9207      	str	r2, [sp, #28]
  403d3e:	9005      	str	r0, [sp, #20]
  403d40:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  403d44:	9302      	str	r3, [sp, #8]
  403d46:	2400      	movs	r4, #0
  403d48:	e670      	b.n	403a2c <_vfiprintf_r+0x2b4>
  403d4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403d4e:	f898 2000 	ldrb.w	r2, [r8]
  403d52:	e583      	b.n	40385c <_vfiprintf_r+0xe4>
  403d54:	f898 2000 	ldrb.w	r2, [r8]
  403d58:	2a6c      	cmp	r2, #108	; 0x6c
  403d5a:	bf03      	ittte	eq
  403d5c:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  403d60:	f043 0320 	orreq.w	r3, r3, #32
  403d64:	f108 0801 	addeq.w	r8, r8, #1
  403d68:	f043 0310 	orrne.w	r3, r3, #16
  403d6c:	e576      	b.n	40385c <_vfiprintf_r+0xe4>
  403d6e:	bf00      	nop
  403d70:	00408c1c 	.word	0x00408c1c
  403d74:	00408c2c 	.word	0x00408c2c
  403d78:	00408bdc 	.word	0x00408bdc
  403d7c:	00408bc8 	.word	0x00408bc8
  403d80:	9907      	ldr	r1, [sp, #28]
  403d82:	680e      	ldr	r6, [r1, #0]
  403d84:	460a      	mov	r2, r1
  403d86:	2e00      	cmp	r6, #0
  403d88:	f102 0204 	add.w	r2, r2, #4
  403d8c:	f6ff ae0f 	blt.w	4039ae <_vfiprintf_r+0x236>
  403d90:	9207      	str	r2, [sp, #28]
  403d92:	f898 2000 	ldrb.w	r2, [r8]
  403d96:	e561      	b.n	40385c <_vfiprintf_r+0xe4>
  403d98:	f898 2000 	ldrb.w	r2, [r8]
  403d9c:	2001      	movs	r0, #1
  403d9e:	252b      	movs	r5, #43	; 0x2b
  403da0:	e55c      	b.n	40385c <_vfiprintf_r+0xe4>
  403da2:	9907      	ldr	r1, [sp, #28]
  403da4:	9608      	str	r6, [sp, #32]
  403da6:	f8d1 b000 	ldr.w	fp, [r1]
  403daa:	f04f 0200 	mov.w	r2, #0
  403dae:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403db2:	1d0e      	adds	r6, r1, #4
  403db4:	f1bb 0f00 	cmp.w	fp, #0
  403db8:	f000 82e5 	beq.w	404386 <_vfiprintf_r+0xc0e>
  403dbc:	1c67      	adds	r7, r4, #1
  403dbe:	f000 82c4 	beq.w	40434a <_vfiprintf_r+0xbd2>
  403dc2:	4622      	mov	r2, r4
  403dc4:	2100      	movs	r1, #0
  403dc6:	4658      	mov	r0, fp
  403dc8:	9301      	str	r3, [sp, #4]
  403dca:	f002 fba9 	bl	406520 <memchr>
  403dce:	9b01      	ldr	r3, [sp, #4]
  403dd0:	2800      	cmp	r0, #0
  403dd2:	f000 82e5 	beq.w	4043a0 <_vfiprintf_r+0xc28>
  403dd6:	eba0 020b 	sub.w	r2, r0, fp
  403dda:	9205      	str	r2, [sp, #20]
  403ddc:	9607      	str	r6, [sp, #28]
  403dde:	9302      	str	r3, [sp, #8]
  403de0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403de4:	2400      	movs	r4, #0
  403de6:	e619      	b.n	403a1c <_vfiprintf_r+0x2a4>
  403de8:	f898 2000 	ldrb.w	r2, [r8]
  403dec:	2a2a      	cmp	r2, #42	; 0x2a
  403dee:	f108 0701 	add.w	r7, r8, #1
  403df2:	f000 82e9 	beq.w	4043c8 <_vfiprintf_r+0xc50>
  403df6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  403dfa:	2909      	cmp	r1, #9
  403dfc:	46b8      	mov	r8, r7
  403dfe:	f04f 0400 	mov.w	r4, #0
  403e02:	f63f ad2d 	bhi.w	403860 <_vfiprintf_r+0xe8>
  403e06:	f818 2b01 	ldrb.w	r2, [r8], #1
  403e0a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403e0e:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  403e12:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  403e16:	2909      	cmp	r1, #9
  403e18:	d9f5      	bls.n	403e06 <_vfiprintf_r+0x68e>
  403e1a:	e521      	b.n	403860 <_vfiprintf_r+0xe8>
  403e1c:	f043 0320 	orr.w	r3, r3, #32
  403e20:	f898 2000 	ldrb.w	r2, [r8]
  403e24:	e51a      	b.n	40385c <_vfiprintf_r+0xe4>
  403e26:	9608      	str	r6, [sp, #32]
  403e28:	2800      	cmp	r0, #0
  403e2a:	f040 82db 	bne.w	4043e4 <_vfiprintf_r+0xc6c>
  403e2e:	2a00      	cmp	r2, #0
  403e30:	f000 80e7 	beq.w	404002 <_vfiprintf_r+0x88a>
  403e34:	2101      	movs	r1, #1
  403e36:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  403e3a:	f04f 0200 	mov.w	r2, #0
  403e3e:	9101      	str	r1, [sp, #4]
  403e40:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403e44:	9105      	str	r1, [sp, #20]
  403e46:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  403e4a:	e77b      	b.n	403d44 <_vfiprintf_r+0x5cc>
  403e4c:	9a07      	ldr	r2, [sp, #28]
  403e4e:	6813      	ldr	r3, [r2, #0]
  403e50:	3204      	adds	r2, #4
  403e52:	9207      	str	r2, [sp, #28]
  403e54:	9a03      	ldr	r2, [sp, #12]
  403e56:	601a      	str	r2, [r3, #0]
  403e58:	e4cb      	b.n	4037f2 <_vfiprintf_r+0x7a>
  403e5a:	aa0f      	add	r2, sp, #60	; 0x3c
  403e5c:	9904      	ldr	r1, [sp, #16]
  403e5e:	4620      	mov	r0, r4
  403e60:	f7ff fc4a 	bl	4036f8 <__sprint_r.part.0>
  403e64:	2800      	cmp	r0, #0
  403e66:	f040 8139 	bne.w	4040dc <_vfiprintf_r+0x964>
  403e6a:	9910      	ldr	r1, [sp, #64]	; 0x40
  403e6c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403e6e:	f101 0c01 	add.w	ip, r1, #1
  403e72:	46ce      	mov	lr, r9
  403e74:	e5ff      	b.n	403a76 <_vfiprintf_r+0x2fe>
  403e76:	9910      	ldr	r1, [sp, #64]	; 0x40
  403e78:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403e7a:	1c48      	adds	r0, r1, #1
  403e7c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403e80:	2d00      	cmp	r5, #0
  403e82:	f43f ae22 	beq.w	403aca <_vfiprintf_r+0x352>
  403e86:	3201      	adds	r2, #1
  403e88:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  403e8c:	2101      	movs	r1, #1
  403e8e:	2807      	cmp	r0, #7
  403e90:	9211      	str	r2, [sp, #68]	; 0x44
  403e92:	9010      	str	r0, [sp, #64]	; 0x40
  403e94:	f8ca 5000 	str.w	r5, [sl]
  403e98:	f8ca 1004 	str.w	r1, [sl, #4]
  403e9c:	f340 8108 	ble.w	4040b0 <_vfiprintf_r+0x938>
  403ea0:	2a00      	cmp	r2, #0
  403ea2:	f040 81bc 	bne.w	40421e <_vfiprintf_r+0xaa6>
  403ea6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403ea8:	2b00      	cmp	r3, #0
  403eaa:	f43f ae1f 	beq.w	403aec <_vfiprintf_r+0x374>
  403eae:	ab0e      	add	r3, sp, #56	; 0x38
  403eb0:	2202      	movs	r2, #2
  403eb2:	4608      	mov	r0, r1
  403eb4:	931c      	str	r3, [sp, #112]	; 0x70
  403eb6:	921d      	str	r2, [sp, #116]	; 0x74
  403eb8:	46ca      	mov	sl, r9
  403eba:	4601      	mov	r1, r0
  403ebc:	f10a 0a08 	add.w	sl, sl, #8
  403ec0:	3001      	adds	r0, #1
  403ec2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ec4:	2b80      	cmp	r3, #128	; 0x80
  403ec6:	f43f ae19 	beq.w	403afc <_vfiprintf_r+0x384>
  403eca:	9b05      	ldr	r3, [sp, #20]
  403ecc:	1ae4      	subs	r4, r4, r3
  403ece:	2c00      	cmp	r4, #0
  403ed0:	dd2e      	ble.n	403f30 <_vfiprintf_r+0x7b8>
  403ed2:	2c10      	cmp	r4, #16
  403ed4:	4db3      	ldr	r5, [pc, #716]	; (4041a4 <_vfiprintf_r+0xa2c>)
  403ed6:	dd1e      	ble.n	403f16 <_vfiprintf_r+0x79e>
  403ed8:	46d6      	mov	lr, sl
  403eda:	2610      	movs	r6, #16
  403edc:	9f06      	ldr	r7, [sp, #24]
  403ede:	f8dd a010 	ldr.w	sl, [sp, #16]
  403ee2:	e006      	b.n	403ef2 <_vfiprintf_r+0x77a>
  403ee4:	1c88      	adds	r0, r1, #2
  403ee6:	f10e 0e08 	add.w	lr, lr, #8
  403eea:	4619      	mov	r1, r3
  403eec:	3c10      	subs	r4, #16
  403eee:	2c10      	cmp	r4, #16
  403ef0:	dd10      	ble.n	403f14 <_vfiprintf_r+0x79c>
  403ef2:	1c4b      	adds	r3, r1, #1
  403ef4:	3210      	adds	r2, #16
  403ef6:	2b07      	cmp	r3, #7
  403ef8:	9211      	str	r2, [sp, #68]	; 0x44
  403efa:	e88e 0060 	stmia.w	lr, {r5, r6}
  403efe:	9310      	str	r3, [sp, #64]	; 0x40
  403f00:	ddf0      	ble.n	403ee4 <_vfiprintf_r+0x76c>
  403f02:	2a00      	cmp	r2, #0
  403f04:	d165      	bne.n	403fd2 <_vfiprintf_r+0x85a>
  403f06:	3c10      	subs	r4, #16
  403f08:	2c10      	cmp	r4, #16
  403f0a:	f04f 0001 	mov.w	r0, #1
  403f0e:	4611      	mov	r1, r2
  403f10:	46ce      	mov	lr, r9
  403f12:	dcee      	bgt.n	403ef2 <_vfiprintf_r+0x77a>
  403f14:	46f2      	mov	sl, lr
  403f16:	4422      	add	r2, r4
  403f18:	2807      	cmp	r0, #7
  403f1a:	9211      	str	r2, [sp, #68]	; 0x44
  403f1c:	f8ca 5000 	str.w	r5, [sl]
  403f20:	f8ca 4004 	str.w	r4, [sl, #4]
  403f24:	9010      	str	r0, [sp, #64]	; 0x40
  403f26:	f300 8085 	bgt.w	404034 <_vfiprintf_r+0x8bc>
  403f2a:	f10a 0a08 	add.w	sl, sl, #8
  403f2e:	3001      	adds	r0, #1
  403f30:	9905      	ldr	r1, [sp, #20]
  403f32:	f8ca b000 	str.w	fp, [sl]
  403f36:	440a      	add	r2, r1
  403f38:	2807      	cmp	r0, #7
  403f3a:	9211      	str	r2, [sp, #68]	; 0x44
  403f3c:	f8ca 1004 	str.w	r1, [sl, #4]
  403f40:	9010      	str	r0, [sp, #64]	; 0x40
  403f42:	f340 8082 	ble.w	40404a <_vfiprintf_r+0x8d2>
  403f46:	2a00      	cmp	r2, #0
  403f48:	f040 8118 	bne.w	40417c <_vfiprintf_r+0xa04>
  403f4c:	9b02      	ldr	r3, [sp, #8]
  403f4e:	9210      	str	r2, [sp, #64]	; 0x40
  403f50:	0758      	lsls	r0, r3, #29
  403f52:	d535      	bpl.n	403fc0 <_vfiprintf_r+0x848>
  403f54:	9b08      	ldr	r3, [sp, #32]
  403f56:	9901      	ldr	r1, [sp, #4]
  403f58:	1a5c      	subs	r4, r3, r1
  403f5a:	2c00      	cmp	r4, #0
  403f5c:	f340 80e7 	ble.w	40412e <_vfiprintf_r+0x9b6>
  403f60:	46ca      	mov	sl, r9
  403f62:	2c10      	cmp	r4, #16
  403f64:	f340 8218 	ble.w	404398 <_vfiprintf_r+0xc20>
  403f68:	9910      	ldr	r1, [sp, #64]	; 0x40
  403f6a:	4e8f      	ldr	r6, [pc, #572]	; (4041a8 <_vfiprintf_r+0xa30>)
  403f6c:	9f06      	ldr	r7, [sp, #24]
  403f6e:	f8dd b010 	ldr.w	fp, [sp, #16]
  403f72:	2510      	movs	r5, #16
  403f74:	e006      	b.n	403f84 <_vfiprintf_r+0x80c>
  403f76:	1c88      	adds	r0, r1, #2
  403f78:	f10a 0a08 	add.w	sl, sl, #8
  403f7c:	4619      	mov	r1, r3
  403f7e:	3c10      	subs	r4, #16
  403f80:	2c10      	cmp	r4, #16
  403f82:	dd11      	ble.n	403fa8 <_vfiprintf_r+0x830>
  403f84:	1c4b      	adds	r3, r1, #1
  403f86:	3210      	adds	r2, #16
  403f88:	2b07      	cmp	r3, #7
  403f8a:	9211      	str	r2, [sp, #68]	; 0x44
  403f8c:	f8ca 6000 	str.w	r6, [sl]
  403f90:	f8ca 5004 	str.w	r5, [sl, #4]
  403f94:	9310      	str	r3, [sp, #64]	; 0x40
  403f96:	ddee      	ble.n	403f76 <_vfiprintf_r+0x7fe>
  403f98:	bb42      	cbnz	r2, 403fec <_vfiprintf_r+0x874>
  403f9a:	3c10      	subs	r4, #16
  403f9c:	2c10      	cmp	r4, #16
  403f9e:	f04f 0001 	mov.w	r0, #1
  403fa2:	4611      	mov	r1, r2
  403fa4:	46ca      	mov	sl, r9
  403fa6:	dced      	bgt.n	403f84 <_vfiprintf_r+0x80c>
  403fa8:	4422      	add	r2, r4
  403faa:	2807      	cmp	r0, #7
  403fac:	9211      	str	r2, [sp, #68]	; 0x44
  403fae:	f8ca 6000 	str.w	r6, [sl]
  403fb2:	f8ca 4004 	str.w	r4, [sl, #4]
  403fb6:	9010      	str	r0, [sp, #64]	; 0x40
  403fb8:	dd51      	ble.n	40405e <_vfiprintf_r+0x8e6>
  403fba:	2a00      	cmp	r2, #0
  403fbc:	f040 819b 	bne.w	4042f6 <_vfiprintf_r+0xb7e>
  403fc0:	9b03      	ldr	r3, [sp, #12]
  403fc2:	9a08      	ldr	r2, [sp, #32]
  403fc4:	9901      	ldr	r1, [sp, #4]
  403fc6:	428a      	cmp	r2, r1
  403fc8:	bfac      	ite	ge
  403fca:	189b      	addge	r3, r3, r2
  403fcc:	185b      	addlt	r3, r3, r1
  403fce:	9303      	str	r3, [sp, #12]
  403fd0:	e04e      	b.n	404070 <_vfiprintf_r+0x8f8>
  403fd2:	aa0f      	add	r2, sp, #60	; 0x3c
  403fd4:	4651      	mov	r1, sl
  403fd6:	4638      	mov	r0, r7
  403fd8:	f7ff fb8e 	bl	4036f8 <__sprint_r.part.0>
  403fdc:	2800      	cmp	r0, #0
  403fde:	f040 813f 	bne.w	404260 <_vfiprintf_r+0xae8>
  403fe2:	9910      	ldr	r1, [sp, #64]	; 0x40
  403fe4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403fe6:	1c48      	adds	r0, r1, #1
  403fe8:	46ce      	mov	lr, r9
  403fea:	e77f      	b.n	403eec <_vfiprintf_r+0x774>
  403fec:	aa0f      	add	r2, sp, #60	; 0x3c
  403fee:	4659      	mov	r1, fp
  403ff0:	4638      	mov	r0, r7
  403ff2:	f7ff fb81 	bl	4036f8 <__sprint_r.part.0>
  403ff6:	b960      	cbnz	r0, 404012 <_vfiprintf_r+0x89a>
  403ff8:	9910      	ldr	r1, [sp, #64]	; 0x40
  403ffa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403ffc:	1c48      	adds	r0, r1, #1
  403ffe:	46ca      	mov	sl, r9
  404000:	e7bd      	b.n	403f7e <_vfiprintf_r+0x806>
  404002:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404004:	f8dd b010 	ldr.w	fp, [sp, #16]
  404008:	2b00      	cmp	r3, #0
  40400a:	f040 81d4 	bne.w	4043b6 <_vfiprintf_r+0xc3e>
  40400e:	2300      	movs	r3, #0
  404010:	9310      	str	r3, [sp, #64]	; 0x40
  404012:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404016:	f013 0f01 	tst.w	r3, #1
  40401a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40401e:	d102      	bne.n	404026 <_vfiprintf_r+0x8ae>
  404020:	059a      	lsls	r2, r3, #22
  404022:	f140 80de 	bpl.w	4041e2 <_vfiprintf_r+0xa6a>
  404026:	065b      	lsls	r3, r3, #25
  404028:	f53f acb2 	bmi.w	403990 <_vfiprintf_r+0x218>
  40402c:	9803      	ldr	r0, [sp, #12]
  40402e:	b02d      	add	sp, #180	; 0xb4
  404030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404034:	2a00      	cmp	r2, #0
  404036:	f040 8106 	bne.w	404246 <_vfiprintf_r+0xace>
  40403a:	9a05      	ldr	r2, [sp, #20]
  40403c:	921d      	str	r2, [sp, #116]	; 0x74
  40403e:	2301      	movs	r3, #1
  404040:	9211      	str	r2, [sp, #68]	; 0x44
  404042:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  404046:	9310      	str	r3, [sp, #64]	; 0x40
  404048:	46ca      	mov	sl, r9
  40404a:	f10a 0a08 	add.w	sl, sl, #8
  40404e:	9b02      	ldr	r3, [sp, #8]
  404050:	0759      	lsls	r1, r3, #29
  404052:	d504      	bpl.n	40405e <_vfiprintf_r+0x8e6>
  404054:	9b08      	ldr	r3, [sp, #32]
  404056:	9901      	ldr	r1, [sp, #4]
  404058:	1a5c      	subs	r4, r3, r1
  40405a:	2c00      	cmp	r4, #0
  40405c:	dc81      	bgt.n	403f62 <_vfiprintf_r+0x7ea>
  40405e:	9b03      	ldr	r3, [sp, #12]
  404060:	9908      	ldr	r1, [sp, #32]
  404062:	9801      	ldr	r0, [sp, #4]
  404064:	4281      	cmp	r1, r0
  404066:	bfac      	ite	ge
  404068:	185b      	addge	r3, r3, r1
  40406a:	181b      	addlt	r3, r3, r0
  40406c:	9303      	str	r3, [sp, #12]
  40406e:	bb72      	cbnz	r2, 4040ce <_vfiprintf_r+0x956>
  404070:	2300      	movs	r3, #0
  404072:	9310      	str	r3, [sp, #64]	; 0x40
  404074:	46ca      	mov	sl, r9
  404076:	f7ff bbbc 	b.w	4037f2 <_vfiprintf_r+0x7a>
  40407a:	aa0f      	add	r2, sp, #60	; 0x3c
  40407c:	9904      	ldr	r1, [sp, #16]
  40407e:	4620      	mov	r0, r4
  404080:	f7ff fb3a 	bl	4036f8 <__sprint_r.part.0>
  404084:	bb50      	cbnz	r0, 4040dc <_vfiprintf_r+0x964>
  404086:	9910      	ldr	r1, [sp, #64]	; 0x40
  404088:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40408a:	f101 0e01 	add.w	lr, r1, #1
  40408e:	46cc      	mov	ip, r9
  404090:	e548      	b.n	403b24 <_vfiprintf_r+0x3ac>
  404092:	2a00      	cmp	r2, #0
  404094:	f040 8140 	bne.w	404318 <_vfiprintf_r+0xba0>
  404098:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  40409c:	2900      	cmp	r1, #0
  40409e:	f000 811b 	beq.w	4042d8 <_vfiprintf_r+0xb60>
  4040a2:	2201      	movs	r2, #1
  4040a4:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  4040a8:	4610      	mov	r0, r2
  4040aa:	921d      	str	r2, [sp, #116]	; 0x74
  4040ac:	911c      	str	r1, [sp, #112]	; 0x70
  4040ae:	46ca      	mov	sl, r9
  4040b0:	4601      	mov	r1, r0
  4040b2:	f10a 0a08 	add.w	sl, sl, #8
  4040b6:	3001      	adds	r0, #1
  4040b8:	e507      	b.n	403aca <_vfiprintf_r+0x352>
  4040ba:	9b02      	ldr	r3, [sp, #8]
  4040bc:	2a01      	cmp	r2, #1
  4040be:	f000 8098 	beq.w	4041f2 <_vfiprintf_r+0xa7a>
  4040c2:	2a02      	cmp	r2, #2
  4040c4:	d10d      	bne.n	4040e2 <_vfiprintf_r+0x96a>
  4040c6:	9302      	str	r3, [sp, #8]
  4040c8:	2600      	movs	r6, #0
  4040ca:	2700      	movs	r7, #0
  4040cc:	e5b0      	b.n	403c30 <_vfiprintf_r+0x4b8>
  4040ce:	aa0f      	add	r2, sp, #60	; 0x3c
  4040d0:	9904      	ldr	r1, [sp, #16]
  4040d2:	9806      	ldr	r0, [sp, #24]
  4040d4:	f7ff fb10 	bl	4036f8 <__sprint_r.part.0>
  4040d8:	2800      	cmp	r0, #0
  4040da:	d0c9      	beq.n	404070 <_vfiprintf_r+0x8f8>
  4040dc:	f8dd b010 	ldr.w	fp, [sp, #16]
  4040e0:	e797      	b.n	404012 <_vfiprintf_r+0x89a>
  4040e2:	9302      	str	r3, [sp, #8]
  4040e4:	2600      	movs	r6, #0
  4040e6:	2700      	movs	r7, #0
  4040e8:	4649      	mov	r1, r9
  4040ea:	e000      	b.n	4040ee <_vfiprintf_r+0x976>
  4040ec:	4659      	mov	r1, fp
  4040ee:	08f2      	lsrs	r2, r6, #3
  4040f0:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  4040f4:	08f8      	lsrs	r0, r7, #3
  4040f6:	f006 0307 	and.w	r3, r6, #7
  4040fa:	4607      	mov	r7, r0
  4040fc:	4616      	mov	r6, r2
  4040fe:	3330      	adds	r3, #48	; 0x30
  404100:	ea56 0207 	orrs.w	r2, r6, r7
  404104:	f801 3c01 	strb.w	r3, [r1, #-1]
  404108:	f101 3bff 	add.w	fp, r1, #4294967295
  40410c:	d1ee      	bne.n	4040ec <_vfiprintf_r+0x974>
  40410e:	9a02      	ldr	r2, [sp, #8]
  404110:	07d6      	lsls	r6, r2, #31
  404112:	f57f ad9d 	bpl.w	403c50 <_vfiprintf_r+0x4d8>
  404116:	2b30      	cmp	r3, #48	; 0x30
  404118:	f43f ad9a 	beq.w	403c50 <_vfiprintf_r+0x4d8>
  40411c:	3902      	subs	r1, #2
  40411e:	2330      	movs	r3, #48	; 0x30
  404120:	f80b 3c01 	strb.w	r3, [fp, #-1]
  404124:	eba9 0301 	sub.w	r3, r9, r1
  404128:	9305      	str	r3, [sp, #20]
  40412a:	468b      	mov	fp, r1
  40412c:	e476      	b.n	403a1c <_vfiprintf_r+0x2a4>
  40412e:	9b03      	ldr	r3, [sp, #12]
  404130:	9a08      	ldr	r2, [sp, #32]
  404132:	428a      	cmp	r2, r1
  404134:	bfac      	ite	ge
  404136:	189b      	addge	r3, r3, r2
  404138:	185b      	addlt	r3, r3, r1
  40413a:	9303      	str	r3, [sp, #12]
  40413c:	e798      	b.n	404070 <_vfiprintf_r+0x8f8>
  40413e:	2202      	movs	r2, #2
  404140:	e44d      	b.n	4039de <_vfiprintf_r+0x266>
  404142:	2f00      	cmp	r7, #0
  404144:	bf08      	it	eq
  404146:	2e0a      	cmpeq	r6, #10
  404148:	d352      	bcc.n	4041f0 <_vfiprintf_r+0xa78>
  40414a:	46cb      	mov	fp, r9
  40414c:	4630      	mov	r0, r6
  40414e:	4639      	mov	r1, r7
  404150:	220a      	movs	r2, #10
  404152:	2300      	movs	r3, #0
  404154:	f003 ff40 	bl	407fd8 <__aeabi_uldivmod>
  404158:	3230      	adds	r2, #48	; 0x30
  40415a:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  40415e:	4630      	mov	r0, r6
  404160:	4639      	mov	r1, r7
  404162:	2300      	movs	r3, #0
  404164:	220a      	movs	r2, #10
  404166:	f003 ff37 	bl	407fd8 <__aeabi_uldivmod>
  40416a:	4606      	mov	r6, r0
  40416c:	460f      	mov	r7, r1
  40416e:	ea56 0307 	orrs.w	r3, r6, r7
  404172:	d1eb      	bne.n	40414c <_vfiprintf_r+0x9d4>
  404174:	e56c      	b.n	403c50 <_vfiprintf_r+0x4d8>
  404176:	9405      	str	r4, [sp, #20]
  404178:	46cb      	mov	fp, r9
  40417a:	e44f      	b.n	403a1c <_vfiprintf_r+0x2a4>
  40417c:	aa0f      	add	r2, sp, #60	; 0x3c
  40417e:	9904      	ldr	r1, [sp, #16]
  404180:	9806      	ldr	r0, [sp, #24]
  404182:	f7ff fab9 	bl	4036f8 <__sprint_r.part.0>
  404186:	2800      	cmp	r0, #0
  404188:	d1a8      	bne.n	4040dc <_vfiprintf_r+0x964>
  40418a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40418c:	46ca      	mov	sl, r9
  40418e:	e75e      	b.n	40404e <_vfiprintf_r+0x8d6>
  404190:	aa0f      	add	r2, sp, #60	; 0x3c
  404192:	9904      	ldr	r1, [sp, #16]
  404194:	9806      	ldr	r0, [sp, #24]
  404196:	f7ff faaf 	bl	4036f8 <__sprint_r.part.0>
  40419a:	2800      	cmp	r0, #0
  40419c:	d19e      	bne.n	4040dc <_vfiprintf_r+0x964>
  40419e:	46ca      	mov	sl, r9
  4041a0:	f7ff bbc0 	b.w	403924 <_vfiprintf_r+0x1ac>
  4041a4:	00408c2c 	.word	0x00408c2c
  4041a8:	00408c1c 	.word	0x00408c1c
  4041ac:	3104      	adds	r1, #4
  4041ae:	6816      	ldr	r6, [r2, #0]
  4041b0:	9107      	str	r1, [sp, #28]
  4041b2:	2201      	movs	r2, #1
  4041b4:	2700      	movs	r7, #0
  4041b6:	e412      	b.n	4039de <_vfiprintf_r+0x266>
  4041b8:	9807      	ldr	r0, [sp, #28]
  4041ba:	4601      	mov	r1, r0
  4041bc:	3104      	adds	r1, #4
  4041be:	6806      	ldr	r6, [r0, #0]
  4041c0:	9107      	str	r1, [sp, #28]
  4041c2:	2700      	movs	r7, #0
  4041c4:	e40b      	b.n	4039de <_vfiprintf_r+0x266>
  4041c6:	680e      	ldr	r6, [r1, #0]
  4041c8:	3104      	adds	r1, #4
  4041ca:	9107      	str	r1, [sp, #28]
  4041cc:	2700      	movs	r7, #0
  4041ce:	e591      	b.n	403cf4 <_vfiprintf_r+0x57c>
  4041d0:	9907      	ldr	r1, [sp, #28]
  4041d2:	680e      	ldr	r6, [r1, #0]
  4041d4:	460a      	mov	r2, r1
  4041d6:	17f7      	asrs	r7, r6, #31
  4041d8:	3204      	adds	r2, #4
  4041da:	9207      	str	r2, [sp, #28]
  4041dc:	4630      	mov	r0, r6
  4041de:	4639      	mov	r1, r7
  4041e0:	e50f      	b.n	403c02 <_vfiprintf_r+0x48a>
  4041e2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4041e6:	f001 fe4d 	bl	405e84 <__retarget_lock_release_recursive>
  4041ea:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4041ee:	e71a      	b.n	404026 <_vfiprintf_r+0x8ae>
  4041f0:	9b02      	ldr	r3, [sp, #8]
  4041f2:	9302      	str	r3, [sp, #8]
  4041f4:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4041f8:	3630      	adds	r6, #48	; 0x30
  4041fa:	2301      	movs	r3, #1
  4041fc:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  404200:	9305      	str	r3, [sp, #20]
  404202:	e40b      	b.n	403a1c <_vfiprintf_r+0x2a4>
  404204:	aa0f      	add	r2, sp, #60	; 0x3c
  404206:	9904      	ldr	r1, [sp, #16]
  404208:	9806      	ldr	r0, [sp, #24]
  40420a:	f7ff fa75 	bl	4036f8 <__sprint_r.part.0>
  40420e:	2800      	cmp	r0, #0
  404210:	f47f af64 	bne.w	4040dc <_vfiprintf_r+0x964>
  404214:	9910      	ldr	r1, [sp, #64]	; 0x40
  404216:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404218:	1c48      	adds	r0, r1, #1
  40421a:	46ca      	mov	sl, r9
  40421c:	e651      	b.n	403ec2 <_vfiprintf_r+0x74a>
  40421e:	aa0f      	add	r2, sp, #60	; 0x3c
  404220:	9904      	ldr	r1, [sp, #16]
  404222:	9806      	ldr	r0, [sp, #24]
  404224:	f7ff fa68 	bl	4036f8 <__sprint_r.part.0>
  404228:	2800      	cmp	r0, #0
  40422a:	f47f af57 	bne.w	4040dc <_vfiprintf_r+0x964>
  40422e:	9910      	ldr	r1, [sp, #64]	; 0x40
  404230:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404232:	1c48      	adds	r0, r1, #1
  404234:	46ca      	mov	sl, r9
  404236:	e448      	b.n	403aca <_vfiprintf_r+0x352>
  404238:	2a00      	cmp	r2, #0
  40423a:	f040 8091 	bne.w	404360 <_vfiprintf_r+0xbe8>
  40423e:	2001      	movs	r0, #1
  404240:	4611      	mov	r1, r2
  404242:	46ca      	mov	sl, r9
  404244:	e641      	b.n	403eca <_vfiprintf_r+0x752>
  404246:	aa0f      	add	r2, sp, #60	; 0x3c
  404248:	9904      	ldr	r1, [sp, #16]
  40424a:	9806      	ldr	r0, [sp, #24]
  40424c:	f7ff fa54 	bl	4036f8 <__sprint_r.part.0>
  404250:	2800      	cmp	r0, #0
  404252:	f47f af43 	bne.w	4040dc <_vfiprintf_r+0x964>
  404256:	9810      	ldr	r0, [sp, #64]	; 0x40
  404258:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40425a:	3001      	adds	r0, #1
  40425c:	46ca      	mov	sl, r9
  40425e:	e667      	b.n	403f30 <_vfiprintf_r+0x7b8>
  404260:	46d3      	mov	fp, sl
  404262:	e6d6      	b.n	404012 <_vfiprintf_r+0x89a>
  404264:	9e07      	ldr	r6, [sp, #28]
  404266:	3607      	adds	r6, #7
  404268:	f026 0207 	bic.w	r2, r6, #7
  40426c:	f102 0108 	add.w	r1, r2, #8
  404270:	e9d2 6700 	ldrd	r6, r7, [r2]
  404274:	9107      	str	r1, [sp, #28]
  404276:	2201      	movs	r2, #1
  404278:	f7ff bbb1 	b.w	4039de <_vfiprintf_r+0x266>
  40427c:	9e07      	ldr	r6, [sp, #28]
  40427e:	3607      	adds	r6, #7
  404280:	f026 0607 	bic.w	r6, r6, #7
  404284:	e9d6 0100 	ldrd	r0, r1, [r6]
  404288:	f106 0208 	add.w	r2, r6, #8
  40428c:	9207      	str	r2, [sp, #28]
  40428e:	4606      	mov	r6, r0
  404290:	460f      	mov	r7, r1
  404292:	e4b6      	b.n	403c02 <_vfiprintf_r+0x48a>
  404294:	9e07      	ldr	r6, [sp, #28]
  404296:	3607      	adds	r6, #7
  404298:	f026 0207 	bic.w	r2, r6, #7
  40429c:	f102 0108 	add.w	r1, r2, #8
  4042a0:	e9d2 6700 	ldrd	r6, r7, [r2]
  4042a4:	9107      	str	r1, [sp, #28]
  4042a6:	2200      	movs	r2, #0
  4042a8:	f7ff bb99 	b.w	4039de <_vfiprintf_r+0x266>
  4042ac:	9e07      	ldr	r6, [sp, #28]
  4042ae:	3607      	adds	r6, #7
  4042b0:	f026 0107 	bic.w	r1, r6, #7
  4042b4:	f101 0008 	add.w	r0, r1, #8
  4042b8:	9007      	str	r0, [sp, #28]
  4042ba:	e9d1 6700 	ldrd	r6, r7, [r1]
  4042be:	e519      	b.n	403cf4 <_vfiprintf_r+0x57c>
  4042c0:	46cb      	mov	fp, r9
  4042c2:	f7ff bbab 	b.w	403a1c <_vfiprintf_r+0x2a4>
  4042c6:	252d      	movs	r5, #45	; 0x2d
  4042c8:	4276      	negs	r6, r6
  4042ca:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  4042ce:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4042d2:	2201      	movs	r2, #1
  4042d4:	f7ff bb88 	b.w	4039e8 <_vfiprintf_r+0x270>
  4042d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4042da:	b9b3      	cbnz	r3, 40430a <_vfiprintf_r+0xb92>
  4042dc:	4611      	mov	r1, r2
  4042de:	2001      	movs	r0, #1
  4042e0:	46ca      	mov	sl, r9
  4042e2:	e5f2      	b.n	403eca <_vfiprintf_r+0x752>
  4042e4:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4042e8:	f001 fdcc 	bl	405e84 <__retarget_lock_release_recursive>
  4042ec:	f04f 33ff 	mov.w	r3, #4294967295
  4042f0:	9303      	str	r3, [sp, #12]
  4042f2:	f7ff bb50 	b.w	403996 <_vfiprintf_r+0x21e>
  4042f6:	aa0f      	add	r2, sp, #60	; 0x3c
  4042f8:	9904      	ldr	r1, [sp, #16]
  4042fa:	9806      	ldr	r0, [sp, #24]
  4042fc:	f7ff f9fc 	bl	4036f8 <__sprint_r.part.0>
  404300:	2800      	cmp	r0, #0
  404302:	f47f aeeb 	bne.w	4040dc <_vfiprintf_r+0x964>
  404306:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404308:	e6a9      	b.n	40405e <_vfiprintf_r+0x8e6>
  40430a:	ab0e      	add	r3, sp, #56	; 0x38
  40430c:	2202      	movs	r2, #2
  40430e:	931c      	str	r3, [sp, #112]	; 0x70
  404310:	921d      	str	r2, [sp, #116]	; 0x74
  404312:	2001      	movs	r0, #1
  404314:	46ca      	mov	sl, r9
  404316:	e5d0      	b.n	403eba <_vfiprintf_r+0x742>
  404318:	aa0f      	add	r2, sp, #60	; 0x3c
  40431a:	9904      	ldr	r1, [sp, #16]
  40431c:	9806      	ldr	r0, [sp, #24]
  40431e:	f7ff f9eb 	bl	4036f8 <__sprint_r.part.0>
  404322:	2800      	cmp	r0, #0
  404324:	f47f aeda 	bne.w	4040dc <_vfiprintf_r+0x964>
  404328:	9910      	ldr	r1, [sp, #64]	; 0x40
  40432a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40432c:	1c48      	adds	r0, r1, #1
  40432e:	46ca      	mov	sl, r9
  404330:	e5a4      	b.n	403e7c <_vfiprintf_r+0x704>
  404332:	9a07      	ldr	r2, [sp, #28]
  404334:	9903      	ldr	r1, [sp, #12]
  404336:	6813      	ldr	r3, [r2, #0]
  404338:	17cd      	asrs	r5, r1, #31
  40433a:	4608      	mov	r0, r1
  40433c:	3204      	adds	r2, #4
  40433e:	4629      	mov	r1, r5
  404340:	9207      	str	r2, [sp, #28]
  404342:	e9c3 0100 	strd	r0, r1, [r3]
  404346:	f7ff ba54 	b.w	4037f2 <_vfiprintf_r+0x7a>
  40434a:	4658      	mov	r0, fp
  40434c:	9607      	str	r6, [sp, #28]
  40434e:	9302      	str	r3, [sp, #8]
  404350:	f7fd ff36 	bl	4021c0 <strlen>
  404354:	2400      	movs	r4, #0
  404356:	9005      	str	r0, [sp, #20]
  404358:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40435c:	f7ff bb5e 	b.w	403a1c <_vfiprintf_r+0x2a4>
  404360:	aa0f      	add	r2, sp, #60	; 0x3c
  404362:	9904      	ldr	r1, [sp, #16]
  404364:	9806      	ldr	r0, [sp, #24]
  404366:	f7ff f9c7 	bl	4036f8 <__sprint_r.part.0>
  40436a:	2800      	cmp	r0, #0
  40436c:	f47f aeb6 	bne.w	4040dc <_vfiprintf_r+0x964>
  404370:	9910      	ldr	r1, [sp, #64]	; 0x40
  404372:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404374:	1c48      	adds	r0, r1, #1
  404376:	46ca      	mov	sl, r9
  404378:	e5a7      	b.n	403eca <_vfiprintf_r+0x752>
  40437a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40437c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40437e:	4e20      	ldr	r6, [pc, #128]	; (404400 <_vfiprintf_r+0xc88>)
  404380:	3101      	adds	r1, #1
  404382:	f7ff bb90 	b.w	403aa6 <_vfiprintf_r+0x32e>
  404386:	2c06      	cmp	r4, #6
  404388:	bf28      	it	cs
  40438a:	2406      	movcs	r4, #6
  40438c:	9405      	str	r4, [sp, #20]
  40438e:	9607      	str	r6, [sp, #28]
  404390:	9401      	str	r4, [sp, #4]
  404392:	f8df b070 	ldr.w	fp, [pc, #112]	; 404404 <_vfiprintf_r+0xc8c>
  404396:	e4d5      	b.n	403d44 <_vfiprintf_r+0x5cc>
  404398:	9810      	ldr	r0, [sp, #64]	; 0x40
  40439a:	4e19      	ldr	r6, [pc, #100]	; (404400 <_vfiprintf_r+0xc88>)
  40439c:	3001      	adds	r0, #1
  40439e:	e603      	b.n	403fa8 <_vfiprintf_r+0x830>
  4043a0:	9405      	str	r4, [sp, #20]
  4043a2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4043a6:	9607      	str	r6, [sp, #28]
  4043a8:	9302      	str	r3, [sp, #8]
  4043aa:	4604      	mov	r4, r0
  4043ac:	f7ff bb36 	b.w	403a1c <_vfiprintf_r+0x2a4>
  4043b0:	4686      	mov	lr, r0
  4043b2:	f7ff bbce 	b.w	403b52 <_vfiprintf_r+0x3da>
  4043b6:	9806      	ldr	r0, [sp, #24]
  4043b8:	aa0f      	add	r2, sp, #60	; 0x3c
  4043ba:	4659      	mov	r1, fp
  4043bc:	f7ff f99c 	bl	4036f8 <__sprint_r.part.0>
  4043c0:	2800      	cmp	r0, #0
  4043c2:	f43f ae24 	beq.w	40400e <_vfiprintf_r+0x896>
  4043c6:	e624      	b.n	404012 <_vfiprintf_r+0x89a>
  4043c8:	9907      	ldr	r1, [sp, #28]
  4043ca:	f898 2001 	ldrb.w	r2, [r8, #1]
  4043ce:	680c      	ldr	r4, [r1, #0]
  4043d0:	3104      	adds	r1, #4
  4043d2:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  4043d6:	46b8      	mov	r8, r7
  4043d8:	9107      	str	r1, [sp, #28]
  4043da:	f7ff ba3f 	b.w	40385c <_vfiprintf_r+0xe4>
  4043de:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4043e2:	e43c      	b.n	403c5e <_vfiprintf_r+0x4e6>
  4043e4:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4043e8:	e521      	b.n	403e2e <_vfiprintf_r+0x6b6>
  4043ea:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4043ee:	f7ff bbf4 	b.w	403bda <_vfiprintf_r+0x462>
  4043f2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4043f6:	e491      	b.n	403d1c <_vfiprintf_r+0x5a4>
  4043f8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4043fc:	e469      	b.n	403cd2 <_vfiprintf_r+0x55a>
  4043fe:	bf00      	nop
  404400:	00408c1c 	.word	0x00408c1c
  404404:	00408bf0 	.word	0x00408bf0

00404408 <__sbprintf>:
  404408:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40440c:	460c      	mov	r4, r1
  40440e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  404412:	8989      	ldrh	r1, [r1, #12]
  404414:	6e66      	ldr	r6, [r4, #100]	; 0x64
  404416:	89e5      	ldrh	r5, [r4, #14]
  404418:	9619      	str	r6, [sp, #100]	; 0x64
  40441a:	f021 0102 	bic.w	r1, r1, #2
  40441e:	4606      	mov	r6, r0
  404420:	69e0      	ldr	r0, [r4, #28]
  404422:	f8ad 100c 	strh.w	r1, [sp, #12]
  404426:	4617      	mov	r7, r2
  404428:	f44f 6180 	mov.w	r1, #1024	; 0x400
  40442c:	6a62      	ldr	r2, [r4, #36]	; 0x24
  40442e:	f8ad 500e 	strh.w	r5, [sp, #14]
  404432:	4698      	mov	r8, r3
  404434:	ad1a      	add	r5, sp, #104	; 0x68
  404436:	2300      	movs	r3, #0
  404438:	9007      	str	r0, [sp, #28]
  40443a:	a816      	add	r0, sp, #88	; 0x58
  40443c:	9209      	str	r2, [sp, #36]	; 0x24
  40443e:	9306      	str	r3, [sp, #24]
  404440:	9500      	str	r5, [sp, #0]
  404442:	9504      	str	r5, [sp, #16]
  404444:	9102      	str	r1, [sp, #8]
  404446:	9105      	str	r1, [sp, #20]
  404448:	f001 fd16 	bl	405e78 <__retarget_lock_init_recursive>
  40444c:	4643      	mov	r3, r8
  40444e:	463a      	mov	r2, r7
  404450:	4669      	mov	r1, sp
  404452:	4630      	mov	r0, r6
  404454:	f7ff f990 	bl	403778 <_vfiprintf_r>
  404458:	1e05      	subs	r5, r0, #0
  40445a:	db07      	blt.n	40446c <__sbprintf+0x64>
  40445c:	4630      	mov	r0, r6
  40445e:	4669      	mov	r1, sp
  404460:	f001 f8e8 	bl	405634 <_fflush_r>
  404464:	2800      	cmp	r0, #0
  404466:	bf18      	it	ne
  404468:	f04f 35ff 	movne.w	r5, #4294967295
  40446c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  404470:	065b      	lsls	r3, r3, #25
  404472:	d503      	bpl.n	40447c <__sbprintf+0x74>
  404474:	89a3      	ldrh	r3, [r4, #12]
  404476:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40447a:	81a3      	strh	r3, [r4, #12]
  40447c:	9816      	ldr	r0, [sp, #88]	; 0x58
  40447e:	f001 fcfd 	bl	405e7c <__retarget_lock_close_recursive>
  404482:	4628      	mov	r0, r5
  404484:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  404488:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040448c <__swsetup_r>:
  40448c:	b538      	push	{r3, r4, r5, lr}
  40448e:	4b30      	ldr	r3, [pc, #192]	; (404550 <__swsetup_r+0xc4>)
  404490:	681b      	ldr	r3, [r3, #0]
  404492:	4605      	mov	r5, r0
  404494:	460c      	mov	r4, r1
  404496:	b113      	cbz	r3, 40449e <__swsetup_r+0x12>
  404498:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40449a:	2a00      	cmp	r2, #0
  40449c:	d038      	beq.n	404510 <__swsetup_r+0x84>
  40449e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4044a2:	b293      	uxth	r3, r2
  4044a4:	0718      	lsls	r0, r3, #28
  4044a6:	d50c      	bpl.n	4044c2 <__swsetup_r+0x36>
  4044a8:	6920      	ldr	r0, [r4, #16]
  4044aa:	b1a8      	cbz	r0, 4044d8 <__swsetup_r+0x4c>
  4044ac:	f013 0201 	ands.w	r2, r3, #1
  4044b0:	d01e      	beq.n	4044f0 <__swsetup_r+0x64>
  4044b2:	6963      	ldr	r3, [r4, #20]
  4044b4:	2200      	movs	r2, #0
  4044b6:	425b      	negs	r3, r3
  4044b8:	61a3      	str	r3, [r4, #24]
  4044ba:	60a2      	str	r2, [r4, #8]
  4044bc:	b1f0      	cbz	r0, 4044fc <__swsetup_r+0x70>
  4044be:	2000      	movs	r0, #0
  4044c0:	bd38      	pop	{r3, r4, r5, pc}
  4044c2:	06d9      	lsls	r1, r3, #27
  4044c4:	d53c      	bpl.n	404540 <__swsetup_r+0xb4>
  4044c6:	0758      	lsls	r0, r3, #29
  4044c8:	d426      	bmi.n	404518 <__swsetup_r+0x8c>
  4044ca:	6920      	ldr	r0, [r4, #16]
  4044cc:	f042 0308 	orr.w	r3, r2, #8
  4044d0:	81a3      	strh	r3, [r4, #12]
  4044d2:	b29b      	uxth	r3, r3
  4044d4:	2800      	cmp	r0, #0
  4044d6:	d1e9      	bne.n	4044ac <__swsetup_r+0x20>
  4044d8:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4044dc:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4044e0:	d0e4      	beq.n	4044ac <__swsetup_r+0x20>
  4044e2:	4628      	mov	r0, r5
  4044e4:	4621      	mov	r1, r4
  4044e6:	f001 fcfd 	bl	405ee4 <__smakebuf_r>
  4044ea:	89a3      	ldrh	r3, [r4, #12]
  4044ec:	6920      	ldr	r0, [r4, #16]
  4044ee:	e7dd      	b.n	4044ac <__swsetup_r+0x20>
  4044f0:	0799      	lsls	r1, r3, #30
  4044f2:	bf58      	it	pl
  4044f4:	6962      	ldrpl	r2, [r4, #20]
  4044f6:	60a2      	str	r2, [r4, #8]
  4044f8:	2800      	cmp	r0, #0
  4044fa:	d1e0      	bne.n	4044be <__swsetup_r+0x32>
  4044fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404500:	061a      	lsls	r2, r3, #24
  404502:	d5dd      	bpl.n	4044c0 <__swsetup_r+0x34>
  404504:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404508:	81a3      	strh	r3, [r4, #12]
  40450a:	f04f 30ff 	mov.w	r0, #4294967295
  40450e:	bd38      	pop	{r3, r4, r5, pc}
  404510:	4618      	mov	r0, r3
  404512:	f001 f8e7 	bl	4056e4 <__sinit>
  404516:	e7c2      	b.n	40449e <__swsetup_r+0x12>
  404518:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40451a:	b151      	cbz	r1, 404532 <__swsetup_r+0xa6>
  40451c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404520:	4299      	cmp	r1, r3
  404522:	d004      	beq.n	40452e <__swsetup_r+0xa2>
  404524:	4628      	mov	r0, r5
  404526:	f001 fa03 	bl	405930 <_free_r>
  40452a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40452e:	2300      	movs	r3, #0
  404530:	6323      	str	r3, [r4, #48]	; 0x30
  404532:	2300      	movs	r3, #0
  404534:	6920      	ldr	r0, [r4, #16]
  404536:	6063      	str	r3, [r4, #4]
  404538:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  40453c:	6020      	str	r0, [r4, #0]
  40453e:	e7c5      	b.n	4044cc <__swsetup_r+0x40>
  404540:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  404544:	2309      	movs	r3, #9
  404546:	602b      	str	r3, [r5, #0]
  404548:	f04f 30ff 	mov.w	r0, #4294967295
  40454c:	81a2      	strh	r2, [r4, #12]
  40454e:	bd38      	pop	{r3, r4, r5, pc}
  404550:	2000001c 	.word	0x2000001c

00404554 <register_fini>:
  404554:	4b02      	ldr	r3, [pc, #8]	; (404560 <register_fini+0xc>)
  404556:	b113      	cbz	r3, 40455e <register_fini+0xa>
  404558:	4802      	ldr	r0, [pc, #8]	; (404564 <register_fini+0x10>)
  40455a:	f000 b805 	b.w	404568 <atexit>
  40455e:	4770      	bx	lr
  404560:	00000000 	.word	0x00000000
  404564:	00405755 	.word	0x00405755

00404568 <atexit>:
  404568:	2300      	movs	r3, #0
  40456a:	4601      	mov	r1, r0
  40456c:	461a      	mov	r2, r3
  40456e:	4618      	mov	r0, r3
  404570:	f002 bf4a 	b.w	407408 <__register_exitproc>

00404574 <quorem>:
  404574:	6902      	ldr	r2, [r0, #16]
  404576:	690b      	ldr	r3, [r1, #16]
  404578:	4293      	cmp	r3, r2
  40457a:	f300 808d 	bgt.w	404698 <quorem+0x124>
  40457e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404582:	f103 38ff 	add.w	r8, r3, #4294967295
  404586:	f101 0714 	add.w	r7, r1, #20
  40458a:	f100 0b14 	add.w	fp, r0, #20
  40458e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  404592:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  404596:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40459a:	b083      	sub	sp, #12
  40459c:	3201      	adds	r2, #1
  40459e:	fbb3 f9f2 	udiv	r9, r3, r2
  4045a2:	eb0b 0304 	add.w	r3, fp, r4
  4045a6:	9400      	str	r4, [sp, #0]
  4045a8:	eb07 0a04 	add.w	sl, r7, r4
  4045ac:	9301      	str	r3, [sp, #4]
  4045ae:	f1b9 0f00 	cmp.w	r9, #0
  4045b2:	d039      	beq.n	404628 <quorem+0xb4>
  4045b4:	2500      	movs	r5, #0
  4045b6:	462e      	mov	r6, r5
  4045b8:	46bc      	mov	ip, r7
  4045ba:	46de      	mov	lr, fp
  4045bc:	f85c 4b04 	ldr.w	r4, [ip], #4
  4045c0:	f8de 3000 	ldr.w	r3, [lr]
  4045c4:	b2a2      	uxth	r2, r4
  4045c6:	fb09 5502 	mla	r5, r9, r2, r5
  4045ca:	0c22      	lsrs	r2, r4, #16
  4045cc:	0c2c      	lsrs	r4, r5, #16
  4045ce:	fb09 4202 	mla	r2, r9, r2, r4
  4045d2:	b2ad      	uxth	r5, r5
  4045d4:	1b75      	subs	r5, r6, r5
  4045d6:	b296      	uxth	r6, r2
  4045d8:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4045dc:	fa15 f383 	uxtah	r3, r5, r3
  4045e0:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4045e4:	b29b      	uxth	r3, r3
  4045e6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4045ea:	45e2      	cmp	sl, ip
  4045ec:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4045f0:	f84e 3b04 	str.w	r3, [lr], #4
  4045f4:	ea4f 4626 	mov.w	r6, r6, asr #16
  4045f8:	d2e0      	bcs.n	4045bc <quorem+0x48>
  4045fa:	9b00      	ldr	r3, [sp, #0]
  4045fc:	f85b 3003 	ldr.w	r3, [fp, r3]
  404600:	b993      	cbnz	r3, 404628 <quorem+0xb4>
  404602:	9c01      	ldr	r4, [sp, #4]
  404604:	1f23      	subs	r3, r4, #4
  404606:	459b      	cmp	fp, r3
  404608:	d20c      	bcs.n	404624 <quorem+0xb0>
  40460a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40460e:	b94b      	cbnz	r3, 404624 <quorem+0xb0>
  404610:	f1a4 0308 	sub.w	r3, r4, #8
  404614:	e002      	b.n	40461c <quorem+0xa8>
  404616:	681a      	ldr	r2, [r3, #0]
  404618:	3b04      	subs	r3, #4
  40461a:	b91a      	cbnz	r2, 404624 <quorem+0xb0>
  40461c:	459b      	cmp	fp, r3
  40461e:	f108 38ff 	add.w	r8, r8, #4294967295
  404622:	d3f8      	bcc.n	404616 <quorem+0xa2>
  404624:	f8c0 8010 	str.w	r8, [r0, #16]
  404628:	4604      	mov	r4, r0
  40462a:	f002 fad1 	bl	406bd0 <__mcmp>
  40462e:	2800      	cmp	r0, #0
  404630:	db2e      	blt.n	404690 <quorem+0x11c>
  404632:	f109 0901 	add.w	r9, r9, #1
  404636:	465d      	mov	r5, fp
  404638:	2300      	movs	r3, #0
  40463a:	f857 1b04 	ldr.w	r1, [r7], #4
  40463e:	6828      	ldr	r0, [r5, #0]
  404640:	b28a      	uxth	r2, r1
  404642:	1a9a      	subs	r2, r3, r2
  404644:	0c0b      	lsrs	r3, r1, #16
  404646:	fa12 f280 	uxtah	r2, r2, r0
  40464a:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  40464e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404652:	b292      	uxth	r2, r2
  404654:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404658:	45ba      	cmp	sl, r7
  40465a:	f845 2b04 	str.w	r2, [r5], #4
  40465e:	ea4f 4323 	mov.w	r3, r3, asr #16
  404662:	d2ea      	bcs.n	40463a <quorem+0xc6>
  404664:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  404668:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  40466c:	b982      	cbnz	r2, 404690 <quorem+0x11c>
  40466e:	1f1a      	subs	r2, r3, #4
  404670:	4593      	cmp	fp, r2
  404672:	d20b      	bcs.n	40468c <quorem+0x118>
  404674:	f853 2c04 	ldr.w	r2, [r3, #-4]
  404678:	b942      	cbnz	r2, 40468c <quorem+0x118>
  40467a:	3b08      	subs	r3, #8
  40467c:	e002      	b.n	404684 <quorem+0x110>
  40467e:	681a      	ldr	r2, [r3, #0]
  404680:	3b04      	subs	r3, #4
  404682:	b91a      	cbnz	r2, 40468c <quorem+0x118>
  404684:	459b      	cmp	fp, r3
  404686:	f108 38ff 	add.w	r8, r8, #4294967295
  40468a:	d3f8      	bcc.n	40467e <quorem+0x10a>
  40468c:	f8c4 8010 	str.w	r8, [r4, #16]
  404690:	4648      	mov	r0, r9
  404692:	b003      	add	sp, #12
  404694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404698:	2000      	movs	r0, #0
  40469a:	4770      	bx	lr
  40469c:	0000      	movs	r0, r0
	...

004046a0 <_dtoa_r>:
  4046a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4046a4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4046a6:	b09b      	sub	sp, #108	; 0x6c
  4046a8:	4604      	mov	r4, r0
  4046aa:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  4046ac:	4692      	mov	sl, r2
  4046ae:	469b      	mov	fp, r3
  4046b0:	b141      	cbz	r1, 4046c4 <_dtoa_r+0x24>
  4046b2:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4046b4:	604a      	str	r2, [r1, #4]
  4046b6:	2301      	movs	r3, #1
  4046b8:	4093      	lsls	r3, r2
  4046ba:	608b      	str	r3, [r1, #8]
  4046bc:	f002 f8b0 	bl	406820 <_Bfree>
  4046c0:	2300      	movs	r3, #0
  4046c2:	6423      	str	r3, [r4, #64]	; 0x40
  4046c4:	f1bb 0f00 	cmp.w	fp, #0
  4046c8:	465d      	mov	r5, fp
  4046ca:	db35      	blt.n	404738 <_dtoa_r+0x98>
  4046cc:	2300      	movs	r3, #0
  4046ce:	6033      	str	r3, [r6, #0]
  4046d0:	4b9d      	ldr	r3, [pc, #628]	; (404948 <_dtoa_r+0x2a8>)
  4046d2:	43ab      	bics	r3, r5
  4046d4:	d015      	beq.n	404702 <_dtoa_r+0x62>
  4046d6:	4650      	mov	r0, sl
  4046d8:	4659      	mov	r1, fp
  4046da:	2200      	movs	r2, #0
  4046dc:	2300      	movs	r3, #0
  4046de:	f003 fc0b 	bl	407ef8 <__aeabi_dcmpeq>
  4046e2:	4680      	mov	r8, r0
  4046e4:	2800      	cmp	r0, #0
  4046e6:	d02d      	beq.n	404744 <_dtoa_r+0xa4>
  4046e8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4046ea:	2301      	movs	r3, #1
  4046ec:	6013      	str	r3, [r2, #0]
  4046ee:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4046f0:	2b00      	cmp	r3, #0
  4046f2:	f000 80bd 	beq.w	404870 <_dtoa_r+0x1d0>
  4046f6:	4895      	ldr	r0, [pc, #596]	; (40494c <_dtoa_r+0x2ac>)
  4046f8:	6018      	str	r0, [r3, #0]
  4046fa:	3801      	subs	r0, #1
  4046fc:	b01b      	add	sp, #108	; 0x6c
  4046fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404702:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404704:	f242 730f 	movw	r3, #9999	; 0x270f
  404708:	6013      	str	r3, [r2, #0]
  40470a:	f1ba 0f00 	cmp.w	sl, #0
  40470e:	d10d      	bne.n	40472c <_dtoa_r+0x8c>
  404710:	f3c5 0513 	ubfx	r5, r5, #0, #20
  404714:	b955      	cbnz	r5, 40472c <_dtoa_r+0x8c>
  404716:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404718:	488d      	ldr	r0, [pc, #564]	; (404950 <_dtoa_r+0x2b0>)
  40471a:	2b00      	cmp	r3, #0
  40471c:	d0ee      	beq.n	4046fc <_dtoa_r+0x5c>
  40471e:	f100 0308 	add.w	r3, r0, #8
  404722:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  404724:	6013      	str	r3, [r2, #0]
  404726:	b01b      	add	sp, #108	; 0x6c
  404728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40472c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40472e:	4889      	ldr	r0, [pc, #548]	; (404954 <_dtoa_r+0x2b4>)
  404730:	2b00      	cmp	r3, #0
  404732:	d0e3      	beq.n	4046fc <_dtoa_r+0x5c>
  404734:	1cc3      	adds	r3, r0, #3
  404736:	e7f4      	b.n	404722 <_dtoa_r+0x82>
  404738:	2301      	movs	r3, #1
  40473a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  40473e:	6033      	str	r3, [r6, #0]
  404740:	46ab      	mov	fp, r5
  404742:	e7c5      	b.n	4046d0 <_dtoa_r+0x30>
  404744:	aa18      	add	r2, sp, #96	; 0x60
  404746:	ab19      	add	r3, sp, #100	; 0x64
  404748:	9201      	str	r2, [sp, #4]
  40474a:	9300      	str	r3, [sp, #0]
  40474c:	4652      	mov	r2, sl
  40474e:	465b      	mov	r3, fp
  404750:	4620      	mov	r0, r4
  404752:	f002 fadd 	bl	406d10 <__d2b>
  404756:	0d2b      	lsrs	r3, r5, #20
  404758:	4681      	mov	r9, r0
  40475a:	d071      	beq.n	404840 <_dtoa_r+0x1a0>
  40475c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  404760:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  404764:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404766:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40476a:	4650      	mov	r0, sl
  40476c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  404770:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  404774:	2200      	movs	r2, #0
  404776:	4b78      	ldr	r3, [pc, #480]	; (404958 <_dtoa_r+0x2b8>)
  404778:	f002 ffa2 	bl	4076c0 <__aeabi_dsub>
  40477c:	a36c      	add	r3, pc, #432	; (adr r3, 404930 <_dtoa_r+0x290>)
  40477e:	e9d3 2300 	ldrd	r2, r3, [r3]
  404782:	f003 f951 	bl	407a28 <__aeabi_dmul>
  404786:	a36c      	add	r3, pc, #432	; (adr r3, 404938 <_dtoa_r+0x298>)
  404788:	e9d3 2300 	ldrd	r2, r3, [r3]
  40478c:	f002 ff9a 	bl	4076c4 <__adddf3>
  404790:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404794:	4630      	mov	r0, r6
  404796:	f003 f8e1 	bl	40795c <__aeabi_i2d>
  40479a:	a369      	add	r3, pc, #420	; (adr r3, 404940 <_dtoa_r+0x2a0>)
  40479c:	e9d3 2300 	ldrd	r2, r3, [r3]
  4047a0:	f003 f942 	bl	407a28 <__aeabi_dmul>
  4047a4:	4602      	mov	r2, r0
  4047a6:	460b      	mov	r3, r1
  4047a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4047ac:	f002 ff8a 	bl	4076c4 <__adddf3>
  4047b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4047b4:	f003 fbe8 	bl	407f88 <__aeabi_d2iz>
  4047b8:	2200      	movs	r2, #0
  4047ba:	9002      	str	r0, [sp, #8]
  4047bc:	2300      	movs	r3, #0
  4047be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4047c2:	f003 fba3 	bl	407f0c <__aeabi_dcmplt>
  4047c6:	2800      	cmp	r0, #0
  4047c8:	f040 8173 	bne.w	404ab2 <_dtoa_r+0x412>
  4047cc:	9d02      	ldr	r5, [sp, #8]
  4047ce:	2d16      	cmp	r5, #22
  4047d0:	f200 815d 	bhi.w	404a8e <_dtoa_r+0x3ee>
  4047d4:	4b61      	ldr	r3, [pc, #388]	; (40495c <_dtoa_r+0x2bc>)
  4047d6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4047da:	e9d3 0100 	ldrd	r0, r1, [r3]
  4047de:	4652      	mov	r2, sl
  4047e0:	465b      	mov	r3, fp
  4047e2:	f003 fbb1 	bl	407f48 <__aeabi_dcmpgt>
  4047e6:	2800      	cmp	r0, #0
  4047e8:	f000 81c5 	beq.w	404b76 <_dtoa_r+0x4d6>
  4047ec:	1e6b      	subs	r3, r5, #1
  4047ee:	9302      	str	r3, [sp, #8]
  4047f0:	2300      	movs	r3, #0
  4047f2:	930e      	str	r3, [sp, #56]	; 0x38
  4047f4:	1bbf      	subs	r7, r7, r6
  4047f6:	1e7b      	subs	r3, r7, #1
  4047f8:	9306      	str	r3, [sp, #24]
  4047fa:	f100 8154 	bmi.w	404aa6 <_dtoa_r+0x406>
  4047fe:	2300      	movs	r3, #0
  404800:	9308      	str	r3, [sp, #32]
  404802:	9b02      	ldr	r3, [sp, #8]
  404804:	2b00      	cmp	r3, #0
  404806:	f2c0 8145 	blt.w	404a94 <_dtoa_r+0x3f4>
  40480a:	9a06      	ldr	r2, [sp, #24]
  40480c:	930d      	str	r3, [sp, #52]	; 0x34
  40480e:	4611      	mov	r1, r2
  404810:	4419      	add	r1, r3
  404812:	2300      	movs	r3, #0
  404814:	9106      	str	r1, [sp, #24]
  404816:	930c      	str	r3, [sp, #48]	; 0x30
  404818:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40481a:	2b09      	cmp	r3, #9
  40481c:	d82a      	bhi.n	404874 <_dtoa_r+0x1d4>
  40481e:	2b05      	cmp	r3, #5
  404820:	f340 865b 	ble.w	4054da <_dtoa_r+0xe3a>
  404824:	3b04      	subs	r3, #4
  404826:	9324      	str	r3, [sp, #144]	; 0x90
  404828:	2500      	movs	r5, #0
  40482a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40482c:	3b02      	subs	r3, #2
  40482e:	2b03      	cmp	r3, #3
  404830:	f200 8642 	bhi.w	4054b8 <_dtoa_r+0xe18>
  404834:	e8df f013 	tbh	[pc, r3, lsl #1]
  404838:	02c903d4 	.word	0x02c903d4
  40483c:	046103df 	.word	0x046103df
  404840:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404842:	9e19      	ldr	r6, [sp, #100]	; 0x64
  404844:	443e      	add	r6, r7
  404846:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40484a:	2b20      	cmp	r3, #32
  40484c:	f340 818e 	ble.w	404b6c <_dtoa_r+0x4cc>
  404850:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  404854:	f206 4012 	addw	r0, r6, #1042	; 0x412
  404858:	409d      	lsls	r5, r3
  40485a:	fa2a f000 	lsr.w	r0, sl, r0
  40485e:	4328      	orrs	r0, r5
  404860:	f003 f86c 	bl	40793c <__aeabi_ui2d>
  404864:	2301      	movs	r3, #1
  404866:	3e01      	subs	r6, #1
  404868:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40486c:	9314      	str	r3, [sp, #80]	; 0x50
  40486e:	e781      	b.n	404774 <_dtoa_r+0xd4>
  404870:	483b      	ldr	r0, [pc, #236]	; (404960 <_dtoa_r+0x2c0>)
  404872:	e743      	b.n	4046fc <_dtoa_r+0x5c>
  404874:	2100      	movs	r1, #0
  404876:	6461      	str	r1, [r4, #68]	; 0x44
  404878:	4620      	mov	r0, r4
  40487a:	9125      	str	r1, [sp, #148]	; 0x94
  40487c:	f001 ffaa 	bl	4067d4 <_Balloc>
  404880:	f04f 33ff 	mov.w	r3, #4294967295
  404884:	930a      	str	r3, [sp, #40]	; 0x28
  404886:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404888:	930f      	str	r3, [sp, #60]	; 0x3c
  40488a:	2301      	movs	r3, #1
  40488c:	9004      	str	r0, [sp, #16]
  40488e:	6420      	str	r0, [r4, #64]	; 0x40
  404890:	9224      	str	r2, [sp, #144]	; 0x90
  404892:	930b      	str	r3, [sp, #44]	; 0x2c
  404894:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404896:	2b00      	cmp	r3, #0
  404898:	f2c0 80d9 	blt.w	404a4e <_dtoa_r+0x3ae>
  40489c:	9a02      	ldr	r2, [sp, #8]
  40489e:	2a0e      	cmp	r2, #14
  4048a0:	f300 80d5 	bgt.w	404a4e <_dtoa_r+0x3ae>
  4048a4:	4b2d      	ldr	r3, [pc, #180]	; (40495c <_dtoa_r+0x2bc>)
  4048a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4048aa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4048ae:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4048b2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4048b4:	2b00      	cmp	r3, #0
  4048b6:	f2c0 83ba 	blt.w	40502e <_dtoa_r+0x98e>
  4048ba:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  4048be:	4650      	mov	r0, sl
  4048c0:	462a      	mov	r2, r5
  4048c2:	4633      	mov	r3, r6
  4048c4:	4659      	mov	r1, fp
  4048c6:	f003 f9d9 	bl	407c7c <__aeabi_ddiv>
  4048ca:	f003 fb5d 	bl	407f88 <__aeabi_d2iz>
  4048ce:	4680      	mov	r8, r0
  4048d0:	f003 f844 	bl	40795c <__aeabi_i2d>
  4048d4:	462a      	mov	r2, r5
  4048d6:	4633      	mov	r3, r6
  4048d8:	f003 f8a6 	bl	407a28 <__aeabi_dmul>
  4048dc:	460b      	mov	r3, r1
  4048de:	4602      	mov	r2, r0
  4048e0:	4659      	mov	r1, fp
  4048e2:	4650      	mov	r0, sl
  4048e4:	f002 feec 	bl	4076c0 <__aeabi_dsub>
  4048e8:	9d04      	ldr	r5, [sp, #16]
  4048ea:	f108 0330 	add.w	r3, r8, #48	; 0x30
  4048ee:	702b      	strb	r3, [r5, #0]
  4048f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4048f2:	2b01      	cmp	r3, #1
  4048f4:	4606      	mov	r6, r0
  4048f6:	460f      	mov	r7, r1
  4048f8:	f105 0501 	add.w	r5, r5, #1
  4048fc:	d068      	beq.n	4049d0 <_dtoa_r+0x330>
  4048fe:	2200      	movs	r2, #0
  404900:	4b18      	ldr	r3, [pc, #96]	; (404964 <_dtoa_r+0x2c4>)
  404902:	f003 f891 	bl	407a28 <__aeabi_dmul>
  404906:	2200      	movs	r2, #0
  404908:	2300      	movs	r3, #0
  40490a:	4606      	mov	r6, r0
  40490c:	460f      	mov	r7, r1
  40490e:	f003 faf3 	bl	407ef8 <__aeabi_dcmpeq>
  404912:	2800      	cmp	r0, #0
  404914:	f040 8088 	bne.w	404a28 <_dtoa_r+0x388>
  404918:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40491c:	f04f 0a00 	mov.w	sl, #0
  404920:	f8df b040 	ldr.w	fp, [pc, #64]	; 404964 <_dtoa_r+0x2c4>
  404924:	940c      	str	r4, [sp, #48]	; 0x30
  404926:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40492a:	e028      	b.n	40497e <_dtoa_r+0x2de>
  40492c:	f3af 8000 	nop.w
  404930:	636f4361 	.word	0x636f4361
  404934:	3fd287a7 	.word	0x3fd287a7
  404938:	8b60c8b3 	.word	0x8b60c8b3
  40493c:	3fc68a28 	.word	0x3fc68a28
  404940:	509f79fb 	.word	0x509f79fb
  404944:	3fd34413 	.word	0x3fd34413
  404948:	7ff00000 	.word	0x7ff00000
  40494c:	00408bf9 	.word	0x00408bf9
  404950:	00408c3c 	.word	0x00408c3c
  404954:	00408c48 	.word	0x00408c48
  404958:	3ff80000 	.word	0x3ff80000
  40495c:	00408c88 	.word	0x00408c88
  404960:	00408bf8 	.word	0x00408bf8
  404964:	40240000 	.word	0x40240000
  404968:	f003 f85e 	bl	407a28 <__aeabi_dmul>
  40496c:	2200      	movs	r2, #0
  40496e:	2300      	movs	r3, #0
  404970:	4606      	mov	r6, r0
  404972:	460f      	mov	r7, r1
  404974:	f003 fac0 	bl	407ef8 <__aeabi_dcmpeq>
  404978:	2800      	cmp	r0, #0
  40497a:	f040 83c1 	bne.w	405100 <_dtoa_r+0xa60>
  40497e:	4642      	mov	r2, r8
  404980:	464b      	mov	r3, r9
  404982:	4630      	mov	r0, r6
  404984:	4639      	mov	r1, r7
  404986:	f003 f979 	bl	407c7c <__aeabi_ddiv>
  40498a:	f003 fafd 	bl	407f88 <__aeabi_d2iz>
  40498e:	4604      	mov	r4, r0
  404990:	f002 ffe4 	bl	40795c <__aeabi_i2d>
  404994:	4642      	mov	r2, r8
  404996:	464b      	mov	r3, r9
  404998:	f003 f846 	bl	407a28 <__aeabi_dmul>
  40499c:	4602      	mov	r2, r0
  40499e:	460b      	mov	r3, r1
  4049a0:	4630      	mov	r0, r6
  4049a2:	4639      	mov	r1, r7
  4049a4:	f002 fe8c 	bl	4076c0 <__aeabi_dsub>
  4049a8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4049ac:	9e04      	ldr	r6, [sp, #16]
  4049ae:	f805 eb01 	strb.w	lr, [r5], #1
  4049b2:	eba5 0e06 	sub.w	lr, r5, r6
  4049b6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4049b8:	45b6      	cmp	lr, r6
  4049ba:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4049be:	4652      	mov	r2, sl
  4049c0:	465b      	mov	r3, fp
  4049c2:	d1d1      	bne.n	404968 <_dtoa_r+0x2c8>
  4049c4:	46a0      	mov	r8, r4
  4049c6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4049ca:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4049cc:	4606      	mov	r6, r0
  4049ce:	460f      	mov	r7, r1
  4049d0:	4632      	mov	r2, r6
  4049d2:	463b      	mov	r3, r7
  4049d4:	4630      	mov	r0, r6
  4049d6:	4639      	mov	r1, r7
  4049d8:	f002 fe74 	bl	4076c4 <__adddf3>
  4049dc:	4606      	mov	r6, r0
  4049de:	460f      	mov	r7, r1
  4049e0:	4602      	mov	r2, r0
  4049e2:	460b      	mov	r3, r1
  4049e4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4049e8:	f003 fa90 	bl	407f0c <__aeabi_dcmplt>
  4049ec:	b948      	cbnz	r0, 404a02 <_dtoa_r+0x362>
  4049ee:	4632      	mov	r2, r6
  4049f0:	463b      	mov	r3, r7
  4049f2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4049f6:	f003 fa7f 	bl	407ef8 <__aeabi_dcmpeq>
  4049fa:	b1a8      	cbz	r0, 404a28 <_dtoa_r+0x388>
  4049fc:	f018 0f01 	tst.w	r8, #1
  404a00:	d012      	beq.n	404a28 <_dtoa_r+0x388>
  404a02:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404a06:	9a04      	ldr	r2, [sp, #16]
  404a08:	1e6b      	subs	r3, r5, #1
  404a0a:	e004      	b.n	404a16 <_dtoa_r+0x376>
  404a0c:	429a      	cmp	r2, r3
  404a0e:	f000 8401 	beq.w	405214 <_dtoa_r+0xb74>
  404a12:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  404a16:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  404a1a:	f103 0501 	add.w	r5, r3, #1
  404a1e:	d0f5      	beq.n	404a0c <_dtoa_r+0x36c>
  404a20:	f108 0801 	add.w	r8, r8, #1
  404a24:	f883 8000 	strb.w	r8, [r3]
  404a28:	4649      	mov	r1, r9
  404a2a:	4620      	mov	r0, r4
  404a2c:	f001 fef8 	bl	406820 <_Bfree>
  404a30:	2200      	movs	r2, #0
  404a32:	9b02      	ldr	r3, [sp, #8]
  404a34:	702a      	strb	r2, [r5, #0]
  404a36:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404a38:	3301      	adds	r3, #1
  404a3a:	6013      	str	r3, [r2, #0]
  404a3c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404a3e:	2b00      	cmp	r3, #0
  404a40:	f000 839e 	beq.w	405180 <_dtoa_r+0xae0>
  404a44:	9804      	ldr	r0, [sp, #16]
  404a46:	601d      	str	r5, [r3, #0]
  404a48:	b01b      	add	sp, #108	; 0x6c
  404a4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a4e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404a50:	2a00      	cmp	r2, #0
  404a52:	d03e      	beq.n	404ad2 <_dtoa_r+0x432>
  404a54:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404a56:	2a01      	cmp	r2, #1
  404a58:	f340 8311 	ble.w	40507e <_dtoa_r+0x9de>
  404a5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404a5e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404a60:	1e5f      	subs	r7, r3, #1
  404a62:	42ba      	cmp	r2, r7
  404a64:	f2c0 838f 	blt.w	405186 <_dtoa_r+0xae6>
  404a68:	1bd7      	subs	r7, r2, r7
  404a6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404a6c:	2b00      	cmp	r3, #0
  404a6e:	f2c0 848b 	blt.w	405388 <_dtoa_r+0xce8>
  404a72:	9d08      	ldr	r5, [sp, #32]
  404a74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404a76:	9a08      	ldr	r2, [sp, #32]
  404a78:	441a      	add	r2, r3
  404a7a:	9208      	str	r2, [sp, #32]
  404a7c:	9a06      	ldr	r2, [sp, #24]
  404a7e:	2101      	movs	r1, #1
  404a80:	441a      	add	r2, r3
  404a82:	4620      	mov	r0, r4
  404a84:	9206      	str	r2, [sp, #24]
  404a86:	f001 ff65 	bl	406954 <__i2b>
  404a8a:	4606      	mov	r6, r0
  404a8c:	e024      	b.n	404ad8 <_dtoa_r+0x438>
  404a8e:	2301      	movs	r3, #1
  404a90:	930e      	str	r3, [sp, #56]	; 0x38
  404a92:	e6af      	b.n	4047f4 <_dtoa_r+0x154>
  404a94:	9a08      	ldr	r2, [sp, #32]
  404a96:	9b02      	ldr	r3, [sp, #8]
  404a98:	1ad2      	subs	r2, r2, r3
  404a9a:	425b      	negs	r3, r3
  404a9c:	930c      	str	r3, [sp, #48]	; 0x30
  404a9e:	2300      	movs	r3, #0
  404aa0:	9208      	str	r2, [sp, #32]
  404aa2:	930d      	str	r3, [sp, #52]	; 0x34
  404aa4:	e6b8      	b.n	404818 <_dtoa_r+0x178>
  404aa6:	f1c7 0301 	rsb	r3, r7, #1
  404aaa:	9308      	str	r3, [sp, #32]
  404aac:	2300      	movs	r3, #0
  404aae:	9306      	str	r3, [sp, #24]
  404ab0:	e6a7      	b.n	404802 <_dtoa_r+0x162>
  404ab2:	9d02      	ldr	r5, [sp, #8]
  404ab4:	4628      	mov	r0, r5
  404ab6:	f002 ff51 	bl	40795c <__aeabi_i2d>
  404aba:	4602      	mov	r2, r0
  404abc:	460b      	mov	r3, r1
  404abe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404ac2:	f003 fa19 	bl	407ef8 <__aeabi_dcmpeq>
  404ac6:	2800      	cmp	r0, #0
  404ac8:	f47f ae80 	bne.w	4047cc <_dtoa_r+0x12c>
  404acc:	1e6b      	subs	r3, r5, #1
  404ace:	9302      	str	r3, [sp, #8]
  404ad0:	e67c      	b.n	4047cc <_dtoa_r+0x12c>
  404ad2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404ad4:	9d08      	ldr	r5, [sp, #32]
  404ad6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  404ad8:	2d00      	cmp	r5, #0
  404ada:	dd0c      	ble.n	404af6 <_dtoa_r+0x456>
  404adc:	9906      	ldr	r1, [sp, #24]
  404ade:	2900      	cmp	r1, #0
  404ae0:	460b      	mov	r3, r1
  404ae2:	dd08      	ble.n	404af6 <_dtoa_r+0x456>
  404ae4:	42a9      	cmp	r1, r5
  404ae6:	9a08      	ldr	r2, [sp, #32]
  404ae8:	bfa8      	it	ge
  404aea:	462b      	movge	r3, r5
  404aec:	1ad2      	subs	r2, r2, r3
  404aee:	1aed      	subs	r5, r5, r3
  404af0:	1acb      	subs	r3, r1, r3
  404af2:	9208      	str	r2, [sp, #32]
  404af4:	9306      	str	r3, [sp, #24]
  404af6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404af8:	b1d3      	cbz	r3, 404b30 <_dtoa_r+0x490>
  404afa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404afc:	2b00      	cmp	r3, #0
  404afe:	f000 82b7 	beq.w	405070 <_dtoa_r+0x9d0>
  404b02:	2f00      	cmp	r7, #0
  404b04:	dd10      	ble.n	404b28 <_dtoa_r+0x488>
  404b06:	4631      	mov	r1, r6
  404b08:	463a      	mov	r2, r7
  404b0a:	4620      	mov	r0, r4
  404b0c:	f001 ffbe 	bl	406a8c <__pow5mult>
  404b10:	464a      	mov	r2, r9
  404b12:	4601      	mov	r1, r0
  404b14:	4606      	mov	r6, r0
  404b16:	4620      	mov	r0, r4
  404b18:	f001 ff26 	bl	406968 <__multiply>
  404b1c:	4649      	mov	r1, r9
  404b1e:	4680      	mov	r8, r0
  404b20:	4620      	mov	r0, r4
  404b22:	f001 fe7d 	bl	406820 <_Bfree>
  404b26:	46c1      	mov	r9, r8
  404b28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404b2a:	1bda      	subs	r2, r3, r7
  404b2c:	f040 82a1 	bne.w	405072 <_dtoa_r+0x9d2>
  404b30:	2101      	movs	r1, #1
  404b32:	4620      	mov	r0, r4
  404b34:	f001 ff0e 	bl	406954 <__i2b>
  404b38:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404b3a:	2b00      	cmp	r3, #0
  404b3c:	4680      	mov	r8, r0
  404b3e:	dd1c      	ble.n	404b7a <_dtoa_r+0x4da>
  404b40:	4601      	mov	r1, r0
  404b42:	461a      	mov	r2, r3
  404b44:	4620      	mov	r0, r4
  404b46:	f001 ffa1 	bl	406a8c <__pow5mult>
  404b4a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404b4c:	2b01      	cmp	r3, #1
  404b4e:	4680      	mov	r8, r0
  404b50:	f340 8254 	ble.w	404ffc <_dtoa_r+0x95c>
  404b54:	2300      	movs	r3, #0
  404b56:	930c      	str	r3, [sp, #48]	; 0x30
  404b58:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404b5c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  404b60:	6918      	ldr	r0, [r3, #16]
  404b62:	f001 fea7 	bl	4068b4 <__hi0bits>
  404b66:	f1c0 0020 	rsb	r0, r0, #32
  404b6a:	e010      	b.n	404b8e <_dtoa_r+0x4ee>
  404b6c:	f1c3 0520 	rsb	r5, r3, #32
  404b70:	fa0a f005 	lsl.w	r0, sl, r5
  404b74:	e674      	b.n	404860 <_dtoa_r+0x1c0>
  404b76:	900e      	str	r0, [sp, #56]	; 0x38
  404b78:	e63c      	b.n	4047f4 <_dtoa_r+0x154>
  404b7a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404b7c:	2b01      	cmp	r3, #1
  404b7e:	f340 8287 	ble.w	405090 <_dtoa_r+0x9f0>
  404b82:	2300      	movs	r3, #0
  404b84:	930c      	str	r3, [sp, #48]	; 0x30
  404b86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404b88:	2001      	movs	r0, #1
  404b8a:	2b00      	cmp	r3, #0
  404b8c:	d1e4      	bne.n	404b58 <_dtoa_r+0x4b8>
  404b8e:	9a06      	ldr	r2, [sp, #24]
  404b90:	4410      	add	r0, r2
  404b92:	f010 001f 	ands.w	r0, r0, #31
  404b96:	f000 80a1 	beq.w	404cdc <_dtoa_r+0x63c>
  404b9a:	f1c0 0320 	rsb	r3, r0, #32
  404b9e:	2b04      	cmp	r3, #4
  404ba0:	f340 849e 	ble.w	4054e0 <_dtoa_r+0xe40>
  404ba4:	9b08      	ldr	r3, [sp, #32]
  404ba6:	f1c0 001c 	rsb	r0, r0, #28
  404baa:	4403      	add	r3, r0
  404bac:	9308      	str	r3, [sp, #32]
  404bae:	4613      	mov	r3, r2
  404bb0:	4403      	add	r3, r0
  404bb2:	4405      	add	r5, r0
  404bb4:	9306      	str	r3, [sp, #24]
  404bb6:	9b08      	ldr	r3, [sp, #32]
  404bb8:	2b00      	cmp	r3, #0
  404bba:	dd05      	ble.n	404bc8 <_dtoa_r+0x528>
  404bbc:	4649      	mov	r1, r9
  404bbe:	461a      	mov	r2, r3
  404bc0:	4620      	mov	r0, r4
  404bc2:	f001 ffb3 	bl	406b2c <__lshift>
  404bc6:	4681      	mov	r9, r0
  404bc8:	9b06      	ldr	r3, [sp, #24]
  404bca:	2b00      	cmp	r3, #0
  404bcc:	dd05      	ble.n	404bda <_dtoa_r+0x53a>
  404bce:	4641      	mov	r1, r8
  404bd0:	461a      	mov	r2, r3
  404bd2:	4620      	mov	r0, r4
  404bd4:	f001 ffaa 	bl	406b2c <__lshift>
  404bd8:	4680      	mov	r8, r0
  404bda:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404bdc:	2b00      	cmp	r3, #0
  404bde:	f040 8086 	bne.w	404cee <_dtoa_r+0x64e>
  404be2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404be4:	2b00      	cmp	r3, #0
  404be6:	f340 8266 	ble.w	4050b6 <_dtoa_r+0xa16>
  404bea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404bec:	2b00      	cmp	r3, #0
  404bee:	f000 8098 	beq.w	404d22 <_dtoa_r+0x682>
  404bf2:	2d00      	cmp	r5, #0
  404bf4:	dd05      	ble.n	404c02 <_dtoa_r+0x562>
  404bf6:	4631      	mov	r1, r6
  404bf8:	462a      	mov	r2, r5
  404bfa:	4620      	mov	r0, r4
  404bfc:	f001 ff96 	bl	406b2c <__lshift>
  404c00:	4606      	mov	r6, r0
  404c02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404c04:	2b00      	cmp	r3, #0
  404c06:	f040 8337 	bne.w	405278 <_dtoa_r+0xbd8>
  404c0a:	9606      	str	r6, [sp, #24]
  404c0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404c0e:	9a04      	ldr	r2, [sp, #16]
  404c10:	f8dd b018 	ldr.w	fp, [sp, #24]
  404c14:	3b01      	subs	r3, #1
  404c16:	18d3      	adds	r3, r2, r3
  404c18:	930b      	str	r3, [sp, #44]	; 0x2c
  404c1a:	f00a 0301 	and.w	r3, sl, #1
  404c1e:	930c      	str	r3, [sp, #48]	; 0x30
  404c20:	4617      	mov	r7, r2
  404c22:	46c2      	mov	sl, r8
  404c24:	4651      	mov	r1, sl
  404c26:	4648      	mov	r0, r9
  404c28:	f7ff fca4 	bl	404574 <quorem>
  404c2c:	4631      	mov	r1, r6
  404c2e:	4605      	mov	r5, r0
  404c30:	4648      	mov	r0, r9
  404c32:	f001 ffcd 	bl	406bd0 <__mcmp>
  404c36:	465a      	mov	r2, fp
  404c38:	900a      	str	r0, [sp, #40]	; 0x28
  404c3a:	4651      	mov	r1, sl
  404c3c:	4620      	mov	r0, r4
  404c3e:	f001 ffe3 	bl	406c08 <__mdiff>
  404c42:	68c2      	ldr	r2, [r0, #12]
  404c44:	4680      	mov	r8, r0
  404c46:	f105 0330 	add.w	r3, r5, #48	; 0x30
  404c4a:	2a00      	cmp	r2, #0
  404c4c:	f040 822b 	bne.w	4050a6 <_dtoa_r+0xa06>
  404c50:	4601      	mov	r1, r0
  404c52:	4648      	mov	r0, r9
  404c54:	9308      	str	r3, [sp, #32]
  404c56:	f001 ffbb 	bl	406bd0 <__mcmp>
  404c5a:	4641      	mov	r1, r8
  404c5c:	9006      	str	r0, [sp, #24]
  404c5e:	4620      	mov	r0, r4
  404c60:	f001 fdde 	bl	406820 <_Bfree>
  404c64:	9a06      	ldr	r2, [sp, #24]
  404c66:	9b08      	ldr	r3, [sp, #32]
  404c68:	b932      	cbnz	r2, 404c78 <_dtoa_r+0x5d8>
  404c6a:	9924      	ldr	r1, [sp, #144]	; 0x90
  404c6c:	b921      	cbnz	r1, 404c78 <_dtoa_r+0x5d8>
  404c6e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404c70:	2a00      	cmp	r2, #0
  404c72:	f000 83ef 	beq.w	405454 <_dtoa_r+0xdb4>
  404c76:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404c78:	990a      	ldr	r1, [sp, #40]	; 0x28
  404c7a:	2900      	cmp	r1, #0
  404c7c:	f2c0 829f 	blt.w	4051be <_dtoa_r+0xb1e>
  404c80:	d105      	bne.n	404c8e <_dtoa_r+0x5ee>
  404c82:	9924      	ldr	r1, [sp, #144]	; 0x90
  404c84:	b919      	cbnz	r1, 404c8e <_dtoa_r+0x5ee>
  404c86:	990c      	ldr	r1, [sp, #48]	; 0x30
  404c88:	2900      	cmp	r1, #0
  404c8a:	f000 8298 	beq.w	4051be <_dtoa_r+0xb1e>
  404c8e:	2a00      	cmp	r2, #0
  404c90:	f300 8306 	bgt.w	4052a0 <_dtoa_r+0xc00>
  404c94:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404c96:	703b      	strb	r3, [r7, #0]
  404c98:	f107 0801 	add.w	r8, r7, #1
  404c9c:	4297      	cmp	r7, r2
  404c9e:	4645      	mov	r5, r8
  404ca0:	f000 830c 	beq.w	4052bc <_dtoa_r+0xc1c>
  404ca4:	4649      	mov	r1, r9
  404ca6:	2300      	movs	r3, #0
  404ca8:	220a      	movs	r2, #10
  404caa:	4620      	mov	r0, r4
  404cac:	f001 fdc2 	bl	406834 <__multadd>
  404cb0:	455e      	cmp	r6, fp
  404cb2:	4681      	mov	r9, r0
  404cb4:	4631      	mov	r1, r6
  404cb6:	f04f 0300 	mov.w	r3, #0
  404cba:	f04f 020a 	mov.w	r2, #10
  404cbe:	4620      	mov	r0, r4
  404cc0:	f000 81eb 	beq.w	40509a <_dtoa_r+0x9fa>
  404cc4:	f001 fdb6 	bl	406834 <__multadd>
  404cc8:	4659      	mov	r1, fp
  404cca:	4606      	mov	r6, r0
  404ccc:	2300      	movs	r3, #0
  404cce:	220a      	movs	r2, #10
  404cd0:	4620      	mov	r0, r4
  404cd2:	f001 fdaf 	bl	406834 <__multadd>
  404cd6:	4647      	mov	r7, r8
  404cd8:	4683      	mov	fp, r0
  404cda:	e7a3      	b.n	404c24 <_dtoa_r+0x584>
  404cdc:	201c      	movs	r0, #28
  404cde:	9b08      	ldr	r3, [sp, #32]
  404ce0:	4403      	add	r3, r0
  404ce2:	9308      	str	r3, [sp, #32]
  404ce4:	9b06      	ldr	r3, [sp, #24]
  404ce6:	4403      	add	r3, r0
  404ce8:	4405      	add	r5, r0
  404cea:	9306      	str	r3, [sp, #24]
  404cec:	e763      	b.n	404bb6 <_dtoa_r+0x516>
  404cee:	4641      	mov	r1, r8
  404cf0:	4648      	mov	r0, r9
  404cf2:	f001 ff6d 	bl	406bd0 <__mcmp>
  404cf6:	2800      	cmp	r0, #0
  404cf8:	f6bf af73 	bge.w	404be2 <_dtoa_r+0x542>
  404cfc:	9f02      	ldr	r7, [sp, #8]
  404cfe:	4649      	mov	r1, r9
  404d00:	2300      	movs	r3, #0
  404d02:	220a      	movs	r2, #10
  404d04:	4620      	mov	r0, r4
  404d06:	3f01      	subs	r7, #1
  404d08:	9702      	str	r7, [sp, #8]
  404d0a:	f001 fd93 	bl	406834 <__multadd>
  404d0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404d10:	4681      	mov	r9, r0
  404d12:	2b00      	cmp	r3, #0
  404d14:	f040 83b6 	bne.w	405484 <_dtoa_r+0xde4>
  404d18:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404d1a:	2b00      	cmp	r3, #0
  404d1c:	f340 83bf 	ble.w	40549e <_dtoa_r+0xdfe>
  404d20:	930a      	str	r3, [sp, #40]	; 0x28
  404d22:	f8dd b010 	ldr.w	fp, [sp, #16]
  404d26:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404d28:	465d      	mov	r5, fp
  404d2a:	e002      	b.n	404d32 <_dtoa_r+0x692>
  404d2c:	f001 fd82 	bl	406834 <__multadd>
  404d30:	4681      	mov	r9, r0
  404d32:	4641      	mov	r1, r8
  404d34:	4648      	mov	r0, r9
  404d36:	f7ff fc1d 	bl	404574 <quorem>
  404d3a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  404d3e:	f805 ab01 	strb.w	sl, [r5], #1
  404d42:	eba5 030b 	sub.w	r3, r5, fp
  404d46:	42bb      	cmp	r3, r7
  404d48:	f04f 020a 	mov.w	r2, #10
  404d4c:	f04f 0300 	mov.w	r3, #0
  404d50:	4649      	mov	r1, r9
  404d52:	4620      	mov	r0, r4
  404d54:	dbea      	blt.n	404d2c <_dtoa_r+0x68c>
  404d56:	9b04      	ldr	r3, [sp, #16]
  404d58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404d5a:	2a01      	cmp	r2, #1
  404d5c:	bfac      	ite	ge
  404d5e:	189b      	addge	r3, r3, r2
  404d60:	3301      	addlt	r3, #1
  404d62:	461d      	mov	r5, r3
  404d64:	f04f 0b00 	mov.w	fp, #0
  404d68:	4649      	mov	r1, r9
  404d6a:	2201      	movs	r2, #1
  404d6c:	4620      	mov	r0, r4
  404d6e:	f001 fedd 	bl	406b2c <__lshift>
  404d72:	4641      	mov	r1, r8
  404d74:	4681      	mov	r9, r0
  404d76:	f001 ff2b 	bl	406bd0 <__mcmp>
  404d7a:	2800      	cmp	r0, #0
  404d7c:	f340 823d 	ble.w	4051fa <_dtoa_r+0xb5a>
  404d80:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  404d84:	9904      	ldr	r1, [sp, #16]
  404d86:	1e6b      	subs	r3, r5, #1
  404d88:	e004      	b.n	404d94 <_dtoa_r+0x6f4>
  404d8a:	428b      	cmp	r3, r1
  404d8c:	f000 81ae 	beq.w	4050ec <_dtoa_r+0xa4c>
  404d90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  404d94:	2a39      	cmp	r2, #57	; 0x39
  404d96:	f103 0501 	add.w	r5, r3, #1
  404d9a:	d0f6      	beq.n	404d8a <_dtoa_r+0x6ea>
  404d9c:	3201      	adds	r2, #1
  404d9e:	701a      	strb	r2, [r3, #0]
  404da0:	4641      	mov	r1, r8
  404da2:	4620      	mov	r0, r4
  404da4:	f001 fd3c 	bl	406820 <_Bfree>
  404da8:	2e00      	cmp	r6, #0
  404daa:	f43f ae3d 	beq.w	404a28 <_dtoa_r+0x388>
  404dae:	f1bb 0f00 	cmp.w	fp, #0
  404db2:	d005      	beq.n	404dc0 <_dtoa_r+0x720>
  404db4:	45b3      	cmp	fp, r6
  404db6:	d003      	beq.n	404dc0 <_dtoa_r+0x720>
  404db8:	4659      	mov	r1, fp
  404dba:	4620      	mov	r0, r4
  404dbc:	f001 fd30 	bl	406820 <_Bfree>
  404dc0:	4631      	mov	r1, r6
  404dc2:	4620      	mov	r0, r4
  404dc4:	f001 fd2c 	bl	406820 <_Bfree>
  404dc8:	e62e      	b.n	404a28 <_dtoa_r+0x388>
  404dca:	2300      	movs	r3, #0
  404dcc:	930b      	str	r3, [sp, #44]	; 0x2c
  404dce:	9b02      	ldr	r3, [sp, #8]
  404dd0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404dd2:	4413      	add	r3, r2
  404dd4:	930f      	str	r3, [sp, #60]	; 0x3c
  404dd6:	3301      	adds	r3, #1
  404dd8:	2b01      	cmp	r3, #1
  404dda:	461f      	mov	r7, r3
  404ddc:	461e      	mov	r6, r3
  404dde:	930a      	str	r3, [sp, #40]	; 0x28
  404de0:	bfb8      	it	lt
  404de2:	2701      	movlt	r7, #1
  404de4:	2100      	movs	r1, #0
  404de6:	2f17      	cmp	r7, #23
  404de8:	6461      	str	r1, [r4, #68]	; 0x44
  404dea:	d90a      	bls.n	404e02 <_dtoa_r+0x762>
  404dec:	2201      	movs	r2, #1
  404dee:	2304      	movs	r3, #4
  404df0:	005b      	lsls	r3, r3, #1
  404df2:	f103 0014 	add.w	r0, r3, #20
  404df6:	4287      	cmp	r7, r0
  404df8:	4611      	mov	r1, r2
  404dfa:	f102 0201 	add.w	r2, r2, #1
  404dfe:	d2f7      	bcs.n	404df0 <_dtoa_r+0x750>
  404e00:	6461      	str	r1, [r4, #68]	; 0x44
  404e02:	4620      	mov	r0, r4
  404e04:	f001 fce6 	bl	4067d4 <_Balloc>
  404e08:	2e0e      	cmp	r6, #14
  404e0a:	9004      	str	r0, [sp, #16]
  404e0c:	6420      	str	r0, [r4, #64]	; 0x40
  404e0e:	f63f ad41 	bhi.w	404894 <_dtoa_r+0x1f4>
  404e12:	2d00      	cmp	r5, #0
  404e14:	f43f ad3e 	beq.w	404894 <_dtoa_r+0x1f4>
  404e18:	9902      	ldr	r1, [sp, #8]
  404e1a:	2900      	cmp	r1, #0
  404e1c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  404e20:	f340 8202 	ble.w	405228 <_dtoa_r+0xb88>
  404e24:	4bb8      	ldr	r3, [pc, #736]	; (405108 <_dtoa_r+0xa68>)
  404e26:	f001 020f 	and.w	r2, r1, #15
  404e2a:	110d      	asrs	r5, r1, #4
  404e2c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404e30:	06e9      	lsls	r1, r5, #27
  404e32:	e9d3 6700 	ldrd	r6, r7, [r3]
  404e36:	f140 81ae 	bpl.w	405196 <_dtoa_r+0xaf6>
  404e3a:	4bb4      	ldr	r3, [pc, #720]	; (40510c <_dtoa_r+0xa6c>)
  404e3c:	4650      	mov	r0, sl
  404e3e:	4659      	mov	r1, fp
  404e40:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  404e44:	f002 ff1a 	bl	407c7c <__aeabi_ddiv>
  404e48:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  404e4c:	f005 050f 	and.w	r5, r5, #15
  404e50:	f04f 0a03 	mov.w	sl, #3
  404e54:	b18d      	cbz	r5, 404e7a <_dtoa_r+0x7da>
  404e56:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40510c <_dtoa_r+0xa6c>
  404e5a:	07ea      	lsls	r2, r5, #31
  404e5c:	d509      	bpl.n	404e72 <_dtoa_r+0x7d2>
  404e5e:	4630      	mov	r0, r6
  404e60:	4639      	mov	r1, r7
  404e62:	e9d8 2300 	ldrd	r2, r3, [r8]
  404e66:	f002 fddf 	bl	407a28 <__aeabi_dmul>
  404e6a:	f10a 0a01 	add.w	sl, sl, #1
  404e6e:	4606      	mov	r6, r0
  404e70:	460f      	mov	r7, r1
  404e72:	106d      	asrs	r5, r5, #1
  404e74:	f108 0808 	add.w	r8, r8, #8
  404e78:	d1ef      	bne.n	404e5a <_dtoa_r+0x7ba>
  404e7a:	463b      	mov	r3, r7
  404e7c:	4632      	mov	r2, r6
  404e7e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404e82:	f002 fefb 	bl	407c7c <__aeabi_ddiv>
  404e86:	4607      	mov	r7, r0
  404e88:	4688      	mov	r8, r1
  404e8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404e8c:	b143      	cbz	r3, 404ea0 <_dtoa_r+0x800>
  404e8e:	2200      	movs	r2, #0
  404e90:	4b9f      	ldr	r3, [pc, #636]	; (405110 <_dtoa_r+0xa70>)
  404e92:	4638      	mov	r0, r7
  404e94:	4641      	mov	r1, r8
  404e96:	f003 f839 	bl	407f0c <__aeabi_dcmplt>
  404e9a:	2800      	cmp	r0, #0
  404e9c:	f040 8286 	bne.w	4053ac <_dtoa_r+0xd0c>
  404ea0:	4650      	mov	r0, sl
  404ea2:	f002 fd5b 	bl	40795c <__aeabi_i2d>
  404ea6:	463a      	mov	r2, r7
  404ea8:	4643      	mov	r3, r8
  404eaa:	f002 fdbd 	bl	407a28 <__aeabi_dmul>
  404eae:	4b99      	ldr	r3, [pc, #612]	; (405114 <_dtoa_r+0xa74>)
  404eb0:	2200      	movs	r2, #0
  404eb2:	f002 fc07 	bl	4076c4 <__adddf3>
  404eb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404eb8:	4605      	mov	r5, r0
  404eba:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404ebe:	2b00      	cmp	r3, #0
  404ec0:	f000 813e 	beq.w	405140 <_dtoa_r+0xaa0>
  404ec4:	9b02      	ldr	r3, [sp, #8]
  404ec6:	9315      	str	r3, [sp, #84]	; 0x54
  404ec8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404eca:	9312      	str	r3, [sp, #72]	; 0x48
  404ecc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404ece:	2b00      	cmp	r3, #0
  404ed0:	f000 81fa 	beq.w	4052c8 <_dtoa_r+0xc28>
  404ed4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404ed6:	4b8c      	ldr	r3, [pc, #560]	; (405108 <_dtoa_r+0xa68>)
  404ed8:	498f      	ldr	r1, [pc, #572]	; (405118 <_dtoa_r+0xa78>)
  404eda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404ede:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  404ee2:	2000      	movs	r0, #0
  404ee4:	f002 feca 	bl	407c7c <__aeabi_ddiv>
  404ee8:	462a      	mov	r2, r5
  404eea:	4633      	mov	r3, r6
  404eec:	f002 fbe8 	bl	4076c0 <__aeabi_dsub>
  404ef0:	4682      	mov	sl, r0
  404ef2:	468b      	mov	fp, r1
  404ef4:	4638      	mov	r0, r7
  404ef6:	4641      	mov	r1, r8
  404ef8:	f003 f846 	bl	407f88 <__aeabi_d2iz>
  404efc:	4605      	mov	r5, r0
  404efe:	f002 fd2d 	bl	40795c <__aeabi_i2d>
  404f02:	4602      	mov	r2, r0
  404f04:	460b      	mov	r3, r1
  404f06:	4638      	mov	r0, r7
  404f08:	4641      	mov	r1, r8
  404f0a:	f002 fbd9 	bl	4076c0 <__aeabi_dsub>
  404f0e:	3530      	adds	r5, #48	; 0x30
  404f10:	fa5f f885 	uxtb.w	r8, r5
  404f14:	9d04      	ldr	r5, [sp, #16]
  404f16:	4606      	mov	r6, r0
  404f18:	460f      	mov	r7, r1
  404f1a:	f885 8000 	strb.w	r8, [r5]
  404f1e:	4602      	mov	r2, r0
  404f20:	460b      	mov	r3, r1
  404f22:	4650      	mov	r0, sl
  404f24:	4659      	mov	r1, fp
  404f26:	3501      	adds	r5, #1
  404f28:	f003 f80e 	bl	407f48 <__aeabi_dcmpgt>
  404f2c:	2800      	cmp	r0, #0
  404f2e:	d154      	bne.n	404fda <_dtoa_r+0x93a>
  404f30:	4632      	mov	r2, r6
  404f32:	463b      	mov	r3, r7
  404f34:	2000      	movs	r0, #0
  404f36:	4976      	ldr	r1, [pc, #472]	; (405110 <_dtoa_r+0xa70>)
  404f38:	f002 fbc2 	bl	4076c0 <__aeabi_dsub>
  404f3c:	4602      	mov	r2, r0
  404f3e:	460b      	mov	r3, r1
  404f40:	4650      	mov	r0, sl
  404f42:	4659      	mov	r1, fp
  404f44:	f003 f800 	bl	407f48 <__aeabi_dcmpgt>
  404f48:	2800      	cmp	r0, #0
  404f4a:	f040 8270 	bne.w	40542e <_dtoa_r+0xd8e>
  404f4e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404f50:	2a01      	cmp	r2, #1
  404f52:	f000 8111 	beq.w	405178 <_dtoa_r+0xad8>
  404f56:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404f58:	9a04      	ldr	r2, [sp, #16]
  404f5a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404f5e:	4413      	add	r3, r2
  404f60:	4699      	mov	r9, r3
  404f62:	e00d      	b.n	404f80 <_dtoa_r+0x8e0>
  404f64:	2000      	movs	r0, #0
  404f66:	496a      	ldr	r1, [pc, #424]	; (405110 <_dtoa_r+0xa70>)
  404f68:	f002 fbaa 	bl	4076c0 <__aeabi_dsub>
  404f6c:	4652      	mov	r2, sl
  404f6e:	465b      	mov	r3, fp
  404f70:	f002 ffcc 	bl	407f0c <__aeabi_dcmplt>
  404f74:	2800      	cmp	r0, #0
  404f76:	f040 8258 	bne.w	40542a <_dtoa_r+0xd8a>
  404f7a:	454d      	cmp	r5, r9
  404f7c:	f000 80fa 	beq.w	405174 <_dtoa_r+0xad4>
  404f80:	4650      	mov	r0, sl
  404f82:	4659      	mov	r1, fp
  404f84:	2200      	movs	r2, #0
  404f86:	4b65      	ldr	r3, [pc, #404]	; (40511c <_dtoa_r+0xa7c>)
  404f88:	f002 fd4e 	bl	407a28 <__aeabi_dmul>
  404f8c:	2200      	movs	r2, #0
  404f8e:	4b63      	ldr	r3, [pc, #396]	; (40511c <_dtoa_r+0xa7c>)
  404f90:	4682      	mov	sl, r0
  404f92:	468b      	mov	fp, r1
  404f94:	4630      	mov	r0, r6
  404f96:	4639      	mov	r1, r7
  404f98:	f002 fd46 	bl	407a28 <__aeabi_dmul>
  404f9c:	460f      	mov	r7, r1
  404f9e:	4606      	mov	r6, r0
  404fa0:	f002 fff2 	bl	407f88 <__aeabi_d2iz>
  404fa4:	4680      	mov	r8, r0
  404fa6:	f002 fcd9 	bl	40795c <__aeabi_i2d>
  404faa:	4602      	mov	r2, r0
  404fac:	460b      	mov	r3, r1
  404fae:	4630      	mov	r0, r6
  404fb0:	4639      	mov	r1, r7
  404fb2:	f002 fb85 	bl	4076c0 <__aeabi_dsub>
  404fb6:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404fba:	fa5f f888 	uxtb.w	r8, r8
  404fbe:	4652      	mov	r2, sl
  404fc0:	465b      	mov	r3, fp
  404fc2:	f805 8b01 	strb.w	r8, [r5], #1
  404fc6:	4606      	mov	r6, r0
  404fc8:	460f      	mov	r7, r1
  404fca:	f002 ff9f 	bl	407f0c <__aeabi_dcmplt>
  404fce:	4632      	mov	r2, r6
  404fd0:	463b      	mov	r3, r7
  404fd2:	2800      	cmp	r0, #0
  404fd4:	d0c6      	beq.n	404f64 <_dtoa_r+0x8c4>
  404fd6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404fda:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404fdc:	9302      	str	r3, [sp, #8]
  404fde:	e523      	b.n	404a28 <_dtoa_r+0x388>
  404fe0:	2300      	movs	r3, #0
  404fe2:	930b      	str	r3, [sp, #44]	; 0x2c
  404fe4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404fe6:	2b00      	cmp	r3, #0
  404fe8:	f340 80dc 	ble.w	4051a4 <_dtoa_r+0xb04>
  404fec:	461f      	mov	r7, r3
  404fee:	461e      	mov	r6, r3
  404ff0:	930f      	str	r3, [sp, #60]	; 0x3c
  404ff2:	930a      	str	r3, [sp, #40]	; 0x28
  404ff4:	e6f6      	b.n	404de4 <_dtoa_r+0x744>
  404ff6:	2301      	movs	r3, #1
  404ff8:	930b      	str	r3, [sp, #44]	; 0x2c
  404ffa:	e7f3      	b.n	404fe4 <_dtoa_r+0x944>
  404ffc:	f1ba 0f00 	cmp.w	sl, #0
  405000:	f47f ada8 	bne.w	404b54 <_dtoa_r+0x4b4>
  405004:	f3cb 0313 	ubfx	r3, fp, #0, #20
  405008:	2b00      	cmp	r3, #0
  40500a:	f47f adba 	bne.w	404b82 <_dtoa_r+0x4e2>
  40500e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  405012:	0d3f      	lsrs	r7, r7, #20
  405014:	053f      	lsls	r7, r7, #20
  405016:	2f00      	cmp	r7, #0
  405018:	f000 820d 	beq.w	405436 <_dtoa_r+0xd96>
  40501c:	9b08      	ldr	r3, [sp, #32]
  40501e:	3301      	adds	r3, #1
  405020:	9308      	str	r3, [sp, #32]
  405022:	9b06      	ldr	r3, [sp, #24]
  405024:	3301      	adds	r3, #1
  405026:	9306      	str	r3, [sp, #24]
  405028:	2301      	movs	r3, #1
  40502a:	930c      	str	r3, [sp, #48]	; 0x30
  40502c:	e5ab      	b.n	404b86 <_dtoa_r+0x4e6>
  40502e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405030:	2b00      	cmp	r3, #0
  405032:	f73f ac42 	bgt.w	4048ba <_dtoa_r+0x21a>
  405036:	f040 8221 	bne.w	40547c <_dtoa_r+0xddc>
  40503a:	2200      	movs	r2, #0
  40503c:	4b38      	ldr	r3, [pc, #224]	; (405120 <_dtoa_r+0xa80>)
  40503e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405042:	f002 fcf1 	bl	407a28 <__aeabi_dmul>
  405046:	4652      	mov	r2, sl
  405048:	465b      	mov	r3, fp
  40504a:	f002 ff73 	bl	407f34 <__aeabi_dcmpge>
  40504e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  405052:	4646      	mov	r6, r8
  405054:	2800      	cmp	r0, #0
  405056:	d041      	beq.n	4050dc <_dtoa_r+0xa3c>
  405058:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40505a:	9d04      	ldr	r5, [sp, #16]
  40505c:	43db      	mvns	r3, r3
  40505e:	9302      	str	r3, [sp, #8]
  405060:	4641      	mov	r1, r8
  405062:	4620      	mov	r0, r4
  405064:	f001 fbdc 	bl	406820 <_Bfree>
  405068:	2e00      	cmp	r6, #0
  40506a:	f43f acdd 	beq.w	404a28 <_dtoa_r+0x388>
  40506e:	e6a7      	b.n	404dc0 <_dtoa_r+0x720>
  405070:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405072:	4649      	mov	r1, r9
  405074:	4620      	mov	r0, r4
  405076:	f001 fd09 	bl	406a8c <__pow5mult>
  40507a:	4681      	mov	r9, r0
  40507c:	e558      	b.n	404b30 <_dtoa_r+0x490>
  40507e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405080:	2a00      	cmp	r2, #0
  405082:	f000 8187 	beq.w	405394 <_dtoa_r+0xcf4>
  405086:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40508a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40508c:	9d08      	ldr	r5, [sp, #32]
  40508e:	e4f2      	b.n	404a76 <_dtoa_r+0x3d6>
  405090:	f1ba 0f00 	cmp.w	sl, #0
  405094:	f47f ad75 	bne.w	404b82 <_dtoa_r+0x4e2>
  405098:	e7b4      	b.n	405004 <_dtoa_r+0x964>
  40509a:	f001 fbcb 	bl	406834 <__multadd>
  40509e:	4647      	mov	r7, r8
  4050a0:	4606      	mov	r6, r0
  4050a2:	4683      	mov	fp, r0
  4050a4:	e5be      	b.n	404c24 <_dtoa_r+0x584>
  4050a6:	4601      	mov	r1, r0
  4050a8:	4620      	mov	r0, r4
  4050aa:	9306      	str	r3, [sp, #24]
  4050ac:	f001 fbb8 	bl	406820 <_Bfree>
  4050b0:	2201      	movs	r2, #1
  4050b2:	9b06      	ldr	r3, [sp, #24]
  4050b4:	e5e0      	b.n	404c78 <_dtoa_r+0x5d8>
  4050b6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4050b8:	2b02      	cmp	r3, #2
  4050ba:	f77f ad96 	ble.w	404bea <_dtoa_r+0x54a>
  4050be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4050c0:	2b00      	cmp	r3, #0
  4050c2:	d1c9      	bne.n	405058 <_dtoa_r+0x9b8>
  4050c4:	4641      	mov	r1, r8
  4050c6:	2205      	movs	r2, #5
  4050c8:	4620      	mov	r0, r4
  4050ca:	f001 fbb3 	bl	406834 <__multadd>
  4050ce:	4601      	mov	r1, r0
  4050d0:	4680      	mov	r8, r0
  4050d2:	4648      	mov	r0, r9
  4050d4:	f001 fd7c 	bl	406bd0 <__mcmp>
  4050d8:	2800      	cmp	r0, #0
  4050da:	ddbd      	ble.n	405058 <_dtoa_r+0x9b8>
  4050dc:	9a02      	ldr	r2, [sp, #8]
  4050de:	9904      	ldr	r1, [sp, #16]
  4050e0:	2331      	movs	r3, #49	; 0x31
  4050e2:	3201      	adds	r2, #1
  4050e4:	9202      	str	r2, [sp, #8]
  4050e6:	700b      	strb	r3, [r1, #0]
  4050e8:	1c4d      	adds	r5, r1, #1
  4050ea:	e7b9      	b.n	405060 <_dtoa_r+0x9c0>
  4050ec:	9a02      	ldr	r2, [sp, #8]
  4050ee:	3201      	adds	r2, #1
  4050f0:	9202      	str	r2, [sp, #8]
  4050f2:	9a04      	ldr	r2, [sp, #16]
  4050f4:	2331      	movs	r3, #49	; 0x31
  4050f6:	7013      	strb	r3, [r2, #0]
  4050f8:	e652      	b.n	404da0 <_dtoa_r+0x700>
  4050fa:	2301      	movs	r3, #1
  4050fc:	930b      	str	r3, [sp, #44]	; 0x2c
  4050fe:	e666      	b.n	404dce <_dtoa_r+0x72e>
  405100:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405104:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405106:	e48f      	b.n	404a28 <_dtoa_r+0x388>
  405108:	00408c88 	.word	0x00408c88
  40510c:	00408c60 	.word	0x00408c60
  405110:	3ff00000 	.word	0x3ff00000
  405114:	401c0000 	.word	0x401c0000
  405118:	3fe00000 	.word	0x3fe00000
  40511c:	40240000 	.word	0x40240000
  405120:	40140000 	.word	0x40140000
  405124:	4650      	mov	r0, sl
  405126:	f002 fc19 	bl	40795c <__aeabi_i2d>
  40512a:	463a      	mov	r2, r7
  40512c:	4643      	mov	r3, r8
  40512e:	f002 fc7b 	bl	407a28 <__aeabi_dmul>
  405132:	2200      	movs	r2, #0
  405134:	4bc1      	ldr	r3, [pc, #772]	; (40543c <_dtoa_r+0xd9c>)
  405136:	f002 fac5 	bl	4076c4 <__adddf3>
  40513a:	4605      	mov	r5, r0
  40513c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405140:	4641      	mov	r1, r8
  405142:	2200      	movs	r2, #0
  405144:	4bbe      	ldr	r3, [pc, #760]	; (405440 <_dtoa_r+0xda0>)
  405146:	4638      	mov	r0, r7
  405148:	f002 faba 	bl	4076c0 <__aeabi_dsub>
  40514c:	462a      	mov	r2, r5
  40514e:	4633      	mov	r3, r6
  405150:	4682      	mov	sl, r0
  405152:	468b      	mov	fp, r1
  405154:	f002 fef8 	bl	407f48 <__aeabi_dcmpgt>
  405158:	4680      	mov	r8, r0
  40515a:	2800      	cmp	r0, #0
  40515c:	f040 8110 	bne.w	405380 <_dtoa_r+0xce0>
  405160:	462a      	mov	r2, r5
  405162:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  405166:	4650      	mov	r0, sl
  405168:	4659      	mov	r1, fp
  40516a:	f002 fecf 	bl	407f0c <__aeabi_dcmplt>
  40516e:	b118      	cbz	r0, 405178 <_dtoa_r+0xad8>
  405170:	4646      	mov	r6, r8
  405172:	e771      	b.n	405058 <_dtoa_r+0x9b8>
  405174:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405178:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40517c:	f7ff bb8a 	b.w	404894 <_dtoa_r+0x1f4>
  405180:	9804      	ldr	r0, [sp, #16]
  405182:	f7ff babb 	b.w	4046fc <_dtoa_r+0x5c>
  405186:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405188:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40518a:	970c      	str	r7, [sp, #48]	; 0x30
  40518c:	1afb      	subs	r3, r7, r3
  40518e:	441a      	add	r2, r3
  405190:	920d      	str	r2, [sp, #52]	; 0x34
  405192:	2700      	movs	r7, #0
  405194:	e469      	b.n	404a6a <_dtoa_r+0x3ca>
  405196:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40519a:	f04f 0a02 	mov.w	sl, #2
  40519e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  4051a2:	e657      	b.n	404e54 <_dtoa_r+0x7b4>
  4051a4:	2100      	movs	r1, #0
  4051a6:	2301      	movs	r3, #1
  4051a8:	6461      	str	r1, [r4, #68]	; 0x44
  4051aa:	4620      	mov	r0, r4
  4051ac:	9325      	str	r3, [sp, #148]	; 0x94
  4051ae:	f001 fb11 	bl	4067d4 <_Balloc>
  4051b2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4051b4:	9004      	str	r0, [sp, #16]
  4051b6:	6420      	str	r0, [r4, #64]	; 0x40
  4051b8:	930a      	str	r3, [sp, #40]	; 0x28
  4051ba:	930f      	str	r3, [sp, #60]	; 0x3c
  4051bc:	e629      	b.n	404e12 <_dtoa_r+0x772>
  4051be:	2a00      	cmp	r2, #0
  4051c0:	46d0      	mov	r8, sl
  4051c2:	f8cd b018 	str.w	fp, [sp, #24]
  4051c6:	469a      	mov	sl, r3
  4051c8:	dd11      	ble.n	4051ee <_dtoa_r+0xb4e>
  4051ca:	4649      	mov	r1, r9
  4051cc:	2201      	movs	r2, #1
  4051ce:	4620      	mov	r0, r4
  4051d0:	f001 fcac 	bl	406b2c <__lshift>
  4051d4:	4641      	mov	r1, r8
  4051d6:	4681      	mov	r9, r0
  4051d8:	f001 fcfa 	bl	406bd0 <__mcmp>
  4051dc:	2800      	cmp	r0, #0
  4051de:	f340 8146 	ble.w	40546e <_dtoa_r+0xdce>
  4051e2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4051e6:	f000 8106 	beq.w	4053f6 <_dtoa_r+0xd56>
  4051ea:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4051ee:	46b3      	mov	fp, r6
  4051f0:	f887 a000 	strb.w	sl, [r7]
  4051f4:	1c7d      	adds	r5, r7, #1
  4051f6:	9e06      	ldr	r6, [sp, #24]
  4051f8:	e5d2      	b.n	404da0 <_dtoa_r+0x700>
  4051fa:	d104      	bne.n	405206 <_dtoa_r+0xb66>
  4051fc:	f01a 0f01 	tst.w	sl, #1
  405200:	d001      	beq.n	405206 <_dtoa_r+0xb66>
  405202:	e5bd      	b.n	404d80 <_dtoa_r+0x6e0>
  405204:	4615      	mov	r5, r2
  405206:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40520a:	2b30      	cmp	r3, #48	; 0x30
  40520c:	f105 32ff 	add.w	r2, r5, #4294967295
  405210:	d0f8      	beq.n	405204 <_dtoa_r+0xb64>
  405212:	e5c5      	b.n	404da0 <_dtoa_r+0x700>
  405214:	9904      	ldr	r1, [sp, #16]
  405216:	2230      	movs	r2, #48	; 0x30
  405218:	700a      	strb	r2, [r1, #0]
  40521a:	9a02      	ldr	r2, [sp, #8]
  40521c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405220:	3201      	adds	r2, #1
  405222:	9202      	str	r2, [sp, #8]
  405224:	f7ff bbfc 	b.w	404a20 <_dtoa_r+0x380>
  405228:	f000 80bb 	beq.w	4053a2 <_dtoa_r+0xd02>
  40522c:	9b02      	ldr	r3, [sp, #8]
  40522e:	425d      	negs	r5, r3
  405230:	4b84      	ldr	r3, [pc, #528]	; (405444 <_dtoa_r+0xda4>)
  405232:	f005 020f 	and.w	r2, r5, #15
  405236:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40523a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40523e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  405242:	f002 fbf1 	bl	407a28 <__aeabi_dmul>
  405246:	112d      	asrs	r5, r5, #4
  405248:	4607      	mov	r7, r0
  40524a:	4688      	mov	r8, r1
  40524c:	f000 812c 	beq.w	4054a8 <_dtoa_r+0xe08>
  405250:	4e7d      	ldr	r6, [pc, #500]	; (405448 <_dtoa_r+0xda8>)
  405252:	f04f 0a02 	mov.w	sl, #2
  405256:	07eb      	lsls	r3, r5, #31
  405258:	d509      	bpl.n	40526e <_dtoa_r+0xbce>
  40525a:	4638      	mov	r0, r7
  40525c:	4641      	mov	r1, r8
  40525e:	e9d6 2300 	ldrd	r2, r3, [r6]
  405262:	f002 fbe1 	bl	407a28 <__aeabi_dmul>
  405266:	f10a 0a01 	add.w	sl, sl, #1
  40526a:	4607      	mov	r7, r0
  40526c:	4688      	mov	r8, r1
  40526e:	106d      	asrs	r5, r5, #1
  405270:	f106 0608 	add.w	r6, r6, #8
  405274:	d1ef      	bne.n	405256 <_dtoa_r+0xbb6>
  405276:	e608      	b.n	404e8a <_dtoa_r+0x7ea>
  405278:	6871      	ldr	r1, [r6, #4]
  40527a:	4620      	mov	r0, r4
  40527c:	f001 faaa 	bl	4067d4 <_Balloc>
  405280:	6933      	ldr	r3, [r6, #16]
  405282:	3302      	adds	r3, #2
  405284:	009a      	lsls	r2, r3, #2
  405286:	4605      	mov	r5, r0
  405288:	f106 010c 	add.w	r1, r6, #12
  40528c:	300c      	adds	r0, #12
  40528e:	f001 f997 	bl	4065c0 <memcpy>
  405292:	4629      	mov	r1, r5
  405294:	2201      	movs	r2, #1
  405296:	4620      	mov	r0, r4
  405298:	f001 fc48 	bl	406b2c <__lshift>
  40529c:	9006      	str	r0, [sp, #24]
  40529e:	e4b5      	b.n	404c0c <_dtoa_r+0x56c>
  4052a0:	2b39      	cmp	r3, #57	; 0x39
  4052a2:	f8cd b018 	str.w	fp, [sp, #24]
  4052a6:	46d0      	mov	r8, sl
  4052a8:	f000 80a5 	beq.w	4053f6 <_dtoa_r+0xd56>
  4052ac:	f103 0a01 	add.w	sl, r3, #1
  4052b0:	46b3      	mov	fp, r6
  4052b2:	f887 a000 	strb.w	sl, [r7]
  4052b6:	1c7d      	adds	r5, r7, #1
  4052b8:	9e06      	ldr	r6, [sp, #24]
  4052ba:	e571      	b.n	404da0 <_dtoa_r+0x700>
  4052bc:	465a      	mov	r2, fp
  4052be:	46d0      	mov	r8, sl
  4052c0:	46b3      	mov	fp, r6
  4052c2:	469a      	mov	sl, r3
  4052c4:	4616      	mov	r6, r2
  4052c6:	e54f      	b.n	404d68 <_dtoa_r+0x6c8>
  4052c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4052ca:	495e      	ldr	r1, [pc, #376]	; (405444 <_dtoa_r+0xda4>)
  4052cc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4052d0:	462a      	mov	r2, r5
  4052d2:	4633      	mov	r3, r6
  4052d4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  4052d8:	f002 fba6 	bl	407a28 <__aeabi_dmul>
  4052dc:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4052e0:	4638      	mov	r0, r7
  4052e2:	4641      	mov	r1, r8
  4052e4:	f002 fe50 	bl	407f88 <__aeabi_d2iz>
  4052e8:	4605      	mov	r5, r0
  4052ea:	f002 fb37 	bl	40795c <__aeabi_i2d>
  4052ee:	460b      	mov	r3, r1
  4052f0:	4602      	mov	r2, r0
  4052f2:	4641      	mov	r1, r8
  4052f4:	4638      	mov	r0, r7
  4052f6:	f002 f9e3 	bl	4076c0 <__aeabi_dsub>
  4052fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4052fc:	460f      	mov	r7, r1
  4052fe:	9904      	ldr	r1, [sp, #16]
  405300:	3530      	adds	r5, #48	; 0x30
  405302:	2b01      	cmp	r3, #1
  405304:	700d      	strb	r5, [r1, #0]
  405306:	4606      	mov	r6, r0
  405308:	f101 0501 	add.w	r5, r1, #1
  40530c:	d026      	beq.n	40535c <_dtoa_r+0xcbc>
  40530e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405310:	9a04      	ldr	r2, [sp, #16]
  405312:	f8df b13c 	ldr.w	fp, [pc, #316]	; 405450 <_dtoa_r+0xdb0>
  405316:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40531a:	4413      	add	r3, r2
  40531c:	f04f 0a00 	mov.w	sl, #0
  405320:	4699      	mov	r9, r3
  405322:	4652      	mov	r2, sl
  405324:	465b      	mov	r3, fp
  405326:	4630      	mov	r0, r6
  405328:	4639      	mov	r1, r7
  40532a:	f002 fb7d 	bl	407a28 <__aeabi_dmul>
  40532e:	460f      	mov	r7, r1
  405330:	4606      	mov	r6, r0
  405332:	f002 fe29 	bl	407f88 <__aeabi_d2iz>
  405336:	4680      	mov	r8, r0
  405338:	f002 fb10 	bl	40795c <__aeabi_i2d>
  40533c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405340:	4602      	mov	r2, r0
  405342:	460b      	mov	r3, r1
  405344:	4630      	mov	r0, r6
  405346:	4639      	mov	r1, r7
  405348:	f002 f9ba 	bl	4076c0 <__aeabi_dsub>
  40534c:	f805 8b01 	strb.w	r8, [r5], #1
  405350:	454d      	cmp	r5, r9
  405352:	4606      	mov	r6, r0
  405354:	460f      	mov	r7, r1
  405356:	d1e4      	bne.n	405322 <_dtoa_r+0xc82>
  405358:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40535c:	4b3b      	ldr	r3, [pc, #236]	; (40544c <_dtoa_r+0xdac>)
  40535e:	2200      	movs	r2, #0
  405360:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  405364:	f002 f9ae 	bl	4076c4 <__adddf3>
  405368:	4632      	mov	r2, r6
  40536a:	463b      	mov	r3, r7
  40536c:	f002 fdce 	bl	407f0c <__aeabi_dcmplt>
  405370:	2800      	cmp	r0, #0
  405372:	d046      	beq.n	405402 <_dtoa_r+0xd62>
  405374:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405376:	9302      	str	r3, [sp, #8]
  405378:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40537c:	f7ff bb43 	b.w	404a06 <_dtoa_r+0x366>
  405380:	f04f 0800 	mov.w	r8, #0
  405384:	4646      	mov	r6, r8
  405386:	e6a9      	b.n	4050dc <_dtoa_r+0xa3c>
  405388:	9b08      	ldr	r3, [sp, #32]
  40538a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40538c:	1a9d      	subs	r5, r3, r2
  40538e:	2300      	movs	r3, #0
  405390:	f7ff bb71 	b.w	404a76 <_dtoa_r+0x3d6>
  405394:	9b18      	ldr	r3, [sp, #96]	; 0x60
  405396:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405398:	9d08      	ldr	r5, [sp, #32]
  40539a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40539e:	f7ff bb6a 	b.w	404a76 <_dtoa_r+0x3d6>
  4053a2:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  4053a6:	f04f 0a02 	mov.w	sl, #2
  4053aa:	e56e      	b.n	404e8a <_dtoa_r+0x7ea>
  4053ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4053ae:	2b00      	cmp	r3, #0
  4053b0:	f43f aeb8 	beq.w	405124 <_dtoa_r+0xa84>
  4053b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4053b6:	2b00      	cmp	r3, #0
  4053b8:	f77f aede 	ble.w	405178 <_dtoa_r+0xad8>
  4053bc:	2200      	movs	r2, #0
  4053be:	4b24      	ldr	r3, [pc, #144]	; (405450 <_dtoa_r+0xdb0>)
  4053c0:	4638      	mov	r0, r7
  4053c2:	4641      	mov	r1, r8
  4053c4:	f002 fb30 	bl	407a28 <__aeabi_dmul>
  4053c8:	4607      	mov	r7, r0
  4053ca:	4688      	mov	r8, r1
  4053cc:	f10a 0001 	add.w	r0, sl, #1
  4053d0:	f002 fac4 	bl	40795c <__aeabi_i2d>
  4053d4:	463a      	mov	r2, r7
  4053d6:	4643      	mov	r3, r8
  4053d8:	f002 fb26 	bl	407a28 <__aeabi_dmul>
  4053dc:	2200      	movs	r2, #0
  4053de:	4b17      	ldr	r3, [pc, #92]	; (40543c <_dtoa_r+0xd9c>)
  4053e0:	f002 f970 	bl	4076c4 <__adddf3>
  4053e4:	9a02      	ldr	r2, [sp, #8]
  4053e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4053e8:	9312      	str	r3, [sp, #72]	; 0x48
  4053ea:	3a01      	subs	r2, #1
  4053ec:	4605      	mov	r5, r0
  4053ee:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4053f2:	9215      	str	r2, [sp, #84]	; 0x54
  4053f4:	e56a      	b.n	404ecc <_dtoa_r+0x82c>
  4053f6:	2239      	movs	r2, #57	; 0x39
  4053f8:	46b3      	mov	fp, r6
  4053fa:	703a      	strb	r2, [r7, #0]
  4053fc:	9e06      	ldr	r6, [sp, #24]
  4053fe:	1c7d      	adds	r5, r7, #1
  405400:	e4c0      	b.n	404d84 <_dtoa_r+0x6e4>
  405402:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  405406:	2000      	movs	r0, #0
  405408:	4910      	ldr	r1, [pc, #64]	; (40544c <_dtoa_r+0xdac>)
  40540a:	f002 f959 	bl	4076c0 <__aeabi_dsub>
  40540e:	4632      	mov	r2, r6
  405410:	463b      	mov	r3, r7
  405412:	f002 fd99 	bl	407f48 <__aeabi_dcmpgt>
  405416:	b908      	cbnz	r0, 40541c <_dtoa_r+0xd7c>
  405418:	e6ae      	b.n	405178 <_dtoa_r+0xad8>
  40541a:	4615      	mov	r5, r2
  40541c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405420:	2b30      	cmp	r3, #48	; 0x30
  405422:	f105 32ff 	add.w	r2, r5, #4294967295
  405426:	d0f8      	beq.n	40541a <_dtoa_r+0xd7a>
  405428:	e5d7      	b.n	404fda <_dtoa_r+0x93a>
  40542a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40542e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405430:	9302      	str	r3, [sp, #8]
  405432:	f7ff bae8 	b.w	404a06 <_dtoa_r+0x366>
  405436:	970c      	str	r7, [sp, #48]	; 0x30
  405438:	f7ff bba5 	b.w	404b86 <_dtoa_r+0x4e6>
  40543c:	401c0000 	.word	0x401c0000
  405440:	40140000 	.word	0x40140000
  405444:	00408c88 	.word	0x00408c88
  405448:	00408c60 	.word	0x00408c60
  40544c:	3fe00000 	.word	0x3fe00000
  405450:	40240000 	.word	0x40240000
  405454:	2b39      	cmp	r3, #57	; 0x39
  405456:	f8cd b018 	str.w	fp, [sp, #24]
  40545a:	46d0      	mov	r8, sl
  40545c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405460:	469a      	mov	sl, r3
  405462:	d0c8      	beq.n	4053f6 <_dtoa_r+0xd56>
  405464:	f1bb 0f00 	cmp.w	fp, #0
  405468:	f73f aebf 	bgt.w	4051ea <_dtoa_r+0xb4a>
  40546c:	e6bf      	b.n	4051ee <_dtoa_r+0xb4e>
  40546e:	f47f aebe 	bne.w	4051ee <_dtoa_r+0xb4e>
  405472:	f01a 0f01 	tst.w	sl, #1
  405476:	f43f aeba 	beq.w	4051ee <_dtoa_r+0xb4e>
  40547a:	e6b2      	b.n	4051e2 <_dtoa_r+0xb42>
  40547c:	f04f 0800 	mov.w	r8, #0
  405480:	4646      	mov	r6, r8
  405482:	e5e9      	b.n	405058 <_dtoa_r+0x9b8>
  405484:	4631      	mov	r1, r6
  405486:	2300      	movs	r3, #0
  405488:	220a      	movs	r2, #10
  40548a:	4620      	mov	r0, r4
  40548c:	f001 f9d2 	bl	406834 <__multadd>
  405490:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405492:	2b00      	cmp	r3, #0
  405494:	4606      	mov	r6, r0
  405496:	dd0a      	ble.n	4054ae <_dtoa_r+0xe0e>
  405498:	930a      	str	r3, [sp, #40]	; 0x28
  40549a:	f7ff bbaa 	b.w	404bf2 <_dtoa_r+0x552>
  40549e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4054a0:	2b02      	cmp	r3, #2
  4054a2:	dc23      	bgt.n	4054ec <_dtoa_r+0xe4c>
  4054a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4054a6:	e43b      	b.n	404d20 <_dtoa_r+0x680>
  4054a8:	f04f 0a02 	mov.w	sl, #2
  4054ac:	e4ed      	b.n	404e8a <_dtoa_r+0x7ea>
  4054ae:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4054b0:	2b02      	cmp	r3, #2
  4054b2:	dc1b      	bgt.n	4054ec <_dtoa_r+0xe4c>
  4054b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4054b6:	e7ef      	b.n	405498 <_dtoa_r+0xdf8>
  4054b8:	2500      	movs	r5, #0
  4054ba:	6465      	str	r5, [r4, #68]	; 0x44
  4054bc:	4629      	mov	r1, r5
  4054be:	4620      	mov	r0, r4
  4054c0:	f001 f988 	bl	4067d4 <_Balloc>
  4054c4:	f04f 33ff 	mov.w	r3, #4294967295
  4054c8:	930a      	str	r3, [sp, #40]	; 0x28
  4054ca:	930f      	str	r3, [sp, #60]	; 0x3c
  4054cc:	2301      	movs	r3, #1
  4054ce:	9004      	str	r0, [sp, #16]
  4054d0:	9525      	str	r5, [sp, #148]	; 0x94
  4054d2:	6420      	str	r0, [r4, #64]	; 0x40
  4054d4:	930b      	str	r3, [sp, #44]	; 0x2c
  4054d6:	f7ff b9dd 	b.w	404894 <_dtoa_r+0x1f4>
  4054da:	2501      	movs	r5, #1
  4054dc:	f7ff b9a5 	b.w	40482a <_dtoa_r+0x18a>
  4054e0:	f43f ab69 	beq.w	404bb6 <_dtoa_r+0x516>
  4054e4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4054e8:	f7ff bbf9 	b.w	404cde <_dtoa_r+0x63e>
  4054ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4054ee:	930a      	str	r3, [sp, #40]	; 0x28
  4054f0:	e5e5      	b.n	4050be <_dtoa_r+0xa1e>
  4054f2:	bf00      	nop

004054f4 <__sflush_r>:
  4054f4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4054f8:	b29a      	uxth	r2, r3
  4054fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4054fe:	460d      	mov	r5, r1
  405500:	0711      	lsls	r1, r2, #28
  405502:	4680      	mov	r8, r0
  405504:	d43a      	bmi.n	40557c <__sflush_r+0x88>
  405506:	686a      	ldr	r2, [r5, #4]
  405508:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40550c:	2a00      	cmp	r2, #0
  40550e:	81ab      	strh	r3, [r5, #12]
  405510:	dd6f      	ble.n	4055f2 <__sflush_r+0xfe>
  405512:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405514:	2c00      	cmp	r4, #0
  405516:	d049      	beq.n	4055ac <__sflush_r+0xb8>
  405518:	2200      	movs	r2, #0
  40551a:	b29b      	uxth	r3, r3
  40551c:	f8d8 6000 	ldr.w	r6, [r8]
  405520:	f8c8 2000 	str.w	r2, [r8]
  405524:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  405528:	d067      	beq.n	4055fa <__sflush_r+0x106>
  40552a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40552c:	075f      	lsls	r7, r3, #29
  40552e:	d505      	bpl.n	40553c <__sflush_r+0x48>
  405530:	6869      	ldr	r1, [r5, #4]
  405532:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  405534:	1a52      	subs	r2, r2, r1
  405536:	b10b      	cbz	r3, 40553c <__sflush_r+0x48>
  405538:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40553a:	1ad2      	subs	r2, r2, r3
  40553c:	2300      	movs	r3, #0
  40553e:	69e9      	ldr	r1, [r5, #28]
  405540:	4640      	mov	r0, r8
  405542:	47a0      	blx	r4
  405544:	1c44      	adds	r4, r0, #1
  405546:	d03c      	beq.n	4055c2 <__sflush_r+0xce>
  405548:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40554c:	692a      	ldr	r2, [r5, #16]
  40554e:	602a      	str	r2, [r5, #0]
  405550:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405554:	2200      	movs	r2, #0
  405556:	81ab      	strh	r3, [r5, #12]
  405558:	04db      	lsls	r3, r3, #19
  40555a:	606a      	str	r2, [r5, #4]
  40555c:	d447      	bmi.n	4055ee <__sflush_r+0xfa>
  40555e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  405560:	f8c8 6000 	str.w	r6, [r8]
  405564:	b311      	cbz	r1, 4055ac <__sflush_r+0xb8>
  405566:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40556a:	4299      	cmp	r1, r3
  40556c:	d002      	beq.n	405574 <__sflush_r+0x80>
  40556e:	4640      	mov	r0, r8
  405570:	f000 f9de 	bl	405930 <_free_r>
  405574:	2000      	movs	r0, #0
  405576:	6328      	str	r0, [r5, #48]	; 0x30
  405578:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40557c:	692e      	ldr	r6, [r5, #16]
  40557e:	b1ae      	cbz	r6, 4055ac <__sflush_r+0xb8>
  405580:	682c      	ldr	r4, [r5, #0]
  405582:	602e      	str	r6, [r5, #0]
  405584:	0791      	lsls	r1, r2, #30
  405586:	bf0c      	ite	eq
  405588:	696b      	ldreq	r3, [r5, #20]
  40558a:	2300      	movne	r3, #0
  40558c:	1ba4      	subs	r4, r4, r6
  40558e:	60ab      	str	r3, [r5, #8]
  405590:	e00a      	b.n	4055a8 <__sflush_r+0xb4>
  405592:	4623      	mov	r3, r4
  405594:	4632      	mov	r2, r6
  405596:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  405598:	69e9      	ldr	r1, [r5, #28]
  40559a:	4640      	mov	r0, r8
  40559c:	47b8      	blx	r7
  40559e:	2800      	cmp	r0, #0
  4055a0:	eba4 0400 	sub.w	r4, r4, r0
  4055a4:	4406      	add	r6, r0
  4055a6:	dd04      	ble.n	4055b2 <__sflush_r+0xbe>
  4055a8:	2c00      	cmp	r4, #0
  4055aa:	dcf2      	bgt.n	405592 <__sflush_r+0x9e>
  4055ac:	2000      	movs	r0, #0
  4055ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4055b2:	89ab      	ldrh	r3, [r5, #12]
  4055b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4055b8:	81ab      	strh	r3, [r5, #12]
  4055ba:	f04f 30ff 	mov.w	r0, #4294967295
  4055be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4055c2:	f8d8 4000 	ldr.w	r4, [r8]
  4055c6:	2c1d      	cmp	r4, #29
  4055c8:	d8f3      	bhi.n	4055b2 <__sflush_r+0xbe>
  4055ca:	4b19      	ldr	r3, [pc, #100]	; (405630 <__sflush_r+0x13c>)
  4055cc:	40e3      	lsrs	r3, r4
  4055ce:	43db      	mvns	r3, r3
  4055d0:	f013 0301 	ands.w	r3, r3, #1
  4055d4:	d1ed      	bne.n	4055b2 <__sflush_r+0xbe>
  4055d6:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4055da:	606b      	str	r3, [r5, #4]
  4055dc:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4055e0:	6929      	ldr	r1, [r5, #16]
  4055e2:	81ab      	strh	r3, [r5, #12]
  4055e4:	04da      	lsls	r2, r3, #19
  4055e6:	6029      	str	r1, [r5, #0]
  4055e8:	d5b9      	bpl.n	40555e <__sflush_r+0x6a>
  4055ea:	2c00      	cmp	r4, #0
  4055ec:	d1b7      	bne.n	40555e <__sflush_r+0x6a>
  4055ee:	6528      	str	r0, [r5, #80]	; 0x50
  4055f0:	e7b5      	b.n	40555e <__sflush_r+0x6a>
  4055f2:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4055f4:	2a00      	cmp	r2, #0
  4055f6:	dc8c      	bgt.n	405512 <__sflush_r+0x1e>
  4055f8:	e7d8      	b.n	4055ac <__sflush_r+0xb8>
  4055fa:	2301      	movs	r3, #1
  4055fc:	69e9      	ldr	r1, [r5, #28]
  4055fe:	4640      	mov	r0, r8
  405600:	47a0      	blx	r4
  405602:	1c43      	adds	r3, r0, #1
  405604:	4602      	mov	r2, r0
  405606:	d002      	beq.n	40560e <__sflush_r+0x11a>
  405608:	89ab      	ldrh	r3, [r5, #12]
  40560a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40560c:	e78e      	b.n	40552c <__sflush_r+0x38>
  40560e:	f8d8 3000 	ldr.w	r3, [r8]
  405612:	2b00      	cmp	r3, #0
  405614:	d0f8      	beq.n	405608 <__sflush_r+0x114>
  405616:	2b1d      	cmp	r3, #29
  405618:	d001      	beq.n	40561e <__sflush_r+0x12a>
  40561a:	2b16      	cmp	r3, #22
  40561c:	d102      	bne.n	405624 <__sflush_r+0x130>
  40561e:	f8c8 6000 	str.w	r6, [r8]
  405622:	e7c3      	b.n	4055ac <__sflush_r+0xb8>
  405624:	89ab      	ldrh	r3, [r5, #12]
  405626:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40562a:	81ab      	strh	r3, [r5, #12]
  40562c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405630:	20400001 	.word	0x20400001

00405634 <_fflush_r>:
  405634:	b538      	push	{r3, r4, r5, lr}
  405636:	460d      	mov	r5, r1
  405638:	4604      	mov	r4, r0
  40563a:	b108      	cbz	r0, 405640 <_fflush_r+0xc>
  40563c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40563e:	b1bb      	cbz	r3, 405670 <_fflush_r+0x3c>
  405640:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  405644:	b188      	cbz	r0, 40566a <_fflush_r+0x36>
  405646:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  405648:	07db      	lsls	r3, r3, #31
  40564a:	d401      	bmi.n	405650 <_fflush_r+0x1c>
  40564c:	0581      	lsls	r1, r0, #22
  40564e:	d517      	bpl.n	405680 <_fflush_r+0x4c>
  405650:	4620      	mov	r0, r4
  405652:	4629      	mov	r1, r5
  405654:	f7ff ff4e 	bl	4054f4 <__sflush_r>
  405658:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40565a:	07da      	lsls	r2, r3, #31
  40565c:	4604      	mov	r4, r0
  40565e:	d402      	bmi.n	405666 <_fflush_r+0x32>
  405660:	89ab      	ldrh	r3, [r5, #12]
  405662:	059b      	lsls	r3, r3, #22
  405664:	d507      	bpl.n	405676 <_fflush_r+0x42>
  405666:	4620      	mov	r0, r4
  405668:	bd38      	pop	{r3, r4, r5, pc}
  40566a:	4604      	mov	r4, r0
  40566c:	4620      	mov	r0, r4
  40566e:	bd38      	pop	{r3, r4, r5, pc}
  405670:	f000 f838 	bl	4056e4 <__sinit>
  405674:	e7e4      	b.n	405640 <_fflush_r+0xc>
  405676:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405678:	f000 fc04 	bl	405e84 <__retarget_lock_release_recursive>
  40567c:	4620      	mov	r0, r4
  40567e:	bd38      	pop	{r3, r4, r5, pc}
  405680:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405682:	f000 fbfd 	bl	405e80 <__retarget_lock_acquire_recursive>
  405686:	e7e3      	b.n	405650 <_fflush_r+0x1c>

00405688 <_cleanup_r>:
  405688:	4901      	ldr	r1, [pc, #4]	; (405690 <_cleanup_r+0x8>)
  40568a:	f000 bbaf 	b.w	405dec <_fwalk_reent>
  40568e:	bf00      	nop
  405690:	00407551 	.word	0x00407551

00405694 <std.isra.0>:
  405694:	b510      	push	{r4, lr}
  405696:	2300      	movs	r3, #0
  405698:	4604      	mov	r4, r0
  40569a:	8181      	strh	r1, [r0, #12]
  40569c:	81c2      	strh	r2, [r0, #14]
  40569e:	6003      	str	r3, [r0, #0]
  4056a0:	6043      	str	r3, [r0, #4]
  4056a2:	6083      	str	r3, [r0, #8]
  4056a4:	6643      	str	r3, [r0, #100]	; 0x64
  4056a6:	6103      	str	r3, [r0, #16]
  4056a8:	6143      	str	r3, [r0, #20]
  4056aa:	6183      	str	r3, [r0, #24]
  4056ac:	4619      	mov	r1, r3
  4056ae:	2208      	movs	r2, #8
  4056b0:	305c      	adds	r0, #92	; 0x5c
  4056b2:	f7fc fc3b 	bl	401f2c <memset>
  4056b6:	4807      	ldr	r0, [pc, #28]	; (4056d4 <std.isra.0+0x40>)
  4056b8:	4907      	ldr	r1, [pc, #28]	; (4056d8 <std.isra.0+0x44>)
  4056ba:	4a08      	ldr	r2, [pc, #32]	; (4056dc <std.isra.0+0x48>)
  4056bc:	4b08      	ldr	r3, [pc, #32]	; (4056e0 <std.isra.0+0x4c>)
  4056be:	6220      	str	r0, [r4, #32]
  4056c0:	61e4      	str	r4, [r4, #28]
  4056c2:	6261      	str	r1, [r4, #36]	; 0x24
  4056c4:	62a2      	str	r2, [r4, #40]	; 0x28
  4056c6:	62e3      	str	r3, [r4, #44]	; 0x2c
  4056c8:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4056cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4056d0:	f000 bbd2 	b.w	405e78 <__retarget_lock_init_recursive>
  4056d4:	00407139 	.word	0x00407139
  4056d8:	0040715d 	.word	0x0040715d
  4056dc:	00407199 	.word	0x00407199
  4056e0:	004071b9 	.word	0x004071b9

004056e4 <__sinit>:
  4056e4:	b510      	push	{r4, lr}
  4056e6:	4604      	mov	r4, r0
  4056e8:	4812      	ldr	r0, [pc, #72]	; (405734 <__sinit+0x50>)
  4056ea:	f000 fbc9 	bl	405e80 <__retarget_lock_acquire_recursive>
  4056ee:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4056f0:	b9d2      	cbnz	r2, 405728 <__sinit+0x44>
  4056f2:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4056f6:	4810      	ldr	r0, [pc, #64]	; (405738 <__sinit+0x54>)
  4056f8:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4056fc:	2103      	movs	r1, #3
  4056fe:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  405702:	63e0      	str	r0, [r4, #60]	; 0x3c
  405704:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  405708:	6860      	ldr	r0, [r4, #4]
  40570a:	2104      	movs	r1, #4
  40570c:	f7ff ffc2 	bl	405694 <std.isra.0>
  405710:	2201      	movs	r2, #1
  405712:	2109      	movs	r1, #9
  405714:	68a0      	ldr	r0, [r4, #8]
  405716:	f7ff ffbd 	bl	405694 <std.isra.0>
  40571a:	2202      	movs	r2, #2
  40571c:	2112      	movs	r1, #18
  40571e:	68e0      	ldr	r0, [r4, #12]
  405720:	f7ff ffb8 	bl	405694 <std.isra.0>
  405724:	2301      	movs	r3, #1
  405726:	63a3      	str	r3, [r4, #56]	; 0x38
  405728:	4802      	ldr	r0, [pc, #8]	; (405734 <__sinit+0x50>)
  40572a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40572e:	f000 bba9 	b.w	405e84 <__retarget_lock_release_recursive>
  405732:	bf00      	nop
  405734:	20000eb4 	.word	0x20000eb4
  405738:	00405689 	.word	0x00405689

0040573c <__sfp_lock_acquire>:
  40573c:	4801      	ldr	r0, [pc, #4]	; (405744 <__sfp_lock_acquire+0x8>)
  40573e:	f000 bb9f 	b.w	405e80 <__retarget_lock_acquire_recursive>
  405742:	bf00      	nop
  405744:	20000ec8 	.word	0x20000ec8

00405748 <__sfp_lock_release>:
  405748:	4801      	ldr	r0, [pc, #4]	; (405750 <__sfp_lock_release+0x8>)
  40574a:	f000 bb9b 	b.w	405e84 <__retarget_lock_release_recursive>
  40574e:	bf00      	nop
  405750:	20000ec8 	.word	0x20000ec8

00405754 <__libc_fini_array>:
  405754:	b538      	push	{r3, r4, r5, lr}
  405756:	4c0a      	ldr	r4, [pc, #40]	; (405780 <__libc_fini_array+0x2c>)
  405758:	4d0a      	ldr	r5, [pc, #40]	; (405784 <__libc_fini_array+0x30>)
  40575a:	1b64      	subs	r4, r4, r5
  40575c:	10a4      	asrs	r4, r4, #2
  40575e:	d00a      	beq.n	405776 <__libc_fini_array+0x22>
  405760:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  405764:	3b01      	subs	r3, #1
  405766:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40576a:	3c01      	subs	r4, #1
  40576c:	f855 3904 	ldr.w	r3, [r5], #-4
  405770:	4798      	blx	r3
  405772:	2c00      	cmp	r4, #0
  405774:	d1f9      	bne.n	40576a <__libc_fini_array+0x16>
  405776:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40577a:	f003 bb7b 	b.w	408e74 <_fini>
  40577e:	bf00      	nop
  405780:	00408e84 	.word	0x00408e84
  405784:	00408e80 	.word	0x00408e80

00405788 <__fputwc>:
  405788:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40578c:	b082      	sub	sp, #8
  40578e:	4680      	mov	r8, r0
  405790:	4689      	mov	r9, r1
  405792:	4614      	mov	r4, r2
  405794:	f000 fb54 	bl	405e40 <__locale_mb_cur_max>
  405798:	2801      	cmp	r0, #1
  40579a:	d036      	beq.n	40580a <__fputwc+0x82>
  40579c:	464a      	mov	r2, r9
  40579e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4057a2:	a901      	add	r1, sp, #4
  4057a4:	4640      	mov	r0, r8
  4057a6:	f001 fde1 	bl	40736c <_wcrtomb_r>
  4057aa:	1c42      	adds	r2, r0, #1
  4057ac:	4606      	mov	r6, r0
  4057ae:	d025      	beq.n	4057fc <__fputwc+0x74>
  4057b0:	b3a8      	cbz	r0, 40581e <__fputwc+0x96>
  4057b2:	f89d e004 	ldrb.w	lr, [sp, #4]
  4057b6:	2500      	movs	r5, #0
  4057b8:	f10d 0a04 	add.w	sl, sp, #4
  4057bc:	e009      	b.n	4057d2 <__fputwc+0x4a>
  4057be:	6823      	ldr	r3, [r4, #0]
  4057c0:	1c5a      	adds	r2, r3, #1
  4057c2:	6022      	str	r2, [r4, #0]
  4057c4:	f883 e000 	strb.w	lr, [r3]
  4057c8:	3501      	adds	r5, #1
  4057ca:	42b5      	cmp	r5, r6
  4057cc:	d227      	bcs.n	40581e <__fputwc+0x96>
  4057ce:	f815 e00a 	ldrb.w	lr, [r5, sl]
  4057d2:	68a3      	ldr	r3, [r4, #8]
  4057d4:	3b01      	subs	r3, #1
  4057d6:	2b00      	cmp	r3, #0
  4057d8:	60a3      	str	r3, [r4, #8]
  4057da:	daf0      	bge.n	4057be <__fputwc+0x36>
  4057dc:	69a7      	ldr	r7, [r4, #24]
  4057de:	42bb      	cmp	r3, r7
  4057e0:	4671      	mov	r1, lr
  4057e2:	4622      	mov	r2, r4
  4057e4:	4640      	mov	r0, r8
  4057e6:	db02      	blt.n	4057ee <__fputwc+0x66>
  4057e8:	f1be 0f0a 	cmp.w	lr, #10
  4057ec:	d1e7      	bne.n	4057be <__fputwc+0x36>
  4057ee:	f001 fd65 	bl	4072bc <__swbuf_r>
  4057f2:	1c43      	adds	r3, r0, #1
  4057f4:	d1e8      	bne.n	4057c8 <__fputwc+0x40>
  4057f6:	b002      	add	sp, #8
  4057f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4057fc:	89a3      	ldrh	r3, [r4, #12]
  4057fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405802:	81a3      	strh	r3, [r4, #12]
  405804:	b002      	add	sp, #8
  405806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40580a:	f109 33ff 	add.w	r3, r9, #4294967295
  40580e:	2bfe      	cmp	r3, #254	; 0xfe
  405810:	d8c4      	bhi.n	40579c <__fputwc+0x14>
  405812:	fa5f fe89 	uxtb.w	lr, r9
  405816:	4606      	mov	r6, r0
  405818:	f88d e004 	strb.w	lr, [sp, #4]
  40581c:	e7cb      	b.n	4057b6 <__fputwc+0x2e>
  40581e:	4648      	mov	r0, r9
  405820:	b002      	add	sp, #8
  405822:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405826:	bf00      	nop

00405828 <_fputwc_r>:
  405828:	b530      	push	{r4, r5, lr}
  40582a:	6e53      	ldr	r3, [r2, #100]	; 0x64
  40582c:	f013 0f01 	tst.w	r3, #1
  405830:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  405834:	4614      	mov	r4, r2
  405836:	b083      	sub	sp, #12
  405838:	4605      	mov	r5, r0
  40583a:	b29a      	uxth	r2, r3
  40583c:	d101      	bne.n	405842 <_fputwc_r+0x1a>
  40583e:	0590      	lsls	r0, r2, #22
  405840:	d51c      	bpl.n	40587c <_fputwc_r+0x54>
  405842:	0490      	lsls	r0, r2, #18
  405844:	d406      	bmi.n	405854 <_fputwc_r+0x2c>
  405846:	6e62      	ldr	r2, [r4, #100]	; 0x64
  405848:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40584c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  405850:	81a3      	strh	r3, [r4, #12]
  405852:	6662      	str	r2, [r4, #100]	; 0x64
  405854:	4628      	mov	r0, r5
  405856:	4622      	mov	r2, r4
  405858:	f7ff ff96 	bl	405788 <__fputwc>
  40585c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40585e:	07da      	lsls	r2, r3, #31
  405860:	4605      	mov	r5, r0
  405862:	d402      	bmi.n	40586a <_fputwc_r+0x42>
  405864:	89a3      	ldrh	r3, [r4, #12]
  405866:	059b      	lsls	r3, r3, #22
  405868:	d502      	bpl.n	405870 <_fputwc_r+0x48>
  40586a:	4628      	mov	r0, r5
  40586c:	b003      	add	sp, #12
  40586e:	bd30      	pop	{r4, r5, pc}
  405870:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405872:	f000 fb07 	bl	405e84 <__retarget_lock_release_recursive>
  405876:	4628      	mov	r0, r5
  405878:	b003      	add	sp, #12
  40587a:	bd30      	pop	{r4, r5, pc}
  40587c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40587e:	9101      	str	r1, [sp, #4]
  405880:	f000 fafe 	bl	405e80 <__retarget_lock_acquire_recursive>
  405884:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405888:	9901      	ldr	r1, [sp, #4]
  40588a:	b29a      	uxth	r2, r3
  40588c:	e7d9      	b.n	405842 <_fputwc_r+0x1a>
  40588e:	bf00      	nop

00405890 <_malloc_trim_r>:
  405890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405892:	4f24      	ldr	r7, [pc, #144]	; (405924 <_malloc_trim_r+0x94>)
  405894:	460c      	mov	r4, r1
  405896:	4606      	mov	r6, r0
  405898:	f000 ff90 	bl	4067bc <__malloc_lock>
  40589c:	68bb      	ldr	r3, [r7, #8]
  40589e:	685d      	ldr	r5, [r3, #4]
  4058a0:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4058a4:	310f      	adds	r1, #15
  4058a6:	f025 0503 	bic.w	r5, r5, #3
  4058aa:	4429      	add	r1, r5
  4058ac:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4058b0:	f021 010f 	bic.w	r1, r1, #15
  4058b4:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4058b8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4058bc:	db07      	blt.n	4058ce <_malloc_trim_r+0x3e>
  4058be:	2100      	movs	r1, #0
  4058c0:	4630      	mov	r0, r6
  4058c2:	f001 fc27 	bl	407114 <_sbrk_r>
  4058c6:	68bb      	ldr	r3, [r7, #8]
  4058c8:	442b      	add	r3, r5
  4058ca:	4298      	cmp	r0, r3
  4058cc:	d004      	beq.n	4058d8 <_malloc_trim_r+0x48>
  4058ce:	4630      	mov	r0, r6
  4058d0:	f000 ff7a 	bl	4067c8 <__malloc_unlock>
  4058d4:	2000      	movs	r0, #0
  4058d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4058d8:	4261      	negs	r1, r4
  4058da:	4630      	mov	r0, r6
  4058dc:	f001 fc1a 	bl	407114 <_sbrk_r>
  4058e0:	3001      	adds	r0, #1
  4058e2:	d00d      	beq.n	405900 <_malloc_trim_r+0x70>
  4058e4:	4b10      	ldr	r3, [pc, #64]	; (405928 <_malloc_trim_r+0x98>)
  4058e6:	68ba      	ldr	r2, [r7, #8]
  4058e8:	6819      	ldr	r1, [r3, #0]
  4058ea:	1b2d      	subs	r5, r5, r4
  4058ec:	f045 0501 	orr.w	r5, r5, #1
  4058f0:	4630      	mov	r0, r6
  4058f2:	1b09      	subs	r1, r1, r4
  4058f4:	6055      	str	r5, [r2, #4]
  4058f6:	6019      	str	r1, [r3, #0]
  4058f8:	f000 ff66 	bl	4067c8 <__malloc_unlock>
  4058fc:	2001      	movs	r0, #1
  4058fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405900:	2100      	movs	r1, #0
  405902:	4630      	mov	r0, r6
  405904:	f001 fc06 	bl	407114 <_sbrk_r>
  405908:	68ba      	ldr	r2, [r7, #8]
  40590a:	1a83      	subs	r3, r0, r2
  40590c:	2b0f      	cmp	r3, #15
  40590e:	ddde      	ble.n	4058ce <_malloc_trim_r+0x3e>
  405910:	4c06      	ldr	r4, [pc, #24]	; (40592c <_malloc_trim_r+0x9c>)
  405912:	4905      	ldr	r1, [pc, #20]	; (405928 <_malloc_trim_r+0x98>)
  405914:	6824      	ldr	r4, [r4, #0]
  405916:	f043 0301 	orr.w	r3, r3, #1
  40591a:	1b00      	subs	r0, r0, r4
  40591c:	6053      	str	r3, [r2, #4]
  40591e:	6008      	str	r0, [r1, #0]
  405920:	e7d5      	b.n	4058ce <_malloc_trim_r+0x3e>
  405922:	bf00      	nop
  405924:	200005b8 	.word	0x200005b8
  405928:	20000e24 	.word	0x20000e24
  40592c:	200009c0 	.word	0x200009c0

00405930 <_free_r>:
  405930:	2900      	cmp	r1, #0
  405932:	d044      	beq.n	4059be <_free_r+0x8e>
  405934:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405938:	460d      	mov	r5, r1
  40593a:	4680      	mov	r8, r0
  40593c:	f000 ff3e 	bl	4067bc <__malloc_lock>
  405940:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405944:	4969      	ldr	r1, [pc, #420]	; (405aec <_free_r+0x1bc>)
  405946:	f027 0301 	bic.w	r3, r7, #1
  40594a:	f1a5 0408 	sub.w	r4, r5, #8
  40594e:	18e2      	adds	r2, r4, r3
  405950:	688e      	ldr	r6, [r1, #8]
  405952:	6850      	ldr	r0, [r2, #4]
  405954:	42b2      	cmp	r2, r6
  405956:	f020 0003 	bic.w	r0, r0, #3
  40595a:	d05e      	beq.n	405a1a <_free_r+0xea>
  40595c:	07fe      	lsls	r6, r7, #31
  40595e:	6050      	str	r0, [r2, #4]
  405960:	d40b      	bmi.n	40597a <_free_r+0x4a>
  405962:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405966:	1be4      	subs	r4, r4, r7
  405968:	f101 0e08 	add.w	lr, r1, #8
  40596c:	68a5      	ldr	r5, [r4, #8]
  40596e:	4575      	cmp	r5, lr
  405970:	443b      	add	r3, r7
  405972:	d06d      	beq.n	405a50 <_free_r+0x120>
  405974:	68e7      	ldr	r7, [r4, #12]
  405976:	60ef      	str	r7, [r5, #12]
  405978:	60bd      	str	r5, [r7, #8]
  40597a:	1815      	adds	r5, r2, r0
  40597c:	686d      	ldr	r5, [r5, #4]
  40597e:	07ed      	lsls	r5, r5, #31
  405980:	d53e      	bpl.n	405a00 <_free_r+0xd0>
  405982:	f043 0201 	orr.w	r2, r3, #1
  405986:	6062      	str	r2, [r4, #4]
  405988:	50e3      	str	r3, [r4, r3]
  40598a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40598e:	d217      	bcs.n	4059c0 <_free_r+0x90>
  405990:	08db      	lsrs	r3, r3, #3
  405992:	1c58      	adds	r0, r3, #1
  405994:	109a      	asrs	r2, r3, #2
  405996:	684d      	ldr	r5, [r1, #4]
  405998:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40599c:	60a7      	str	r7, [r4, #8]
  40599e:	2301      	movs	r3, #1
  4059a0:	4093      	lsls	r3, r2
  4059a2:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4059a6:	432b      	orrs	r3, r5
  4059a8:	3a08      	subs	r2, #8
  4059aa:	60e2      	str	r2, [r4, #12]
  4059ac:	604b      	str	r3, [r1, #4]
  4059ae:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4059b2:	60fc      	str	r4, [r7, #12]
  4059b4:	4640      	mov	r0, r8
  4059b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4059ba:	f000 bf05 	b.w	4067c8 <__malloc_unlock>
  4059be:	4770      	bx	lr
  4059c0:	0a5a      	lsrs	r2, r3, #9
  4059c2:	2a04      	cmp	r2, #4
  4059c4:	d852      	bhi.n	405a6c <_free_r+0x13c>
  4059c6:	099a      	lsrs	r2, r3, #6
  4059c8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4059cc:	00ff      	lsls	r7, r7, #3
  4059ce:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4059d2:	19c8      	adds	r0, r1, r7
  4059d4:	59ca      	ldr	r2, [r1, r7]
  4059d6:	3808      	subs	r0, #8
  4059d8:	4290      	cmp	r0, r2
  4059da:	d04f      	beq.n	405a7c <_free_r+0x14c>
  4059dc:	6851      	ldr	r1, [r2, #4]
  4059de:	f021 0103 	bic.w	r1, r1, #3
  4059e2:	428b      	cmp	r3, r1
  4059e4:	d232      	bcs.n	405a4c <_free_r+0x11c>
  4059e6:	6892      	ldr	r2, [r2, #8]
  4059e8:	4290      	cmp	r0, r2
  4059ea:	d1f7      	bne.n	4059dc <_free_r+0xac>
  4059ec:	68c3      	ldr	r3, [r0, #12]
  4059ee:	60a0      	str	r0, [r4, #8]
  4059f0:	60e3      	str	r3, [r4, #12]
  4059f2:	609c      	str	r4, [r3, #8]
  4059f4:	60c4      	str	r4, [r0, #12]
  4059f6:	4640      	mov	r0, r8
  4059f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4059fc:	f000 bee4 	b.w	4067c8 <__malloc_unlock>
  405a00:	6895      	ldr	r5, [r2, #8]
  405a02:	4f3b      	ldr	r7, [pc, #236]	; (405af0 <_free_r+0x1c0>)
  405a04:	42bd      	cmp	r5, r7
  405a06:	4403      	add	r3, r0
  405a08:	d040      	beq.n	405a8c <_free_r+0x15c>
  405a0a:	68d0      	ldr	r0, [r2, #12]
  405a0c:	60e8      	str	r0, [r5, #12]
  405a0e:	f043 0201 	orr.w	r2, r3, #1
  405a12:	6085      	str	r5, [r0, #8]
  405a14:	6062      	str	r2, [r4, #4]
  405a16:	50e3      	str	r3, [r4, r3]
  405a18:	e7b7      	b.n	40598a <_free_r+0x5a>
  405a1a:	07ff      	lsls	r7, r7, #31
  405a1c:	4403      	add	r3, r0
  405a1e:	d407      	bmi.n	405a30 <_free_r+0x100>
  405a20:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405a24:	1aa4      	subs	r4, r4, r2
  405a26:	4413      	add	r3, r2
  405a28:	68a0      	ldr	r0, [r4, #8]
  405a2a:	68e2      	ldr	r2, [r4, #12]
  405a2c:	60c2      	str	r2, [r0, #12]
  405a2e:	6090      	str	r0, [r2, #8]
  405a30:	4a30      	ldr	r2, [pc, #192]	; (405af4 <_free_r+0x1c4>)
  405a32:	6812      	ldr	r2, [r2, #0]
  405a34:	f043 0001 	orr.w	r0, r3, #1
  405a38:	4293      	cmp	r3, r2
  405a3a:	6060      	str	r0, [r4, #4]
  405a3c:	608c      	str	r4, [r1, #8]
  405a3e:	d3b9      	bcc.n	4059b4 <_free_r+0x84>
  405a40:	4b2d      	ldr	r3, [pc, #180]	; (405af8 <_free_r+0x1c8>)
  405a42:	4640      	mov	r0, r8
  405a44:	6819      	ldr	r1, [r3, #0]
  405a46:	f7ff ff23 	bl	405890 <_malloc_trim_r>
  405a4a:	e7b3      	b.n	4059b4 <_free_r+0x84>
  405a4c:	4610      	mov	r0, r2
  405a4e:	e7cd      	b.n	4059ec <_free_r+0xbc>
  405a50:	1811      	adds	r1, r2, r0
  405a52:	6849      	ldr	r1, [r1, #4]
  405a54:	07c9      	lsls	r1, r1, #31
  405a56:	d444      	bmi.n	405ae2 <_free_r+0x1b2>
  405a58:	6891      	ldr	r1, [r2, #8]
  405a5a:	68d2      	ldr	r2, [r2, #12]
  405a5c:	60ca      	str	r2, [r1, #12]
  405a5e:	4403      	add	r3, r0
  405a60:	f043 0001 	orr.w	r0, r3, #1
  405a64:	6091      	str	r1, [r2, #8]
  405a66:	6060      	str	r0, [r4, #4]
  405a68:	50e3      	str	r3, [r4, r3]
  405a6a:	e7a3      	b.n	4059b4 <_free_r+0x84>
  405a6c:	2a14      	cmp	r2, #20
  405a6e:	d816      	bhi.n	405a9e <_free_r+0x16e>
  405a70:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405a74:	00ff      	lsls	r7, r7, #3
  405a76:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  405a7a:	e7aa      	b.n	4059d2 <_free_r+0xa2>
  405a7c:	10aa      	asrs	r2, r5, #2
  405a7e:	2301      	movs	r3, #1
  405a80:	684d      	ldr	r5, [r1, #4]
  405a82:	4093      	lsls	r3, r2
  405a84:	432b      	orrs	r3, r5
  405a86:	604b      	str	r3, [r1, #4]
  405a88:	4603      	mov	r3, r0
  405a8a:	e7b0      	b.n	4059ee <_free_r+0xbe>
  405a8c:	f043 0201 	orr.w	r2, r3, #1
  405a90:	614c      	str	r4, [r1, #20]
  405a92:	610c      	str	r4, [r1, #16]
  405a94:	60e5      	str	r5, [r4, #12]
  405a96:	60a5      	str	r5, [r4, #8]
  405a98:	6062      	str	r2, [r4, #4]
  405a9a:	50e3      	str	r3, [r4, r3]
  405a9c:	e78a      	b.n	4059b4 <_free_r+0x84>
  405a9e:	2a54      	cmp	r2, #84	; 0x54
  405aa0:	d806      	bhi.n	405ab0 <_free_r+0x180>
  405aa2:	0b1a      	lsrs	r2, r3, #12
  405aa4:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405aa8:	00ff      	lsls	r7, r7, #3
  405aaa:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405aae:	e790      	b.n	4059d2 <_free_r+0xa2>
  405ab0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405ab4:	d806      	bhi.n	405ac4 <_free_r+0x194>
  405ab6:	0bda      	lsrs	r2, r3, #15
  405ab8:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405abc:	00ff      	lsls	r7, r7, #3
  405abe:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405ac2:	e786      	b.n	4059d2 <_free_r+0xa2>
  405ac4:	f240 5054 	movw	r0, #1364	; 0x554
  405ac8:	4282      	cmp	r2, r0
  405aca:	d806      	bhi.n	405ada <_free_r+0x1aa>
  405acc:	0c9a      	lsrs	r2, r3, #18
  405ace:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  405ad2:	00ff      	lsls	r7, r7, #3
  405ad4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405ad8:	e77b      	b.n	4059d2 <_free_r+0xa2>
  405ada:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  405ade:	257e      	movs	r5, #126	; 0x7e
  405ae0:	e777      	b.n	4059d2 <_free_r+0xa2>
  405ae2:	f043 0101 	orr.w	r1, r3, #1
  405ae6:	6061      	str	r1, [r4, #4]
  405ae8:	6013      	str	r3, [r2, #0]
  405aea:	e763      	b.n	4059b4 <_free_r+0x84>
  405aec:	200005b8 	.word	0x200005b8
  405af0:	200005c0 	.word	0x200005c0
  405af4:	200009c4 	.word	0x200009c4
  405af8:	20000e54 	.word	0x20000e54

00405afc <__sfvwrite_r>:
  405afc:	6893      	ldr	r3, [r2, #8]
  405afe:	2b00      	cmp	r3, #0
  405b00:	d073      	beq.n	405bea <__sfvwrite_r+0xee>
  405b02:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405b06:	898b      	ldrh	r3, [r1, #12]
  405b08:	b083      	sub	sp, #12
  405b0a:	460c      	mov	r4, r1
  405b0c:	0719      	lsls	r1, r3, #28
  405b0e:	9000      	str	r0, [sp, #0]
  405b10:	4616      	mov	r6, r2
  405b12:	d526      	bpl.n	405b62 <__sfvwrite_r+0x66>
  405b14:	6922      	ldr	r2, [r4, #16]
  405b16:	b322      	cbz	r2, 405b62 <__sfvwrite_r+0x66>
  405b18:	f013 0002 	ands.w	r0, r3, #2
  405b1c:	6835      	ldr	r5, [r6, #0]
  405b1e:	d02c      	beq.n	405b7a <__sfvwrite_r+0x7e>
  405b20:	f04f 0900 	mov.w	r9, #0
  405b24:	4fb0      	ldr	r7, [pc, #704]	; (405de8 <__sfvwrite_r+0x2ec>)
  405b26:	46c8      	mov	r8, r9
  405b28:	46b2      	mov	sl, r6
  405b2a:	45b8      	cmp	r8, r7
  405b2c:	4643      	mov	r3, r8
  405b2e:	464a      	mov	r2, r9
  405b30:	bf28      	it	cs
  405b32:	463b      	movcs	r3, r7
  405b34:	9800      	ldr	r0, [sp, #0]
  405b36:	f1b8 0f00 	cmp.w	r8, #0
  405b3a:	d050      	beq.n	405bde <__sfvwrite_r+0xe2>
  405b3c:	69e1      	ldr	r1, [r4, #28]
  405b3e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405b40:	47b0      	blx	r6
  405b42:	2800      	cmp	r0, #0
  405b44:	dd58      	ble.n	405bf8 <__sfvwrite_r+0xfc>
  405b46:	f8da 3008 	ldr.w	r3, [sl, #8]
  405b4a:	1a1b      	subs	r3, r3, r0
  405b4c:	4481      	add	r9, r0
  405b4e:	eba8 0800 	sub.w	r8, r8, r0
  405b52:	f8ca 3008 	str.w	r3, [sl, #8]
  405b56:	2b00      	cmp	r3, #0
  405b58:	d1e7      	bne.n	405b2a <__sfvwrite_r+0x2e>
  405b5a:	2000      	movs	r0, #0
  405b5c:	b003      	add	sp, #12
  405b5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405b62:	4621      	mov	r1, r4
  405b64:	9800      	ldr	r0, [sp, #0]
  405b66:	f7fe fc91 	bl	40448c <__swsetup_r>
  405b6a:	2800      	cmp	r0, #0
  405b6c:	f040 8133 	bne.w	405dd6 <__sfvwrite_r+0x2da>
  405b70:	89a3      	ldrh	r3, [r4, #12]
  405b72:	6835      	ldr	r5, [r6, #0]
  405b74:	f013 0002 	ands.w	r0, r3, #2
  405b78:	d1d2      	bne.n	405b20 <__sfvwrite_r+0x24>
  405b7a:	f013 0901 	ands.w	r9, r3, #1
  405b7e:	d145      	bne.n	405c0c <__sfvwrite_r+0x110>
  405b80:	464f      	mov	r7, r9
  405b82:	9601      	str	r6, [sp, #4]
  405b84:	b337      	cbz	r7, 405bd4 <__sfvwrite_r+0xd8>
  405b86:	059a      	lsls	r2, r3, #22
  405b88:	f8d4 8008 	ldr.w	r8, [r4, #8]
  405b8c:	f140 8083 	bpl.w	405c96 <__sfvwrite_r+0x19a>
  405b90:	4547      	cmp	r7, r8
  405b92:	46c3      	mov	fp, r8
  405b94:	f0c0 80ab 	bcc.w	405cee <__sfvwrite_r+0x1f2>
  405b98:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405b9c:	f040 80ac 	bne.w	405cf8 <__sfvwrite_r+0x1fc>
  405ba0:	6820      	ldr	r0, [r4, #0]
  405ba2:	46ba      	mov	sl, r7
  405ba4:	465a      	mov	r2, fp
  405ba6:	4649      	mov	r1, r9
  405ba8:	f000 fda4 	bl	4066f4 <memmove>
  405bac:	68a2      	ldr	r2, [r4, #8]
  405bae:	6823      	ldr	r3, [r4, #0]
  405bb0:	eba2 0208 	sub.w	r2, r2, r8
  405bb4:	445b      	add	r3, fp
  405bb6:	60a2      	str	r2, [r4, #8]
  405bb8:	6023      	str	r3, [r4, #0]
  405bba:	9a01      	ldr	r2, [sp, #4]
  405bbc:	6893      	ldr	r3, [r2, #8]
  405bbe:	eba3 030a 	sub.w	r3, r3, sl
  405bc2:	44d1      	add	r9, sl
  405bc4:	eba7 070a 	sub.w	r7, r7, sl
  405bc8:	6093      	str	r3, [r2, #8]
  405bca:	2b00      	cmp	r3, #0
  405bcc:	d0c5      	beq.n	405b5a <__sfvwrite_r+0x5e>
  405bce:	89a3      	ldrh	r3, [r4, #12]
  405bd0:	2f00      	cmp	r7, #0
  405bd2:	d1d8      	bne.n	405b86 <__sfvwrite_r+0x8a>
  405bd4:	f8d5 9000 	ldr.w	r9, [r5]
  405bd8:	686f      	ldr	r7, [r5, #4]
  405bda:	3508      	adds	r5, #8
  405bdc:	e7d2      	b.n	405b84 <__sfvwrite_r+0x88>
  405bde:	f8d5 9000 	ldr.w	r9, [r5]
  405be2:	f8d5 8004 	ldr.w	r8, [r5, #4]
  405be6:	3508      	adds	r5, #8
  405be8:	e79f      	b.n	405b2a <__sfvwrite_r+0x2e>
  405bea:	2000      	movs	r0, #0
  405bec:	4770      	bx	lr
  405bee:	4621      	mov	r1, r4
  405bf0:	9800      	ldr	r0, [sp, #0]
  405bf2:	f7ff fd1f 	bl	405634 <_fflush_r>
  405bf6:	b370      	cbz	r0, 405c56 <__sfvwrite_r+0x15a>
  405bf8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405bfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405c00:	f04f 30ff 	mov.w	r0, #4294967295
  405c04:	81a3      	strh	r3, [r4, #12]
  405c06:	b003      	add	sp, #12
  405c08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405c0c:	4681      	mov	r9, r0
  405c0e:	4633      	mov	r3, r6
  405c10:	464e      	mov	r6, r9
  405c12:	46a8      	mov	r8, r5
  405c14:	469a      	mov	sl, r3
  405c16:	464d      	mov	r5, r9
  405c18:	b34e      	cbz	r6, 405c6e <__sfvwrite_r+0x172>
  405c1a:	b380      	cbz	r0, 405c7e <__sfvwrite_r+0x182>
  405c1c:	6820      	ldr	r0, [r4, #0]
  405c1e:	6923      	ldr	r3, [r4, #16]
  405c20:	6962      	ldr	r2, [r4, #20]
  405c22:	45b1      	cmp	r9, r6
  405c24:	46cb      	mov	fp, r9
  405c26:	bf28      	it	cs
  405c28:	46b3      	movcs	fp, r6
  405c2a:	4298      	cmp	r0, r3
  405c2c:	465f      	mov	r7, fp
  405c2e:	d904      	bls.n	405c3a <__sfvwrite_r+0x13e>
  405c30:	68a3      	ldr	r3, [r4, #8]
  405c32:	4413      	add	r3, r2
  405c34:	459b      	cmp	fp, r3
  405c36:	f300 80a6 	bgt.w	405d86 <__sfvwrite_r+0x28a>
  405c3a:	4593      	cmp	fp, r2
  405c3c:	db4b      	blt.n	405cd6 <__sfvwrite_r+0x1da>
  405c3e:	4613      	mov	r3, r2
  405c40:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405c42:	69e1      	ldr	r1, [r4, #28]
  405c44:	9800      	ldr	r0, [sp, #0]
  405c46:	462a      	mov	r2, r5
  405c48:	47b8      	blx	r7
  405c4a:	1e07      	subs	r7, r0, #0
  405c4c:	ddd4      	ble.n	405bf8 <__sfvwrite_r+0xfc>
  405c4e:	ebb9 0907 	subs.w	r9, r9, r7
  405c52:	d0cc      	beq.n	405bee <__sfvwrite_r+0xf2>
  405c54:	2001      	movs	r0, #1
  405c56:	f8da 3008 	ldr.w	r3, [sl, #8]
  405c5a:	1bdb      	subs	r3, r3, r7
  405c5c:	443d      	add	r5, r7
  405c5e:	1bf6      	subs	r6, r6, r7
  405c60:	f8ca 3008 	str.w	r3, [sl, #8]
  405c64:	2b00      	cmp	r3, #0
  405c66:	f43f af78 	beq.w	405b5a <__sfvwrite_r+0x5e>
  405c6a:	2e00      	cmp	r6, #0
  405c6c:	d1d5      	bne.n	405c1a <__sfvwrite_r+0x11e>
  405c6e:	f108 0308 	add.w	r3, r8, #8
  405c72:	e913 0060 	ldmdb	r3, {r5, r6}
  405c76:	4698      	mov	r8, r3
  405c78:	3308      	adds	r3, #8
  405c7a:	2e00      	cmp	r6, #0
  405c7c:	d0f9      	beq.n	405c72 <__sfvwrite_r+0x176>
  405c7e:	4632      	mov	r2, r6
  405c80:	210a      	movs	r1, #10
  405c82:	4628      	mov	r0, r5
  405c84:	f000 fc4c 	bl	406520 <memchr>
  405c88:	2800      	cmp	r0, #0
  405c8a:	f000 80a1 	beq.w	405dd0 <__sfvwrite_r+0x2d4>
  405c8e:	3001      	adds	r0, #1
  405c90:	eba0 0905 	sub.w	r9, r0, r5
  405c94:	e7c2      	b.n	405c1c <__sfvwrite_r+0x120>
  405c96:	6820      	ldr	r0, [r4, #0]
  405c98:	6923      	ldr	r3, [r4, #16]
  405c9a:	4298      	cmp	r0, r3
  405c9c:	d802      	bhi.n	405ca4 <__sfvwrite_r+0x1a8>
  405c9e:	6963      	ldr	r3, [r4, #20]
  405ca0:	429f      	cmp	r7, r3
  405ca2:	d25d      	bcs.n	405d60 <__sfvwrite_r+0x264>
  405ca4:	45b8      	cmp	r8, r7
  405ca6:	bf28      	it	cs
  405ca8:	46b8      	movcs	r8, r7
  405caa:	4642      	mov	r2, r8
  405cac:	4649      	mov	r1, r9
  405cae:	f000 fd21 	bl	4066f4 <memmove>
  405cb2:	68a3      	ldr	r3, [r4, #8]
  405cb4:	6822      	ldr	r2, [r4, #0]
  405cb6:	eba3 0308 	sub.w	r3, r3, r8
  405cba:	4442      	add	r2, r8
  405cbc:	60a3      	str	r3, [r4, #8]
  405cbe:	6022      	str	r2, [r4, #0]
  405cc0:	b10b      	cbz	r3, 405cc6 <__sfvwrite_r+0x1ca>
  405cc2:	46c2      	mov	sl, r8
  405cc4:	e779      	b.n	405bba <__sfvwrite_r+0xbe>
  405cc6:	4621      	mov	r1, r4
  405cc8:	9800      	ldr	r0, [sp, #0]
  405cca:	f7ff fcb3 	bl	405634 <_fflush_r>
  405cce:	2800      	cmp	r0, #0
  405cd0:	d192      	bne.n	405bf8 <__sfvwrite_r+0xfc>
  405cd2:	46c2      	mov	sl, r8
  405cd4:	e771      	b.n	405bba <__sfvwrite_r+0xbe>
  405cd6:	465a      	mov	r2, fp
  405cd8:	4629      	mov	r1, r5
  405cda:	f000 fd0b 	bl	4066f4 <memmove>
  405cde:	68a2      	ldr	r2, [r4, #8]
  405ce0:	6823      	ldr	r3, [r4, #0]
  405ce2:	eba2 020b 	sub.w	r2, r2, fp
  405ce6:	445b      	add	r3, fp
  405ce8:	60a2      	str	r2, [r4, #8]
  405cea:	6023      	str	r3, [r4, #0]
  405cec:	e7af      	b.n	405c4e <__sfvwrite_r+0x152>
  405cee:	6820      	ldr	r0, [r4, #0]
  405cf0:	46b8      	mov	r8, r7
  405cf2:	46ba      	mov	sl, r7
  405cf4:	46bb      	mov	fp, r7
  405cf6:	e755      	b.n	405ba4 <__sfvwrite_r+0xa8>
  405cf8:	6962      	ldr	r2, [r4, #20]
  405cfa:	6820      	ldr	r0, [r4, #0]
  405cfc:	6921      	ldr	r1, [r4, #16]
  405cfe:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  405d02:	eba0 0a01 	sub.w	sl, r0, r1
  405d06:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  405d0a:	f10a 0001 	add.w	r0, sl, #1
  405d0e:	ea4f 0868 	mov.w	r8, r8, asr #1
  405d12:	4438      	add	r0, r7
  405d14:	4540      	cmp	r0, r8
  405d16:	4642      	mov	r2, r8
  405d18:	bf84      	itt	hi
  405d1a:	4680      	movhi	r8, r0
  405d1c:	4642      	movhi	r2, r8
  405d1e:	055b      	lsls	r3, r3, #21
  405d20:	d544      	bpl.n	405dac <__sfvwrite_r+0x2b0>
  405d22:	4611      	mov	r1, r2
  405d24:	9800      	ldr	r0, [sp, #0]
  405d26:	f000 f92f 	bl	405f88 <_malloc_r>
  405d2a:	4683      	mov	fp, r0
  405d2c:	2800      	cmp	r0, #0
  405d2e:	d055      	beq.n	405ddc <__sfvwrite_r+0x2e0>
  405d30:	4652      	mov	r2, sl
  405d32:	6921      	ldr	r1, [r4, #16]
  405d34:	f000 fc44 	bl	4065c0 <memcpy>
  405d38:	89a3      	ldrh	r3, [r4, #12]
  405d3a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  405d3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405d42:	81a3      	strh	r3, [r4, #12]
  405d44:	eb0b 000a 	add.w	r0, fp, sl
  405d48:	eba8 030a 	sub.w	r3, r8, sl
  405d4c:	f8c4 b010 	str.w	fp, [r4, #16]
  405d50:	f8c4 8014 	str.w	r8, [r4, #20]
  405d54:	6020      	str	r0, [r4, #0]
  405d56:	60a3      	str	r3, [r4, #8]
  405d58:	46b8      	mov	r8, r7
  405d5a:	46ba      	mov	sl, r7
  405d5c:	46bb      	mov	fp, r7
  405d5e:	e721      	b.n	405ba4 <__sfvwrite_r+0xa8>
  405d60:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  405d64:	42b9      	cmp	r1, r7
  405d66:	bf28      	it	cs
  405d68:	4639      	movcs	r1, r7
  405d6a:	464a      	mov	r2, r9
  405d6c:	fb91 f1f3 	sdiv	r1, r1, r3
  405d70:	9800      	ldr	r0, [sp, #0]
  405d72:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405d74:	fb03 f301 	mul.w	r3, r3, r1
  405d78:	69e1      	ldr	r1, [r4, #28]
  405d7a:	47b0      	blx	r6
  405d7c:	f1b0 0a00 	subs.w	sl, r0, #0
  405d80:	f73f af1b 	bgt.w	405bba <__sfvwrite_r+0xbe>
  405d84:	e738      	b.n	405bf8 <__sfvwrite_r+0xfc>
  405d86:	461a      	mov	r2, r3
  405d88:	4629      	mov	r1, r5
  405d8a:	9301      	str	r3, [sp, #4]
  405d8c:	f000 fcb2 	bl	4066f4 <memmove>
  405d90:	6822      	ldr	r2, [r4, #0]
  405d92:	9b01      	ldr	r3, [sp, #4]
  405d94:	9800      	ldr	r0, [sp, #0]
  405d96:	441a      	add	r2, r3
  405d98:	6022      	str	r2, [r4, #0]
  405d9a:	4621      	mov	r1, r4
  405d9c:	f7ff fc4a 	bl	405634 <_fflush_r>
  405da0:	9b01      	ldr	r3, [sp, #4]
  405da2:	2800      	cmp	r0, #0
  405da4:	f47f af28 	bne.w	405bf8 <__sfvwrite_r+0xfc>
  405da8:	461f      	mov	r7, r3
  405daa:	e750      	b.n	405c4e <__sfvwrite_r+0x152>
  405dac:	9800      	ldr	r0, [sp, #0]
  405dae:	f001 f80b 	bl	406dc8 <_realloc_r>
  405db2:	4683      	mov	fp, r0
  405db4:	2800      	cmp	r0, #0
  405db6:	d1c5      	bne.n	405d44 <__sfvwrite_r+0x248>
  405db8:	9d00      	ldr	r5, [sp, #0]
  405dba:	6921      	ldr	r1, [r4, #16]
  405dbc:	4628      	mov	r0, r5
  405dbe:	f7ff fdb7 	bl	405930 <_free_r>
  405dc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405dc6:	220c      	movs	r2, #12
  405dc8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405dcc:	602a      	str	r2, [r5, #0]
  405dce:	e715      	b.n	405bfc <__sfvwrite_r+0x100>
  405dd0:	f106 0901 	add.w	r9, r6, #1
  405dd4:	e722      	b.n	405c1c <__sfvwrite_r+0x120>
  405dd6:	f04f 30ff 	mov.w	r0, #4294967295
  405dda:	e6bf      	b.n	405b5c <__sfvwrite_r+0x60>
  405ddc:	9a00      	ldr	r2, [sp, #0]
  405dde:	230c      	movs	r3, #12
  405de0:	6013      	str	r3, [r2, #0]
  405de2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405de6:	e709      	b.n	405bfc <__sfvwrite_r+0x100>
  405de8:	7ffffc00 	.word	0x7ffffc00

00405dec <_fwalk_reent>:
  405dec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405df0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  405df4:	d01f      	beq.n	405e36 <_fwalk_reent+0x4a>
  405df6:	4688      	mov	r8, r1
  405df8:	4606      	mov	r6, r0
  405dfa:	f04f 0900 	mov.w	r9, #0
  405dfe:	687d      	ldr	r5, [r7, #4]
  405e00:	68bc      	ldr	r4, [r7, #8]
  405e02:	3d01      	subs	r5, #1
  405e04:	d411      	bmi.n	405e2a <_fwalk_reent+0x3e>
  405e06:	89a3      	ldrh	r3, [r4, #12]
  405e08:	2b01      	cmp	r3, #1
  405e0a:	f105 35ff 	add.w	r5, r5, #4294967295
  405e0e:	d908      	bls.n	405e22 <_fwalk_reent+0x36>
  405e10:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  405e14:	3301      	adds	r3, #1
  405e16:	4621      	mov	r1, r4
  405e18:	4630      	mov	r0, r6
  405e1a:	d002      	beq.n	405e22 <_fwalk_reent+0x36>
  405e1c:	47c0      	blx	r8
  405e1e:	ea49 0900 	orr.w	r9, r9, r0
  405e22:	1c6b      	adds	r3, r5, #1
  405e24:	f104 0468 	add.w	r4, r4, #104	; 0x68
  405e28:	d1ed      	bne.n	405e06 <_fwalk_reent+0x1a>
  405e2a:	683f      	ldr	r7, [r7, #0]
  405e2c:	2f00      	cmp	r7, #0
  405e2e:	d1e6      	bne.n	405dfe <_fwalk_reent+0x12>
  405e30:	4648      	mov	r0, r9
  405e32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405e36:	46b9      	mov	r9, r7
  405e38:	4648      	mov	r0, r9
  405e3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405e3e:	bf00      	nop

00405e40 <__locale_mb_cur_max>:
  405e40:	4b04      	ldr	r3, [pc, #16]	; (405e54 <__locale_mb_cur_max+0x14>)
  405e42:	4a05      	ldr	r2, [pc, #20]	; (405e58 <__locale_mb_cur_max+0x18>)
  405e44:	681b      	ldr	r3, [r3, #0]
  405e46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  405e48:	2b00      	cmp	r3, #0
  405e4a:	bf08      	it	eq
  405e4c:	4613      	moveq	r3, r2
  405e4e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  405e52:	4770      	bx	lr
  405e54:	2000001c 	.word	0x2000001c
  405e58:	2000044c 	.word	0x2000044c

00405e5c <_localeconv_r>:
  405e5c:	4a04      	ldr	r2, [pc, #16]	; (405e70 <_localeconv_r+0x14>)
  405e5e:	4b05      	ldr	r3, [pc, #20]	; (405e74 <_localeconv_r+0x18>)
  405e60:	6812      	ldr	r2, [r2, #0]
  405e62:	6b50      	ldr	r0, [r2, #52]	; 0x34
  405e64:	2800      	cmp	r0, #0
  405e66:	bf08      	it	eq
  405e68:	4618      	moveq	r0, r3
  405e6a:	30f0      	adds	r0, #240	; 0xf0
  405e6c:	4770      	bx	lr
  405e6e:	bf00      	nop
  405e70:	2000001c 	.word	0x2000001c
  405e74:	2000044c 	.word	0x2000044c

00405e78 <__retarget_lock_init_recursive>:
  405e78:	4770      	bx	lr
  405e7a:	bf00      	nop

00405e7c <__retarget_lock_close_recursive>:
  405e7c:	4770      	bx	lr
  405e7e:	bf00      	nop

00405e80 <__retarget_lock_acquire_recursive>:
  405e80:	4770      	bx	lr
  405e82:	bf00      	nop

00405e84 <__retarget_lock_release_recursive>:
  405e84:	4770      	bx	lr
  405e86:	bf00      	nop

00405e88 <__swhatbuf_r>:
  405e88:	b570      	push	{r4, r5, r6, lr}
  405e8a:	460c      	mov	r4, r1
  405e8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405e90:	2900      	cmp	r1, #0
  405e92:	b090      	sub	sp, #64	; 0x40
  405e94:	4615      	mov	r5, r2
  405e96:	461e      	mov	r6, r3
  405e98:	db14      	blt.n	405ec4 <__swhatbuf_r+0x3c>
  405e9a:	aa01      	add	r2, sp, #4
  405e9c:	f001 fbba 	bl	407614 <_fstat_r>
  405ea0:	2800      	cmp	r0, #0
  405ea2:	db0f      	blt.n	405ec4 <__swhatbuf_r+0x3c>
  405ea4:	9a02      	ldr	r2, [sp, #8]
  405ea6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  405eaa:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  405eae:	fab2 f282 	clz	r2, r2
  405eb2:	0952      	lsrs	r2, r2, #5
  405eb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405eb8:	f44f 6000 	mov.w	r0, #2048	; 0x800
  405ebc:	6032      	str	r2, [r6, #0]
  405ebe:	602b      	str	r3, [r5, #0]
  405ec0:	b010      	add	sp, #64	; 0x40
  405ec2:	bd70      	pop	{r4, r5, r6, pc}
  405ec4:	89a2      	ldrh	r2, [r4, #12]
  405ec6:	2300      	movs	r3, #0
  405ec8:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  405ecc:	6033      	str	r3, [r6, #0]
  405ece:	d004      	beq.n	405eda <__swhatbuf_r+0x52>
  405ed0:	2240      	movs	r2, #64	; 0x40
  405ed2:	4618      	mov	r0, r3
  405ed4:	602a      	str	r2, [r5, #0]
  405ed6:	b010      	add	sp, #64	; 0x40
  405ed8:	bd70      	pop	{r4, r5, r6, pc}
  405eda:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405ede:	602b      	str	r3, [r5, #0]
  405ee0:	b010      	add	sp, #64	; 0x40
  405ee2:	bd70      	pop	{r4, r5, r6, pc}

00405ee4 <__smakebuf_r>:
  405ee4:	898a      	ldrh	r2, [r1, #12]
  405ee6:	0792      	lsls	r2, r2, #30
  405ee8:	460b      	mov	r3, r1
  405eea:	d506      	bpl.n	405efa <__smakebuf_r+0x16>
  405eec:	f101 0243 	add.w	r2, r1, #67	; 0x43
  405ef0:	2101      	movs	r1, #1
  405ef2:	601a      	str	r2, [r3, #0]
  405ef4:	611a      	str	r2, [r3, #16]
  405ef6:	6159      	str	r1, [r3, #20]
  405ef8:	4770      	bx	lr
  405efa:	b5f0      	push	{r4, r5, r6, r7, lr}
  405efc:	b083      	sub	sp, #12
  405efe:	ab01      	add	r3, sp, #4
  405f00:	466a      	mov	r2, sp
  405f02:	460c      	mov	r4, r1
  405f04:	4606      	mov	r6, r0
  405f06:	f7ff ffbf 	bl	405e88 <__swhatbuf_r>
  405f0a:	9900      	ldr	r1, [sp, #0]
  405f0c:	4605      	mov	r5, r0
  405f0e:	4630      	mov	r0, r6
  405f10:	f000 f83a 	bl	405f88 <_malloc_r>
  405f14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405f18:	b1d8      	cbz	r0, 405f52 <__smakebuf_r+0x6e>
  405f1a:	9a01      	ldr	r2, [sp, #4]
  405f1c:	4f15      	ldr	r7, [pc, #84]	; (405f74 <__smakebuf_r+0x90>)
  405f1e:	9900      	ldr	r1, [sp, #0]
  405f20:	63f7      	str	r7, [r6, #60]	; 0x3c
  405f22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405f26:	81a3      	strh	r3, [r4, #12]
  405f28:	6020      	str	r0, [r4, #0]
  405f2a:	6120      	str	r0, [r4, #16]
  405f2c:	6161      	str	r1, [r4, #20]
  405f2e:	b91a      	cbnz	r2, 405f38 <__smakebuf_r+0x54>
  405f30:	432b      	orrs	r3, r5
  405f32:	81a3      	strh	r3, [r4, #12]
  405f34:	b003      	add	sp, #12
  405f36:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405f38:	4630      	mov	r0, r6
  405f3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405f3e:	f001 fb7d 	bl	40763c <_isatty_r>
  405f42:	b1a0      	cbz	r0, 405f6e <__smakebuf_r+0x8a>
  405f44:	89a3      	ldrh	r3, [r4, #12]
  405f46:	f023 0303 	bic.w	r3, r3, #3
  405f4a:	f043 0301 	orr.w	r3, r3, #1
  405f4e:	b21b      	sxth	r3, r3
  405f50:	e7ee      	b.n	405f30 <__smakebuf_r+0x4c>
  405f52:	059a      	lsls	r2, r3, #22
  405f54:	d4ee      	bmi.n	405f34 <__smakebuf_r+0x50>
  405f56:	f023 0303 	bic.w	r3, r3, #3
  405f5a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  405f5e:	f043 0302 	orr.w	r3, r3, #2
  405f62:	2101      	movs	r1, #1
  405f64:	81a3      	strh	r3, [r4, #12]
  405f66:	6022      	str	r2, [r4, #0]
  405f68:	6122      	str	r2, [r4, #16]
  405f6a:	6161      	str	r1, [r4, #20]
  405f6c:	e7e2      	b.n	405f34 <__smakebuf_r+0x50>
  405f6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405f72:	e7dd      	b.n	405f30 <__smakebuf_r+0x4c>
  405f74:	00405689 	.word	0x00405689

00405f78 <malloc>:
  405f78:	4b02      	ldr	r3, [pc, #8]	; (405f84 <malloc+0xc>)
  405f7a:	4601      	mov	r1, r0
  405f7c:	6818      	ldr	r0, [r3, #0]
  405f7e:	f000 b803 	b.w	405f88 <_malloc_r>
  405f82:	bf00      	nop
  405f84:	2000001c 	.word	0x2000001c

00405f88 <_malloc_r>:
  405f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405f8c:	f101 060b 	add.w	r6, r1, #11
  405f90:	2e16      	cmp	r6, #22
  405f92:	b083      	sub	sp, #12
  405f94:	4605      	mov	r5, r0
  405f96:	f240 809e 	bls.w	4060d6 <_malloc_r+0x14e>
  405f9a:	f036 0607 	bics.w	r6, r6, #7
  405f9e:	f100 80bd 	bmi.w	40611c <_malloc_r+0x194>
  405fa2:	42b1      	cmp	r1, r6
  405fa4:	f200 80ba 	bhi.w	40611c <_malloc_r+0x194>
  405fa8:	f000 fc08 	bl	4067bc <__malloc_lock>
  405fac:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  405fb0:	f0c0 8293 	bcc.w	4064da <_malloc_r+0x552>
  405fb4:	0a73      	lsrs	r3, r6, #9
  405fb6:	f000 80b8 	beq.w	40612a <_malloc_r+0x1a2>
  405fba:	2b04      	cmp	r3, #4
  405fbc:	f200 8179 	bhi.w	4062b2 <_malloc_r+0x32a>
  405fc0:	09b3      	lsrs	r3, r6, #6
  405fc2:	f103 0039 	add.w	r0, r3, #57	; 0x39
  405fc6:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  405fca:	00c3      	lsls	r3, r0, #3
  405fcc:	4fbf      	ldr	r7, [pc, #764]	; (4062cc <_malloc_r+0x344>)
  405fce:	443b      	add	r3, r7
  405fd0:	f1a3 0108 	sub.w	r1, r3, #8
  405fd4:	685c      	ldr	r4, [r3, #4]
  405fd6:	42a1      	cmp	r1, r4
  405fd8:	d106      	bne.n	405fe8 <_malloc_r+0x60>
  405fda:	e00c      	b.n	405ff6 <_malloc_r+0x6e>
  405fdc:	2a00      	cmp	r2, #0
  405fde:	f280 80aa 	bge.w	406136 <_malloc_r+0x1ae>
  405fe2:	68e4      	ldr	r4, [r4, #12]
  405fe4:	42a1      	cmp	r1, r4
  405fe6:	d006      	beq.n	405ff6 <_malloc_r+0x6e>
  405fe8:	6863      	ldr	r3, [r4, #4]
  405fea:	f023 0303 	bic.w	r3, r3, #3
  405fee:	1b9a      	subs	r2, r3, r6
  405ff0:	2a0f      	cmp	r2, #15
  405ff2:	ddf3      	ble.n	405fdc <_malloc_r+0x54>
  405ff4:	4670      	mov	r0, lr
  405ff6:	693c      	ldr	r4, [r7, #16]
  405ff8:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4062e0 <_malloc_r+0x358>
  405ffc:	4574      	cmp	r4, lr
  405ffe:	f000 81ab 	beq.w	406358 <_malloc_r+0x3d0>
  406002:	6863      	ldr	r3, [r4, #4]
  406004:	f023 0303 	bic.w	r3, r3, #3
  406008:	1b9a      	subs	r2, r3, r6
  40600a:	2a0f      	cmp	r2, #15
  40600c:	f300 8190 	bgt.w	406330 <_malloc_r+0x3a8>
  406010:	2a00      	cmp	r2, #0
  406012:	f8c7 e014 	str.w	lr, [r7, #20]
  406016:	f8c7 e010 	str.w	lr, [r7, #16]
  40601a:	f280 809d 	bge.w	406158 <_malloc_r+0x1d0>
  40601e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406022:	f080 8161 	bcs.w	4062e8 <_malloc_r+0x360>
  406026:	08db      	lsrs	r3, r3, #3
  406028:	f103 0c01 	add.w	ip, r3, #1
  40602c:	1099      	asrs	r1, r3, #2
  40602e:	687a      	ldr	r2, [r7, #4]
  406030:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  406034:	f8c4 8008 	str.w	r8, [r4, #8]
  406038:	2301      	movs	r3, #1
  40603a:	408b      	lsls	r3, r1
  40603c:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  406040:	4313      	orrs	r3, r2
  406042:	3908      	subs	r1, #8
  406044:	60e1      	str	r1, [r4, #12]
  406046:	607b      	str	r3, [r7, #4]
  406048:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  40604c:	f8c8 400c 	str.w	r4, [r8, #12]
  406050:	1082      	asrs	r2, r0, #2
  406052:	2401      	movs	r4, #1
  406054:	4094      	lsls	r4, r2
  406056:	429c      	cmp	r4, r3
  406058:	f200 808b 	bhi.w	406172 <_malloc_r+0x1ea>
  40605c:	421c      	tst	r4, r3
  40605e:	d106      	bne.n	40606e <_malloc_r+0xe6>
  406060:	f020 0003 	bic.w	r0, r0, #3
  406064:	0064      	lsls	r4, r4, #1
  406066:	421c      	tst	r4, r3
  406068:	f100 0004 	add.w	r0, r0, #4
  40606c:	d0fa      	beq.n	406064 <_malloc_r+0xdc>
  40606e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  406072:	46cc      	mov	ip, r9
  406074:	4680      	mov	r8, r0
  406076:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40607a:	459c      	cmp	ip, r3
  40607c:	d107      	bne.n	40608e <_malloc_r+0x106>
  40607e:	e16d      	b.n	40635c <_malloc_r+0x3d4>
  406080:	2a00      	cmp	r2, #0
  406082:	f280 817b 	bge.w	40637c <_malloc_r+0x3f4>
  406086:	68db      	ldr	r3, [r3, #12]
  406088:	459c      	cmp	ip, r3
  40608a:	f000 8167 	beq.w	40635c <_malloc_r+0x3d4>
  40608e:	6859      	ldr	r1, [r3, #4]
  406090:	f021 0103 	bic.w	r1, r1, #3
  406094:	1b8a      	subs	r2, r1, r6
  406096:	2a0f      	cmp	r2, #15
  406098:	ddf2      	ble.n	406080 <_malloc_r+0xf8>
  40609a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40609e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4060a2:	9300      	str	r3, [sp, #0]
  4060a4:	199c      	adds	r4, r3, r6
  4060a6:	4628      	mov	r0, r5
  4060a8:	f046 0601 	orr.w	r6, r6, #1
  4060ac:	f042 0501 	orr.w	r5, r2, #1
  4060b0:	605e      	str	r6, [r3, #4]
  4060b2:	f8c8 c00c 	str.w	ip, [r8, #12]
  4060b6:	f8cc 8008 	str.w	r8, [ip, #8]
  4060ba:	617c      	str	r4, [r7, #20]
  4060bc:	613c      	str	r4, [r7, #16]
  4060be:	f8c4 e00c 	str.w	lr, [r4, #12]
  4060c2:	f8c4 e008 	str.w	lr, [r4, #8]
  4060c6:	6065      	str	r5, [r4, #4]
  4060c8:	505a      	str	r2, [r3, r1]
  4060ca:	f000 fb7d 	bl	4067c8 <__malloc_unlock>
  4060ce:	9b00      	ldr	r3, [sp, #0]
  4060d0:	f103 0408 	add.w	r4, r3, #8
  4060d4:	e01e      	b.n	406114 <_malloc_r+0x18c>
  4060d6:	2910      	cmp	r1, #16
  4060d8:	d820      	bhi.n	40611c <_malloc_r+0x194>
  4060da:	f000 fb6f 	bl	4067bc <__malloc_lock>
  4060de:	2610      	movs	r6, #16
  4060e0:	2318      	movs	r3, #24
  4060e2:	2002      	movs	r0, #2
  4060e4:	4f79      	ldr	r7, [pc, #484]	; (4062cc <_malloc_r+0x344>)
  4060e6:	443b      	add	r3, r7
  4060e8:	f1a3 0208 	sub.w	r2, r3, #8
  4060ec:	685c      	ldr	r4, [r3, #4]
  4060ee:	4294      	cmp	r4, r2
  4060f0:	f000 813d 	beq.w	40636e <_malloc_r+0x3e6>
  4060f4:	6863      	ldr	r3, [r4, #4]
  4060f6:	68e1      	ldr	r1, [r4, #12]
  4060f8:	68a6      	ldr	r6, [r4, #8]
  4060fa:	f023 0303 	bic.w	r3, r3, #3
  4060fe:	4423      	add	r3, r4
  406100:	4628      	mov	r0, r5
  406102:	685a      	ldr	r2, [r3, #4]
  406104:	60f1      	str	r1, [r6, #12]
  406106:	f042 0201 	orr.w	r2, r2, #1
  40610a:	608e      	str	r6, [r1, #8]
  40610c:	605a      	str	r2, [r3, #4]
  40610e:	f000 fb5b 	bl	4067c8 <__malloc_unlock>
  406112:	3408      	adds	r4, #8
  406114:	4620      	mov	r0, r4
  406116:	b003      	add	sp, #12
  406118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40611c:	2400      	movs	r4, #0
  40611e:	230c      	movs	r3, #12
  406120:	4620      	mov	r0, r4
  406122:	602b      	str	r3, [r5, #0]
  406124:	b003      	add	sp, #12
  406126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40612a:	2040      	movs	r0, #64	; 0x40
  40612c:	f44f 7300 	mov.w	r3, #512	; 0x200
  406130:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  406134:	e74a      	b.n	405fcc <_malloc_r+0x44>
  406136:	4423      	add	r3, r4
  406138:	68e1      	ldr	r1, [r4, #12]
  40613a:	685a      	ldr	r2, [r3, #4]
  40613c:	68a6      	ldr	r6, [r4, #8]
  40613e:	f042 0201 	orr.w	r2, r2, #1
  406142:	60f1      	str	r1, [r6, #12]
  406144:	4628      	mov	r0, r5
  406146:	608e      	str	r6, [r1, #8]
  406148:	605a      	str	r2, [r3, #4]
  40614a:	f000 fb3d 	bl	4067c8 <__malloc_unlock>
  40614e:	3408      	adds	r4, #8
  406150:	4620      	mov	r0, r4
  406152:	b003      	add	sp, #12
  406154:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406158:	4423      	add	r3, r4
  40615a:	4628      	mov	r0, r5
  40615c:	685a      	ldr	r2, [r3, #4]
  40615e:	f042 0201 	orr.w	r2, r2, #1
  406162:	605a      	str	r2, [r3, #4]
  406164:	f000 fb30 	bl	4067c8 <__malloc_unlock>
  406168:	3408      	adds	r4, #8
  40616a:	4620      	mov	r0, r4
  40616c:	b003      	add	sp, #12
  40616e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406172:	68bc      	ldr	r4, [r7, #8]
  406174:	6863      	ldr	r3, [r4, #4]
  406176:	f023 0803 	bic.w	r8, r3, #3
  40617a:	45b0      	cmp	r8, r6
  40617c:	d304      	bcc.n	406188 <_malloc_r+0x200>
  40617e:	eba8 0306 	sub.w	r3, r8, r6
  406182:	2b0f      	cmp	r3, #15
  406184:	f300 8085 	bgt.w	406292 <_malloc_r+0x30a>
  406188:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4062e4 <_malloc_r+0x35c>
  40618c:	4b50      	ldr	r3, [pc, #320]	; (4062d0 <_malloc_r+0x348>)
  40618e:	f8d9 2000 	ldr.w	r2, [r9]
  406192:	681b      	ldr	r3, [r3, #0]
  406194:	3201      	adds	r2, #1
  406196:	4433      	add	r3, r6
  406198:	eb04 0a08 	add.w	sl, r4, r8
  40619c:	f000 8155 	beq.w	40644a <_malloc_r+0x4c2>
  4061a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4061a4:	330f      	adds	r3, #15
  4061a6:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4061aa:	f02b 0b0f 	bic.w	fp, fp, #15
  4061ae:	4659      	mov	r1, fp
  4061b0:	4628      	mov	r0, r5
  4061b2:	f000 ffaf 	bl	407114 <_sbrk_r>
  4061b6:	1c41      	adds	r1, r0, #1
  4061b8:	4602      	mov	r2, r0
  4061ba:	f000 80fc 	beq.w	4063b6 <_malloc_r+0x42e>
  4061be:	4582      	cmp	sl, r0
  4061c0:	f200 80f7 	bhi.w	4063b2 <_malloc_r+0x42a>
  4061c4:	4b43      	ldr	r3, [pc, #268]	; (4062d4 <_malloc_r+0x34c>)
  4061c6:	6819      	ldr	r1, [r3, #0]
  4061c8:	4459      	add	r1, fp
  4061ca:	6019      	str	r1, [r3, #0]
  4061cc:	f000 814d 	beq.w	40646a <_malloc_r+0x4e2>
  4061d0:	f8d9 0000 	ldr.w	r0, [r9]
  4061d4:	3001      	adds	r0, #1
  4061d6:	bf1b      	ittet	ne
  4061d8:	eba2 0a0a 	subne.w	sl, r2, sl
  4061dc:	4451      	addne	r1, sl
  4061de:	f8c9 2000 	streq.w	r2, [r9]
  4061e2:	6019      	strne	r1, [r3, #0]
  4061e4:	f012 0107 	ands.w	r1, r2, #7
  4061e8:	f000 8115 	beq.w	406416 <_malloc_r+0x48e>
  4061ec:	f1c1 0008 	rsb	r0, r1, #8
  4061f0:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4061f4:	4402      	add	r2, r0
  4061f6:	3108      	adds	r1, #8
  4061f8:	eb02 090b 	add.w	r9, r2, fp
  4061fc:	f3c9 090b 	ubfx	r9, r9, #0, #12
  406200:	eba1 0909 	sub.w	r9, r1, r9
  406204:	4649      	mov	r1, r9
  406206:	4628      	mov	r0, r5
  406208:	9301      	str	r3, [sp, #4]
  40620a:	9200      	str	r2, [sp, #0]
  40620c:	f000 ff82 	bl	407114 <_sbrk_r>
  406210:	1c43      	adds	r3, r0, #1
  406212:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406216:	f000 8143 	beq.w	4064a0 <_malloc_r+0x518>
  40621a:	1a80      	subs	r0, r0, r2
  40621c:	4448      	add	r0, r9
  40621e:	f040 0001 	orr.w	r0, r0, #1
  406222:	6819      	ldr	r1, [r3, #0]
  406224:	60ba      	str	r2, [r7, #8]
  406226:	4449      	add	r1, r9
  406228:	42bc      	cmp	r4, r7
  40622a:	6050      	str	r0, [r2, #4]
  40622c:	6019      	str	r1, [r3, #0]
  40622e:	d017      	beq.n	406260 <_malloc_r+0x2d8>
  406230:	f1b8 0f0f 	cmp.w	r8, #15
  406234:	f240 80fb 	bls.w	40642e <_malloc_r+0x4a6>
  406238:	6860      	ldr	r0, [r4, #4]
  40623a:	f1a8 020c 	sub.w	r2, r8, #12
  40623e:	f022 0207 	bic.w	r2, r2, #7
  406242:	eb04 0e02 	add.w	lr, r4, r2
  406246:	f000 0001 	and.w	r0, r0, #1
  40624a:	f04f 0c05 	mov.w	ip, #5
  40624e:	4310      	orrs	r0, r2
  406250:	2a0f      	cmp	r2, #15
  406252:	6060      	str	r0, [r4, #4]
  406254:	f8ce c004 	str.w	ip, [lr, #4]
  406258:	f8ce c008 	str.w	ip, [lr, #8]
  40625c:	f200 8117 	bhi.w	40648e <_malloc_r+0x506>
  406260:	4b1d      	ldr	r3, [pc, #116]	; (4062d8 <_malloc_r+0x350>)
  406262:	68bc      	ldr	r4, [r7, #8]
  406264:	681a      	ldr	r2, [r3, #0]
  406266:	4291      	cmp	r1, r2
  406268:	bf88      	it	hi
  40626a:	6019      	strhi	r1, [r3, #0]
  40626c:	4b1b      	ldr	r3, [pc, #108]	; (4062dc <_malloc_r+0x354>)
  40626e:	681a      	ldr	r2, [r3, #0]
  406270:	4291      	cmp	r1, r2
  406272:	6862      	ldr	r2, [r4, #4]
  406274:	bf88      	it	hi
  406276:	6019      	strhi	r1, [r3, #0]
  406278:	f022 0203 	bic.w	r2, r2, #3
  40627c:	4296      	cmp	r6, r2
  40627e:	eba2 0306 	sub.w	r3, r2, r6
  406282:	d801      	bhi.n	406288 <_malloc_r+0x300>
  406284:	2b0f      	cmp	r3, #15
  406286:	dc04      	bgt.n	406292 <_malloc_r+0x30a>
  406288:	4628      	mov	r0, r5
  40628a:	f000 fa9d 	bl	4067c8 <__malloc_unlock>
  40628e:	2400      	movs	r4, #0
  406290:	e740      	b.n	406114 <_malloc_r+0x18c>
  406292:	19a2      	adds	r2, r4, r6
  406294:	f043 0301 	orr.w	r3, r3, #1
  406298:	f046 0601 	orr.w	r6, r6, #1
  40629c:	6066      	str	r6, [r4, #4]
  40629e:	4628      	mov	r0, r5
  4062a0:	60ba      	str	r2, [r7, #8]
  4062a2:	6053      	str	r3, [r2, #4]
  4062a4:	f000 fa90 	bl	4067c8 <__malloc_unlock>
  4062a8:	3408      	adds	r4, #8
  4062aa:	4620      	mov	r0, r4
  4062ac:	b003      	add	sp, #12
  4062ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4062b2:	2b14      	cmp	r3, #20
  4062b4:	d971      	bls.n	40639a <_malloc_r+0x412>
  4062b6:	2b54      	cmp	r3, #84	; 0x54
  4062b8:	f200 80a3 	bhi.w	406402 <_malloc_r+0x47a>
  4062bc:	0b33      	lsrs	r3, r6, #12
  4062be:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4062c2:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4062c6:	00c3      	lsls	r3, r0, #3
  4062c8:	e680      	b.n	405fcc <_malloc_r+0x44>
  4062ca:	bf00      	nop
  4062cc:	200005b8 	.word	0x200005b8
  4062d0:	20000e54 	.word	0x20000e54
  4062d4:	20000e24 	.word	0x20000e24
  4062d8:	20000e4c 	.word	0x20000e4c
  4062dc:	20000e50 	.word	0x20000e50
  4062e0:	200005c0 	.word	0x200005c0
  4062e4:	200009c0 	.word	0x200009c0
  4062e8:	0a5a      	lsrs	r2, r3, #9
  4062ea:	2a04      	cmp	r2, #4
  4062ec:	d95b      	bls.n	4063a6 <_malloc_r+0x41e>
  4062ee:	2a14      	cmp	r2, #20
  4062f0:	f200 80ae 	bhi.w	406450 <_malloc_r+0x4c8>
  4062f4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4062f8:	00c9      	lsls	r1, r1, #3
  4062fa:	325b      	adds	r2, #91	; 0x5b
  4062fc:	eb07 0c01 	add.w	ip, r7, r1
  406300:	5879      	ldr	r1, [r7, r1]
  406302:	f1ac 0c08 	sub.w	ip, ip, #8
  406306:	458c      	cmp	ip, r1
  406308:	f000 8088 	beq.w	40641c <_malloc_r+0x494>
  40630c:	684a      	ldr	r2, [r1, #4]
  40630e:	f022 0203 	bic.w	r2, r2, #3
  406312:	4293      	cmp	r3, r2
  406314:	d273      	bcs.n	4063fe <_malloc_r+0x476>
  406316:	6889      	ldr	r1, [r1, #8]
  406318:	458c      	cmp	ip, r1
  40631a:	d1f7      	bne.n	40630c <_malloc_r+0x384>
  40631c:	f8dc 200c 	ldr.w	r2, [ip, #12]
  406320:	687b      	ldr	r3, [r7, #4]
  406322:	60e2      	str	r2, [r4, #12]
  406324:	f8c4 c008 	str.w	ip, [r4, #8]
  406328:	6094      	str	r4, [r2, #8]
  40632a:	f8cc 400c 	str.w	r4, [ip, #12]
  40632e:	e68f      	b.n	406050 <_malloc_r+0xc8>
  406330:	19a1      	adds	r1, r4, r6
  406332:	f046 0c01 	orr.w	ip, r6, #1
  406336:	f042 0601 	orr.w	r6, r2, #1
  40633a:	f8c4 c004 	str.w	ip, [r4, #4]
  40633e:	4628      	mov	r0, r5
  406340:	6179      	str	r1, [r7, #20]
  406342:	6139      	str	r1, [r7, #16]
  406344:	f8c1 e00c 	str.w	lr, [r1, #12]
  406348:	f8c1 e008 	str.w	lr, [r1, #8]
  40634c:	604e      	str	r6, [r1, #4]
  40634e:	50e2      	str	r2, [r4, r3]
  406350:	f000 fa3a 	bl	4067c8 <__malloc_unlock>
  406354:	3408      	adds	r4, #8
  406356:	e6dd      	b.n	406114 <_malloc_r+0x18c>
  406358:	687b      	ldr	r3, [r7, #4]
  40635a:	e679      	b.n	406050 <_malloc_r+0xc8>
  40635c:	f108 0801 	add.w	r8, r8, #1
  406360:	f018 0f03 	tst.w	r8, #3
  406364:	f10c 0c08 	add.w	ip, ip, #8
  406368:	f47f ae85 	bne.w	406076 <_malloc_r+0xee>
  40636c:	e02d      	b.n	4063ca <_malloc_r+0x442>
  40636e:	68dc      	ldr	r4, [r3, #12]
  406370:	42a3      	cmp	r3, r4
  406372:	bf08      	it	eq
  406374:	3002      	addeq	r0, #2
  406376:	f43f ae3e 	beq.w	405ff6 <_malloc_r+0x6e>
  40637a:	e6bb      	b.n	4060f4 <_malloc_r+0x16c>
  40637c:	4419      	add	r1, r3
  40637e:	461c      	mov	r4, r3
  406380:	684a      	ldr	r2, [r1, #4]
  406382:	68db      	ldr	r3, [r3, #12]
  406384:	f854 6f08 	ldr.w	r6, [r4, #8]!
  406388:	f042 0201 	orr.w	r2, r2, #1
  40638c:	604a      	str	r2, [r1, #4]
  40638e:	4628      	mov	r0, r5
  406390:	60f3      	str	r3, [r6, #12]
  406392:	609e      	str	r6, [r3, #8]
  406394:	f000 fa18 	bl	4067c8 <__malloc_unlock>
  406398:	e6bc      	b.n	406114 <_malloc_r+0x18c>
  40639a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40639e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4063a2:	00c3      	lsls	r3, r0, #3
  4063a4:	e612      	b.n	405fcc <_malloc_r+0x44>
  4063a6:	099a      	lsrs	r2, r3, #6
  4063a8:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4063ac:	00c9      	lsls	r1, r1, #3
  4063ae:	3238      	adds	r2, #56	; 0x38
  4063b0:	e7a4      	b.n	4062fc <_malloc_r+0x374>
  4063b2:	42bc      	cmp	r4, r7
  4063b4:	d054      	beq.n	406460 <_malloc_r+0x4d8>
  4063b6:	68bc      	ldr	r4, [r7, #8]
  4063b8:	6862      	ldr	r2, [r4, #4]
  4063ba:	f022 0203 	bic.w	r2, r2, #3
  4063be:	e75d      	b.n	40627c <_malloc_r+0x2f4>
  4063c0:	f859 3908 	ldr.w	r3, [r9], #-8
  4063c4:	4599      	cmp	r9, r3
  4063c6:	f040 8086 	bne.w	4064d6 <_malloc_r+0x54e>
  4063ca:	f010 0f03 	tst.w	r0, #3
  4063ce:	f100 30ff 	add.w	r0, r0, #4294967295
  4063d2:	d1f5      	bne.n	4063c0 <_malloc_r+0x438>
  4063d4:	687b      	ldr	r3, [r7, #4]
  4063d6:	ea23 0304 	bic.w	r3, r3, r4
  4063da:	607b      	str	r3, [r7, #4]
  4063dc:	0064      	lsls	r4, r4, #1
  4063de:	429c      	cmp	r4, r3
  4063e0:	f63f aec7 	bhi.w	406172 <_malloc_r+0x1ea>
  4063e4:	2c00      	cmp	r4, #0
  4063e6:	f43f aec4 	beq.w	406172 <_malloc_r+0x1ea>
  4063ea:	421c      	tst	r4, r3
  4063ec:	4640      	mov	r0, r8
  4063ee:	f47f ae3e 	bne.w	40606e <_malloc_r+0xe6>
  4063f2:	0064      	lsls	r4, r4, #1
  4063f4:	421c      	tst	r4, r3
  4063f6:	f100 0004 	add.w	r0, r0, #4
  4063fa:	d0fa      	beq.n	4063f2 <_malloc_r+0x46a>
  4063fc:	e637      	b.n	40606e <_malloc_r+0xe6>
  4063fe:	468c      	mov	ip, r1
  406400:	e78c      	b.n	40631c <_malloc_r+0x394>
  406402:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  406406:	d815      	bhi.n	406434 <_malloc_r+0x4ac>
  406408:	0bf3      	lsrs	r3, r6, #15
  40640a:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40640e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  406412:	00c3      	lsls	r3, r0, #3
  406414:	e5da      	b.n	405fcc <_malloc_r+0x44>
  406416:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40641a:	e6ed      	b.n	4061f8 <_malloc_r+0x270>
  40641c:	687b      	ldr	r3, [r7, #4]
  40641e:	1092      	asrs	r2, r2, #2
  406420:	2101      	movs	r1, #1
  406422:	fa01 f202 	lsl.w	r2, r1, r2
  406426:	4313      	orrs	r3, r2
  406428:	607b      	str	r3, [r7, #4]
  40642a:	4662      	mov	r2, ip
  40642c:	e779      	b.n	406322 <_malloc_r+0x39a>
  40642e:	2301      	movs	r3, #1
  406430:	6053      	str	r3, [r2, #4]
  406432:	e729      	b.n	406288 <_malloc_r+0x300>
  406434:	f240 5254 	movw	r2, #1364	; 0x554
  406438:	4293      	cmp	r3, r2
  40643a:	d822      	bhi.n	406482 <_malloc_r+0x4fa>
  40643c:	0cb3      	lsrs	r3, r6, #18
  40643e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  406442:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  406446:	00c3      	lsls	r3, r0, #3
  406448:	e5c0      	b.n	405fcc <_malloc_r+0x44>
  40644a:	f103 0b10 	add.w	fp, r3, #16
  40644e:	e6ae      	b.n	4061ae <_malloc_r+0x226>
  406450:	2a54      	cmp	r2, #84	; 0x54
  406452:	d829      	bhi.n	4064a8 <_malloc_r+0x520>
  406454:	0b1a      	lsrs	r2, r3, #12
  406456:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40645a:	00c9      	lsls	r1, r1, #3
  40645c:	326e      	adds	r2, #110	; 0x6e
  40645e:	e74d      	b.n	4062fc <_malloc_r+0x374>
  406460:	4b20      	ldr	r3, [pc, #128]	; (4064e4 <_malloc_r+0x55c>)
  406462:	6819      	ldr	r1, [r3, #0]
  406464:	4459      	add	r1, fp
  406466:	6019      	str	r1, [r3, #0]
  406468:	e6b2      	b.n	4061d0 <_malloc_r+0x248>
  40646a:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40646e:	2800      	cmp	r0, #0
  406470:	f47f aeae 	bne.w	4061d0 <_malloc_r+0x248>
  406474:	eb08 030b 	add.w	r3, r8, fp
  406478:	68ba      	ldr	r2, [r7, #8]
  40647a:	f043 0301 	orr.w	r3, r3, #1
  40647e:	6053      	str	r3, [r2, #4]
  406480:	e6ee      	b.n	406260 <_malloc_r+0x2d8>
  406482:	207f      	movs	r0, #127	; 0x7f
  406484:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  406488:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  40648c:	e59e      	b.n	405fcc <_malloc_r+0x44>
  40648e:	f104 0108 	add.w	r1, r4, #8
  406492:	4628      	mov	r0, r5
  406494:	9300      	str	r3, [sp, #0]
  406496:	f7ff fa4b 	bl	405930 <_free_r>
  40649a:	9b00      	ldr	r3, [sp, #0]
  40649c:	6819      	ldr	r1, [r3, #0]
  40649e:	e6df      	b.n	406260 <_malloc_r+0x2d8>
  4064a0:	2001      	movs	r0, #1
  4064a2:	f04f 0900 	mov.w	r9, #0
  4064a6:	e6bc      	b.n	406222 <_malloc_r+0x29a>
  4064a8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4064ac:	d805      	bhi.n	4064ba <_malloc_r+0x532>
  4064ae:	0bda      	lsrs	r2, r3, #15
  4064b0:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4064b4:	00c9      	lsls	r1, r1, #3
  4064b6:	3277      	adds	r2, #119	; 0x77
  4064b8:	e720      	b.n	4062fc <_malloc_r+0x374>
  4064ba:	f240 5154 	movw	r1, #1364	; 0x554
  4064be:	428a      	cmp	r2, r1
  4064c0:	d805      	bhi.n	4064ce <_malloc_r+0x546>
  4064c2:	0c9a      	lsrs	r2, r3, #18
  4064c4:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4064c8:	00c9      	lsls	r1, r1, #3
  4064ca:	327c      	adds	r2, #124	; 0x7c
  4064cc:	e716      	b.n	4062fc <_malloc_r+0x374>
  4064ce:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4064d2:	227e      	movs	r2, #126	; 0x7e
  4064d4:	e712      	b.n	4062fc <_malloc_r+0x374>
  4064d6:	687b      	ldr	r3, [r7, #4]
  4064d8:	e780      	b.n	4063dc <_malloc_r+0x454>
  4064da:	08f0      	lsrs	r0, r6, #3
  4064dc:	f106 0308 	add.w	r3, r6, #8
  4064e0:	e600      	b.n	4060e4 <_malloc_r+0x15c>
  4064e2:	bf00      	nop
  4064e4:	20000e24 	.word	0x20000e24

004064e8 <__ascii_mbtowc>:
  4064e8:	b082      	sub	sp, #8
  4064ea:	b149      	cbz	r1, 406500 <__ascii_mbtowc+0x18>
  4064ec:	b15a      	cbz	r2, 406506 <__ascii_mbtowc+0x1e>
  4064ee:	b16b      	cbz	r3, 40650c <__ascii_mbtowc+0x24>
  4064f0:	7813      	ldrb	r3, [r2, #0]
  4064f2:	600b      	str	r3, [r1, #0]
  4064f4:	7812      	ldrb	r2, [r2, #0]
  4064f6:	1c10      	adds	r0, r2, #0
  4064f8:	bf18      	it	ne
  4064fa:	2001      	movne	r0, #1
  4064fc:	b002      	add	sp, #8
  4064fe:	4770      	bx	lr
  406500:	a901      	add	r1, sp, #4
  406502:	2a00      	cmp	r2, #0
  406504:	d1f3      	bne.n	4064ee <__ascii_mbtowc+0x6>
  406506:	4610      	mov	r0, r2
  406508:	b002      	add	sp, #8
  40650a:	4770      	bx	lr
  40650c:	f06f 0001 	mvn.w	r0, #1
  406510:	e7f4      	b.n	4064fc <__ascii_mbtowc+0x14>
  406512:	bf00      	nop
	...

00406520 <memchr>:
  406520:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406524:	2a10      	cmp	r2, #16
  406526:	db2b      	blt.n	406580 <memchr+0x60>
  406528:	f010 0f07 	tst.w	r0, #7
  40652c:	d008      	beq.n	406540 <memchr+0x20>
  40652e:	f810 3b01 	ldrb.w	r3, [r0], #1
  406532:	3a01      	subs	r2, #1
  406534:	428b      	cmp	r3, r1
  406536:	d02d      	beq.n	406594 <memchr+0x74>
  406538:	f010 0f07 	tst.w	r0, #7
  40653c:	b342      	cbz	r2, 406590 <memchr+0x70>
  40653e:	d1f6      	bne.n	40652e <memchr+0xe>
  406540:	b4f0      	push	{r4, r5, r6, r7}
  406542:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406546:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40654a:	f022 0407 	bic.w	r4, r2, #7
  40654e:	f07f 0700 	mvns.w	r7, #0
  406552:	2300      	movs	r3, #0
  406554:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406558:	3c08      	subs	r4, #8
  40655a:	ea85 0501 	eor.w	r5, r5, r1
  40655e:	ea86 0601 	eor.w	r6, r6, r1
  406562:	fa85 f547 	uadd8	r5, r5, r7
  406566:	faa3 f587 	sel	r5, r3, r7
  40656a:	fa86 f647 	uadd8	r6, r6, r7
  40656e:	faa5 f687 	sel	r6, r5, r7
  406572:	b98e      	cbnz	r6, 406598 <memchr+0x78>
  406574:	d1ee      	bne.n	406554 <memchr+0x34>
  406576:	bcf0      	pop	{r4, r5, r6, r7}
  406578:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40657c:	f002 0207 	and.w	r2, r2, #7
  406580:	b132      	cbz	r2, 406590 <memchr+0x70>
  406582:	f810 3b01 	ldrb.w	r3, [r0], #1
  406586:	3a01      	subs	r2, #1
  406588:	ea83 0301 	eor.w	r3, r3, r1
  40658c:	b113      	cbz	r3, 406594 <memchr+0x74>
  40658e:	d1f8      	bne.n	406582 <memchr+0x62>
  406590:	2000      	movs	r0, #0
  406592:	4770      	bx	lr
  406594:	3801      	subs	r0, #1
  406596:	4770      	bx	lr
  406598:	2d00      	cmp	r5, #0
  40659a:	bf06      	itte	eq
  40659c:	4635      	moveq	r5, r6
  40659e:	3803      	subeq	r0, #3
  4065a0:	3807      	subne	r0, #7
  4065a2:	f015 0f01 	tst.w	r5, #1
  4065a6:	d107      	bne.n	4065b8 <memchr+0x98>
  4065a8:	3001      	adds	r0, #1
  4065aa:	f415 7f80 	tst.w	r5, #256	; 0x100
  4065ae:	bf02      	ittt	eq
  4065b0:	3001      	addeq	r0, #1
  4065b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4065b6:	3001      	addeq	r0, #1
  4065b8:	bcf0      	pop	{r4, r5, r6, r7}
  4065ba:	3801      	subs	r0, #1
  4065bc:	4770      	bx	lr
  4065be:	bf00      	nop

004065c0 <memcpy>:
  4065c0:	4684      	mov	ip, r0
  4065c2:	ea41 0300 	orr.w	r3, r1, r0
  4065c6:	f013 0303 	ands.w	r3, r3, #3
  4065ca:	d16d      	bne.n	4066a8 <memcpy+0xe8>
  4065cc:	3a40      	subs	r2, #64	; 0x40
  4065ce:	d341      	bcc.n	406654 <memcpy+0x94>
  4065d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4065d4:	f840 3b04 	str.w	r3, [r0], #4
  4065d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4065dc:	f840 3b04 	str.w	r3, [r0], #4
  4065e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4065e4:	f840 3b04 	str.w	r3, [r0], #4
  4065e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4065ec:	f840 3b04 	str.w	r3, [r0], #4
  4065f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4065f4:	f840 3b04 	str.w	r3, [r0], #4
  4065f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4065fc:	f840 3b04 	str.w	r3, [r0], #4
  406600:	f851 3b04 	ldr.w	r3, [r1], #4
  406604:	f840 3b04 	str.w	r3, [r0], #4
  406608:	f851 3b04 	ldr.w	r3, [r1], #4
  40660c:	f840 3b04 	str.w	r3, [r0], #4
  406610:	f851 3b04 	ldr.w	r3, [r1], #4
  406614:	f840 3b04 	str.w	r3, [r0], #4
  406618:	f851 3b04 	ldr.w	r3, [r1], #4
  40661c:	f840 3b04 	str.w	r3, [r0], #4
  406620:	f851 3b04 	ldr.w	r3, [r1], #4
  406624:	f840 3b04 	str.w	r3, [r0], #4
  406628:	f851 3b04 	ldr.w	r3, [r1], #4
  40662c:	f840 3b04 	str.w	r3, [r0], #4
  406630:	f851 3b04 	ldr.w	r3, [r1], #4
  406634:	f840 3b04 	str.w	r3, [r0], #4
  406638:	f851 3b04 	ldr.w	r3, [r1], #4
  40663c:	f840 3b04 	str.w	r3, [r0], #4
  406640:	f851 3b04 	ldr.w	r3, [r1], #4
  406644:	f840 3b04 	str.w	r3, [r0], #4
  406648:	f851 3b04 	ldr.w	r3, [r1], #4
  40664c:	f840 3b04 	str.w	r3, [r0], #4
  406650:	3a40      	subs	r2, #64	; 0x40
  406652:	d2bd      	bcs.n	4065d0 <memcpy+0x10>
  406654:	3230      	adds	r2, #48	; 0x30
  406656:	d311      	bcc.n	40667c <memcpy+0xbc>
  406658:	f851 3b04 	ldr.w	r3, [r1], #4
  40665c:	f840 3b04 	str.w	r3, [r0], #4
  406660:	f851 3b04 	ldr.w	r3, [r1], #4
  406664:	f840 3b04 	str.w	r3, [r0], #4
  406668:	f851 3b04 	ldr.w	r3, [r1], #4
  40666c:	f840 3b04 	str.w	r3, [r0], #4
  406670:	f851 3b04 	ldr.w	r3, [r1], #4
  406674:	f840 3b04 	str.w	r3, [r0], #4
  406678:	3a10      	subs	r2, #16
  40667a:	d2ed      	bcs.n	406658 <memcpy+0x98>
  40667c:	320c      	adds	r2, #12
  40667e:	d305      	bcc.n	40668c <memcpy+0xcc>
  406680:	f851 3b04 	ldr.w	r3, [r1], #4
  406684:	f840 3b04 	str.w	r3, [r0], #4
  406688:	3a04      	subs	r2, #4
  40668a:	d2f9      	bcs.n	406680 <memcpy+0xc0>
  40668c:	3204      	adds	r2, #4
  40668e:	d008      	beq.n	4066a2 <memcpy+0xe2>
  406690:	07d2      	lsls	r2, r2, #31
  406692:	bf1c      	itt	ne
  406694:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406698:	f800 3b01 	strbne.w	r3, [r0], #1
  40669c:	d301      	bcc.n	4066a2 <memcpy+0xe2>
  40669e:	880b      	ldrh	r3, [r1, #0]
  4066a0:	8003      	strh	r3, [r0, #0]
  4066a2:	4660      	mov	r0, ip
  4066a4:	4770      	bx	lr
  4066a6:	bf00      	nop
  4066a8:	2a08      	cmp	r2, #8
  4066aa:	d313      	bcc.n	4066d4 <memcpy+0x114>
  4066ac:	078b      	lsls	r3, r1, #30
  4066ae:	d08d      	beq.n	4065cc <memcpy+0xc>
  4066b0:	f010 0303 	ands.w	r3, r0, #3
  4066b4:	d08a      	beq.n	4065cc <memcpy+0xc>
  4066b6:	f1c3 0304 	rsb	r3, r3, #4
  4066ba:	1ad2      	subs	r2, r2, r3
  4066bc:	07db      	lsls	r3, r3, #31
  4066be:	bf1c      	itt	ne
  4066c0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4066c4:	f800 3b01 	strbne.w	r3, [r0], #1
  4066c8:	d380      	bcc.n	4065cc <memcpy+0xc>
  4066ca:	f831 3b02 	ldrh.w	r3, [r1], #2
  4066ce:	f820 3b02 	strh.w	r3, [r0], #2
  4066d2:	e77b      	b.n	4065cc <memcpy+0xc>
  4066d4:	3a04      	subs	r2, #4
  4066d6:	d3d9      	bcc.n	40668c <memcpy+0xcc>
  4066d8:	3a01      	subs	r2, #1
  4066da:	f811 3b01 	ldrb.w	r3, [r1], #1
  4066de:	f800 3b01 	strb.w	r3, [r0], #1
  4066e2:	d2f9      	bcs.n	4066d8 <memcpy+0x118>
  4066e4:	780b      	ldrb	r3, [r1, #0]
  4066e6:	7003      	strb	r3, [r0, #0]
  4066e8:	784b      	ldrb	r3, [r1, #1]
  4066ea:	7043      	strb	r3, [r0, #1]
  4066ec:	788b      	ldrb	r3, [r1, #2]
  4066ee:	7083      	strb	r3, [r0, #2]
  4066f0:	4660      	mov	r0, ip
  4066f2:	4770      	bx	lr

004066f4 <memmove>:
  4066f4:	4288      	cmp	r0, r1
  4066f6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4066f8:	d90d      	bls.n	406716 <memmove+0x22>
  4066fa:	188b      	adds	r3, r1, r2
  4066fc:	4298      	cmp	r0, r3
  4066fe:	d20a      	bcs.n	406716 <memmove+0x22>
  406700:	1884      	adds	r4, r0, r2
  406702:	2a00      	cmp	r2, #0
  406704:	d051      	beq.n	4067aa <memmove+0xb6>
  406706:	4622      	mov	r2, r4
  406708:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40670c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  406710:	4299      	cmp	r1, r3
  406712:	d1f9      	bne.n	406708 <memmove+0x14>
  406714:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406716:	2a0f      	cmp	r2, #15
  406718:	d948      	bls.n	4067ac <memmove+0xb8>
  40671a:	ea41 0300 	orr.w	r3, r1, r0
  40671e:	079b      	lsls	r3, r3, #30
  406720:	d146      	bne.n	4067b0 <memmove+0xbc>
  406722:	f100 0410 	add.w	r4, r0, #16
  406726:	f101 0310 	add.w	r3, r1, #16
  40672a:	4615      	mov	r5, r2
  40672c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  406730:	f844 6c10 	str.w	r6, [r4, #-16]
  406734:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406738:	f844 6c0c 	str.w	r6, [r4, #-12]
  40673c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  406740:	f844 6c08 	str.w	r6, [r4, #-8]
  406744:	3d10      	subs	r5, #16
  406746:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40674a:	f844 6c04 	str.w	r6, [r4, #-4]
  40674e:	2d0f      	cmp	r5, #15
  406750:	f103 0310 	add.w	r3, r3, #16
  406754:	f104 0410 	add.w	r4, r4, #16
  406758:	d8e8      	bhi.n	40672c <memmove+0x38>
  40675a:	f1a2 0310 	sub.w	r3, r2, #16
  40675e:	f023 030f 	bic.w	r3, r3, #15
  406762:	f002 0e0f 	and.w	lr, r2, #15
  406766:	3310      	adds	r3, #16
  406768:	f1be 0f03 	cmp.w	lr, #3
  40676c:	4419      	add	r1, r3
  40676e:	4403      	add	r3, r0
  406770:	d921      	bls.n	4067b6 <memmove+0xc2>
  406772:	1f1e      	subs	r6, r3, #4
  406774:	460d      	mov	r5, r1
  406776:	4674      	mov	r4, lr
  406778:	3c04      	subs	r4, #4
  40677a:	f855 7b04 	ldr.w	r7, [r5], #4
  40677e:	f846 7f04 	str.w	r7, [r6, #4]!
  406782:	2c03      	cmp	r4, #3
  406784:	d8f8      	bhi.n	406778 <memmove+0x84>
  406786:	f1ae 0404 	sub.w	r4, lr, #4
  40678a:	f024 0403 	bic.w	r4, r4, #3
  40678e:	3404      	adds	r4, #4
  406790:	4421      	add	r1, r4
  406792:	4423      	add	r3, r4
  406794:	f002 0203 	and.w	r2, r2, #3
  406798:	b162      	cbz	r2, 4067b4 <memmove+0xc0>
  40679a:	3b01      	subs	r3, #1
  40679c:	440a      	add	r2, r1
  40679e:	f811 4b01 	ldrb.w	r4, [r1], #1
  4067a2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4067a6:	428a      	cmp	r2, r1
  4067a8:	d1f9      	bne.n	40679e <memmove+0xaa>
  4067aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4067ac:	4603      	mov	r3, r0
  4067ae:	e7f3      	b.n	406798 <memmove+0xa4>
  4067b0:	4603      	mov	r3, r0
  4067b2:	e7f2      	b.n	40679a <memmove+0xa6>
  4067b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4067b6:	4672      	mov	r2, lr
  4067b8:	e7ee      	b.n	406798 <memmove+0xa4>
  4067ba:	bf00      	nop

004067bc <__malloc_lock>:
  4067bc:	4801      	ldr	r0, [pc, #4]	; (4067c4 <__malloc_lock+0x8>)
  4067be:	f7ff bb5f 	b.w	405e80 <__retarget_lock_acquire_recursive>
  4067c2:	bf00      	nop
  4067c4:	20000eb8 	.word	0x20000eb8

004067c8 <__malloc_unlock>:
  4067c8:	4801      	ldr	r0, [pc, #4]	; (4067d0 <__malloc_unlock+0x8>)
  4067ca:	f7ff bb5b 	b.w	405e84 <__retarget_lock_release_recursive>
  4067ce:	bf00      	nop
  4067d0:	20000eb8 	.word	0x20000eb8

004067d4 <_Balloc>:
  4067d4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4067d6:	b570      	push	{r4, r5, r6, lr}
  4067d8:	4605      	mov	r5, r0
  4067da:	460c      	mov	r4, r1
  4067dc:	b14b      	cbz	r3, 4067f2 <_Balloc+0x1e>
  4067de:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4067e2:	b180      	cbz	r0, 406806 <_Balloc+0x32>
  4067e4:	6802      	ldr	r2, [r0, #0]
  4067e6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4067ea:	2300      	movs	r3, #0
  4067ec:	6103      	str	r3, [r0, #16]
  4067ee:	60c3      	str	r3, [r0, #12]
  4067f0:	bd70      	pop	{r4, r5, r6, pc}
  4067f2:	2221      	movs	r2, #33	; 0x21
  4067f4:	2104      	movs	r1, #4
  4067f6:	f000 fe69 	bl	4074cc <_calloc_r>
  4067fa:	64e8      	str	r0, [r5, #76]	; 0x4c
  4067fc:	4603      	mov	r3, r0
  4067fe:	2800      	cmp	r0, #0
  406800:	d1ed      	bne.n	4067de <_Balloc+0xa>
  406802:	2000      	movs	r0, #0
  406804:	bd70      	pop	{r4, r5, r6, pc}
  406806:	2101      	movs	r1, #1
  406808:	fa01 f604 	lsl.w	r6, r1, r4
  40680c:	1d72      	adds	r2, r6, #5
  40680e:	4628      	mov	r0, r5
  406810:	0092      	lsls	r2, r2, #2
  406812:	f000 fe5b 	bl	4074cc <_calloc_r>
  406816:	2800      	cmp	r0, #0
  406818:	d0f3      	beq.n	406802 <_Balloc+0x2e>
  40681a:	6044      	str	r4, [r0, #4]
  40681c:	6086      	str	r6, [r0, #8]
  40681e:	e7e4      	b.n	4067ea <_Balloc+0x16>

00406820 <_Bfree>:
  406820:	b131      	cbz	r1, 406830 <_Bfree+0x10>
  406822:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406824:	684a      	ldr	r2, [r1, #4]
  406826:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40682a:	6008      	str	r0, [r1, #0]
  40682c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406830:	4770      	bx	lr
  406832:	bf00      	nop

00406834 <__multadd>:
  406834:	b5f0      	push	{r4, r5, r6, r7, lr}
  406836:	690c      	ldr	r4, [r1, #16]
  406838:	b083      	sub	sp, #12
  40683a:	460d      	mov	r5, r1
  40683c:	4606      	mov	r6, r0
  40683e:	f101 0e14 	add.w	lr, r1, #20
  406842:	2700      	movs	r7, #0
  406844:	f8de 0000 	ldr.w	r0, [lr]
  406848:	b281      	uxth	r1, r0
  40684a:	fb02 3301 	mla	r3, r2, r1, r3
  40684e:	0c01      	lsrs	r1, r0, #16
  406850:	0c18      	lsrs	r0, r3, #16
  406852:	fb02 0101 	mla	r1, r2, r1, r0
  406856:	b29b      	uxth	r3, r3
  406858:	3701      	adds	r7, #1
  40685a:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  40685e:	42bc      	cmp	r4, r7
  406860:	f84e 3b04 	str.w	r3, [lr], #4
  406864:	ea4f 4311 	mov.w	r3, r1, lsr #16
  406868:	dcec      	bgt.n	406844 <__multadd+0x10>
  40686a:	b13b      	cbz	r3, 40687c <__multadd+0x48>
  40686c:	68aa      	ldr	r2, [r5, #8]
  40686e:	4294      	cmp	r4, r2
  406870:	da07      	bge.n	406882 <__multadd+0x4e>
  406872:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  406876:	3401      	adds	r4, #1
  406878:	6153      	str	r3, [r2, #20]
  40687a:	612c      	str	r4, [r5, #16]
  40687c:	4628      	mov	r0, r5
  40687e:	b003      	add	sp, #12
  406880:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406882:	6869      	ldr	r1, [r5, #4]
  406884:	9301      	str	r3, [sp, #4]
  406886:	3101      	adds	r1, #1
  406888:	4630      	mov	r0, r6
  40688a:	f7ff ffa3 	bl	4067d4 <_Balloc>
  40688e:	692a      	ldr	r2, [r5, #16]
  406890:	3202      	adds	r2, #2
  406892:	f105 010c 	add.w	r1, r5, #12
  406896:	4607      	mov	r7, r0
  406898:	0092      	lsls	r2, r2, #2
  40689a:	300c      	adds	r0, #12
  40689c:	f7ff fe90 	bl	4065c0 <memcpy>
  4068a0:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4068a2:	6869      	ldr	r1, [r5, #4]
  4068a4:	9b01      	ldr	r3, [sp, #4]
  4068a6:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4068aa:	6028      	str	r0, [r5, #0]
  4068ac:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4068b0:	463d      	mov	r5, r7
  4068b2:	e7de      	b.n	406872 <__multadd+0x3e>

004068b4 <__hi0bits>:
  4068b4:	0c02      	lsrs	r2, r0, #16
  4068b6:	0412      	lsls	r2, r2, #16
  4068b8:	4603      	mov	r3, r0
  4068ba:	b9b2      	cbnz	r2, 4068ea <__hi0bits+0x36>
  4068bc:	0403      	lsls	r3, r0, #16
  4068be:	2010      	movs	r0, #16
  4068c0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4068c4:	bf04      	itt	eq
  4068c6:	021b      	lsleq	r3, r3, #8
  4068c8:	3008      	addeq	r0, #8
  4068ca:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4068ce:	bf04      	itt	eq
  4068d0:	011b      	lsleq	r3, r3, #4
  4068d2:	3004      	addeq	r0, #4
  4068d4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4068d8:	bf04      	itt	eq
  4068da:	009b      	lsleq	r3, r3, #2
  4068dc:	3002      	addeq	r0, #2
  4068de:	2b00      	cmp	r3, #0
  4068e0:	db02      	blt.n	4068e8 <__hi0bits+0x34>
  4068e2:	005b      	lsls	r3, r3, #1
  4068e4:	d403      	bmi.n	4068ee <__hi0bits+0x3a>
  4068e6:	2020      	movs	r0, #32
  4068e8:	4770      	bx	lr
  4068ea:	2000      	movs	r0, #0
  4068ec:	e7e8      	b.n	4068c0 <__hi0bits+0xc>
  4068ee:	3001      	adds	r0, #1
  4068f0:	4770      	bx	lr
  4068f2:	bf00      	nop

004068f4 <__lo0bits>:
  4068f4:	6803      	ldr	r3, [r0, #0]
  4068f6:	f013 0207 	ands.w	r2, r3, #7
  4068fa:	4601      	mov	r1, r0
  4068fc:	d007      	beq.n	40690e <__lo0bits+0x1a>
  4068fe:	07da      	lsls	r2, r3, #31
  406900:	d421      	bmi.n	406946 <__lo0bits+0x52>
  406902:	0798      	lsls	r0, r3, #30
  406904:	d421      	bmi.n	40694a <__lo0bits+0x56>
  406906:	089b      	lsrs	r3, r3, #2
  406908:	600b      	str	r3, [r1, #0]
  40690a:	2002      	movs	r0, #2
  40690c:	4770      	bx	lr
  40690e:	b298      	uxth	r0, r3
  406910:	b198      	cbz	r0, 40693a <__lo0bits+0x46>
  406912:	4610      	mov	r0, r2
  406914:	f013 0fff 	tst.w	r3, #255	; 0xff
  406918:	bf04      	itt	eq
  40691a:	0a1b      	lsreq	r3, r3, #8
  40691c:	3008      	addeq	r0, #8
  40691e:	071a      	lsls	r2, r3, #28
  406920:	bf04      	itt	eq
  406922:	091b      	lsreq	r3, r3, #4
  406924:	3004      	addeq	r0, #4
  406926:	079a      	lsls	r2, r3, #30
  406928:	bf04      	itt	eq
  40692a:	089b      	lsreq	r3, r3, #2
  40692c:	3002      	addeq	r0, #2
  40692e:	07da      	lsls	r2, r3, #31
  406930:	d407      	bmi.n	406942 <__lo0bits+0x4e>
  406932:	085b      	lsrs	r3, r3, #1
  406934:	d104      	bne.n	406940 <__lo0bits+0x4c>
  406936:	2020      	movs	r0, #32
  406938:	4770      	bx	lr
  40693a:	0c1b      	lsrs	r3, r3, #16
  40693c:	2010      	movs	r0, #16
  40693e:	e7e9      	b.n	406914 <__lo0bits+0x20>
  406940:	3001      	adds	r0, #1
  406942:	600b      	str	r3, [r1, #0]
  406944:	4770      	bx	lr
  406946:	2000      	movs	r0, #0
  406948:	4770      	bx	lr
  40694a:	085b      	lsrs	r3, r3, #1
  40694c:	600b      	str	r3, [r1, #0]
  40694e:	2001      	movs	r0, #1
  406950:	4770      	bx	lr
  406952:	bf00      	nop

00406954 <__i2b>:
  406954:	b510      	push	{r4, lr}
  406956:	460c      	mov	r4, r1
  406958:	2101      	movs	r1, #1
  40695a:	f7ff ff3b 	bl	4067d4 <_Balloc>
  40695e:	2201      	movs	r2, #1
  406960:	6144      	str	r4, [r0, #20]
  406962:	6102      	str	r2, [r0, #16]
  406964:	bd10      	pop	{r4, pc}
  406966:	bf00      	nop

00406968 <__multiply>:
  406968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40696c:	690c      	ldr	r4, [r1, #16]
  40696e:	6915      	ldr	r5, [r2, #16]
  406970:	42ac      	cmp	r4, r5
  406972:	b083      	sub	sp, #12
  406974:	468b      	mov	fp, r1
  406976:	4616      	mov	r6, r2
  406978:	da04      	bge.n	406984 <__multiply+0x1c>
  40697a:	4622      	mov	r2, r4
  40697c:	46b3      	mov	fp, r6
  40697e:	462c      	mov	r4, r5
  406980:	460e      	mov	r6, r1
  406982:	4615      	mov	r5, r2
  406984:	f8db 3008 	ldr.w	r3, [fp, #8]
  406988:	f8db 1004 	ldr.w	r1, [fp, #4]
  40698c:	eb04 0805 	add.w	r8, r4, r5
  406990:	4598      	cmp	r8, r3
  406992:	bfc8      	it	gt
  406994:	3101      	addgt	r1, #1
  406996:	f7ff ff1d 	bl	4067d4 <_Balloc>
  40699a:	f100 0914 	add.w	r9, r0, #20
  40699e:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4069a2:	45d1      	cmp	r9, sl
  4069a4:	9000      	str	r0, [sp, #0]
  4069a6:	d205      	bcs.n	4069b4 <__multiply+0x4c>
  4069a8:	464b      	mov	r3, r9
  4069aa:	2100      	movs	r1, #0
  4069ac:	f843 1b04 	str.w	r1, [r3], #4
  4069b0:	459a      	cmp	sl, r3
  4069b2:	d8fb      	bhi.n	4069ac <__multiply+0x44>
  4069b4:	f106 0c14 	add.w	ip, r6, #20
  4069b8:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4069bc:	f10b 0b14 	add.w	fp, fp, #20
  4069c0:	459c      	cmp	ip, r3
  4069c2:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4069c6:	d24c      	bcs.n	406a62 <__multiply+0xfa>
  4069c8:	f8cd a004 	str.w	sl, [sp, #4]
  4069cc:	469a      	mov	sl, r3
  4069ce:	f8dc 5000 	ldr.w	r5, [ip]
  4069d2:	b2af      	uxth	r7, r5
  4069d4:	b1ef      	cbz	r7, 406a12 <__multiply+0xaa>
  4069d6:	2100      	movs	r1, #0
  4069d8:	464d      	mov	r5, r9
  4069da:	465e      	mov	r6, fp
  4069dc:	460c      	mov	r4, r1
  4069de:	f856 2b04 	ldr.w	r2, [r6], #4
  4069e2:	6828      	ldr	r0, [r5, #0]
  4069e4:	b293      	uxth	r3, r2
  4069e6:	b281      	uxth	r1, r0
  4069e8:	fb07 1303 	mla	r3, r7, r3, r1
  4069ec:	0c12      	lsrs	r2, r2, #16
  4069ee:	0c01      	lsrs	r1, r0, #16
  4069f0:	4423      	add	r3, r4
  4069f2:	fb07 1102 	mla	r1, r7, r2, r1
  4069f6:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4069fa:	b29b      	uxth	r3, r3
  4069fc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  406a00:	45b6      	cmp	lr, r6
  406a02:	f845 3b04 	str.w	r3, [r5], #4
  406a06:	ea4f 4411 	mov.w	r4, r1, lsr #16
  406a0a:	d8e8      	bhi.n	4069de <__multiply+0x76>
  406a0c:	602c      	str	r4, [r5, #0]
  406a0e:	f8dc 5000 	ldr.w	r5, [ip]
  406a12:	0c2d      	lsrs	r5, r5, #16
  406a14:	d01d      	beq.n	406a52 <__multiply+0xea>
  406a16:	f8d9 3000 	ldr.w	r3, [r9]
  406a1a:	4648      	mov	r0, r9
  406a1c:	461c      	mov	r4, r3
  406a1e:	4659      	mov	r1, fp
  406a20:	2200      	movs	r2, #0
  406a22:	880e      	ldrh	r6, [r1, #0]
  406a24:	0c24      	lsrs	r4, r4, #16
  406a26:	fb05 4406 	mla	r4, r5, r6, r4
  406a2a:	4422      	add	r2, r4
  406a2c:	b29b      	uxth	r3, r3
  406a2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  406a32:	f840 3b04 	str.w	r3, [r0], #4
  406a36:	f851 3b04 	ldr.w	r3, [r1], #4
  406a3a:	6804      	ldr	r4, [r0, #0]
  406a3c:	0c1b      	lsrs	r3, r3, #16
  406a3e:	b2a6      	uxth	r6, r4
  406a40:	fb05 6303 	mla	r3, r5, r3, r6
  406a44:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  406a48:	458e      	cmp	lr, r1
  406a4a:	ea4f 4213 	mov.w	r2, r3, lsr #16
  406a4e:	d8e8      	bhi.n	406a22 <__multiply+0xba>
  406a50:	6003      	str	r3, [r0, #0]
  406a52:	f10c 0c04 	add.w	ip, ip, #4
  406a56:	45e2      	cmp	sl, ip
  406a58:	f109 0904 	add.w	r9, r9, #4
  406a5c:	d8b7      	bhi.n	4069ce <__multiply+0x66>
  406a5e:	f8dd a004 	ldr.w	sl, [sp, #4]
  406a62:	f1b8 0f00 	cmp.w	r8, #0
  406a66:	dd0b      	ble.n	406a80 <__multiply+0x118>
  406a68:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  406a6c:	f1aa 0a04 	sub.w	sl, sl, #4
  406a70:	b11b      	cbz	r3, 406a7a <__multiply+0x112>
  406a72:	e005      	b.n	406a80 <__multiply+0x118>
  406a74:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  406a78:	b913      	cbnz	r3, 406a80 <__multiply+0x118>
  406a7a:	f1b8 0801 	subs.w	r8, r8, #1
  406a7e:	d1f9      	bne.n	406a74 <__multiply+0x10c>
  406a80:	9800      	ldr	r0, [sp, #0]
  406a82:	f8c0 8010 	str.w	r8, [r0, #16]
  406a86:	b003      	add	sp, #12
  406a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406a8c <__pow5mult>:
  406a8c:	f012 0303 	ands.w	r3, r2, #3
  406a90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406a94:	4614      	mov	r4, r2
  406a96:	4607      	mov	r7, r0
  406a98:	d12e      	bne.n	406af8 <__pow5mult+0x6c>
  406a9a:	460d      	mov	r5, r1
  406a9c:	10a4      	asrs	r4, r4, #2
  406a9e:	d01c      	beq.n	406ada <__pow5mult+0x4e>
  406aa0:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  406aa2:	b396      	cbz	r6, 406b0a <__pow5mult+0x7e>
  406aa4:	07e3      	lsls	r3, r4, #31
  406aa6:	f04f 0800 	mov.w	r8, #0
  406aaa:	d406      	bmi.n	406aba <__pow5mult+0x2e>
  406aac:	1064      	asrs	r4, r4, #1
  406aae:	d014      	beq.n	406ada <__pow5mult+0x4e>
  406ab0:	6830      	ldr	r0, [r6, #0]
  406ab2:	b1a8      	cbz	r0, 406ae0 <__pow5mult+0x54>
  406ab4:	4606      	mov	r6, r0
  406ab6:	07e3      	lsls	r3, r4, #31
  406ab8:	d5f8      	bpl.n	406aac <__pow5mult+0x20>
  406aba:	4632      	mov	r2, r6
  406abc:	4629      	mov	r1, r5
  406abe:	4638      	mov	r0, r7
  406ac0:	f7ff ff52 	bl	406968 <__multiply>
  406ac4:	b1b5      	cbz	r5, 406af4 <__pow5mult+0x68>
  406ac6:	686a      	ldr	r2, [r5, #4]
  406ac8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406aca:	1064      	asrs	r4, r4, #1
  406acc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406ad0:	6029      	str	r1, [r5, #0]
  406ad2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  406ad6:	4605      	mov	r5, r0
  406ad8:	d1ea      	bne.n	406ab0 <__pow5mult+0x24>
  406ada:	4628      	mov	r0, r5
  406adc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406ae0:	4632      	mov	r2, r6
  406ae2:	4631      	mov	r1, r6
  406ae4:	4638      	mov	r0, r7
  406ae6:	f7ff ff3f 	bl	406968 <__multiply>
  406aea:	6030      	str	r0, [r6, #0]
  406aec:	f8c0 8000 	str.w	r8, [r0]
  406af0:	4606      	mov	r6, r0
  406af2:	e7e0      	b.n	406ab6 <__pow5mult+0x2a>
  406af4:	4605      	mov	r5, r0
  406af6:	e7d9      	b.n	406aac <__pow5mult+0x20>
  406af8:	1e5a      	subs	r2, r3, #1
  406afa:	4d0b      	ldr	r5, [pc, #44]	; (406b28 <__pow5mult+0x9c>)
  406afc:	2300      	movs	r3, #0
  406afe:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  406b02:	f7ff fe97 	bl	406834 <__multadd>
  406b06:	4605      	mov	r5, r0
  406b08:	e7c8      	b.n	406a9c <__pow5mult+0x10>
  406b0a:	2101      	movs	r1, #1
  406b0c:	4638      	mov	r0, r7
  406b0e:	f7ff fe61 	bl	4067d4 <_Balloc>
  406b12:	f240 2171 	movw	r1, #625	; 0x271
  406b16:	2201      	movs	r2, #1
  406b18:	2300      	movs	r3, #0
  406b1a:	6141      	str	r1, [r0, #20]
  406b1c:	6102      	str	r2, [r0, #16]
  406b1e:	4606      	mov	r6, r0
  406b20:	64b8      	str	r0, [r7, #72]	; 0x48
  406b22:	6003      	str	r3, [r0, #0]
  406b24:	e7be      	b.n	406aa4 <__pow5mult+0x18>
  406b26:	bf00      	nop
  406b28:	00408d50 	.word	0x00408d50

00406b2c <__lshift>:
  406b2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406b30:	4691      	mov	r9, r2
  406b32:	690a      	ldr	r2, [r1, #16]
  406b34:	688b      	ldr	r3, [r1, #8]
  406b36:	ea4f 1469 	mov.w	r4, r9, asr #5
  406b3a:	eb04 0802 	add.w	r8, r4, r2
  406b3e:	f108 0501 	add.w	r5, r8, #1
  406b42:	429d      	cmp	r5, r3
  406b44:	460e      	mov	r6, r1
  406b46:	4607      	mov	r7, r0
  406b48:	6849      	ldr	r1, [r1, #4]
  406b4a:	dd04      	ble.n	406b56 <__lshift+0x2a>
  406b4c:	005b      	lsls	r3, r3, #1
  406b4e:	429d      	cmp	r5, r3
  406b50:	f101 0101 	add.w	r1, r1, #1
  406b54:	dcfa      	bgt.n	406b4c <__lshift+0x20>
  406b56:	4638      	mov	r0, r7
  406b58:	f7ff fe3c 	bl	4067d4 <_Balloc>
  406b5c:	2c00      	cmp	r4, #0
  406b5e:	f100 0314 	add.w	r3, r0, #20
  406b62:	dd06      	ble.n	406b72 <__lshift+0x46>
  406b64:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  406b68:	2100      	movs	r1, #0
  406b6a:	f843 1b04 	str.w	r1, [r3], #4
  406b6e:	429a      	cmp	r2, r3
  406b70:	d1fb      	bne.n	406b6a <__lshift+0x3e>
  406b72:	6934      	ldr	r4, [r6, #16]
  406b74:	f106 0114 	add.w	r1, r6, #20
  406b78:	f019 091f 	ands.w	r9, r9, #31
  406b7c:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  406b80:	d01d      	beq.n	406bbe <__lshift+0x92>
  406b82:	f1c9 0c20 	rsb	ip, r9, #32
  406b86:	2200      	movs	r2, #0
  406b88:	680c      	ldr	r4, [r1, #0]
  406b8a:	fa04 f409 	lsl.w	r4, r4, r9
  406b8e:	4314      	orrs	r4, r2
  406b90:	f843 4b04 	str.w	r4, [r3], #4
  406b94:	f851 2b04 	ldr.w	r2, [r1], #4
  406b98:	458e      	cmp	lr, r1
  406b9a:	fa22 f20c 	lsr.w	r2, r2, ip
  406b9e:	d8f3      	bhi.n	406b88 <__lshift+0x5c>
  406ba0:	601a      	str	r2, [r3, #0]
  406ba2:	b10a      	cbz	r2, 406ba8 <__lshift+0x7c>
  406ba4:	f108 0502 	add.w	r5, r8, #2
  406ba8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406baa:	6872      	ldr	r2, [r6, #4]
  406bac:	3d01      	subs	r5, #1
  406bae:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406bb2:	6105      	str	r5, [r0, #16]
  406bb4:	6031      	str	r1, [r6, #0]
  406bb6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  406bba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406bbe:	3b04      	subs	r3, #4
  406bc0:	f851 2b04 	ldr.w	r2, [r1], #4
  406bc4:	f843 2f04 	str.w	r2, [r3, #4]!
  406bc8:	458e      	cmp	lr, r1
  406bca:	d8f9      	bhi.n	406bc0 <__lshift+0x94>
  406bcc:	e7ec      	b.n	406ba8 <__lshift+0x7c>
  406bce:	bf00      	nop

00406bd0 <__mcmp>:
  406bd0:	b430      	push	{r4, r5}
  406bd2:	690b      	ldr	r3, [r1, #16]
  406bd4:	4605      	mov	r5, r0
  406bd6:	6900      	ldr	r0, [r0, #16]
  406bd8:	1ac0      	subs	r0, r0, r3
  406bda:	d10f      	bne.n	406bfc <__mcmp+0x2c>
  406bdc:	009b      	lsls	r3, r3, #2
  406bde:	3514      	adds	r5, #20
  406be0:	3114      	adds	r1, #20
  406be2:	4419      	add	r1, r3
  406be4:	442b      	add	r3, r5
  406be6:	e001      	b.n	406bec <__mcmp+0x1c>
  406be8:	429d      	cmp	r5, r3
  406bea:	d207      	bcs.n	406bfc <__mcmp+0x2c>
  406bec:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  406bf0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  406bf4:	4294      	cmp	r4, r2
  406bf6:	d0f7      	beq.n	406be8 <__mcmp+0x18>
  406bf8:	d302      	bcc.n	406c00 <__mcmp+0x30>
  406bfa:	2001      	movs	r0, #1
  406bfc:	bc30      	pop	{r4, r5}
  406bfe:	4770      	bx	lr
  406c00:	f04f 30ff 	mov.w	r0, #4294967295
  406c04:	e7fa      	b.n	406bfc <__mcmp+0x2c>
  406c06:	bf00      	nop

00406c08 <__mdiff>:
  406c08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406c0c:	690f      	ldr	r7, [r1, #16]
  406c0e:	460e      	mov	r6, r1
  406c10:	6911      	ldr	r1, [r2, #16]
  406c12:	1a7f      	subs	r7, r7, r1
  406c14:	2f00      	cmp	r7, #0
  406c16:	4690      	mov	r8, r2
  406c18:	d117      	bne.n	406c4a <__mdiff+0x42>
  406c1a:	0089      	lsls	r1, r1, #2
  406c1c:	f106 0514 	add.w	r5, r6, #20
  406c20:	f102 0e14 	add.w	lr, r2, #20
  406c24:	186b      	adds	r3, r5, r1
  406c26:	4471      	add	r1, lr
  406c28:	e001      	b.n	406c2e <__mdiff+0x26>
  406c2a:	429d      	cmp	r5, r3
  406c2c:	d25c      	bcs.n	406ce8 <__mdiff+0xe0>
  406c2e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  406c32:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  406c36:	42a2      	cmp	r2, r4
  406c38:	d0f7      	beq.n	406c2a <__mdiff+0x22>
  406c3a:	d25e      	bcs.n	406cfa <__mdiff+0xf2>
  406c3c:	4633      	mov	r3, r6
  406c3e:	462c      	mov	r4, r5
  406c40:	4646      	mov	r6, r8
  406c42:	4675      	mov	r5, lr
  406c44:	4698      	mov	r8, r3
  406c46:	2701      	movs	r7, #1
  406c48:	e005      	b.n	406c56 <__mdiff+0x4e>
  406c4a:	db58      	blt.n	406cfe <__mdiff+0xf6>
  406c4c:	f106 0514 	add.w	r5, r6, #20
  406c50:	f108 0414 	add.w	r4, r8, #20
  406c54:	2700      	movs	r7, #0
  406c56:	6871      	ldr	r1, [r6, #4]
  406c58:	f7ff fdbc 	bl	4067d4 <_Balloc>
  406c5c:	f8d8 3010 	ldr.w	r3, [r8, #16]
  406c60:	6936      	ldr	r6, [r6, #16]
  406c62:	60c7      	str	r7, [r0, #12]
  406c64:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  406c68:	46a6      	mov	lr, r4
  406c6a:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  406c6e:	f100 0414 	add.w	r4, r0, #20
  406c72:	2300      	movs	r3, #0
  406c74:	f85e 1b04 	ldr.w	r1, [lr], #4
  406c78:	f855 8b04 	ldr.w	r8, [r5], #4
  406c7c:	b28a      	uxth	r2, r1
  406c7e:	fa13 f388 	uxtah	r3, r3, r8
  406c82:	0c09      	lsrs	r1, r1, #16
  406c84:	1a9a      	subs	r2, r3, r2
  406c86:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  406c8a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  406c8e:	b292      	uxth	r2, r2
  406c90:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  406c94:	45f4      	cmp	ip, lr
  406c96:	f844 2b04 	str.w	r2, [r4], #4
  406c9a:	ea4f 4323 	mov.w	r3, r3, asr #16
  406c9e:	d8e9      	bhi.n	406c74 <__mdiff+0x6c>
  406ca0:	42af      	cmp	r7, r5
  406ca2:	d917      	bls.n	406cd4 <__mdiff+0xcc>
  406ca4:	46a4      	mov	ip, r4
  406ca6:	46ae      	mov	lr, r5
  406ca8:	f85e 2b04 	ldr.w	r2, [lr], #4
  406cac:	fa13 f382 	uxtah	r3, r3, r2
  406cb0:	1419      	asrs	r1, r3, #16
  406cb2:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  406cb6:	b29b      	uxth	r3, r3
  406cb8:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  406cbc:	4577      	cmp	r7, lr
  406cbe:	f84c 2b04 	str.w	r2, [ip], #4
  406cc2:	ea4f 4321 	mov.w	r3, r1, asr #16
  406cc6:	d8ef      	bhi.n	406ca8 <__mdiff+0xa0>
  406cc8:	43ed      	mvns	r5, r5
  406cca:	442f      	add	r7, r5
  406ccc:	f027 0703 	bic.w	r7, r7, #3
  406cd0:	3704      	adds	r7, #4
  406cd2:	443c      	add	r4, r7
  406cd4:	3c04      	subs	r4, #4
  406cd6:	b922      	cbnz	r2, 406ce2 <__mdiff+0xda>
  406cd8:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  406cdc:	3e01      	subs	r6, #1
  406cde:	2b00      	cmp	r3, #0
  406ce0:	d0fa      	beq.n	406cd8 <__mdiff+0xd0>
  406ce2:	6106      	str	r6, [r0, #16]
  406ce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406ce8:	2100      	movs	r1, #0
  406cea:	f7ff fd73 	bl	4067d4 <_Balloc>
  406cee:	2201      	movs	r2, #1
  406cf0:	2300      	movs	r3, #0
  406cf2:	6102      	str	r2, [r0, #16]
  406cf4:	6143      	str	r3, [r0, #20]
  406cf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406cfa:	4674      	mov	r4, lr
  406cfc:	e7ab      	b.n	406c56 <__mdiff+0x4e>
  406cfe:	4633      	mov	r3, r6
  406d00:	f106 0414 	add.w	r4, r6, #20
  406d04:	f102 0514 	add.w	r5, r2, #20
  406d08:	4616      	mov	r6, r2
  406d0a:	2701      	movs	r7, #1
  406d0c:	4698      	mov	r8, r3
  406d0e:	e7a2      	b.n	406c56 <__mdiff+0x4e>

00406d10 <__d2b>:
  406d10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406d14:	b082      	sub	sp, #8
  406d16:	2101      	movs	r1, #1
  406d18:	461c      	mov	r4, r3
  406d1a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  406d1e:	4615      	mov	r5, r2
  406d20:	9e08      	ldr	r6, [sp, #32]
  406d22:	f7ff fd57 	bl	4067d4 <_Balloc>
  406d26:	f3c4 0413 	ubfx	r4, r4, #0, #20
  406d2a:	4680      	mov	r8, r0
  406d2c:	b10f      	cbz	r7, 406d32 <__d2b+0x22>
  406d2e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  406d32:	9401      	str	r4, [sp, #4]
  406d34:	b31d      	cbz	r5, 406d7e <__d2b+0x6e>
  406d36:	a802      	add	r0, sp, #8
  406d38:	f840 5d08 	str.w	r5, [r0, #-8]!
  406d3c:	f7ff fdda 	bl	4068f4 <__lo0bits>
  406d40:	2800      	cmp	r0, #0
  406d42:	d134      	bne.n	406dae <__d2b+0x9e>
  406d44:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406d48:	f8c8 2014 	str.w	r2, [r8, #20]
  406d4c:	2b00      	cmp	r3, #0
  406d4e:	bf0c      	ite	eq
  406d50:	2101      	moveq	r1, #1
  406d52:	2102      	movne	r1, #2
  406d54:	f8c8 3018 	str.w	r3, [r8, #24]
  406d58:	f8c8 1010 	str.w	r1, [r8, #16]
  406d5c:	b9df      	cbnz	r7, 406d96 <__d2b+0x86>
  406d5e:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  406d62:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  406d66:	6030      	str	r0, [r6, #0]
  406d68:	6918      	ldr	r0, [r3, #16]
  406d6a:	f7ff fda3 	bl	4068b4 <__hi0bits>
  406d6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406d70:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  406d74:	6018      	str	r0, [r3, #0]
  406d76:	4640      	mov	r0, r8
  406d78:	b002      	add	sp, #8
  406d7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406d7e:	a801      	add	r0, sp, #4
  406d80:	f7ff fdb8 	bl	4068f4 <__lo0bits>
  406d84:	9b01      	ldr	r3, [sp, #4]
  406d86:	f8c8 3014 	str.w	r3, [r8, #20]
  406d8a:	2101      	movs	r1, #1
  406d8c:	3020      	adds	r0, #32
  406d8e:	f8c8 1010 	str.w	r1, [r8, #16]
  406d92:	2f00      	cmp	r7, #0
  406d94:	d0e3      	beq.n	406d5e <__d2b+0x4e>
  406d96:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406d98:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406d9c:	4407      	add	r7, r0
  406d9e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  406da2:	6037      	str	r7, [r6, #0]
  406da4:	6018      	str	r0, [r3, #0]
  406da6:	4640      	mov	r0, r8
  406da8:	b002      	add	sp, #8
  406daa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406dae:	e89d 000a 	ldmia.w	sp, {r1, r3}
  406db2:	f1c0 0220 	rsb	r2, r0, #32
  406db6:	fa03 f202 	lsl.w	r2, r3, r2
  406dba:	430a      	orrs	r2, r1
  406dbc:	40c3      	lsrs	r3, r0
  406dbe:	9301      	str	r3, [sp, #4]
  406dc0:	f8c8 2014 	str.w	r2, [r8, #20]
  406dc4:	e7c2      	b.n	406d4c <__d2b+0x3c>
  406dc6:	bf00      	nop

00406dc8 <_realloc_r>:
  406dc8:	2900      	cmp	r1, #0
  406dca:	f000 8095 	beq.w	406ef8 <_realloc_r+0x130>
  406dce:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406dd2:	460d      	mov	r5, r1
  406dd4:	4616      	mov	r6, r2
  406dd6:	b083      	sub	sp, #12
  406dd8:	4680      	mov	r8, r0
  406dda:	f106 070b 	add.w	r7, r6, #11
  406dde:	f7ff fced 	bl	4067bc <__malloc_lock>
  406de2:	f855 ec04 	ldr.w	lr, [r5, #-4]
  406de6:	2f16      	cmp	r7, #22
  406de8:	f02e 0403 	bic.w	r4, lr, #3
  406dec:	f1a5 0908 	sub.w	r9, r5, #8
  406df0:	d83c      	bhi.n	406e6c <_realloc_r+0xa4>
  406df2:	2210      	movs	r2, #16
  406df4:	4617      	mov	r7, r2
  406df6:	42be      	cmp	r6, r7
  406df8:	d83d      	bhi.n	406e76 <_realloc_r+0xae>
  406dfa:	4294      	cmp	r4, r2
  406dfc:	da43      	bge.n	406e86 <_realloc_r+0xbe>
  406dfe:	4bc4      	ldr	r3, [pc, #784]	; (407110 <_realloc_r+0x348>)
  406e00:	6899      	ldr	r1, [r3, #8]
  406e02:	eb09 0004 	add.w	r0, r9, r4
  406e06:	4288      	cmp	r0, r1
  406e08:	f000 80b4 	beq.w	406f74 <_realloc_r+0x1ac>
  406e0c:	6843      	ldr	r3, [r0, #4]
  406e0e:	f023 0101 	bic.w	r1, r3, #1
  406e12:	4401      	add	r1, r0
  406e14:	6849      	ldr	r1, [r1, #4]
  406e16:	07c9      	lsls	r1, r1, #31
  406e18:	d54c      	bpl.n	406eb4 <_realloc_r+0xec>
  406e1a:	f01e 0f01 	tst.w	lr, #1
  406e1e:	f000 809b 	beq.w	406f58 <_realloc_r+0x190>
  406e22:	4631      	mov	r1, r6
  406e24:	4640      	mov	r0, r8
  406e26:	f7ff f8af 	bl	405f88 <_malloc_r>
  406e2a:	4606      	mov	r6, r0
  406e2c:	2800      	cmp	r0, #0
  406e2e:	d03a      	beq.n	406ea6 <_realloc_r+0xde>
  406e30:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406e34:	f023 0301 	bic.w	r3, r3, #1
  406e38:	444b      	add	r3, r9
  406e3a:	f1a0 0208 	sub.w	r2, r0, #8
  406e3e:	429a      	cmp	r2, r3
  406e40:	f000 8121 	beq.w	407086 <_realloc_r+0x2be>
  406e44:	1f22      	subs	r2, r4, #4
  406e46:	2a24      	cmp	r2, #36	; 0x24
  406e48:	f200 8107 	bhi.w	40705a <_realloc_r+0x292>
  406e4c:	2a13      	cmp	r2, #19
  406e4e:	f200 80db 	bhi.w	407008 <_realloc_r+0x240>
  406e52:	4603      	mov	r3, r0
  406e54:	462a      	mov	r2, r5
  406e56:	6811      	ldr	r1, [r2, #0]
  406e58:	6019      	str	r1, [r3, #0]
  406e5a:	6851      	ldr	r1, [r2, #4]
  406e5c:	6059      	str	r1, [r3, #4]
  406e5e:	6892      	ldr	r2, [r2, #8]
  406e60:	609a      	str	r2, [r3, #8]
  406e62:	4629      	mov	r1, r5
  406e64:	4640      	mov	r0, r8
  406e66:	f7fe fd63 	bl	405930 <_free_r>
  406e6a:	e01c      	b.n	406ea6 <_realloc_r+0xde>
  406e6c:	f027 0707 	bic.w	r7, r7, #7
  406e70:	2f00      	cmp	r7, #0
  406e72:	463a      	mov	r2, r7
  406e74:	dabf      	bge.n	406df6 <_realloc_r+0x2e>
  406e76:	2600      	movs	r6, #0
  406e78:	230c      	movs	r3, #12
  406e7a:	4630      	mov	r0, r6
  406e7c:	f8c8 3000 	str.w	r3, [r8]
  406e80:	b003      	add	sp, #12
  406e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406e86:	462e      	mov	r6, r5
  406e88:	1be3      	subs	r3, r4, r7
  406e8a:	2b0f      	cmp	r3, #15
  406e8c:	d81e      	bhi.n	406ecc <_realloc_r+0x104>
  406e8e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  406e92:	f003 0301 	and.w	r3, r3, #1
  406e96:	4323      	orrs	r3, r4
  406e98:	444c      	add	r4, r9
  406e9a:	f8c9 3004 	str.w	r3, [r9, #4]
  406e9e:	6863      	ldr	r3, [r4, #4]
  406ea0:	f043 0301 	orr.w	r3, r3, #1
  406ea4:	6063      	str	r3, [r4, #4]
  406ea6:	4640      	mov	r0, r8
  406ea8:	f7ff fc8e 	bl	4067c8 <__malloc_unlock>
  406eac:	4630      	mov	r0, r6
  406eae:	b003      	add	sp, #12
  406eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406eb4:	f023 0303 	bic.w	r3, r3, #3
  406eb8:	18e1      	adds	r1, r4, r3
  406eba:	4291      	cmp	r1, r2
  406ebc:	db1f      	blt.n	406efe <_realloc_r+0x136>
  406ebe:	68c3      	ldr	r3, [r0, #12]
  406ec0:	6882      	ldr	r2, [r0, #8]
  406ec2:	462e      	mov	r6, r5
  406ec4:	60d3      	str	r3, [r2, #12]
  406ec6:	460c      	mov	r4, r1
  406ec8:	609a      	str	r2, [r3, #8]
  406eca:	e7dd      	b.n	406e88 <_realloc_r+0xc0>
  406ecc:	f8d9 2004 	ldr.w	r2, [r9, #4]
  406ed0:	eb09 0107 	add.w	r1, r9, r7
  406ed4:	f002 0201 	and.w	r2, r2, #1
  406ed8:	444c      	add	r4, r9
  406eda:	f043 0301 	orr.w	r3, r3, #1
  406ede:	4317      	orrs	r7, r2
  406ee0:	f8c9 7004 	str.w	r7, [r9, #4]
  406ee4:	604b      	str	r3, [r1, #4]
  406ee6:	6863      	ldr	r3, [r4, #4]
  406ee8:	f043 0301 	orr.w	r3, r3, #1
  406eec:	3108      	adds	r1, #8
  406eee:	6063      	str	r3, [r4, #4]
  406ef0:	4640      	mov	r0, r8
  406ef2:	f7fe fd1d 	bl	405930 <_free_r>
  406ef6:	e7d6      	b.n	406ea6 <_realloc_r+0xde>
  406ef8:	4611      	mov	r1, r2
  406efa:	f7ff b845 	b.w	405f88 <_malloc_r>
  406efe:	f01e 0f01 	tst.w	lr, #1
  406f02:	d18e      	bne.n	406e22 <_realloc_r+0x5a>
  406f04:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406f08:	eba9 0a01 	sub.w	sl, r9, r1
  406f0c:	f8da 1004 	ldr.w	r1, [sl, #4]
  406f10:	f021 0103 	bic.w	r1, r1, #3
  406f14:	440b      	add	r3, r1
  406f16:	4423      	add	r3, r4
  406f18:	4293      	cmp	r3, r2
  406f1a:	db25      	blt.n	406f68 <_realloc_r+0x1a0>
  406f1c:	68c2      	ldr	r2, [r0, #12]
  406f1e:	6881      	ldr	r1, [r0, #8]
  406f20:	4656      	mov	r6, sl
  406f22:	60ca      	str	r2, [r1, #12]
  406f24:	6091      	str	r1, [r2, #8]
  406f26:	f8da 100c 	ldr.w	r1, [sl, #12]
  406f2a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406f2e:	1f22      	subs	r2, r4, #4
  406f30:	2a24      	cmp	r2, #36	; 0x24
  406f32:	60c1      	str	r1, [r0, #12]
  406f34:	6088      	str	r0, [r1, #8]
  406f36:	f200 8094 	bhi.w	407062 <_realloc_r+0x29a>
  406f3a:	2a13      	cmp	r2, #19
  406f3c:	d96f      	bls.n	40701e <_realloc_r+0x256>
  406f3e:	6829      	ldr	r1, [r5, #0]
  406f40:	f8ca 1008 	str.w	r1, [sl, #8]
  406f44:	6869      	ldr	r1, [r5, #4]
  406f46:	f8ca 100c 	str.w	r1, [sl, #12]
  406f4a:	2a1b      	cmp	r2, #27
  406f4c:	f200 80a2 	bhi.w	407094 <_realloc_r+0x2cc>
  406f50:	3508      	adds	r5, #8
  406f52:	f10a 0210 	add.w	r2, sl, #16
  406f56:	e063      	b.n	407020 <_realloc_r+0x258>
  406f58:	f855 3c08 	ldr.w	r3, [r5, #-8]
  406f5c:	eba9 0a03 	sub.w	sl, r9, r3
  406f60:	f8da 1004 	ldr.w	r1, [sl, #4]
  406f64:	f021 0103 	bic.w	r1, r1, #3
  406f68:	1863      	adds	r3, r4, r1
  406f6a:	4293      	cmp	r3, r2
  406f6c:	f6ff af59 	blt.w	406e22 <_realloc_r+0x5a>
  406f70:	4656      	mov	r6, sl
  406f72:	e7d8      	b.n	406f26 <_realloc_r+0x15e>
  406f74:	6841      	ldr	r1, [r0, #4]
  406f76:	f021 0b03 	bic.w	fp, r1, #3
  406f7a:	44a3      	add	fp, r4
  406f7c:	f107 0010 	add.w	r0, r7, #16
  406f80:	4583      	cmp	fp, r0
  406f82:	da56      	bge.n	407032 <_realloc_r+0x26a>
  406f84:	f01e 0f01 	tst.w	lr, #1
  406f88:	f47f af4b 	bne.w	406e22 <_realloc_r+0x5a>
  406f8c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406f90:	eba9 0a01 	sub.w	sl, r9, r1
  406f94:	f8da 1004 	ldr.w	r1, [sl, #4]
  406f98:	f021 0103 	bic.w	r1, r1, #3
  406f9c:	448b      	add	fp, r1
  406f9e:	4558      	cmp	r0, fp
  406fa0:	dce2      	bgt.n	406f68 <_realloc_r+0x1a0>
  406fa2:	4656      	mov	r6, sl
  406fa4:	f8da 100c 	ldr.w	r1, [sl, #12]
  406fa8:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406fac:	1f22      	subs	r2, r4, #4
  406fae:	2a24      	cmp	r2, #36	; 0x24
  406fb0:	60c1      	str	r1, [r0, #12]
  406fb2:	6088      	str	r0, [r1, #8]
  406fb4:	f200 808f 	bhi.w	4070d6 <_realloc_r+0x30e>
  406fb8:	2a13      	cmp	r2, #19
  406fba:	f240 808a 	bls.w	4070d2 <_realloc_r+0x30a>
  406fbe:	6829      	ldr	r1, [r5, #0]
  406fc0:	f8ca 1008 	str.w	r1, [sl, #8]
  406fc4:	6869      	ldr	r1, [r5, #4]
  406fc6:	f8ca 100c 	str.w	r1, [sl, #12]
  406fca:	2a1b      	cmp	r2, #27
  406fcc:	f200 808a 	bhi.w	4070e4 <_realloc_r+0x31c>
  406fd0:	3508      	adds	r5, #8
  406fd2:	f10a 0210 	add.w	r2, sl, #16
  406fd6:	6829      	ldr	r1, [r5, #0]
  406fd8:	6011      	str	r1, [r2, #0]
  406fda:	6869      	ldr	r1, [r5, #4]
  406fdc:	6051      	str	r1, [r2, #4]
  406fde:	68a9      	ldr	r1, [r5, #8]
  406fe0:	6091      	str	r1, [r2, #8]
  406fe2:	eb0a 0107 	add.w	r1, sl, r7
  406fe6:	ebab 0207 	sub.w	r2, fp, r7
  406fea:	f042 0201 	orr.w	r2, r2, #1
  406fee:	6099      	str	r1, [r3, #8]
  406ff0:	604a      	str	r2, [r1, #4]
  406ff2:	f8da 3004 	ldr.w	r3, [sl, #4]
  406ff6:	f003 0301 	and.w	r3, r3, #1
  406ffa:	431f      	orrs	r7, r3
  406ffc:	4640      	mov	r0, r8
  406ffe:	f8ca 7004 	str.w	r7, [sl, #4]
  407002:	f7ff fbe1 	bl	4067c8 <__malloc_unlock>
  407006:	e751      	b.n	406eac <_realloc_r+0xe4>
  407008:	682b      	ldr	r3, [r5, #0]
  40700a:	6003      	str	r3, [r0, #0]
  40700c:	686b      	ldr	r3, [r5, #4]
  40700e:	6043      	str	r3, [r0, #4]
  407010:	2a1b      	cmp	r2, #27
  407012:	d82d      	bhi.n	407070 <_realloc_r+0x2a8>
  407014:	f100 0308 	add.w	r3, r0, #8
  407018:	f105 0208 	add.w	r2, r5, #8
  40701c:	e71b      	b.n	406e56 <_realloc_r+0x8e>
  40701e:	4632      	mov	r2, r6
  407020:	6829      	ldr	r1, [r5, #0]
  407022:	6011      	str	r1, [r2, #0]
  407024:	6869      	ldr	r1, [r5, #4]
  407026:	6051      	str	r1, [r2, #4]
  407028:	68a9      	ldr	r1, [r5, #8]
  40702a:	6091      	str	r1, [r2, #8]
  40702c:	461c      	mov	r4, r3
  40702e:	46d1      	mov	r9, sl
  407030:	e72a      	b.n	406e88 <_realloc_r+0xc0>
  407032:	eb09 0107 	add.w	r1, r9, r7
  407036:	ebab 0b07 	sub.w	fp, fp, r7
  40703a:	f04b 0201 	orr.w	r2, fp, #1
  40703e:	6099      	str	r1, [r3, #8]
  407040:	604a      	str	r2, [r1, #4]
  407042:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407046:	f003 0301 	and.w	r3, r3, #1
  40704a:	431f      	orrs	r7, r3
  40704c:	4640      	mov	r0, r8
  40704e:	f845 7c04 	str.w	r7, [r5, #-4]
  407052:	f7ff fbb9 	bl	4067c8 <__malloc_unlock>
  407056:	462e      	mov	r6, r5
  407058:	e728      	b.n	406eac <_realloc_r+0xe4>
  40705a:	4629      	mov	r1, r5
  40705c:	f7ff fb4a 	bl	4066f4 <memmove>
  407060:	e6ff      	b.n	406e62 <_realloc_r+0x9a>
  407062:	4629      	mov	r1, r5
  407064:	4630      	mov	r0, r6
  407066:	461c      	mov	r4, r3
  407068:	46d1      	mov	r9, sl
  40706a:	f7ff fb43 	bl	4066f4 <memmove>
  40706e:	e70b      	b.n	406e88 <_realloc_r+0xc0>
  407070:	68ab      	ldr	r3, [r5, #8]
  407072:	6083      	str	r3, [r0, #8]
  407074:	68eb      	ldr	r3, [r5, #12]
  407076:	60c3      	str	r3, [r0, #12]
  407078:	2a24      	cmp	r2, #36	; 0x24
  40707a:	d017      	beq.n	4070ac <_realloc_r+0x2e4>
  40707c:	f100 0310 	add.w	r3, r0, #16
  407080:	f105 0210 	add.w	r2, r5, #16
  407084:	e6e7      	b.n	406e56 <_realloc_r+0x8e>
  407086:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40708a:	f023 0303 	bic.w	r3, r3, #3
  40708e:	441c      	add	r4, r3
  407090:	462e      	mov	r6, r5
  407092:	e6f9      	b.n	406e88 <_realloc_r+0xc0>
  407094:	68a9      	ldr	r1, [r5, #8]
  407096:	f8ca 1010 	str.w	r1, [sl, #16]
  40709a:	68e9      	ldr	r1, [r5, #12]
  40709c:	f8ca 1014 	str.w	r1, [sl, #20]
  4070a0:	2a24      	cmp	r2, #36	; 0x24
  4070a2:	d00c      	beq.n	4070be <_realloc_r+0x2f6>
  4070a4:	3510      	adds	r5, #16
  4070a6:	f10a 0218 	add.w	r2, sl, #24
  4070aa:	e7b9      	b.n	407020 <_realloc_r+0x258>
  4070ac:	692b      	ldr	r3, [r5, #16]
  4070ae:	6103      	str	r3, [r0, #16]
  4070b0:	696b      	ldr	r3, [r5, #20]
  4070b2:	6143      	str	r3, [r0, #20]
  4070b4:	f105 0218 	add.w	r2, r5, #24
  4070b8:	f100 0318 	add.w	r3, r0, #24
  4070bc:	e6cb      	b.n	406e56 <_realloc_r+0x8e>
  4070be:	692a      	ldr	r2, [r5, #16]
  4070c0:	f8ca 2018 	str.w	r2, [sl, #24]
  4070c4:	696a      	ldr	r2, [r5, #20]
  4070c6:	f8ca 201c 	str.w	r2, [sl, #28]
  4070ca:	3518      	adds	r5, #24
  4070cc:	f10a 0220 	add.w	r2, sl, #32
  4070d0:	e7a6      	b.n	407020 <_realloc_r+0x258>
  4070d2:	4632      	mov	r2, r6
  4070d4:	e77f      	b.n	406fd6 <_realloc_r+0x20e>
  4070d6:	4629      	mov	r1, r5
  4070d8:	4630      	mov	r0, r6
  4070da:	9301      	str	r3, [sp, #4]
  4070dc:	f7ff fb0a 	bl	4066f4 <memmove>
  4070e0:	9b01      	ldr	r3, [sp, #4]
  4070e2:	e77e      	b.n	406fe2 <_realloc_r+0x21a>
  4070e4:	68a9      	ldr	r1, [r5, #8]
  4070e6:	f8ca 1010 	str.w	r1, [sl, #16]
  4070ea:	68e9      	ldr	r1, [r5, #12]
  4070ec:	f8ca 1014 	str.w	r1, [sl, #20]
  4070f0:	2a24      	cmp	r2, #36	; 0x24
  4070f2:	d003      	beq.n	4070fc <_realloc_r+0x334>
  4070f4:	3510      	adds	r5, #16
  4070f6:	f10a 0218 	add.w	r2, sl, #24
  4070fa:	e76c      	b.n	406fd6 <_realloc_r+0x20e>
  4070fc:	692a      	ldr	r2, [r5, #16]
  4070fe:	f8ca 2018 	str.w	r2, [sl, #24]
  407102:	696a      	ldr	r2, [r5, #20]
  407104:	f8ca 201c 	str.w	r2, [sl, #28]
  407108:	3518      	adds	r5, #24
  40710a:	f10a 0220 	add.w	r2, sl, #32
  40710e:	e762      	b.n	406fd6 <_realloc_r+0x20e>
  407110:	200005b8 	.word	0x200005b8

00407114 <_sbrk_r>:
  407114:	b538      	push	{r3, r4, r5, lr}
  407116:	4c07      	ldr	r4, [pc, #28]	; (407134 <_sbrk_r+0x20>)
  407118:	2300      	movs	r3, #0
  40711a:	4605      	mov	r5, r0
  40711c:	4608      	mov	r0, r1
  40711e:	6023      	str	r3, [r4, #0]
  407120:	f7fa fa80 	bl	401624 <_sbrk>
  407124:	1c43      	adds	r3, r0, #1
  407126:	d000      	beq.n	40712a <_sbrk_r+0x16>
  407128:	bd38      	pop	{r3, r4, r5, pc}
  40712a:	6823      	ldr	r3, [r4, #0]
  40712c:	2b00      	cmp	r3, #0
  40712e:	d0fb      	beq.n	407128 <_sbrk_r+0x14>
  407130:	602b      	str	r3, [r5, #0]
  407132:	bd38      	pop	{r3, r4, r5, pc}
  407134:	20000ecc 	.word	0x20000ecc

00407138 <__sread>:
  407138:	b510      	push	{r4, lr}
  40713a:	460c      	mov	r4, r1
  40713c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407140:	f000 faa4 	bl	40768c <_read_r>
  407144:	2800      	cmp	r0, #0
  407146:	db03      	blt.n	407150 <__sread+0x18>
  407148:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40714a:	4403      	add	r3, r0
  40714c:	6523      	str	r3, [r4, #80]	; 0x50
  40714e:	bd10      	pop	{r4, pc}
  407150:	89a3      	ldrh	r3, [r4, #12]
  407152:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  407156:	81a3      	strh	r3, [r4, #12]
  407158:	bd10      	pop	{r4, pc}
  40715a:	bf00      	nop

0040715c <__swrite>:
  40715c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407160:	4616      	mov	r6, r2
  407162:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  407166:	461f      	mov	r7, r3
  407168:	05d3      	lsls	r3, r2, #23
  40716a:	460c      	mov	r4, r1
  40716c:	4605      	mov	r5, r0
  40716e:	d507      	bpl.n	407180 <__swrite+0x24>
  407170:	2200      	movs	r2, #0
  407172:	2302      	movs	r3, #2
  407174:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407178:	f000 fa72 	bl	407660 <_lseek_r>
  40717c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407180:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407184:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  407188:	81a2      	strh	r2, [r4, #12]
  40718a:	463b      	mov	r3, r7
  40718c:	4632      	mov	r2, r6
  40718e:	4628      	mov	r0, r5
  407190:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407194:	f000 b922 	b.w	4073dc <_write_r>

00407198 <__sseek>:
  407198:	b510      	push	{r4, lr}
  40719a:	460c      	mov	r4, r1
  40719c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4071a0:	f000 fa5e 	bl	407660 <_lseek_r>
  4071a4:	89a3      	ldrh	r3, [r4, #12]
  4071a6:	1c42      	adds	r2, r0, #1
  4071a8:	bf0e      	itee	eq
  4071aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4071ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4071b2:	6520      	strne	r0, [r4, #80]	; 0x50
  4071b4:	81a3      	strh	r3, [r4, #12]
  4071b6:	bd10      	pop	{r4, pc}

004071b8 <__sclose>:
  4071b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4071bc:	f000 b9b6 	b.w	40752c <_close_r>

004071c0 <__ssprint_r>:
  4071c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4071c4:	6893      	ldr	r3, [r2, #8]
  4071c6:	b083      	sub	sp, #12
  4071c8:	4690      	mov	r8, r2
  4071ca:	2b00      	cmp	r3, #0
  4071cc:	d070      	beq.n	4072b0 <__ssprint_r+0xf0>
  4071ce:	4682      	mov	sl, r0
  4071d0:	460c      	mov	r4, r1
  4071d2:	6817      	ldr	r7, [r2, #0]
  4071d4:	688d      	ldr	r5, [r1, #8]
  4071d6:	6808      	ldr	r0, [r1, #0]
  4071d8:	e042      	b.n	407260 <__ssprint_r+0xa0>
  4071da:	89a3      	ldrh	r3, [r4, #12]
  4071dc:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4071e0:	d02e      	beq.n	407240 <__ssprint_r+0x80>
  4071e2:	6965      	ldr	r5, [r4, #20]
  4071e4:	6921      	ldr	r1, [r4, #16]
  4071e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  4071ea:	eba0 0b01 	sub.w	fp, r0, r1
  4071ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  4071f2:	f10b 0001 	add.w	r0, fp, #1
  4071f6:	106d      	asrs	r5, r5, #1
  4071f8:	4430      	add	r0, r6
  4071fa:	42a8      	cmp	r0, r5
  4071fc:	462a      	mov	r2, r5
  4071fe:	bf84      	itt	hi
  407200:	4605      	movhi	r5, r0
  407202:	462a      	movhi	r2, r5
  407204:	055b      	lsls	r3, r3, #21
  407206:	d538      	bpl.n	40727a <__ssprint_r+0xba>
  407208:	4611      	mov	r1, r2
  40720a:	4650      	mov	r0, sl
  40720c:	f7fe febc 	bl	405f88 <_malloc_r>
  407210:	2800      	cmp	r0, #0
  407212:	d03c      	beq.n	40728e <__ssprint_r+0xce>
  407214:	465a      	mov	r2, fp
  407216:	6921      	ldr	r1, [r4, #16]
  407218:	9001      	str	r0, [sp, #4]
  40721a:	f7ff f9d1 	bl	4065c0 <memcpy>
  40721e:	89a2      	ldrh	r2, [r4, #12]
  407220:	9b01      	ldr	r3, [sp, #4]
  407222:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  407226:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40722a:	81a2      	strh	r2, [r4, #12]
  40722c:	eba5 020b 	sub.w	r2, r5, fp
  407230:	eb03 000b 	add.w	r0, r3, fp
  407234:	6165      	str	r5, [r4, #20]
  407236:	6123      	str	r3, [r4, #16]
  407238:	6020      	str	r0, [r4, #0]
  40723a:	60a2      	str	r2, [r4, #8]
  40723c:	4635      	mov	r5, r6
  40723e:	46b3      	mov	fp, r6
  407240:	465a      	mov	r2, fp
  407242:	4649      	mov	r1, r9
  407244:	f7ff fa56 	bl	4066f4 <memmove>
  407248:	f8d8 3008 	ldr.w	r3, [r8, #8]
  40724c:	68a2      	ldr	r2, [r4, #8]
  40724e:	6820      	ldr	r0, [r4, #0]
  407250:	1b55      	subs	r5, r2, r5
  407252:	4458      	add	r0, fp
  407254:	1b9e      	subs	r6, r3, r6
  407256:	60a5      	str	r5, [r4, #8]
  407258:	6020      	str	r0, [r4, #0]
  40725a:	f8c8 6008 	str.w	r6, [r8, #8]
  40725e:	b33e      	cbz	r6, 4072b0 <__ssprint_r+0xf0>
  407260:	687e      	ldr	r6, [r7, #4]
  407262:	463b      	mov	r3, r7
  407264:	3708      	adds	r7, #8
  407266:	2e00      	cmp	r6, #0
  407268:	d0fa      	beq.n	407260 <__ssprint_r+0xa0>
  40726a:	42ae      	cmp	r6, r5
  40726c:	f8d3 9000 	ldr.w	r9, [r3]
  407270:	46ab      	mov	fp, r5
  407272:	d2b2      	bcs.n	4071da <__ssprint_r+0x1a>
  407274:	4635      	mov	r5, r6
  407276:	46b3      	mov	fp, r6
  407278:	e7e2      	b.n	407240 <__ssprint_r+0x80>
  40727a:	4650      	mov	r0, sl
  40727c:	f7ff fda4 	bl	406dc8 <_realloc_r>
  407280:	4603      	mov	r3, r0
  407282:	2800      	cmp	r0, #0
  407284:	d1d2      	bne.n	40722c <__ssprint_r+0x6c>
  407286:	6921      	ldr	r1, [r4, #16]
  407288:	4650      	mov	r0, sl
  40728a:	f7fe fb51 	bl	405930 <_free_r>
  40728e:	230c      	movs	r3, #12
  407290:	f8ca 3000 	str.w	r3, [sl]
  407294:	89a3      	ldrh	r3, [r4, #12]
  407296:	2200      	movs	r2, #0
  407298:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40729c:	f04f 30ff 	mov.w	r0, #4294967295
  4072a0:	81a3      	strh	r3, [r4, #12]
  4072a2:	f8c8 2008 	str.w	r2, [r8, #8]
  4072a6:	f8c8 2004 	str.w	r2, [r8, #4]
  4072aa:	b003      	add	sp, #12
  4072ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4072b0:	2000      	movs	r0, #0
  4072b2:	f8c8 0004 	str.w	r0, [r8, #4]
  4072b6:	b003      	add	sp, #12
  4072b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004072bc <__swbuf_r>:
  4072bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4072be:	460d      	mov	r5, r1
  4072c0:	4614      	mov	r4, r2
  4072c2:	4606      	mov	r6, r0
  4072c4:	b110      	cbz	r0, 4072cc <__swbuf_r+0x10>
  4072c6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4072c8:	2b00      	cmp	r3, #0
  4072ca:	d04b      	beq.n	407364 <__swbuf_r+0xa8>
  4072cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4072d0:	69a3      	ldr	r3, [r4, #24]
  4072d2:	60a3      	str	r3, [r4, #8]
  4072d4:	b291      	uxth	r1, r2
  4072d6:	0708      	lsls	r0, r1, #28
  4072d8:	d539      	bpl.n	40734e <__swbuf_r+0x92>
  4072da:	6923      	ldr	r3, [r4, #16]
  4072dc:	2b00      	cmp	r3, #0
  4072de:	d036      	beq.n	40734e <__swbuf_r+0x92>
  4072e0:	b2ed      	uxtb	r5, r5
  4072e2:	0489      	lsls	r1, r1, #18
  4072e4:	462f      	mov	r7, r5
  4072e6:	d515      	bpl.n	407314 <__swbuf_r+0x58>
  4072e8:	6822      	ldr	r2, [r4, #0]
  4072ea:	6961      	ldr	r1, [r4, #20]
  4072ec:	1ad3      	subs	r3, r2, r3
  4072ee:	428b      	cmp	r3, r1
  4072f0:	da1c      	bge.n	40732c <__swbuf_r+0x70>
  4072f2:	3301      	adds	r3, #1
  4072f4:	68a1      	ldr	r1, [r4, #8]
  4072f6:	1c50      	adds	r0, r2, #1
  4072f8:	3901      	subs	r1, #1
  4072fa:	60a1      	str	r1, [r4, #8]
  4072fc:	6020      	str	r0, [r4, #0]
  4072fe:	7015      	strb	r5, [r2, #0]
  407300:	6962      	ldr	r2, [r4, #20]
  407302:	429a      	cmp	r2, r3
  407304:	d01a      	beq.n	40733c <__swbuf_r+0x80>
  407306:	89a3      	ldrh	r3, [r4, #12]
  407308:	07db      	lsls	r3, r3, #31
  40730a:	d501      	bpl.n	407310 <__swbuf_r+0x54>
  40730c:	2d0a      	cmp	r5, #10
  40730e:	d015      	beq.n	40733c <__swbuf_r+0x80>
  407310:	4638      	mov	r0, r7
  407312:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407314:	6e61      	ldr	r1, [r4, #100]	; 0x64
  407316:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40731a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40731e:	81a2      	strh	r2, [r4, #12]
  407320:	6822      	ldr	r2, [r4, #0]
  407322:	6661      	str	r1, [r4, #100]	; 0x64
  407324:	6961      	ldr	r1, [r4, #20]
  407326:	1ad3      	subs	r3, r2, r3
  407328:	428b      	cmp	r3, r1
  40732a:	dbe2      	blt.n	4072f2 <__swbuf_r+0x36>
  40732c:	4621      	mov	r1, r4
  40732e:	4630      	mov	r0, r6
  407330:	f7fe f980 	bl	405634 <_fflush_r>
  407334:	b940      	cbnz	r0, 407348 <__swbuf_r+0x8c>
  407336:	6822      	ldr	r2, [r4, #0]
  407338:	2301      	movs	r3, #1
  40733a:	e7db      	b.n	4072f4 <__swbuf_r+0x38>
  40733c:	4621      	mov	r1, r4
  40733e:	4630      	mov	r0, r6
  407340:	f7fe f978 	bl	405634 <_fflush_r>
  407344:	2800      	cmp	r0, #0
  407346:	d0e3      	beq.n	407310 <__swbuf_r+0x54>
  407348:	f04f 37ff 	mov.w	r7, #4294967295
  40734c:	e7e0      	b.n	407310 <__swbuf_r+0x54>
  40734e:	4621      	mov	r1, r4
  407350:	4630      	mov	r0, r6
  407352:	f7fd f89b 	bl	40448c <__swsetup_r>
  407356:	2800      	cmp	r0, #0
  407358:	d1f6      	bne.n	407348 <__swbuf_r+0x8c>
  40735a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40735e:	6923      	ldr	r3, [r4, #16]
  407360:	b291      	uxth	r1, r2
  407362:	e7bd      	b.n	4072e0 <__swbuf_r+0x24>
  407364:	f7fe f9be 	bl	4056e4 <__sinit>
  407368:	e7b0      	b.n	4072cc <__swbuf_r+0x10>
  40736a:	bf00      	nop

0040736c <_wcrtomb_r>:
  40736c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40736e:	4606      	mov	r6, r0
  407370:	b085      	sub	sp, #20
  407372:	461f      	mov	r7, r3
  407374:	b189      	cbz	r1, 40739a <_wcrtomb_r+0x2e>
  407376:	4c10      	ldr	r4, [pc, #64]	; (4073b8 <_wcrtomb_r+0x4c>)
  407378:	4d10      	ldr	r5, [pc, #64]	; (4073bc <_wcrtomb_r+0x50>)
  40737a:	6824      	ldr	r4, [r4, #0]
  40737c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40737e:	2c00      	cmp	r4, #0
  407380:	bf08      	it	eq
  407382:	462c      	moveq	r4, r5
  407384:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  407388:	47a0      	blx	r4
  40738a:	1c43      	adds	r3, r0, #1
  40738c:	d103      	bne.n	407396 <_wcrtomb_r+0x2a>
  40738e:	2200      	movs	r2, #0
  407390:	238a      	movs	r3, #138	; 0x8a
  407392:	603a      	str	r2, [r7, #0]
  407394:	6033      	str	r3, [r6, #0]
  407396:	b005      	add	sp, #20
  407398:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40739a:	460c      	mov	r4, r1
  40739c:	4906      	ldr	r1, [pc, #24]	; (4073b8 <_wcrtomb_r+0x4c>)
  40739e:	4a07      	ldr	r2, [pc, #28]	; (4073bc <_wcrtomb_r+0x50>)
  4073a0:	6809      	ldr	r1, [r1, #0]
  4073a2:	6b49      	ldr	r1, [r1, #52]	; 0x34
  4073a4:	2900      	cmp	r1, #0
  4073a6:	bf08      	it	eq
  4073a8:	4611      	moveq	r1, r2
  4073aa:	4622      	mov	r2, r4
  4073ac:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  4073b0:	a901      	add	r1, sp, #4
  4073b2:	47a0      	blx	r4
  4073b4:	e7e9      	b.n	40738a <_wcrtomb_r+0x1e>
  4073b6:	bf00      	nop
  4073b8:	2000001c 	.word	0x2000001c
  4073bc:	2000044c 	.word	0x2000044c

004073c0 <__ascii_wctomb>:
  4073c0:	b121      	cbz	r1, 4073cc <__ascii_wctomb+0xc>
  4073c2:	2aff      	cmp	r2, #255	; 0xff
  4073c4:	d804      	bhi.n	4073d0 <__ascii_wctomb+0x10>
  4073c6:	700a      	strb	r2, [r1, #0]
  4073c8:	2001      	movs	r0, #1
  4073ca:	4770      	bx	lr
  4073cc:	4608      	mov	r0, r1
  4073ce:	4770      	bx	lr
  4073d0:	238a      	movs	r3, #138	; 0x8a
  4073d2:	6003      	str	r3, [r0, #0]
  4073d4:	f04f 30ff 	mov.w	r0, #4294967295
  4073d8:	4770      	bx	lr
  4073da:	bf00      	nop

004073dc <_write_r>:
  4073dc:	b570      	push	{r4, r5, r6, lr}
  4073de:	460d      	mov	r5, r1
  4073e0:	4c08      	ldr	r4, [pc, #32]	; (407404 <_write_r+0x28>)
  4073e2:	4611      	mov	r1, r2
  4073e4:	4606      	mov	r6, r0
  4073e6:	461a      	mov	r2, r3
  4073e8:	4628      	mov	r0, r5
  4073ea:	2300      	movs	r3, #0
  4073ec:	6023      	str	r3, [r4, #0]
  4073ee:	f7f8 fec1 	bl	400174 <_write>
  4073f2:	1c43      	adds	r3, r0, #1
  4073f4:	d000      	beq.n	4073f8 <_write_r+0x1c>
  4073f6:	bd70      	pop	{r4, r5, r6, pc}
  4073f8:	6823      	ldr	r3, [r4, #0]
  4073fa:	2b00      	cmp	r3, #0
  4073fc:	d0fb      	beq.n	4073f6 <_write_r+0x1a>
  4073fe:	6033      	str	r3, [r6, #0]
  407400:	bd70      	pop	{r4, r5, r6, pc}
  407402:	bf00      	nop
  407404:	20000ecc 	.word	0x20000ecc

00407408 <__register_exitproc>:
  407408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40740c:	4d2c      	ldr	r5, [pc, #176]	; (4074c0 <__register_exitproc+0xb8>)
  40740e:	4606      	mov	r6, r0
  407410:	6828      	ldr	r0, [r5, #0]
  407412:	4698      	mov	r8, r3
  407414:	460f      	mov	r7, r1
  407416:	4691      	mov	r9, r2
  407418:	f7fe fd32 	bl	405e80 <__retarget_lock_acquire_recursive>
  40741c:	4b29      	ldr	r3, [pc, #164]	; (4074c4 <__register_exitproc+0xbc>)
  40741e:	681c      	ldr	r4, [r3, #0]
  407420:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  407424:	2b00      	cmp	r3, #0
  407426:	d03e      	beq.n	4074a6 <__register_exitproc+0x9e>
  407428:	685a      	ldr	r2, [r3, #4]
  40742a:	2a1f      	cmp	r2, #31
  40742c:	dc1c      	bgt.n	407468 <__register_exitproc+0x60>
  40742e:	f102 0e01 	add.w	lr, r2, #1
  407432:	b176      	cbz	r6, 407452 <__register_exitproc+0x4a>
  407434:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  407438:	2401      	movs	r4, #1
  40743a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40743e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  407442:	4094      	lsls	r4, r2
  407444:	4320      	orrs	r0, r4
  407446:	2e02      	cmp	r6, #2
  407448:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40744c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  407450:	d023      	beq.n	40749a <__register_exitproc+0x92>
  407452:	3202      	adds	r2, #2
  407454:	f8c3 e004 	str.w	lr, [r3, #4]
  407458:	6828      	ldr	r0, [r5, #0]
  40745a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40745e:	f7fe fd11 	bl	405e84 <__retarget_lock_release_recursive>
  407462:	2000      	movs	r0, #0
  407464:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407468:	4b17      	ldr	r3, [pc, #92]	; (4074c8 <__register_exitproc+0xc0>)
  40746a:	b30b      	cbz	r3, 4074b0 <__register_exitproc+0xa8>
  40746c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407470:	f7fe fd82 	bl	405f78 <malloc>
  407474:	4603      	mov	r3, r0
  407476:	b1d8      	cbz	r0, 4074b0 <__register_exitproc+0xa8>
  407478:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40747c:	6002      	str	r2, [r0, #0]
  40747e:	2100      	movs	r1, #0
  407480:	6041      	str	r1, [r0, #4]
  407482:	460a      	mov	r2, r1
  407484:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407488:	f04f 0e01 	mov.w	lr, #1
  40748c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  407490:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  407494:	2e00      	cmp	r6, #0
  407496:	d0dc      	beq.n	407452 <__register_exitproc+0x4a>
  407498:	e7cc      	b.n	407434 <__register_exitproc+0x2c>
  40749a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40749e:	430c      	orrs	r4, r1
  4074a0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4074a4:	e7d5      	b.n	407452 <__register_exitproc+0x4a>
  4074a6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4074aa:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4074ae:	e7bb      	b.n	407428 <__register_exitproc+0x20>
  4074b0:	6828      	ldr	r0, [r5, #0]
  4074b2:	f7fe fce7 	bl	405e84 <__retarget_lock_release_recursive>
  4074b6:	f04f 30ff 	mov.w	r0, #4294967295
  4074ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4074be:	bf00      	nop
  4074c0:	20000448 	.word	0x20000448
  4074c4:	00408bb4 	.word	0x00408bb4
  4074c8:	00405f79 	.word	0x00405f79

004074cc <_calloc_r>:
  4074cc:	b510      	push	{r4, lr}
  4074ce:	fb02 f101 	mul.w	r1, r2, r1
  4074d2:	f7fe fd59 	bl	405f88 <_malloc_r>
  4074d6:	4604      	mov	r4, r0
  4074d8:	b1d8      	cbz	r0, 407512 <_calloc_r+0x46>
  4074da:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4074de:	f022 0203 	bic.w	r2, r2, #3
  4074e2:	3a04      	subs	r2, #4
  4074e4:	2a24      	cmp	r2, #36	; 0x24
  4074e6:	d818      	bhi.n	40751a <_calloc_r+0x4e>
  4074e8:	2a13      	cmp	r2, #19
  4074ea:	d914      	bls.n	407516 <_calloc_r+0x4a>
  4074ec:	2300      	movs	r3, #0
  4074ee:	2a1b      	cmp	r2, #27
  4074f0:	6003      	str	r3, [r0, #0]
  4074f2:	6043      	str	r3, [r0, #4]
  4074f4:	d916      	bls.n	407524 <_calloc_r+0x58>
  4074f6:	2a24      	cmp	r2, #36	; 0x24
  4074f8:	6083      	str	r3, [r0, #8]
  4074fa:	60c3      	str	r3, [r0, #12]
  4074fc:	bf11      	iteee	ne
  4074fe:	f100 0210 	addne.w	r2, r0, #16
  407502:	6103      	streq	r3, [r0, #16]
  407504:	6143      	streq	r3, [r0, #20]
  407506:	f100 0218 	addeq.w	r2, r0, #24
  40750a:	2300      	movs	r3, #0
  40750c:	6013      	str	r3, [r2, #0]
  40750e:	6053      	str	r3, [r2, #4]
  407510:	6093      	str	r3, [r2, #8]
  407512:	4620      	mov	r0, r4
  407514:	bd10      	pop	{r4, pc}
  407516:	4602      	mov	r2, r0
  407518:	e7f7      	b.n	40750a <_calloc_r+0x3e>
  40751a:	2100      	movs	r1, #0
  40751c:	f7fa fd06 	bl	401f2c <memset>
  407520:	4620      	mov	r0, r4
  407522:	bd10      	pop	{r4, pc}
  407524:	f100 0208 	add.w	r2, r0, #8
  407528:	e7ef      	b.n	40750a <_calloc_r+0x3e>
  40752a:	bf00      	nop

0040752c <_close_r>:
  40752c:	b538      	push	{r3, r4, r5, lr}
  40752e:	4c07      	ldr	r4, [pc, #28]	; (40754c <_close_r+0x20>)
  407530:	2300      	movs	r3, #0
  407532:	4605      	mov	r5, r0
  407534:	4608      	mov	r0, r1
  407536:	6023      	str	r3, [r4, #0]
  407538:	f7fa f890 	bl	40165c <_close>
  40753c:	1c43      	adds	r3, r0, #1
  40753e:	d000      	beq.n	407542 <_close_r+0x16>
  407540:	bd38      	pop	{r3, r4, r5, pc}
  407542:	6823      	ldr	r3, [r4, #0]
  407544:	2b00      	cmp	r3, #0
  407546:	d0fb      	beq.n	407540 <_close_r+0x14>
  407548:	602b      	str	r3, [r5, #0]
  40754a:	bd38      	pop	{r3, r4, r5, pc}
  40754c:	20000ecc 	.word	0x20000ecc

00407550 <_fclose_r>:
  407550:	b570      	push	{r4, r5, r6, lr}
  407552:	b159      	cbz	r1, 40756c <_fclose_r+0x1c>
  407554:	4605      	mov	r5, r0
  407556:	460c      	mov	r4, r1
  407558:	b110      	cbz	r0, 407560 <_fclose_r+0x10>
  40755a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40755c:	2b00      	cmp	r3, #0
  40755e:	d03c      	beq.n	4075da <_fclose_r+0x8a>
  407560:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407562:	07d8      	lsls	r0, r3, #31
  407564:	d505      	bpl.n	407572 <_fclose_r+0x22>
  407566:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40756a:	b92b      	cbnz	r3, 407578 <_fclose_r+0x28>
  40756c:	2600      	movs	r6, #0
  40756e:	4630      	mov	r0, r6
  407570:	bd70      	pop	{r4, r5, r6, pc}
  407572:	89a3      	ldrh	r3, [r4, #12]
  407574:	0599      	lsls	r1, r3, #22
  407576:	d53c      	bpl.n	4075f2 <_fclose_r+0xa2>
  407578:	4621      	mov	r1, r4
  40757a:	4628      	mov	r0, r5
  40757c:	f7fd ffba 	bl	4054f4 <__sflush_r>
  407580:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  407582:	4606      	mov	r6, r0
  407584:	b133      	cbz	r3, 407594 <_fclose_r+0x44>
  407586:	69e1      	ldr	r1, [r4, #28]
  407588:	4628      	mov	r0, r5
  40758a:	4798      	blx	r3
  40758c:	2800      	cmp	r0, #0
  40758e:	bfb8      	it	lt
  407590:	f04f 36ff 	movlt.w	r6, #4294967295
  407594:	89a3      	ldrh	r3, [r4, #12]
  407596:	061a      	lsls	r2, r3, #24
  407598:	d422      	bmi.n	4075e0 <_fclose_r+0x90>
  40759a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40759c:	b141      	cbz	r1, 4075b0 <_fclose_r+0x60>
  40759e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4075a2:	4299      	cmp	r1, r3
  4075a4:	d002      	beq.n	4075ac <_fclose_r+0x5c>
  4075a6:	4628      	mov	r0, r5
  4075a8:	f7fe f9c2 	bl	405930 <_free_r>
  4075ac:	2300      	movs	r3, #0
  4075ae:	6323      	str	r3, [r4, #48]	; 0x30
  4075b0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4075b2:	b121      	cbz	r1, 4075be <_fclose_r+0x6e>
  4075b4:	4628      	mov	r0, r5
  4075b6:	f7fe f9bb 	bl	405930 <_free_r>
  4075ba:	2300      	movs	r3, #0
  4075bc:	6463      	str	r3, [r4, #68]	; 0x44
  4075be:	f7fe f8bd 	bl	40573c <__sfp_lock_acquire>
  4075c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4075c4:	2200      	movs	r2, #0
  4075c6:	07db      	lsls	r3, r3, #31
  4075c8:	81a2      	strh	r2, [r4, #12]
  4075ca:	d50e      	bpl.n	4075ea <_fclose_r+0x9a>
  4075cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4075ce:	f7fe fc55 	bl	405e7c <__retarget_lock_close_recursive>
  4075d2:	f7fe f8b9 	bl	405748 <__sfp_lock_release>
  4075d6:	4630      	mov	r0, r6
  4075d8:	bd70      	pop	{r4, r5, r6, pc}
  4075da:	f7fe f883 	bl	4056e4 <__sinit>
  4075de:	e7bf      	b.n	407560 <_fclose_r+0x10>
  4075e0:	6921      	ldr	r1, [r4, #16]
  4075e2:	4628      	mov	r0, r5
  4075e4:	f7fe f9a4 	bl	405930 <_free_r>
  4075e8:	e7d7      	b.n	40759a <_fclose_r+0x4a>
  4075ea:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4075ec:	f7fe fc4a 	bl	405e84 <__retarget_lock_release_recursive>
  4075f0:	e7ec      	b.n	4075cc <_fclose_r+0x7c>
  4075f2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4075f4:	f7fe fc44 	bl	405e80 <__retarget_lock_acquire_recursive>
  4075f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4075fc:	2b00      	cmp	r3, #0
  4075fe:	d1bb      	bne.n	407578 <_fclose_r+0x28>
  407600:	6e66      	ldr	r6, [r4, #100]	; 0x64
  407602:	f016 0601 	ands.w	r6, r6, #1
  407606:	d1b1      	bne.n	40756c <_fclose_r+0x1c>
  407608:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40760a:	f7fe fc3b 	bl	405e84 <__retarget_lock_release_recursive>
  40760e:	4630      	mov	r0, r6
  407610:	bd70      	pop	{r4, r5, r6, pc}
  407612:	bf00      	nop

00407614 <_fstat_r>:
  407614:	b538      	push	{r3, r4, r5, lr}
  407616:	460b      	mov	r3, r1
  407618:	4c07      	ldr	r4, [pc, #28]	; (407638 <_fstat_r+0x24>)
  40761a:	4605      	mov	r5, r0
  40761c:	4611      	mov	r1, r2
  40761e:	4618      	mov	r0, r3
  407620:	2300      	movs	r3, #0
  407622:	6023      	str	r3, [r4, #0]
  407624:	f7fa f81d 	bl	401662 <_fstat>
  407628:	1c43      	adds	r3, r0, #1
  40762a:	d000      	beq.n	40762e <_fstat_r+0x1a>
  40762c:	bd38      	pop	{r3, r4, r5, pc}
  40762e:	6823      	ldr	r3, [r4, #0]
  407630:	2b00      	cmp	r3, #0
  407632:	d0fb      	beq.n	40762c <_fstat_r+0x18>
  407634:	602b      	str	r3, [r5, #0]
  407636:	bd38      	pop	{r3, r4, r5, pc}
  407638:	20000ecc 	.word	0x20000ecc

0040763c <_isatty_r>:
  40763c:	b538      	push	{r3, r4, r5, lr}
  40763e:	4c07      	ldr	r4, [pc, #28]	; (40765c <_isatty_r+0x20>)
  407640:	2300      	movs	r3, #0
  407642:	4605      	mov	r5, r0
  407644:	4608      	mov	r0, r1
  407646:	6023      	str	r3, [r4, #0]
  407648:	f7fa f810 	bl	40166c <_isatty>
  40764c:	1c43      	adds	r3, r0, #1
  40764e:	d000      	beq.n	407652 <_isatty_r+0x16>
  407650:	bd38      	pop	{r3, r4, r5, pc}
  407652:	6823      	ldr	r3, [r4, #0]
  407654:	2b00      	cmp	r3, #0
  407656:	d0fb      	beq.n	407650 <_isatty_r+0x14>
  407658:	602b      	str	r3, [r5, #0]
  40765a:	bd38      	pop	{r3, r4, r5, pc}
  40765c:	20000ecc 	.word	0x20000ecc

00407660 <_lseek_r>:
  407660:	b570      	push	{r4, r5, r6, lr}
  407662:	460d      	mov	r5, r1
  407664:	4c08      	ldr	r4, [pc, #32]	; (407688 <_lseek_r+0x28>)
  407666:	4611      	mov	r1, r2
  407668:	4606      	mov	r6, r0
  40766a:	461a      	mov	r2, r3
  40766c:	4628      	mov	r0, r5
  40766e:	2300      	movs	r3, #0
  407670:	6023      	str	r3, [r4, #0]
  407672:	f7f9 fffd 	bl	401670 <_lseek>
  407676:	1c43      	adds	r3, r0, #1
  407678:	d000      	beq.n	40767c <_lseek_r+0x1c>
  40767a:	bd70      	pop	{r4, r5, r6, pc}
  40767c:	6823      	ldr	r3, [r4, #0]
  40767e:	2b00      	cmp	r3, #0
  407680:	d0fb      	beq.n	40767a <_lseek_r+0x1a>
  407682:	6033      	str	r3, [r6, #0]
  407684:	bd70      	pop	{r4, r5, r6, pc}
  407686:	bf00      	nop
  407688:	20000ecc 	.word	0x20000ecc

0040768c <_read_r>:
  40768c:	b570      	push	{r4, r5, r6, lr}
  40768e:	460d      	mov	r5, r1
  407690:	4c08      	ldr	r4, [pc, #32]	; (4076b4 <_read_r+0x28>)
  407692:	4611      	mov	r1, r2
  407694:	4606      	mov	r6, r0
  407696:	461a      	mov	r2, r3
  407698:	4628      	mov	r0, r5
  40769a:	2300      	movs	r3, #0
  40769c:	6023      	str	r3, [r4, #0]
  40769e:	f7f8 fd4b 	bl	400138 <_read>
  4076a2:	1c43      	adds	r3, r0, #1
  4076a4:	d000      	beq.n	4076a8 <_read_r+0x1c>
  4076a6:	bd70      	pop	{r4, r5, r6, pc}
  4076a8:	6823      	ldr	r3, [r4, #0]
  4076aa:	2b00      	cmp	r3, #0
  4076ac:	d0fb      	beq.n	4076a6 <_read_r+0x1a>
  4076ae:	6033      	str	r3, [r6, #0]
  4076b0:	bd70      	pop	{r4, r5, r6, pc}
  4076b2:	bf00      	nop
  4076b4:	20000ecc 	.word	0x20000ecc

004076b8 <__aeabi_drsub>:
  4076b8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4076bc:	e002      	b.n	4076c4 <__adddf3>
  4076be:	bf00      	nop

004076c0 <__aeabi_dsub>:
  4076c0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004076c4 <__adddf3>:
  4076c4:	b530      	push	{r4, r5, lr}
  4076c6:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4076ca:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4076ce:	ea94 0f05 	teq	r4, r5
  4076d2:	bf08      	it	eq
  4076d4:	ea90 0f02 	teqeq	r0, r2
  4076d8:	bf1f      	itttt	ne
  4076da:	ea54 0c00 	orrsne.w	ip, r4, r0
  4076de:	ea55 0c02 	orrsne.w	ip, r5, r2
  4076e2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4076e6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4076ea:	f000 80e2 	beq.w	4078b2 <__adddf3+0x1ee>
  4076ee:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4076f2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4076f6:	bfb8      	it	lt
  4076f8:	426d      	neglt	r5, r5
  4076fa:	dd0c      	ble.n	407716 <__adddf3+0x52>
  4076fc:	442c      	add	r4, r5
  4076fe:	ea80 0202 	eor.w	r2, r0, r2
  407702:	ea81 0303 	eor.w	r3, r1, r3
  407706:	ea82 0000 	eor.w	r0, r2, r0
  40770a:	ea83 0101 	eor.w	r1, r3, r1
  40770e:	ea80 0202 	eor.w	r2, r0, r2
  407712:	ea81 0303 	eor.w	r3, r1, r3
  407716:	2d36      	cmp	r5, #54	; 0x36
  407718:	bf88      	it	hi
  40771a:	bd30      	pophi	{r4, r5, pc}
  40771c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407720:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407724:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  407728:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40772c:	d002      	beq.n	407734 <__adddf3+0x70>
  40772e:	4240      	negs	r0, r0
  407730:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407734:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  407738:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40773c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  407740:	d002      	beq.n	407748 <__adddf3+0x84>
  407742:	4252      	negs	r2, r2
  407744:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407748:	ea94 0f05 	teq	r4, r5
  40774c:	f000 80a7 	beq.w	40789e <__adddf3+0x1da>
  407750:	f1a4 0401 	sub.w	r4, r4, #1
  407754:	f1d5 0e20 	rsbs	lr, r5, #32
  407758:	db0d      	blt.n	407776 <__adddf3+0xb2>
  40775a:	fa02 fc0e 	lsl.w	ip, r2, lr
  40775e:	fa22 f205 	lsr.w	r2, r2, r5
  407762:	1880      	adds	r0, r0, r2
  407764:	f141 0100 	adc.w	r1, r1, #0
  407768:	fa03 f20e 	lsl.w	r2, r3, lr
  40776c:	1880      	adds	r0, r0, r2
  40776e:	fa43 f305 	asr.w	r3, r3, r5
  407772:	4159      	adcs	r1, r3
  407774:	e00e      	b.n	407794 <__adddf3+0xd0>
  407776:	f1a5 0520 	sub.w	r5, r5, #32
  40777a:	f10e 0e20 	add.w	lr, lr, #32
  40777e:	2a01      	cmp	r2, #1
  407780:	fa03 fc0e 	lsl.w	ip, r3, lr
  407784:	bf28      	it	cs
  407786:	f04c 0c02 	orrcs.w	ip, ip, #2
  40778a:	fa43 f305 	asr.w	r3, r3, r5
  40778e:	18c0      	adds	r0, r0, r3
  407790:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  407794:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407798:	d507      	bpl.n	4077aa <__adddf3+0xe6>
  40779a:	f04f 0e00 	mov.w	lr, #0
  40779e:	f1dc 0c00 	rsbs	ip, ip, #0
  4077a2:	eb7e 0000 	sbcs.w	r0, lr, r0
  4077a6:	eb6e 0101 	sbc.w	r1, lr, r1
  4077aa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4077ae:	d31b      	bcc.n	4077e8 <__adddf3+0x124>
  4077b0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4077b4:	d30c      	bcc.n	4077d0 <__adddf3+0x10c>
  4077b6:	0849      	lsrs	r1, r1, #1
  4077b8:	ea5f 0030 	movs.w	r0, r0, rrx
  4077bc:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4077c0:	f104 0401 	add.w	r4, r4, #1
  4077c4:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4077c8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4077cc:	f080 809a 	bcs.w	407904 <__adddf3+0x240>
  4077d0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4077d4:	bf08      	it	eq
  4077d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4077da:	f150 0000 	adcs.w	r0, r0, #0
  4077de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4077e2:	ea41 0105 	orr.w	r1, r1, r5
  4077e6:	bd30      	pop	{r4, r5, pc}
  4077e8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4077ec:	4140      	adcs	r0, r0
  4077ee:	eb41 0101 	adc.w	r1, r1, r1
  4077f2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4077f6:	f1a4 0401 	sub.w	r4, r4, #1
  4077fa:	d1e9      	bne.n	4077d0 <__adddf3+0x10c>
  4077fc:	f091 0f00 	teq	r1, #0
  407800:	bf04      	itt	eq
  407802:	4601      	moveq	r1, r0
  407804:	2000      	moveq	r0, #0
  407806:	fab1 f381 	clz	r3, r1
  40780a:	bf08      	it	eq
  40780c:	3320      	addeq	r3, #32
  40780e:	f1a3 030b 	sub.w	r3, r3, #11
  407812:	f1b3 0220 	subs.w	r2, r3, #32
  407816:	da0c      	bge.n	407832 <__adddf3+0x16e>
  407818:	320c      	adds	r2, #12
  40781a:	dd08      	ble.n	40782e <__adddf3+0x16a>
  40781c:	f102 0c14 	add.w	ip, r2, #20
  407820:	f1c2 020c 	rsb	r2, r2, #12
  407824:	fa01 f00c 	lsl.w	r0, r1, ip
  407828:	fa21 f102 	lsr.w	r1, r1, r2
  40782c:	e00c      	b.n	407848 <__adddf3+0x184>
  40782e:	f102 0214 	add.w	r2, r2, #20
  407832:	bfd8      	it	le
  407834:	f1c2 0c20 	rsble	ip, r2, #32
  407838:	fa01 f102 	lsl.w	r1, r1, r2
  40783c:	fa20 fc0c 	lsr.w	ip, r0, ip
  407840:	bfdc      	itt	le
  407842:	ea41 010c 	orrle.w	r1, r1, ip
  407846:	4090      	lslle	r0, r2
  407848:	1ae4      	subs	r4, r4, r3
  40784a:	bfa2      	ittt	ge
  40784c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  407850:	4329      	orrge	r1, r5
  407852:	bd30      	popge	{r4, r5, pc}
  407854:	ea6f 0404 	mvn.w	r4, r4
  407858:	3c1f      	subs	r4, #31
  40785a:	da1c      	bge.n	407896 <__adddf3+0x1d2>
  40785c:	340c      	adds	r4, #12
  40785e:	dc0e      	bgt.n	40787e <__adddf3+0x1ba>
  407860:	f104 0414 	add.w	r4, r4, #20
  407864:	f1c4 0220 	rsb	r2, r4, #32
  407868:	fa20 f004 	lsr.w	r0, r0, r4
  40786c:	fa01 f302 	lsl.w	r3, r1, r2
  407870:	ea40 0003 	orr.w	r0, r0, r3
  407874:	fa21 f304 	lsr.w	r3, r1, r4
  407878:	ea45 0103 	orr.w	r1, r5, r3
  40787c:	bd30      	pop	{r4, r5, pc}
  40787e:	f1c4 040c 	rsb	r4, r4, #12
  407882:	f1c4 0220 	rsb	r2, r4, #32
  407886:	fa20 f002 	lsr.w	r0, r0, r2
  40788a:	fa01 f304 	lsl.w	r3, r1, r4
  40788e:	ea40 0003 	orr.w	r0, r0, r3
  407892:	4629      	mov	r1, r5
  407894:	bd30      	pop	{r4, r5, pc}
  407896:	fa21 f004 	lsr.w	r0, r1, r4
  40789a:	4629      	mov	r1, r5
  40789c:	bd30      	pop	{r4, r5, pc}
  40789e:	f094 0f00 	teq	r4, #0
  4078a2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4078a6:	bf06      	itte	eq
  4078a8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4078ac:	3401      	addeq	r4, #1
  4078ae:	3d01      	subne	r5, #1
  4078b0:	e74e      	b.n	407750 <__adddf3+0x8c>
  4078b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4078b6:	bf18      	it	ne
  4078b8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4078bc:	d029      	beq.n	407912 <__adddf3+0x24e>
  4078be:	ea94 0f05 	teq	r4, r5
  4078c2:	bf08      	it	eq
  4078c4:	ea90 0f02 	teqeq	r0, r2
  4078c8:	d005      	beq.n	4078d6 <__adddf3+0x212>
  4078ca:	ea54 0c00 	orrs.w	ip, r4, r0
  4078ce:	bf04      	itt	eq
  4078d0:	4619      	moveq	r1, r3
  4078d2:	4610      	moveq	r0, r2
  4078d4:	bd30      	pop	{r4, r5, pc}
  4078d6:	ea91 0f03 	teq	r1, r3
  4078da:	bf1e      	ittt	ne
  4078dc:	2100      	movne	r1, #0
  4078de:	2000      	movne	r0, #0
  4078e0:	bd30      	popne	{r4, r5, pc}
  4078e2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4078e6:	d105      	bne.n	4078f4 <__adddf3+0x230>
  4078e8:	0040      	lsls	r0, r0, #1
  4078ea:	4149      	adcs	r1, r1
  4078ec:	bf28      	it	cs
  4078ee:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4078f2:	bd30      	pop	{r4, r5, pc}
  4078f4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4078f8:	bf3c      	itt	cc
  4078fa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4078fe:	bd30      	popcc	{r4, r5, pc}
  407900:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407904:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407908:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40790c:	f04f 0000 	mov.w	r0, #0
  407910:	bd30      	pop	{r4, r5, pc}
  407912:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407916:	bf1a      	itte	ne
  407918:	4619      	movne	r1, r3
  40791a:	4610      	movne	r0, r2
  40791c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  407920:	bf1c      	itt	ne
  407922:	460b      	movne	r3, r1
  407924:	4602      	movne	r2, r0
  407926:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40792a:	bf06      	itte	eq
  40792c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  407930:	ea91 0f03 	teqeq	r1, r3
  407934:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  407938:	bd30      	pop	{r4, r5, pc}
  40793a:	bf00      	nop

0040793c <__aeabi_ui2d>:
  40793c:	f090 0f00 	teq	r0, #0
  407940:	bf04      	itt	eq
  407942:	2100      	moveq	r1, #0
  407944:	4770      	bxeq	lr
  407946:	b530      	push	{r4, r5, lr}
  407948:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40794c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407950:	f04f 0500 	mov.w	r5, #0
  407954:	f04f 0100 	mov.w	r1, #0
  407958:	e750      	b.n	4077fc <__adddf3+0x138>
  40795a:	bf00      	nop

0040795c <__aeabi_i2d>:
  40795c:	f090 0f00 	teq	r0, #0
  407960:	bf04      	itt	eq
  407962:	2100      	moveq	r1, #0
  407964:	4770      	bxeq	lr
  407966:	b530      	push	{r4, r5, lr}
  407968:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40796c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407970:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  407974:	bf48      	it	mi
  407976:	4240      	negmi	r0, r0
  407978:	f04f 0100 	mov.w	r1, #0
  40797c:	e73e      	b.n	4077fc <__adddf3+0x138>
  40797e:	bf00      	nop

00407980 <__aeabi_f2d>:
  407980:	0042      	lsls	r2, r0, #1
  407982:	ea4f 01e2 	mov.w	r1, r2, asr #3
  407986:	ea4f 0131 	mov.w	r1, r1, rrx
  40798a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40798e:	bf1f      	itttt	ne
  407990:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  407994:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407998:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40799c:	4770      	bxne	lr
  40799e:	f092 0f00 	teq	r2, #0
  4079a2:	bf14      	ite	ne
  4079a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4079a8:	4770      	bxeq	lr
  4079aa:	b530      	push	{r4, r5, lr}
  4079ac:	f44f 7460 	mov.w	r4, #896	; 0x380
  4079b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4079b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4079b8:	e720      	b.n	4077fc <__adddf3+0x138>
  4079ba:	bf00      	nop

004079bc <__aeabi_ul2d>:
  4079bc:	ea50 0201 	orrs.w	r2, r0, r1
  4079c0:	bf08      	it	eq
  4079c2:	4770      	bxeq	lr
  4079c4:	b530      	push	{r4, r5, lr}
  4079c6:	f04f 0500 	mov.w	r5, #0
  4079ca:	e00a      	b.n	4079e2 <__aeabi_l2d+0x16>

004079cc <__aeabi_l2d>:
  4079cc:	ea50 0201 	orrs.w	r2, r0, r1
  4079d0:	bf08      	it	eq
  4079d2:	4770      	bxeq	lr
  4079d4:	b530      	push	{r4, r5, lr}
  4079d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4079da:	d502      	bpl.n	4079e2 <__aeabi_l2d+0x16>
  4079dc:	4240      	negs	r0, r0
  4079de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4079e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4079e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4079ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4079ee:	f43f aedc 	beq.w	4077aa <__adddf3+0xe6>
  4079f2:	f04f 0203 	mov.w	r2, #3
  4079f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4079fa:	bf18      	it	ne
  4079fc:	3203      	addne	r2, #3
  4079fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407a02:	bf18      	it	ne
  407a04:	3203      	addne	r2, #3
  407a06:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  407a0a:	f1c2 0320 	rsb	r3, r2, #32
  407a0e:	fa00 fc03 	lsl.w	ip, r0, r3
  407a12:	fa20 f002 	lsr.w	r0, r0, r2
  407a16:	fa01 fe03 	lsl.w	lr, r1, r3
  407a1a:	ea40 000e 	orr.w	r0, r0, lr
  407a1e:	fa21 f102 	lsr.w	r1, r1, r2
  407a22:	4414      	add	r4, r2
  407a24:	e6c1      	b.n	4077aa <__adddf3+0xe6>
  407a26:	bf00      	nop

00407a28 <__aeabi_dmul>:
  407a28:	b570      	push	{r4, r5, r6, lr}
  407a2a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407a2e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407a32:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407a36:	bf1d      	ittte	ne
  407a38:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407a3c:	ea94 0f0c 	teqne	r4, ip
  407a40:	ea95 0f0c 	teqne	r5, ip
  407a44:	f000 f8de 	bleq	407c04 <__aeabi_dmul+0x1dc>
  407a48:	442c      	add	r4, r5
  407a4a:	ea81 0603 	eor.w	r6, r1, r3
  407a4e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  407a52:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  407a56:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  407a5a:	bf18      	it	ne
  407a5c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  407a60:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407a64:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  407a68:	d038      	beq.n	407adc <__aeabi_dmul+0xb4>
  407a6a:	fba0 ce02 	umull	ip, lr, r0, r2
  407a6e:	f04f 0500 	mov.w	r5, #0
  407a72:	fbe1 e502 	umlal	lr, r5, r1, r2
  407a76:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  407a7a:	fbe0 e503 	umlal	lr, r5, r0, r3
  407a7e:	f04f 0600 	mov.w	r6, #0
  407a82:	fbe1 5603 	umlal	r5, r6, r1, r3
  407a86:	f09c 0f00 	teq	ip, #0
  407a8a:	bf18      	it	ne
  407a8c:	f04e 0e01 	orrne.w	lr, lr, #1
  407a90:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  407a94:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  407a98:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  407a9c:	d204      	bcs.n	407aa8 <__aeabi_dmul+0x80>
  407a9e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  407aa2:	416d      	adcs	r5, r5
  407aa4:	eb46 0606 	adc.w	r6, r6, r6
  407aa8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  407aac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  407ab0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  407ab4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  407ab8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  407abc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407ac0:	bf88      	it	hi
  407ac2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407ac6:	d81e      	bhi.n	407b06 <__aeabi_dmul+0xde>
  407ac8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  407acc:	bf08      	it	eq
  407ace:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  407ad2:	f150 0000 	adcs.w	r0, r0, #0
  407ad6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407ada:	bd70      	pop	{r4, r5, r6, pc}
  407adc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  407ae0:	ea46 0101 	orr.w	r1, r6, r1
  407ae4:	ea40 0002 	orr.w	r0, r0, r2
  407ae8:	ea81 0103 	eor.w	r1, r1, r3
  407aec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  407af0:	bfc2      	ittt	gt
  407af2:	ebd4 050c 	rsbsgt	r5, r4, ip
  407af6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407afa:	bd70      	popgt	{r4, r5, r6, pc}
  407afc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407b00:	f04f 0e00 	mov.w	lr, #0
  407b04:	3c01      	subs	r4, #1
  407b06:	f300 80ab 	bgt.w	407c60 <__aeabi_dmul+0x238>
  407b0a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  407b0e:	bfde      	ittt	le
  407b10:	2000      	movle	r0, #0
  407b12:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  407b16:	bd70      	pople	{r4, r5, r6, pc}
  407b18:	f1c4 0400 	rsb	r4, r4, #0
  407b1c:	3c20      	subs	r4, #32
  407b1e:	da35      	bge.n	407b8c <__aeabi_dmul+0x164>
  407b20:	340c      	adds	r4, #12
  407b22:	dc1b      	bgt.n	407b5c <__aeabi_dmul+0x134>
  407b24:	f104 0414 	add.w	r4, r4, #20
  407b28:	f1c4 0520 	rsb	r5, r4, #32
  407b2c:	fa00 f305 	lsl.w	r3, r0, r5
  407b30:	fa20 f004 	lsr.w	r0, r0, r4
  407b34:	fa01 f205 	lsl.w	r2, r1, r5
  407b38:	ea40 0002 	orr.w	r0, r0, r2
  407b3c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  407b40:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407b44:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407b48:	fa21 f604 	lsr.w	r6, r1, r4
  407b4c:	eb42 0106 	adc.w	r1, r2, r6
  407b50:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407b54:	bf08      	it	eq
  407b56:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407b5a:	bd70      	pop	{r4, r5, r6, pc}
  407b5c:	f1c4 040c 	rsb	r4, r4, #12
  407b60:	f1c4 0520 	rsb	r5, r4, #32
  407b64:	fa00 f304 	lsl.w	r3, r0, r4
  407b68:	fa20 f005 	lsr.w	r0, r0, r5
  407b6c:	fa01 f204 	lsl.w	r2, r1, r4
  407b70:	ea40 0002 	orr.w	r0, r0, r2
  407b74:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407b78:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407b7c:	f141 0100 	adc.w	r1, r1, #0
  407b80:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407b84:	bf08      	it	eq
  407b86:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407b8a:	bd70      	pop	{r4, r5, r6, pc}
  407b8c:	f1c4 0520 	rsb	r5, r4, #32
  407b90:	fa00 f205 	lsl.w	r2, r0, r5
  407b94:	ea4e 0e02 	orr.w	lr, lr, r2
  407b98:	fa20 f304 	lsr.w	r3, r0, r4
  407b9c:	fa01 f205 	lsl.w	r2, r1, r5
  407ba0:	ea43 0302 	orr.w	r3, r3, r2
  407ba4:	fa21 f004 	lsr.w	r0, r1, r4
  407ba8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407bac:	fa21 f204 	lsr.w	r2, r1, r4
  407bb0:	ea20 0002 	bic.w	r0, r0, r2
  407bb4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  407bb8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407bbc:	bf08      	it	eq
  407bbe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407bc2:	bd70      	pop	{r4, r5, r6, pc}
  407bc4:	f094 0f00 	teq	r4, #0
  407bc8:	d10f      	bne.n	407bea <__aeabi_dmul+0x1c2>
  407bca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  407bce:	0040      	lsls	r0, r0, #1
  407bd0:	eb41 0101 	adc.w	r1, r1, r1
  407bd4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407bd8:	bf08      	it	eq
  407bda:	3c01      	subeq	r4, #1
  407bdc:	d0f7      	beq.n	407bce <__aeabi_dmul+0x1a6>
  407bde:	ea41 0106 	orr.w	r1, r1, r6
  407be2:	f095 0f00 	teq	r5, #0
  407be6:	bf18      	it	ne
  407be8:	4770      	bxne	lr
  407bea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  407bee:	0052      	lsls	r2, r2, #1
  407bf0:	eb43 0303 	adc.w	r3, r3, r3
  407bf4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  407bf8:	bf08      	it	eq
  407bfa:	3d01      	subeq	r5, #1
  407bfc:	d0f7      	beq.n	407bee <__aeabi_dmul+0x1c6>
  407bfe:	ea43 0306 	orr.w	r3, r3, r6
  407c02:	4770      	bx	lr
  407c04:	ea94 0f0c 	teq	r4, ip
  407c08:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407c0c:	bf18      	it	ne
  407c0e:	ea95 0f0c 	teqne	r5, ip
  407c12:	d00c      	beq.n	407c2e <__aeabi_dmul+0x206>
  407c14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407c18:	bf18      	it	ne
  407c1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407c1e:	d1d1      	bne.n	407bc4 <__aeabi_dmul+0x19c>
  407c20:	ea81 0103 	eor.w	r1, r1, r3
  407c24:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407c28:	f04f 0000 	mov.w	r0, #0
  407c2c:	bd70      	pop	{r4, r5, r6, pc}
  407c2e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407c32:	bf06      	itte	eq
  407c34:	4610      	moveq	r0, r2
  407c36:	4619      	moveq	r1, r3
  407c38:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407c3c:	d019      	beq.n	407c72 <__aeabi_dmul+0x24a>
  407c3e:	ea94 0f0c 	teq	r4, ip
  407c42:	d102      	bne.n	407c4a <__aeabi_dmul+0x222>
  407c44:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  407c48:	d113      	bne.n	407c72 <__aeabi_dmul+0x24a>
  407c4a:	ea95 0f0c 	teq	r5, ip
  407c4e:	d105      	bne.n	407c5c <__aeabi_dmul+0x234>
  407c50:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  407c54:	bf1c      	itt	ne
  407c56:	4610      	movne	r0, r2
  407c58:	4619      	movne	r1, r3
  407c5a:	d10a      	bne.n	407c72 <__aeabi_dmul+0x24a>
  407c5c:	ea81 0103 	eor.w	r1, r1, r3
  407c60:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407c64:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407c68:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407c6c:	f04f 0000 	mov.w	r0, #0
  407c70:	bd70      	pop	{r4, r5, r6, pc}
  407c72:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407c76:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  407c7a:	bd70      	pop	{r4, r5, r6, pc}

00407c7c <__aeabi_ddiv>:
  407c7c:	b570      	push	{r4, r5, r6, lr}
  407c7e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407c82:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407c86:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407c8a:	bf1d      	ittte	ne
  407c8c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407c90:	ea94 0f0c 	teqne	r4, ip
  407c94:	ea95 0f0c 	teqne	r5, ip
  407c98:	f000 f8a7 	bleq	407dea <__aeabi_ddiv+0x16e>
  407c9c:	eba4 0405 	sub.w	r4, r4, r5
  407ca0:	ea81 0e03 	eor.w	lr, r1, r3
  407ca4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407ca8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407cac:	f000 8088 	beq.w	407dc0 <__aeabi_ddiv+0x144>
  407cb0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407cb4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  407cb8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  407cbc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  407cc0:	ea4f 2202 	mov.w	r2, r2, lsl #8
  407cc4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  407cc8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  407ccc:	ea4f 2600 	mov.w	r6, r0, lsl #8
  407cd0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  407cd4:	429d      	cmp	r5, r3
  407cd6:	bf08      	it	eq
  407cd8:	4296      	cmpeq	r6, r2
  407cda:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  407cde:	f504 7440 	add.w	r4, r4, #768	; 0x300
  407ce2:	d202      	bcs.n	407cea <__aeabi_ddiv+0x6e>
  407ce4:	085b      	lsrs	r3, r3, #1
  407ce6:	ea4f 0232 	mov.w	r2, r2, rrx
  407cea:	1ab6      	subs	r6, r6, r2
  407cec:	eb65 0503 	sbc.w	r5, r5, r3
  407cf0:	085b      	lsrs	r3, r3, #1
  407cf2:	ea4f 0232 	mov.w	r2, r2, rrx
  407cf6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  407cfa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  407cfe:	ebb6 0e02 	subs.w	lr, r6, r2
  407d02:	eb75 0e03 	sbcs.w	lr, r5, r3
  407d06:	bf22      	ittt	cs
  407d08:	1ab6      	subcs	r6, r6, r2
  407d0a:	4675      	movcs	r5, lr
  407d0c:	ea40 000c 	orrcs.w	r0, r0, ip
  407d10:	085b      	lsrs	r3, r3, #1
  407d12:	ea4f 0232 	mov.w	r2, r2, rrx
  407d16:	ebb6 0e02 	subs.w	lr, r6, r2
  407d1a:	eb75 0e03 	sbcs.w	lr, r5, r3
  407d1e:	bf22      	ittt	cs
  407d20:	1ab6      	subcs	r6, r6, r2
  407d22:	4675      	movcs	r5, lr
  407d24:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  407d28:	085b      	lsrs	r3, r3, #1
  407d2a:	ea4f 0232 	mov.w	r2, r2, rrx
  407d2e:	ebb6 0e02 	subs.w	lr, r6, r2
  407d32:	eb75 0e03 	sbcs.w	lr, r5, r3
  407d36:	bf22      	ittt	cs
  407d38:	1ab6      	subcs	r6, r6, r2
  407d3a:	4675      	movcs	r5, lr
  407d3c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  407d40:	085b      	lsrs	r3, r3, #1
  407d42:	ea4f 0232 	mov.w	r2, r2, rrx
  407d46:	ebb6 0e02 	subs.w	lr, r6, r2
  407d4a:	eb75 0e03 	sbcs.w	lr, r5, r3
  407d4e:	bf22      	ittt	cs
  407d50:	1ab6      	subcs	r6, r6, r2
  407d52:	4675      	movcs	r5, lr
  407d54:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  407d58:	ea55 0e06 	orrs.w	lr, r5, r6
  407d5c:	d018      	beq.n	407d90 <__aeabi_ddiv+0x114>
  407d5e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  407d62:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  407d66:	ea4f 1606 	mov.w	r6, r6, lsl #4
  407d6a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  407d6e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  407d72:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  407d76:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  407d7a:	d1c0      	bne.n	407cfe <__aeabi_ddiv+0x82>
  407d7c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407d80:	d10b      	bne.n	407d9a <__aeabi_ddiv+0x11e>
  407d82:	ea41 0100 	orr.w	r1, r1, r0
  407d86:	f04f 0000 	mov.w	r0, #0
  407d8a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  407d8e:	e7b6      	b.n	407cfe <__aeabi_ddiv+0x82>
  407d90:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407d94:	bf04      	itt	eq
  407d96:	4301      	orreq	r1, r0
  407d98:	2000      	moveq	r0, #0
  407d9a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407d9e:	bf88      	it	hi
  407da0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407da4:	f63f aeaf 	bhi.w	407b06 <__aeabi_dmul+0xde>
  407da8:	ebb5 0c03 	subs.w	ip, r5, r3
  407dac:	bf04      	itt	eq
  407dae:	ebb6 0c02 	subseq.w	ip, r6, r2
  407db2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407db6:	f150 0000 	adcs.w	r0, r0, #0
  407dba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407dbe:	bd70      	pop	{r4, r5, r6, pc}
  407dc0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  407dc4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  407dc8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  407dcc:	bfc2      	ittt	gt
  407dce:	ebd4 050c 	rsbsgt	r5, r4, ip
  407dd2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407dd6:	bd70      	popgt	{r4, r5, r6, pc}
  407dd8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407ddc:	f04f 0e00 	mov.w	lr, #0
  407de0:	3c01      	subs	r4, #1
  407de2:	e690      	b.n	407b06 <__aeabi_dmul+0xde>
  407de4:	ea45 0e06 	orr.w	lr, r5, r6
  407de8:	e68d      	b.n	407b06 <__aeabi_dmul+0xde>
  407dea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407dee:	ea94 0f0c 	teq	r4, ip
  407df2:	bf08      	it	eq
  407df4:	ea95 0f0c 	teqeq	r5, ip
  407df8:	f43f af3b 	beq.w	407c72 <__aeabi_dmul+0x24a>
  407dfc:	ea94 0f0c 	teq	r4, ip
  407e00:	d10a      	bne.n	407e18 <__aeabi_ddiv+0x19c>
  407e02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407e06:	f47f af34 	bne.w	407c72 <__aeabi_dmul+0x24a>
  407e0a:	ea95 0f0c 	teq	r5, ip
  407e0e:	f47f af25 	bne.w	407c5c <__aeabi_dmul+0x234>
  407e12:	4610      	mov	r0, r2
  407e14:	4619      	mov	r1, r3
  407e16:	e72c      	b.n	407c72 <__aeabi_dmul+0x24a>
  407e18:	ea95 0f0c 	teq	r5, ip
  407e1c:	d106      	bne.n	407e2c <__aeabi_ddiv+0x1b0>
  407e1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407e22:	f43f aefd 	beq.w	407c20 <__aeabi_dmul+0x1f8>
  407e26:	4610      	mov	r0, r2
  407e28:	4619      	mov	r1, r3
  407e2a:	e722      	b.n	407c72 <__aeabi_dmul+0x24a>
  407e2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407e30:	bf18      	it	ne
  407e32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407e36:	f47f aec5 	bne.w	407bc4 <__aeabi_dmul+0x19c>
  407e3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  407e3e:	f47f af0d 	bne.w	407c5c <__aeabi_dmul+0x234>
  407e42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  407e46:	f47f aeeb 	bne.w	407c20 <__aeabi_dmul+0x1f8>
  407e4a:	e712      	b.n	407c72 <__aeabi_dmul+0x24a>

00407e4c <__gedf2>:
  407e4c:	f04f 3cff 	mov.w	ip, #4294967295
  407e50:	e006      	b.n	407e60 <__cmpdf2+0x4>
  407e52:	bf00      	nop

00407e54 <__ledf2>:
  407e54:	f04f 0c01 	mov.w	ip, #1
  407e58:	e002      	b.n	407e60 <__cmpdf2+0x4>
  407e5a:	bf00      	nop

00407e5c <__cmpdf2>:
  407e5c:	f04f 0c01 	mov.w	ip, #1
  407e60:	f84d cd04 	str.w	ip, [sp, #-4]!
  407e64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407e68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407e6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407e70:	bf18      	it	ne
  407e72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  407e76:	d01b      	beq.n	407eb0 <__cmpdf2+0x54>
  407e78:	b001      	add	sp, #4
  407e7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  407e7e:	bf0c      	ite	eq
  407e80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407e84:	ea91 0f03 	teqne	r1, r3
  407e88:	bf02      	ittt	eq
  407e8a:	ea90 0f02 	teqeq	r0, r2
  407e8e:	2000      	moveq	r0, #0
  407e90:	4770      	bxeq	lr
  407e92:	f110 0f00 	cmn.w	r0, #0
  407e96:	ea91 0f03 	teq	r1, r3
  407e9a:	bf58      	it	pl
  407e9c:	4299      	cmppl	r1, r3
  407e9e:	bf08      	it	eq
  407ea0:	4290      	cmpeq	r0, r2
  407ea2:	bf2c      	ite	cs
  407ea4:	17d8      	asrcs	r0, r3, #31
  407ea6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  407eaa:	f040 0001 	orr.w	r0, r0, #1
  407eae:	4770      	bx	lr
  407eb0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407eb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407eb8:	d102      	bne.n	407ec0 <__cmpdf2+0x64>
  407eba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407ebe:	d107      	bne.n	407ed0 <__cmpdf2+0x74>
  407ec0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407ec4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407ec8:	d1d6      	bne.n	407e78 <__cmpdf2+0x1c>
  407eca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407ece:	d0d3      	beq.n	407e78 <__cmpdf2+0x1c>
  407ed0:	f85d 0b04 	ldr.w	r0, [sp], #4
  407ed4:	4770      	bx	lr
  407ed6:	bf00      	nop

00407ed8 <__aeabi_cdrcmple>:
  407ed8:	4684      	mov	ip, r0
  407eda:	4610      	mov	r0, r2
  407edc:	4662      	mov	r2, ip
  407ede:	468c      	mov	ip, r1
  407ee0:	4619      	mov	r1, r3
  407ee2:	4663      	mov	r3, ip
  407ee4:	e000      	b.n	407ee8 <__aeabi_cdcmpeq>
  407ee6:	bf00      	nop

00407ee8 <__aeabi_cdcmpeq>:
  407ee8:	b501      	push	{r0, lr}
  407eea:	f7ff ffb7 	bl	407e5c <__cmpdf2>
  407eee:	2800      	cmp	r0, #0
  407ef0:	bf48      	it	mi
  407ef2:	f110 0f00 	cmnmi.w	r0, #0
  407ef6:	bd01      	pop	{r0, pc}

00407ef8 <__aeabi_dcmpeq>:
  407ef8:	f84d ed08 	str.w	lr, [sp, #-8]!
  407efc:	f7ff fff4 	bl	407ee8 <__aeabi_cdcmpeq>
  407f00:	bf0c      	ite	eq
  407f02:	2001      	moveq	r0, #1
  407f04:	2000      	movne	r0, #0
  407f06:	f85d fb08 	ldr.w	pc, [sp], #8
  407f0a:	bf00      	nop

00407f0c <__aeabi_dcmplt>:
  407f0c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407f10:	f7ff ffea 	bl	407ee8 <__aeabi_cdcmpeq>
  407f14:	bf34      	ite	cc
  407f16:	2001      	movcc	r0, #1
  407f18:	2000      	movcs	r0, #0
  407f1a:	f85d fb08 	ldr.w	pc, [sp], #8
  407f1e:	bf00      	nop

00407f20 <__aeabi_dcmple>:
  407f20:	f84d ed08 	str.w	lr, [sp, #-8]!
  407f24:	f7ff ffe0 	bl	407ee8 <__aeabi_cdcmpeq>
  407f28:	bf94      	ite	ls
  407f2a:	2001      	movls	r0, #1
  407f2c:	2000      	movhi	r0, #0
  407f2e:	f85d fb08 	ldr.w	pc, [sp], #8
  407f32:	bf00      	nop

00407f34 <__aeabi_dcmpge>:
  407f34:	f84d ed08 	str.w	lr, [sp, #-8]!
  407f38:	f7ff ffce 	bl	407ed8 <__aeabi_cdrcmple>
  407f3c:	bf94      	ite	ls
  407f3e:	2001      	movls	r0, #1
  407f40:	2000      	movhi	r0, #0
  407f42:	f85d fb08 	ldr.w	pc, [sp], #8
  407f46:	bf00      	nop

00407f48 <__aeabi_dcmpgt>:
  407f48:	f84d ed08 	str.w	lr, [sp, #-8]!
  407f4c:	f7ff ffc4 	bl	407ed8 <__aeabi_cdrcmple>
  407f50:	bf34      	ite	cc
  407f52:	2001      	movcc	r0, #1
  407f54:	2000      	movcs	r0, #0
  407f56:	f85d fb08 	ldr.w	pc, [sp], #8
  407f5a:	bf00      	nop

00407f5c <__aeabi_dcmpun>:
  407f5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407f60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407f64:	d102      	bne.n	407f6c <__aeabi_dcmpun+0x10>
  407f66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407f6a:	d10a      	bne.n	407f82 <__aeabi_dcmpun+0x26>
  407f6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407f70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407f74:	d102      	bne.n	407f7c <__aeabi_dcmpun+0x20>
  407f76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407f7a:	d102      	bne.n	407f82 <__aeabi_dcmpun+0x26>
  407f7c:	f04f 0000 	mov.w	r0, #0
  407f80:	4770      	bx	lr
  407f82:	f04f 0001 	mov.w	r0, #1
  407f86:	4770      	bx	lr

00407f88 <__aeabi_d2iz>:
  407f88:	ea4f 0241 	mov.w	r2, r1, lsl #1
  407f8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  407f90:	d215      	bcs.n	407fbe <__aeabi_d2iz+0x36>
  407f92:	d511      	bpl.n	407fb8 <__aeabi_d2iz+0x30>
  407f94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  407f98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  407f9c:	d912      	bls.n	407fc4 <__aeabi_d2iz+0x3c>
  407f9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  407fa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  407fa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  407faa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407fae:	fa23 f002 	lsr.w	r0, r3, r2
  407fb2:	bf18      	it	ne
  407fb4:	4240      	negne	r0, r0
  407fb6:	4770      	bx	lr
  407fb8:	f04f 0000 	mov.w	r0, #0
  407fbc:	4770      	bx	lr
  407fbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  407fc2:	d105      	bne.n	407fd0 <__aeabi_d2iz+0x48>
  407fc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  407fc8:	bf08      	it	eq
  407fca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  407fce:	4770      	bx	lr
  407fd0:	f04f 0000 	mov.w	r0, #0
  407fd4:	4770      	bx	lr
  407fd6:	bf00      	nop

00407fd8 <__aeabi_uldivmod>:
  407fd8:	b953      	cbnz	r3, 407ff0 <__aeabi_uldivmod+0x18>
  407fda:	b94a      	cbnz	r2, 407ff0 <__aeabi_uldivmod+0x18>
  407fdc:	2900      	cmp	r1, #0
  407fde:	bf08      	it	eq
  407fe0:	2800      	cmpeq	r0, #0
  407fe2:	bf1c      	itt	ne
  407fe4:	f04f 31ff 	movne.w	r1, #4294967295
  407fe8:	f04f 30ff 	movne.w	r0, #4294967295
  407fec:	f000 b97a 	b.w	4082e4 <__aeabi_idiv0>
  407ff0:	f1ad 0c08 	sub.w	ip, sp, #8
  407ff4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  407ff8:	f000 f806 	bl	408008 <__udivmoddi4>
  407ffc:	f8dd e004 	ldr.w	lr, [sp, #4]
  408000:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  408004:	b004      	add	sp, #16
  408006:	4770      	bx	lr

00408008 <__udivmoddi4>:
  408008:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40800c:	468c      	mov	ip, r1
  40800e:	460d      	mov	r5, r1
  408010:	4604      	mov	r4, r0
  408012:	9e08      	ldr	r6, [sp, #32]
  408014:	2b00      	cmp	r3, #0
  408016:	d151      	bne.n	4080bc <__udivmoddi4+0xb4>
  408018:	428a      	cmp	r2, r1
  40801a:	4617      	mov	r7, r2
  40801c:	d96d      	bls.n	4080fa <__udivmoddi4+0xf2>
  40801e:	fab2 fe82 	clz	lr, r2
  408022:	f1be 0f00 	cmp.w	lr, #0
  408026:	d00b      	beq.n	408040 <__udivmoddi4+0x38>
  408028:	f1ce 0c20 	rsb	ip, lr, #32
  40802c:	fa01 f50e 	lsl.w	r5, r1, lr
  408030:	fa20 fc0c 	lsr.w	ip, r0, ip
  408034:	fa02 f70e 	lsl.w	r7, r2, lr
  408038:	ea4c 0c05 	orr.w	ip, ip, r5
  40803c:	fa00 f40e 	lsl.w	r4, r0, lr
  408040:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  408044:	0c25      	lsrs	r5, r4, #16
  408046:	fbbc f8fa 	udiv	r8, ip, sl
  40804a:	fa1f f987 	uxth.w	r9, r7
  40804e:	fb0a cc18 	mls	ip, sl, r8, ip
  408052:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  408056:	fb08 f309 	mul.w	r3, r8, r9
  40805a:	42ab      	cmp	r3, r5
  40805c:	d90a      	bls.n	408074 <__udivmoddi4+0x6c>
  40805e:	19ed      	adds	r5, r5, r7
  408060:	f108 32ff 	add.w	r2, r8, #4294967295
  408064:	f080 8123 	bcs.w	4082ae <__udivmoddi4+0x2a6>
  408068:	42ab      	cmp	r3, r5
  40806a:	f240 8120 	bls.w	4082ae <__udivmoddi4+0x2a6>
  40806e:	f1a8 0802 	sub.w	r8, r8, #2
  408072:	443d      	add	r5, r7
  408074:	1aed      	subs	r5, r5, r3
  408076:	b2a4      	uxth	r4, r4
  408078:	fbb5 f0fa 	udiv	r0, r5, sl
  40807c:	fb0a 5510 	mls	r5, sl, r0, r5
  408080:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  408084:	fb00 f909 	mul.w	r9, r0, r9
  408088:	45a1      	cmp	r9, r4
  40808a:	d909      	bls.n	4080a0 <__udivmoddi4+0x98>
  40808c:	19e4      	adds	r4, r4, r7
  40808e:	f100 33ff 	add.w	r3, r0, #4294967295
  408092:	f080 810a 	bcs.w	4082aa <__udivmoddi4+0x2a2>
  408096:	45a1      	cmp	r9, r4
  408098:	f240 8107 	bls.w	4082aa <__udivmoddi4+0x2a2>
  40809c:	3802      	subs	r0, #2
  40809e:	443c      	add	r4, r7
  4080a0:	eba4 0409 	sub.w	r4, r4, r9
  4080a4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4080a8:	2100      	movs	r1, #0
  4080aa:	2e00      	cmp	r6, #0
  4080ac:	d061      	beq.n	408172 <__udivmoddi4+0x16a>
  4080ae:	fa24 f40e 	lsr.w	r4, r4, lr
  4080b2:	2300      	movs	r3, #0
  4080b4:	6034      	str	r4, [r6, #0]
  4080b6:	6073      	str	r3, [r6, #4]
  4080b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4080bc:	428b      	cmp	r3, r1
  4080be:	d907      	bls.n	4080d0 <__udivmoddi4+0xc8>
  4080c0:	2e00      	cmp	r6, #0
  4080c2:	d054      	beq.n	40816e <__udivmoddi4+0x166>
  4080c4:	2100      	movs	r1, #0
  4080c6:	e886 0021 	stmia.w	r6, {r0, r5}
  4080ca:	4608      	mov	r0, r1
  4080cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4080d0:	fab3 f183 	clz	r1, r3
  4080d4:	2900      	cmp	r1, #0
  4080d6:	f040 808e 	bne.w	4081f6 <__udivmoddi4+0x1ee>
  4080da:	42ab      	cmp	r3, r5
  4080dc:	d302      	bcc.n	4080e4 <__udivmoddi4+0xdc>
  4080de:	4282      	cmp	r2, r0
  4080e0:	f200 80fa 	bhi.w	4082d8 <__udivmoddi4+0x2d0>
  4080e4:	1a84      	subs	r4, r0, r2
  4080e6:	eb65 0503 	sbc.w	r5, r5, r3
  4080ea:	2001      	movs	r0, #1
  4080ec:	46ac      	mov	ip, r5
  4080ee:	2e00      	cmp	r6, #0
  4080f0:	d03f      	beq.n	408172 <__udivmoddi4+0x16a>
  4080f2:	e886 1010 	stmia.w	r6, {r4, ip}
  4080f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4080fa:	b912      	cbnz	r2, 408102 <__udivmoddi4+0xfa>
  4080fc:	2701      	movs	r7, #1
  4080fe:	fbb7 f7f2 	udiv	r7, r7, r2
  408102:	fab7 fe87 	clz	lr, r7
  408106:	f1be 0f00 	cmp.w	lr, #0
  40810a:	d134      	bne.n	408176 <__udivmoddi4+0x16e>
  40810c:	1beb      	subs	r3, r5, r7
  40810e:	0c3a      	lsrs	r2, r7, #16
  408110:	fa1f fc87 	uxth.w	ip, r7
  408114:	2101      	movs	r1, #1
  408116:	fbb3 f8f2 	udiv	r8, r3, r2
  40811a:	0c25      	lsrs	r5, r4, #16
  40811c:	fb02 3318 	mls	r3, r2, r8, r3
  408120:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  408124:	fb0c f308 	mul.w	r3, ip, r8
  408128:	42ab      	cmp	r3, r5
  40812a:	d907      	bls.n	40813c <__udivmoddi4+0x134>
  40812c:	19ed      	adds	r5, r5, r7
  40812e:	f108 30ff 	add.w	r0, r8, #4294967295
  408132:	d202      	bcs.n	40813a <__udivmoddi4+0x132>
  408134:	42ab      	cmp	r3, r5
  408136:	f200 80d1 	bhi.w	4082dc <__udivmoddi4+0x2d4>
  40813a:	4680      	mov	r8, r0
  40813c:	1aed      	subs	r5, r5, r3
  40813e:	b2a3      	uxth	r3, r4
  408140:	fbb5 f0f2 	udiv	r0, r5, r2
  408144:	fb02 5510 	mls	r5, r2, r0, r5
  408148:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40814c:	fb0c fc00 	mul.w	ip, ip, r0
  408150:	45a4      	cmp	ip, r4
  408152:	d907      	bls.n	408164 <__udivmoddi4+0x15c>
  408154:	19e4      	adds	r4, r4, r7
  408156:	f100 33ff 	add.w	r3, r0, #4294967295
  40815a:	d202      	bcs.n	408162 <__udivmoddi4+0x15a>
  40815c:	45a4      	cmp	ip, r4
  40815e:	f200 80b8 	bhi.w	4082d2 <__udivmoddi4+0x2ca>
  408162:	4618      	mov	r0, r3
  408164:	eba4 040c 	sub.w	r4, r4, ip
  408168:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40816c:	e79d      	b.n	4080aa <__udivmoddi4+0xa2>
  40816e:	4631      	mov	r1, r6
  408170:	4630      	mov	r0, r6
  408172:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408176:	f1ce 0420 	rsb	r4, lr, #32
  40817a:	fa05 f30e 	lsl.w	r3, r5, lr
  40817e:	fa07 f70e 	lsl.w	r7, r7, lr
  408182:	fa20 f804 	lsr.w	r8, r0, r4
  408186:	0c3a      	lsrs	r2, r7, #16
  408188:	fa25 f404 	lsr.w	r4, r5, r4
  40818c:	ea48 0803 	orr.w	r8, r8, r3
  408190:	fbb4 f1f2 	udiv	r1, r4, r2
  408194:	ea4f 4518 	mov.w	r5, r8, lsr #16
  408198:	fb02 4411 	mls	r4, r2, r1, r4
  40819c:	fa1f fc87 	uxth.w	ip, r7
  4081a0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4081a4:	fb01 f30c 	mul.w	r3, r1, ip
  4081a8:	42ab      	cmp	r3, r5
  4081aa:	fa00 f40e 	lsl.w	r4, r0, lr
  4081ae:	d909      	bls.n	4081c4 <__udivmoddi4+0x1bc>
  4081b0:	19ed      	adds	r5, r5, r7
  4081b2:	f101 30ff 	add.w	r0, r1, #4294967295
  4081b6:	f080 808a 	bcs.w	4082ce <__udivmoddi4+0x2c6>
  4081ba:	42ab      	cmp	r3, r5
  4081bc:	f240 8087 	bls.w	4082ce <__udivmoddi4+0x2c6>
  4081c0:	3902      	subs	r1, #2
  4081c2:	443d      	add	r5, r7
  4081c4:	1aeb      	subs	r3, r5, r3
  4081c6:	fa1f f588 	uxth.w	r5, r8
  4081ca:	fbb3 f0f2 	udiv	r0, r3, r2
  4081ce:	fb02 3310 	mls	r3, r2, r0, r3
  4081d2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4081d6:	fb00 f30c 	mul.w	r3, r0, ip
  4081da:	42ab      	cmp	r3, r5
  4081dc:	d907      	bls.n	4081ee <__udivmoddi4+0x1e6>
  4081de:	19ed      	adds	r5, r5, r7
  4081e0:	f100 38ff 	add.w	r8, r0, #4294967295
  4081e4:	d26f      	bcs.n	4082c6 <__udivmoddi4+0x2be>
  4081e6:	42ab      	cmp	r3, r5
  4081e8:	d96d      	bls.n	4082c6 <__udivmoddi4+0x2be>
  4081ea:	3802      	subs	r0, #2
  4081ec:	443d      	add	r5, r7
  4081ee:	1aeb      	subs	r3, r5, r3
  4081f0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4081f4:	e78f      	b.n	408116 <__udivmoddi4+0x10e>
  4081f6:	f1c1 0720 	rsb	r7, r1, #32
  4081fa:	fa22 f807 	lsr.w	r8, r2, r7
  4081fe:	408b      	lsls	r3, r1
  408200:	fa05 f401 	lsl.w	r4, r5, r1
  408204:	ea48 0303 	orr.w	r3, r8, r3
  408208:	fa20 fe07 	lsr.w	lr, r0, r7
  40820c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  408210:	40fd      	lsrs	r5, r7
  408212:	ea4e 0e04 	orr.w	lr, lr, r4
  408216:	fbb5 f9fc 	udiv	r9, r5, ip
  40821a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40821e:	fb0c 5519 	mls	r5, ip, r9, r5
  408222:	fa1f f883 	uxth.w	r8, r3
  408226:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40822a:	fb09 f408 	mul.w	r4, r9, r8
  40822e:	42ac      	cmp	r4, r5
  408230:	fa02 f201 	lsl.w	r2, r2, r1
  408234:	fa00 fa01 	lsl.w	sl, r0, r1
  408238:	d908      	bls.n	40824c <__udivmoddi4+0x244>
  40823a:	18ed      	adds	r5, r5, r3
  40823c:	f109 30ff 	add.w	r0, r9, #4294967295
  408240:	d243      	bcs.n	4082ca <__udivmoddi4+0x2c2>
  408242:	42ac      	cmp	r4, r5
  408244:	d941      	bls.n	4082ca <__udivmoddi4+0x2c2>
  408246:	f1a9 0902 	sub.w	r9, r9, #2
  40824a:	441d      	add	r5, r3
  40824c:	1b2d      	subs	r5, r5, r4
  40824e:	fa1f fe8e 	uxth.w	lr, lr
  408252:	fbb5 f0fc 	udiv	r0, r5, ip
  408256:	fb0c 5510 	mls	r5, ip, r0, r5
  40825a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40825e:	fb00 f808 	mul.w	r8, r0, r8
  408262:	45a0      	cmp	r8, r4
  408264:	d907      	bls.n	408276 <__udivmoddi4+0x26e>
  408266:	18e4      	adds	r4, r4, r3
  408268:	f100 35ff 	add.w	r5, r0, #4294967295
  40826c:	d229      	bcs.n	4082c2 <__udivmoddi4+0x2ba>
  40826e:	45a0      	cmp	r8, r4
  408270:	d927      	bls.n	4082c2 <__udivmoddi4+0x2ba>
  408272:	3802      	subs	r0, #2
  408274:	441c      	add	r4, r3
  408276:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40827a:	eba4 0408 	sub.w	r4, r4, r8
  40827e:	fba0 8902 	umull	r8, r9, r0, r2
  408282:	454c      	cmp	r4, r9
  408284:	46c6      	mov	lr, r8
  408286:	464d      	mov	r5, r9
  408288:	d315      	bcc.n	4082b6 <__udivmoddi4+0x2ae>
  40828a:	d012      	beq.n	4082b2 <__udivmoddi4+0x2aa>
  40828c:	b156      	cbz	r6, 4082a4 <__udivmoddi4+0x29c>
  40828e:	ebba 030e 	subs.w	r3, sl, lr
  408292:	eb64 0405 	sbc.w	r4, r4, r5
  408296:	fa04 f707 	lsl.w	r7, r4, r7
  40829a:	40cb      	lsrs	r3, r1
  40829c:	431f      	orrs	r7, r3
  40829e:	40cc      	lsrs	r4, r1
  4082a0:	6037      	str	r7, [r6, #0]
  4082a2:	6074      	str	r4, [r6, #4]
  4082a4:	2100      	movs	r1, #0
  4082a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4082aa:	4618      	mov	r0, r3
  4082ac:	e6f8      	b.n	4080a0 <__udivmoddi4+0x98>
  4082ae:	4690      	mov	r8, r2
  4082b0:	e6e0      	b.n	408074 <__udivmoddi4+0x6c>
  4082b2:	45c2      	cmp	sl, r8
  4082b4:	d2ea      	bcs.n	40828c <__udivmoddi4+0x284>
  4082b6:	ebb8 0e02 	subs.w	lr, r8, r2
  4082ba:	eb69 0503 	sbc.w	r5, r9, r3
  4082be:	3801      	subs	r0, #1
  4082c0:	e7e4      	b.n	40828c <__udivmoddi4+0x284>
  4082c2:	4628      	mov	r0, r5
  4082c4:	e7d7      	b.n	408276 <__udivmoddi4+0x26e>
  4082c6:	4640      	mov	r0, r8
  4082c8:	e791      	b.n	4081ee <__udivmoddi4+0x1e6>
  4082ca:	4681      	mov	r9, r0
  4082cc:	e7be      	b.n	40824c <__udivmoddi4+0x244>
  4082ce:	4601      	mov	r1, r0
  4082d0:	e778      	b.n	4081c4 <__udivmoddi4+0x1bc>
  4082d2:	3802      	subs	r0, #2
  4082d4:	443c      	add	r4, r7
  4082d6:	e745      	b.n	408164 <__udivmoddi4+0x15c>
  4082d8:	4608      	mov	r0, r1
  4082da:	e708      	b.n	4080ee <__udivmoddi4+0xe6>
  4082dc:	f1a8 0802 	sub.w	r8, r8, #2
  4082e0:	443d      	add	r5, r7
  4082e2:	e72b      	b.n	40813c <__udivmoddi4+0x134>

004082e4 <__aeabi_idiv0>:
  4082e4:	4770      	bx	lr
  4082e6:	bf00      	nop

004082e8 <p_uc_charset10x14>:
	...
  408304:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  408314:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  408324:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  408334:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  408344:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  408354:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  408364:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  408374:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  40838c:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  40839c:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  4083ac:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  4083bc:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  4083cc:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  4083dc:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  4083ec:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  4083fc:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  408414:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  408424:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  408434:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  408444:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  408454:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  408464:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  408474:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  408484:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  408494:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  4084a4:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  4084b4:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  4084c4:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  4084d4:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  4084e4:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  4084f4:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  408504:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  408514:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  408524:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  408534:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  408544:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  408554:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  408564:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  408574:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  408584:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  408594:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  4085a4:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4085b4:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  4085c4:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  4085d4:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  4085e4:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  4085f4:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  408604:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  408614:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  408624:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  408634:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  408644:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  408654:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  408664:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  408674:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  408684:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  408694:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4086a4:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  4086b4:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  4086c4:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  4086d4:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  4086e4:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  4086f4:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  408704:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  408714:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  408724:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  408734:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  408744:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  408754:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  408764:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  408774:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  408784:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  408794:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  4087a4:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  4087b4:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  4087c4:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  4087d4:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  4087e4:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  4087f4:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  408804:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  408814:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  408824:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  408834:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  408844:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  408854:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  408864:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  408874:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  408884:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  408894:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  4088a4:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  4088b4:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  4088c4:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  4088d4:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  4088e4:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  4088f4:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  408904:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  408914:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  408924:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  408934:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  408944:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  408954:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  408964:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  408974:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  408984:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  408994:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  4089a4:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  4089b4:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  4089c4:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  4089d4:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  4089e4:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  4089f4:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  408a04:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  408a14:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  408a24:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  408a34:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  408a44:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  408a54:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  408a64:	fcff fcff                                   ....

00408a68 <LED_DESCRIPTOR>:
  408a68:	0013 0000 0000 0000 0014 0000 0000 0000     ................
  408a78:	0054 0000 0001 0000 7544 7974 4320 6379     T.......Duty Cyc
  408a88:	656c 203a 6425 2525 000a 0000 6554 706d     le: %d%%....Temp
  408a98:	7265 7461 7275 3a61 0a20 0000 6d55 6469     eratura: ...Umid
  408aa8:	6461 3a65 0a20 0000 6d55 6469 6461 2065     ade: ...Umidade 
  408ab8:	5328 6c6f 296f 203a 6925 2525 000a 0000     (Solo): %i%%....
  408ac8:	7453 6e61 2d64 7942 203a 6425 0a73 0000     Stand-By: %ds...
  408ad8:	754c 696d 6f6e 6973 6164 6564 203a 6425     Luminosidade: %d
  408ae8:	0a73 0000 4f42 424d 2041 494c 4147 4144     s...BOMBA LIGADA
  408af8:	0a21 0000 5250 5345 4e45 4143 4420 5445     !...PRESENCA DET
  408b08:	4345 4154 4144 0a21 0000 0000 6425 2525     ECTADA!.....%d%%
  408b18:	0000 0000 6425 0073 6425 0000 4e4f 0000     ....%ds.%d..ON..
  408b28:	464f 0046 4559 0053 4f4e 0020 4420 7475     OFF.YES.NO . Dut
  408b38:	2079 4320 6379 656c 203a 0000 5420 6d65     y  Cycle: .. Tem
  408b48:	6570 6172 7574 6572 203a 0000 2020 2020     perature: ..    
  408b58:	7548 696d 6964 7974 203a 0000 2020 2020     Humidity: ..    
  408b68:	4720 202e 7548 2e6d 203a 0000 2020 2020      G. Hum.: ..    
  408b78:	7453 6e61 2d64 7942 203a 0000 754c 696d     Stand-By: ..Lumi
  408b88:	6f6e 6973 6164 6564 203a 0000 2020 7453     nosidade: ..  St
  408b98:	2e73 4220 6d6f 6162 203a 0000 2020 2020     s. Bomba: ..    
  408ba8:	7250 7365 6e65 6563 203a 0000               Presence: ..

00408bb4 <_global_impure_ptr>:
  408bb4:	0020 2000 4e49 0046 6e69 0066 414e 004e      .. INF.inf.NAN.
  408bc4:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  408bd4:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  408be4:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  408bf4:	296c 0000 0030 0000                         l)..0...

00408bfc <blanks.7223>:
  408bfc:	2020 2020 2020 2020 2020 2020 2020 2020                     

00408c0c <zeroes.7224>:
  408c0c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00408c1c <blanks.7217>:
  408c1c:	2020 2020 2020 2020 2020 2020 2020 2020                     

00408c2c <zeroes.7218>:
  408c2c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  408c3c:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  408c4c:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......
  408c5c:	0000 0000                                   ....

00408c60 <__mprec_bigtens>:
  408c60:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  408c70:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  408c80:	bf3c 7f73 4fdd 7515                         <.s..O.u

00408c88 <__mprec_tens>:
  408c88:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  408c98:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  408ca8:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  408cb8:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  408cc8:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  408cd8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  408ce8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  408cf8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  408d08:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  408d18:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  408d28:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  408d38:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  408d48:	9db4 79d9 7843 44ea                         ...yCx.D

00408d50 <p05.6055>:
  408d50:	0005 0000 0019 0000 007d 0000               ........}...

00408d5c <_ctype_>:
  408d5c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  408d6c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  408d7c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  408d8c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  408d9c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  408dac:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  408dbc:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  408dcc:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  408ddc:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00408e60 <_init>:
  408e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408e62:	bf00      	nop
  408e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408e66:	bc08      	pop	{r3}
  408e68:	469e      	mov	lr, r3
  408e6a:	4770      	bx	lr

00408e6c <__init_array_start>:
  408e6c:	00404555 	.word	0x00404555

00408e70 <__frame_dummy_init_array_entry>:
  408e70:	004000f1                                ..@.

00408e74 <_fini>:
  408e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408e76:	bf00      	nop
  408e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408e7a:	bc08      	pop	{r3}
  408e7c:	469e      	mov	lr, r3
  408e7e:	4770      	bx	lr

00408e80 <__fini_array_start>:
  408e80:	004000cd 	.word	0x004000cd
