#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x615342cab510 .scope module, "top_module" "top_module" 2 10;
 .timescale 0 0;
L_0x615342cd3f90 .functor BUFZ 1, v0x615342d368c0_0, C4<0>, C4<0>, C4<0>;
L_0x615342cd5660 .functor OR 1, L_0x615342d3b700, L_0x615342d4db90, C4<0>, C4<0>;
L_0x615342cff3e0 .functor BUFZ 16, v0x615342d36510_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x615342d35ef0_0 .net "aluresult1", 15 0, L_0x615342d3c410;  1 drivers
v0x615342d35fd0_0 .net "aluresult2", 15 0, L_0x615342d4e970;  1 drivers
v0x615342d36090_0 .net "branch_target1", 15 0, L_0x615342d3a610;  1 drivers
v0x615342d361b0_0 .net "branch_target2", 15 0, L_0x615342d4cb40;  1 drivers
v0x615342d362c0_0 .net "branchpc", 15 0, L_0x615342cff3e0;  1 drivers
v0x615342d363d0_0 .net "branchpc1", 15 0, L_0x615342d3b640;  1 drivers
v0x615342d36470_0 .net "branchpc2", 15 0, L_0x615342d4dad0;  1 drivers
v0x615342d36510_0 .var "branchpc_reg", 15 0;
v0x615342d365d0_0 .var "branchtarget1_reg", 15 0;
v0x615342d36740_0 .var "branchtarget2_reg", 15 0;
v0x615342d36820_0 .net "clk", 0 0, L_0x615342cd3f90;  1 drivers
v0x615342d368c0_0 .var "clk_reg", 0 0;
v0x615342d36980_0 .net "imm1", 4 0, L_0x615342d3a5a0;  1 drivers
v0x615342d36a40_0 .net "imm2", 4 0, L_0x615342d4caa0;  1 drivers
o0x723de77cf408 .functor BUFZ 1, C4<z>; HiZ drive
v0x615342d36b50_0 .net "imm_flag1", 0 0, o0x723de77cf408;  0 drivers
v0x615342d36bf0_0 .net "imm_flag2", 0 0, L_0x615342d4cde0;  1 drivers
v0x615342d36ce0_0 .net "immflag1", 0 0, L_0x615342d3a7f0;  1 drivers
v0x615342d36e90_0 .net "instr1fetchrelayer", 15 0, L_0x615342cf0e00;  1 drivers
v0x615342d36f80_0 .net "instr1relayerdecode", 15 0, L_0x615342cfb080;  1 drivers
v0x615342d37070_0 .net "instr2fetchrelayer", 15 0, L_0x615342cc7380;  1 drivers
v0x615342d37180_0 .net "instr2relayerdecode", 15 0, L_0x615342d07f70;  1 drivers
v0x615342d37290_0 .net "instralumem1", 15 0, L_0x615342d3c4b0;  1 drivers
v0x615342d373a0_0 .net "instralumem2", 15 0, L_0x615342d4ea10;  1 drivers
v0x615342d374b0_0 .net "instrdecodealu1", 15 0, L_0x615342d3a8a0;  1 drivers
v0x615342d375c0_0 .net "instrdecodealu2", 15 0, L_0x615342d4cec0;  1 drivers
v0x615342d376d0_0 .net "is_branch_taken", 0 0, L_0x615342cd5660;  1 drivers
v0x615342d37770_0 .net "is_branch_taken1", 0 0, L_0x615342d3b700;  1 drivers
v0x615342d37860_0 .net "is_branch_taken2", 0 0, L_0x615342d4db90;  1 drivers
v0x615342d37900_0 .net "isadd1", 0 0, v0x615342d237f0_0;  1 drivers
v0x615342d379a0_0 .net "isadd2", 0 0, v0x615342d27120_0;  1 drivers
v0x615342d37a40_0 .net "isand1", 0 0, v0x615342d23a80_0;  1 drivers
v0x615342d37ae0_0 .net "isand2", 0 0, v0x615342d27390_0;  1 drivers
v0x615342d37b80_0 .net "isbeq1", 0 0, L_0x615342d3b350;  1 drivers
v0x615342d37e80_0 .net "isbeq2", 0 0, L_0x615342d4d7e0;  1 drivers
v0x615342d37f70_0 .net "isbgt1", 0 0, L_0x615342d3b3c0;  1 drivers
v0x615342d38060_0 .net "isbgt2", 0 0, L_0x615342d4d850;  1 drivers
v0x615342d38150_0 .net "iscmp1", 0 0, v0x615342d24140_0;  1 drivers
v0x615342d381f0_0 .net "iscmp2", 0 0, v0x615342d27a50_0;  1 drivers
v0x615342d38290_0 .net "isld1", 0 0, v0x615342d24380_0;  1 drivers
v0x615342d38330_0 .net "isld2", 0 0, v0x615342d27c90_0;  1 drivers
v0x615342d383d0_0 .net "islsl1", 0 0, v0x615342d245c0_0;  1 drivers
v0x615342d38470_0 .net "islsl2", 0 0, v0x615342d27ed0_0;  1 drivers
v0x615342d38510_0 .net "islsr1", 0 0, v0x615342d24800_0;  1 drivers
v0x615342d385b0_0 .net "islsr2", 0 0, v0x615342d28110_0;  1 drivers
v0x615342d38650_0 .net "ismov1", 0 0, v0x615342d24a40_0;  1 drivers
v0x615342d386f0_0 .net "ismov2", 0 0, v0x615342d28350_0;  1 drivers
v0x615342d38790_0 .net "ismul1", 0 0, v0x615342d24c80_0;  1 drivers
v0x615342d38830_0 .net "ismul2", 0 0, v0x615342d28590_0;  1 drivers
v0x615342d38900_0 .net "isnot1", 0 0, v0x615342d250d0_0;  1 drivers
v0x615342d389d0_0 .net "isnot2", 0 0, v0x615342d289e0_0;  1 drivers
v0x615342d38aa0_0 .net "isor1", 0 0, v0x615342d25310_0;  1 drivers
v0x615342d38b70_0 .net "isor2", 0 0, v0x615342d28c20_0;  1 drivers
v0x615342d38c40_0 .net "issingleinstr", 0 0, L_0x615342d3a450;  1 drivers
v0x615342d38d30_0 .net "isst1", 0 0, v0x615342d25550_0;  1 drivers
v0x615342d38e20_0 .net "isst2", 0 0, v0x615342d28e60_0;  1 drivers
v0x615342d38f10_0 .net "isstall", 0 0, L_0x615342d3a4c0;  1 drivers
v0x615342d39000_0 .net "issub1", 0 0, v0x615342d25790_0;  1 drivers
v0x615342d390a0_0 .net "issub2", 0 0, v0x615342d290a0_0;  1 drivers
v0x615342d39140_0 .net "isubranch1", 0 0, L_0x615342d3b510;  1 drivers
v0x615342d39230_0 .net "isubranch2", 0 0, L_0x615342d4d9a0;  1 drivers
v0x615342d39320_0 .net "iswb1", 0 0, L_0x615342d3b2e0;  1 drivers
v0x615342d39410_0 .net "iswb2", 0 0, L_0x615342d4d770;  1 drivers
v0x615342d39500_0 .net "ldresult1", 15 0, L_0x615342d4c760;  1 drivers
v0x615342d395f0_0 .net "ldresult2", 15 0, L_0x615342d4ecb0;  1 drivers
v0x615342d396e0_0 .net "op11", 15 0, L_0x615342d3a680;  1 drivers
v0x615342d39be0_0 .net "op12", 15 0, L_0x615342d4cbe0;  1 drivers
v0x615342d39cd0_0 .net "op21", 15 0, L_0x615342d3a6f0;  1 drivers
v0x615342d39d70_0 .net "op22", 15 0, L_0x615342d4ccb0;  1 drivers
v0x615342d39e10_0 .net "opcode1", 3 0, L_0x615342d3a530;  1 drivers
v0x615342d39f00_0 .net "opcode2", 3 0, L_0x615342d4ca00;  1 drivers
v0x615342d39ff0_0 .net "rdvalmem1", 19 0, v0x615342d31660_0;  1 drivers
v0x615342d3a090_0 .net "rdvalmem2", 19 0, v0x615342d32a40_0;  1 drivers
v0x615342d3a130 .array "regmem", 7 0, 31 0;
v0x615342d3a1d0_0 .var "regval", 127 0;
o0x723de77cf888 .functor BUFZ 1, C4<z>; HiZ drive
v0x615342d3a2c0_0 .net "reset", 0 0, o0x723de77cf888;  0 drivers
o0x723de77d0f38 .functor BUFZ 1, C4<z>; HiZ drive
v0x615342d3a360_0 .net "stall", 0 0, o0x723de77d0f38;  0 drivers
E_0x615342c408b0/0 .event edge, v0x615342d29ce0_0, v0x615342d2ba50_0, v0x615342d365d0_0, v0x615342d2eac0_0;
E_0x615342c408b0/1 .event edge, v0x615342d36740_0, v0x615342d2dad0_0;
E_0x615342c408b0 .event/or E_0x615342c408b0/0, E_0x615342c408b0/1;
LS_0x615342d4c5c0_0_0 .concat [ 1 1 1 1], v0x615342d24800_0, v0x615342d245c0_0, v0x615342d250d0_0, v0x615342d23a80_0;
LS_0x615342d4c5c0_0_4 .concat [ 1 1 1 1], v0x615342d25310_0, v0x615342d24a40_0, v0x615342d24140_0, v0x615342d24c80_0;
LS_0x615342d4c5c0_0_8 .concat [ 1 1 1 1], v0x615342d25790_0, v0x615342d25550_0, v0x615342d24380_0, v0x615342d237f0_0;
L_0x615342d4c5c0 .concat [ 4 4 4 0], LS_0x615342d4c5c0_0_0, LS_0x615342d4c5c0_0_4, LS_0x615342d4c5c0_0_8;
L_0x615342d4c930 .part v0x615342d31660_0, 0, 3;
LS_0x615342d4eb10_0_0 .concat [ 1 1 1 1], v0x615342d28110_0, v0x615342d27ed0_0, v0x615342d289e0_0, v0x615342d27390_0;
LS_0x615342d4eb10_0_4 .concat [ 1 1 1 1], v0x615342d28c20_0, v0x615342d28350_0, v0x615342d27a50_0, v0x615342d28590_0;
LS_0x615342d4eb10_0_8 .concat [ 1 1 1 1], v0x615342d290a0_0, v0x615342d28e60_0, v0x615342d27c90_0, v0x615342d27120_0;
L_0x615342d4eb10 .concat [ 4 4 4 0], LS_0x615342d4eb10_0_0, LS_0x615342d4eb10_0_4, LS_0x615342d4eb10_0_8;
L_0x615342d4ee80 .part v0x615342d32a40_0, 0, 3;
S_0x615342ce9ae0 .scope module, "alu1" "alu" 2 239, 3 3 0, S_0x615342cab510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 12 "alusignals";
    .port_info 3 /INPUT 16 "instrin";
    .port_info 4 /INPUT 16 "op1";
    .port_info 5 /INPUT 16 "op2";
    .port_info 6 /INPUT 5 "immx";
    .port_info 7 /INPUT 1 "isimmediate";
    .port_info 8 /OUTPUT 16 "aluresult";
    .port_info 9 /OUTPUT 16 "instrout";
    .port_info 10 /INPUT 1 "is_branch_takenin";
L_0x615342d3c410 .functor BUFZ 16, v0x615342d1f980_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x615342cf0f60_0 .var "A", 15 0;
v0x615342cf1000_0 .var "B", 15 0;
L_0x723de7786018 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615342cc74e0_0 .net *"_ivl_29", 14 0, L_0x723de7786018;  1 drivers
v0x615342cc7580_0 .net "aluresult", 15 0, L_0x615342d3c410;  alias, 1 drivers
v0x615342cfb1a0_0 .net "alusignals", 11 0, L_0x615342d4c5c0;  1 drivers
v0x615342cfb2a0_0 .net "clk", 0 0, L_0x615342cd3f90;  alias, 1 drivers
v0x615342d0aee0_0 .var/i "file", 31 0;
v0x615342d1da60_0 .var/i "i", 31 0;
v0x615342d1db40_0 .net "immx", 4 0, L_0x615342d3a5a0;  alias, 1 drivers
v0x615342d1dc20_0 .var "immx_reg", 4 0;
v0x615342d1dd00_0 .net "instrin", 15 0, L_0x615342d3a8a0;  alias, 1 drivers
v0x615342d1dde0_0 .net "instrout", 15 0, L_0x615342d3c4b0;  alias, 1 drivers
v0x615342d1dec0_0 .var "instrout_reg", 0 0;
v0x615342d1df80_0 .var "instrout_reg1", 0 0;
L_0x723de7786060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615342d1e040_0 .net "is_branch_takenin", 0 0, L_0x723de7786060;  1 drivers
v0x615342d1e100_0 .net "isadd", 0 0, L_0x615342d3b860;  1 drivers
v0x615342d1e1c0_0 .var "isadd_reg", 0 0;
v0x615342d1e280_0 .net "isand", 0 0, L_0x615342d3c000;  1 drivers
v0x615342d1e340_0 .var "isand_reg", 0 0;
v0x615342d1e400_0 .net "iscmp", 0 0, L_0x615342d3bd30;  1 drivers
v0x615342d1e4c0_0 .var "iscmp_reg", 0 0;
v0x615342d1e580_0 .net "isimmediate", 0 0, o0x723de77cf408;  alias, 0 drivers
v0x615342d1e640_0 .var "isimmediate_reg", 0 0;
v0x615342d1e700_0 .net "isld", 0 0, L_0x615342d3b960;  1 drivers
v0x615342d1e7c0_0 .var "isld_reg", 0 0;
v0x615342d1e880_0 .net "islsl", 0 0, L_0x615342d3c200;  1 drivers
v0x615342d1e940_0 .var "islsl_reg", 0 0;
v0x615342d1ea00_0 .net "islsr", 0 0, L_0x615342d3c2d0;  1 drivers
v0x615342d1eac0_0 .var "islsr_reg", 0 0;
v0x615342d1eb80_0 .net "ismov", 0 0, L_0x615342d3be40;  1 drivers
v0x615342d1ec40_0 .var "ismov_reg", 0 0;
v0x615342d1ed00_0 .net "ismul", 0 0, L_0x615342d3bc60;  1 drivers
v0x615342d1edc0_0 .var "ismul_reg", 0 0;
v0x615342d1ee80_0 .net "isnot", 0 0, L_0x615342d3c0d0;  1 drivers
v0x615342d1ef40_0 .var "isnot_reg", 0 0;
v0x615342d1f000_0 .net "isor", 0 0, L_0x615342d3bee0;  1 drivers
v0x615342d1f0c0_0 .var "isor_reg", 0 0;
v0x615342d1f180_0 .net "isst", 0 0, L_0x615342d3ba30;  1 drivers
v0x615342d1f240_0 .var "isst_reg", 0 0;
v0x615342d1f300_0 .net "issub", 0 0, L_0x615342d3bad0;  1 drivers
v0x615342d1f3c0_0 .var "issub_reg", 0 0;
v0x615342d1f480_0 .net "op1", 15 0, L_0x615342d3a680;  alias, 1 drivers
v0x615342d1f560_0 .var "op1_reg", 15 0;
v0x615342d1f640_0 .net "op2", 15 0, L_0x615342d3a6f0;  alias, 1 drivers
v0x615342d1f720_0 .var "op2_reg", 15 0;
v0x615342d1f800 .array "reg_file", 0 7, 15 0;
v0x615342d1f8c0_0 .net "reset", 0 0, o0x723de77cf888;  alias, 0 drivers
v0x615342d1f980_0 .var "result", 15 0;
v0x615342d1fa60_0 .var "result_1", 15 0;
E_0x615342d0b130 .event posedge, v0x615342cfb2a0_0;
L_0x615342d3b860 .part L_0x615342d4c5c0, 0, 1;
L_0x615342d3b960 .part L_0x615342d4c5c0, 1, 1;
L_0x615342d3ba30 .part L_0x615342d4c5c0, 2, 1;
L_0x615342d3bad0 .part L_0x615342d4c5c0, 3, 1;
L_0x615342d3bc60 .part L_0x615342d4c5c0, 4, 1;
L_0x615342d3bd30 .part L_0x615342d4c5c0, 5, 1;
L_0x615342d3be40 .part L_0x615342d4c5c0, 6, 1;
L_0x615342d3bee0 .part L_0x615342d4c5c0, 7, 1;
L_0x615342d3c000 .part L_0x615342d4c5c0, 8, 1;
L_0x615342d3c0d0 .part L_0x615342d4c5c0, 9, 1;
L_0x615342d3c200 .part L_0x615342d4c5c0, 10, 1;
L_0x615342d3c2d0 .part L_0x615342d4c5c0, 11, 1;
L_0x615342d3c4b0 .concat [ 1 15 0 0], v0x615342d1df80_0, L_0x723de7786018;
S_0x615342cfbca0 .scope module, "alu2" "alu" 2 350, 3 3 0, S_0x615342cab510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 12 "alusignals";
    .port_info 3 /INPUT 16 "instrin";
    .port_info 4 /INPUT 16 "op1";
    .port_info 5 /INPUT 16 "op2";
    .port_info 6 /INPUT 5 "immx";
    .port_info 7 /INPUT 1 "isimmediate";
    .port_info 8 /OUTPUT 16 "aluresult";
    .port_info 9 /OUTPUT 16 "instrout";
    .port_info 10 /INPUT 1 "is_branch_takenin";
L_0x615342d4e970 .functor BUFZ 16, v0x615342d224e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x615342d1fd20_0 .var "A", 15 0;
v0x615342d1fe00_0 .var "B", 15 0;
L_0x723de77860a8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615342d1fee0_0 .net *"_ivl_29", 14 0, L_0x723de77860a8;  1 drivers
v0x615342d1ffa0_0 .net "aluresult", 15 0, L_0x615342d4e970;  alias, 1 drivers
v0x615342d20080_0 .net "alusignals", 11 0, L_0x615342d4eb10;  1 drivers
v0x615342d20160_0 .net "clk", 0 0, L_0x615342cd3f90;  alias, 1 drivers
v0x615342d20200_0 .var/i "file", 31 0;
v0x615342d202c0_0 .var/i "i", 31 0;
v0x615342d203a0_0 .net "immx", 4 0, L_0x615342d4caa0;  alias, 1 drivers
v0x615342d20480_0 .var "immx_reg", 4 0;
v0x615342d20560_0 .net "instrin", 15 0, L_0x615342d4cec0;  alias, 1 drivers
v0x615342d20640_0 .net "instrout", 15 0, L_0x615342d4ea10;  alias, 1 drivers
v0x615342d20720_0 .var "instrout_reg", 0 0;
v0x615342d207e0_0 .var "instrout_reg1", 0 0;
v0x615342d208a0_0 .net "is_branch_takenin", 0 0, L_0x615342d3b700;  alias, 1 drivers
v0x615342d20960_0 .net "isadd", 0 0, L_0x615342d4dc60;  1 drivers
v0x615342d20a20_0 .var "isadd_reg", 0 0;
v0x615342d20bf0_0 .net "isand", 0 0, L_0x615342d4e560;  1 drivers
v0x615342d20cb0_0 .var "isand_reg", 0 0;
v0x615342d20d70_0 .net "iscmp", 0 0, L_0x615342d4e180;  1 drivers
v0x615342d20e30_0 .var "iscmp_reg", 0 0;
v0x615342d20ef0_0 .net "isimmediate", 0 0, L_0x615342d4cde0;  alias, 1 drivers
v0x615342d20fb0_0 .var "isimmediate_reg", 0 0;
v0x615342d21070_0 .net "isld", 0 0, L_0x615342d4dd60;  1 drivers
v0x615342d21130_0 .var "isld_reg", 0 0;
v0x615342d211f0_0 .net "islsl", 0 0, L_0x615342d4e760;  1 drivers
v0x615342d212b0_0 .var "islsl_reg", 0 0;
v0x615342d21370_0 .net "islsr", 0 0, L_0x615342d4e830;  1 drivers
v0x615342d21430_0 .var "islsr_reg", 0 0;
v0x615342d214f0_0 .net "ismov", 0 0, L_0x615342d4e290;  1 drivers
v0x615342d215b0_0 .var "ismov_reg", 0 0;
v0x615342d21670_0 .net "ismul", 0 0, L_0x615342d4e0b0;  1 drivers
v0x615342d21730_0 .var "ismul_reg", 0 0;
v0x615342d21a00_0 .net "isnot", 0 0, L_0x615342d4e630;  1 drivers
v0x615342d21ac0_0 .var "isnot_reg", 0 0;
v0x615342d21b80_0 .net "isor", 0 0, L_0x615342d4e330;  1 drivers
v0x615342d21c40_0 .var "isor_reg", 0 0;
v0x615342d21d00_0 .net "isst", 0 0, L_0x615342d4de80;  1 drivers
v0x615342d21dc0_0 .var "isst_reg", 0 0;
v0x615342d21e80_0 .net "issub", 0 0, L_0x615342d4df20;  1 drivers
v0x615342d21f40_0 .var "issub_reg", 0 0;
v0x615342d22000_0 .net "op1", 15 0, L_0x615342d4cbe0;  alias, 1 drivers
v0x615342d220e0_0 .var "op1_reg", 15 0;
v0x615342d221c0_0 .net "op2", 15 0, L_0x615342d4ccb0;  alias, 1 drivers
v0x615342d222a0_0 .var "op2_reg", 15 0;
v0x615342d22380 .array "reg_file", 0 7, 15 0;
v0x615342d22440_0 .net "reset", 0 0, o0x723de77cf888;  alias, 0 drivers
v0x615342d224e0_0 .var "result", 15 0;
v0x615342d225a0_0 .var "result_1", 15 0;
L_0x615342d4dc60 .part L_0x615342d4eb10, 0, 1;
L_0x615342d4dd60 .part L_0x615342d4eb10, 1, 1;
L_0x615342d4de80 .part L_0x615342d4eb10, 2, 1;
L_0x615342d4df20 .part L_0x615342d4eb10, 3, 1;
L_0x615342d4e0b0 .part L_0x615342d4eb10, 4, 1;
L_0x615342d4e180 .part L_0x615342d4eb10, 5, 1;
L_0x615342d4e290 .part L_0x615342d4eb10, 6, 1;
L_0x615342d4e330 .part L_0x615342d4eb10, 7, 1;
L_0x615342d4e560 .part L_0x615342d4eb10, 8, 1;
L_0x615342d4e630 .part L_0x615342d4eb10, 9, 1;
L_0x615342d4e760 .part L_0x615342d4eb10, 10, 1;
L_0x615342d4e830 .part L_0x615342d4eb10, 11, 1;
L_0x615342d4ea10 .concat [ 1 15 0 0], v0x615342d207e0_0, L_0x723de77860a8;
S_0x615342cd1f20 .scope module, "control_unit1" "control_unit" 2 154, 4 1 0, S_0x615342cab510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 4 "opcode";
    .port_info 4 /OUTPUT 1 "isadd";
    .port_info 5 /OUTPUT 1 "issub";
    .port_info 6 /OUTPUT 1 "ismul";
    .port_info 7 /OUTPUT 1 "isld";
    .port_info 8 /OUTPUT 1 "isst";
    .port_info 9 /OUTPUT 1 "iscmp";
    .port_info 10 /OUTPUT 1 "ismov";
    .port_info 11 /OUTPUT 1 "isor";
    .port_info 12 /OUTPUT 1 "isand";
    .port_info 13 /OUTPUT 1 "isnot";
    .port_info 14 /OUTPUT 1 "islsl";
    .port_info 15 /OUTPUT 1 "islsr";
    .port_info 16 /OUTPUT 1 "isbeq";
    .port_info 17 /OUTPUT 1 "isbgt";
    .port_info 18 /OUTPUT 1 "iswb";
    .port_info 19 /OUTPUT 1 "isubranch";
    .port_info 20 /INPUT 1 "is_branch_taken";
P_0x615342d22840 .param/l "ADD_OP" 1 4 63, C4<0001>;
P_0x615342d22880 .param/l "AND_OP" 1 4 71, C4<1001>;
P_0x615342d228c0 .param/l "BEQ_OP" 1 4 76, C4<1110>;
P_0x615342d22900 .param/l "BGT_OP" 1 4 77, C4<1111>;
P_0x615342d22940 .param/l "CMP_OP" 1 4 68, C4<0110>;
P_0x615342d22980 .param/l "LD_OP" 1 4 66, C4<0100>;
P_0x615342d229c0 .param/l "LSL_OP" 1 4 73, C4<1011>;
P_0x615342d22a00 .param/l "MOV_OP" 1 4 69, C4<0111>;
P_0x615342d22a40 .param/l "MUL_OP" 1 4 65, C4<0011>;
P_0x615342d22a80 .param/l "NOT_OP" 1 4 72, C4<1010>;
P_0x615342d22ac0 .param/l "OR_OP" 1 4 70, C4<1000>;
P_0x615342d22b00 .param/l "SRL_OP" 1 4 75, C4<1101>;
P_0x615342d22b40 .param/l "ST_OP" 1 4 67, C4<0101>;
P_0x615342d22b80 .param/l "SUB_OP" 1 4 64, C4<0010>;
P_0x615342d22bc0 .param/l "UBRANCH_OP" 1 4 74, C4<1100>;
L_0x615342d3b350 .functor BUFZ 1, v0x615342d23cc0_0, C4<0>, C4<0>, C4<0>;
L_0x615342d3b3c0 .functor BUFZ 1, v0x615342d23f00_0, C4<0>, C4<0>, C4<0>;
L_0x615342d3b2e0 .functor BUFZ 1, v0x615342d25c10_0, C4<0>, C4<0>, C4<0>;
L_0x615342d3b510 .functor BUFZ 1, v0x615342d259d0_0, C4<0>, C4<0>, C4<0>;
v0x615342d234c0_0 .net "clk", 0 0, L_0x615342cd3f90;  alias, 1 drivers
v0x615342d235d0_0 .net "is_branch_taken", 0 0, L_0x615342cd5660;  alias, 1 drivers
v0x615342d23690_0 .net "isadd", 0 0, v0x615342d237f0_0;  alias, 1 drivers
v0x615342d23730_0 .var "isadd_next", 0 0;
v0x615342d237f0_0 .var "isadd_reg", 0 0;
v0x615342d23900_0 .net "isand", 0 0, v0x615342d23a80_0;  alias, 1 drivers
v0x615342d239c0_0 .var "isand_next", 0 0;
v0x615342d23a80_0 .var "isand_reg", 0 0;
v0x615342d23b40_0 .net "isbeq", 0 0, L_0x615342d3b350;  alias, 1 drivers
v0x615342d23c00_0 .var "isbeq_next", 0 0;
v0x615342d23cc0_0 .var "isbeq_reg", 0 0;
v0x615342d23d80_0 .net "isbgt", 0 0, L_0x615342d3b3c0;  alias, 1 drivers
v0x615342d23e40_0 .var "isbgt_next", 0 0;
v0x615342d23f00_0 .var "isbgt_reg", 0 0;
v0x615342d23fc0_0 .net "iscmp", 0 0, v0x615342d24140_0;  alias, 1 drivers
v0x615342d24080_0 .var "iscmp_next", 0 0;
v0x615342d24140_0 .var "iscmp_reg", 0 0;
v0x615342d24200_0 .net "isld", 0 0, v0x615342d24380_0;  alias, 1 drivers
v0x615342d242c0_0 .var "isld_next", 0 0;
v0x615342d24380_0 .var "isld_reg", 0 0;
v0x615342d24440_0 .net "islsl", 0 0, v0x615342d245c0_0;  alias, 1 drivers
v0x615342d24500_0 .var "islsl_next", 0 0;
v0x615342d245c0_0 .var "islsl_reg", 0 0;
v0x615342d24680_0 .net "islsr", 0 0, v0x615342d24800_0;  alias, 1 drivers
v0x615342d24740_0 .var "islsr_next", 0 0;
v0x615342d24800_0 .var "islsr_reg", 0 0;
v0x615342d248c0_0 .net "ismov", 0 0, v0x615342d24a40_0;  alias, 1 drivers
v0x615342d24980_0 .var "ismov_next", 0 0;
v0x615342d24a40_0 .var "ismov_reg", 0 0;
v0x615342d24b00_0 .net "ismul", 0 0, v0x615342d24c80_0;  alias, 1 drivers
v0x615342d24bc0_0 .var "ismul_next", 0 0;
v0x615342d24c80_0 .var "ismul_reg", 0 0;
v0x615342d24d40_0 .net "isnot", 0 0, v0x615342d250d0_0;  alias, 1 drivers
v0x615342d25010_0 .var "isnot_next", 0 0;
v0x615342d250d0_0 .var "isnot_reg", 0 0;
v0x615342d25190_0 .net "isor", 0 0, v0x615342d25310_0;  alias, 1 drivers
v0x615342d25250_0 .var "isor_next", 0 0;
v0x615342d25310_0 .var "isor_reg", 0 0;
v0x615342d253d0_0 .net "isst", 0 0, v0x615342d25550_0;  alias, 1 drivers
v0x615342d25490_0 .var "isst_next", 0 0;
v0x615342d25550_0 .var "isst_reg", 0 0;
v0x615342d25610_0 .net "issub", 0 0, v0x615342d25790_0;  alias, 1 drivers
v0x615342d256d0_0 .var "issub_next", 0 0;
v0x615342d25790_0 .var "issub_reg", 0 0;
v0x615342d25850_0 .net "isubranch", 0 0, L_0x615342d3b510;  alias, 1 drivers
v0x615342d25910_0 .var "isubranch_next", 0 0;
v0x615342d259d0_0 .var "isubranch_reg", 0 0;
v0x615342d25a90_0 .net "iswb", 0 0, L_0x615342d3b2e0;  alias, 1 drivers
v0x615342d25b50_0 .var "iswb_next", 0 0;
v0x615342d25c10_0 .var "iswb_reg", 0 0;
v0x615342d25cd0_0 .net "opcode", 3 0, L_0x615342d3a530;  alias, 1 drivers
v0x615342d25db0_0 .net "reset", 0 0, o0x723de77cf888;  alias, 0 drivers
v0x615342d25e50_0 .net "stall", 0 0, o0x723de77d0f38;  alias, 0 drivers
E_0x615342ce8120 .event posedge, v0x615342d1f8c0_0, v0x615342cfb2a0_0;
S_0x615342ca6250 .scope module, "control_unit2" "control_unit" 2 311, 4 1 0, S_0x615342cab510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 4 "opcode";
    .port_info 4 /OUTPUT 1 "isadd";
    .port_info 5 /OUTPUT 1 "issub";
    .port_info 6 /OUTPUT 1 "ismul";
    .port_info 7 /OUTPUT 1 "isld";
    .port_info 8 /OUTPUT 1 "isst";
    .port_info 9 /OUTPUT 1 "iscmp";
    .port_info 10 /OUTPUT 1 "ismov";
    .port_info 11 /OUTPUT 1 "isor";
    .port_info 12 /OUTPUT 1 "isand";
    .port_info 13 /OUTPUT 1 "isnot";
    .port_info 14 /OUTPUT 1 "islsl";
    .port_info 15 /OUTPUT 1 "islsr";
    .port_info 16 /OUTPUT 1 "isbeq";
    .port_info 17 /OUTPUT 1 "isbgt";
    .port_info 18 /OUTPUT 1 "iswb";
    .port_info 19 /OUTPUT 1 "isubranch";
    .port_info 20 /INPUT 1 "is_branch_taken";
P_0x615342d26200 .param/l "ADD_OP" 1 4 63, C4<0001>;
P_0x615342d26240 .param/l "AND_OP" 1 4 71, C4<1001>;
P_0x615342d26280 .param/l "BEQ_OP" 1 4 76, C4<1110>;
P_0x615342d262c0 .param/l "BGT_OP" 1 4 77, C4<1111>;
P_0x615342d26300 .param/l "CMP_OP" 1 4 68, C4<0110>;
P_0x615342d26340 .param/l "LD_OP" 1 4 66, C4<0100>;
P_0x615342d26380 .param/l "LSL_OP" 1 4 73, C4<1011>;
P_0x615342d263c0 .param/l "MOV_OP" 1 4 69, C4<0111>;
P_0x615342d26400 .param/l "MUL_OP" 1 4 65, C4<0011>;
P_0x615342d26440 .param/l "NOT_OP" 1 4 72, C4<1010>;
P_0x615342d26480 .param/l "OR_OP" 1 4 70, C4<1000>;
P_0x615342d264c0 .param/l "SRL_OP" 1 4 75, C4<1101>;
P_0x615342d26500 .param/l "ST_OP" 1 4 67, C4<0101>;
P_0x615342d26540 .param/l "SUB_OP" 1 4 64, C4<0010>;
P_0x615342d26580 .param/l "UBRANCH_OP" 1 4 74, C4<1100>;
L_0x615342d4d7e0 .functor BUFZ 1, v0x615342d275d0_0, C4<0>, C4<0>, C4<0>;
L_0x615342d4d850 .functor BUFZ 1, v0x615342d27810_0, C4<0>, C4<0>, C4<0>;
L_0x615342d4d770 .functor BUFZ 1, v0x615342d29520_0, C4<0>, C4<0>, C4<0>;
L_0x615342d4d9a0 .functor BUFZ 1, v0x615342d292e0_0, C4<0>, C4<0>, C4<0>;
v0x615342d26e80_0 .net "clk", 0 0, L_0x615342cd3f90;  alias, 1 drivers
v0x615342d26f20_0 .net "is_branch_taken", 0 0, L_0x615342cd5660;  alias, 1 drivers
v0x615342d26fe0_0 .net "isadd", 0 0, v0x615342d27120_0;  alias, 1 drivers
v0x615342d27080_0 .var "isadd_next", 0 0;
v0x615342d27120_0 .var "isadd_reg", 0 0;
v0x615342d27210_0 .net "isand", 0 0, v0x615342d27390_0;  alias, 1 drivers
v0x615342d272d0_0 .var "isand_next", 0 0;
v0x615342d27390_0 .var "isand_reg", 0 0;
v0x615342d27450_0 .net "isbeq", 0 0, L_0x615342d4d7e0;  alias, 1 drivers
v0x615342d27510_0 .var "isbeq_next", 0 0;
v0x615342d275d0_0 .var "isbeq_reg", 0 0;
v0x615342d27690_0 .net "isbgt", 0 0, L_0x615342d4d850;  alias, 1 drivers
v0x615342d27750_0 .var "isbgt_next", 0 0;
v0x615342d27810_0 .var "isbgt_reg", 0 0;
v0x615342d278d0_0 .net "iscmp", 0 0, v0x615342d27a50_0;  alias, 1 drivers
v0x615342d27990_0 .var "iscmp_next", 0 0;
v0x615342d27a50_0 .var "iscmp_reg", 0 0;
v0x615342d27b10_0 .net "isld", 0 0, v0x615342d27c90_0;  alias, 1 drivers
v0x615342d27bd0_0 .var "isld_next", 0 0;
v0x615342d27c90_0 .var "isld_reg", 0 0;
v0x615342d27d50_0 .net "islsl", 0 0, v0x615342d27ed0_0;  alias, 1 drivers
v0x615342d27e10_0 .var "islsl_next", 0 0;
v0x615342d27ed0_0 .var "islsl_reg", 0 0;
v0x615342d27f90_0 .net "islsr", 0 0, v0x615342d28110_0;  alias, 1 drivers
v0x615342d28050_0 .var "islsr_next", 0 0;
v0x615342d28110_0 .var "islsr_reg", 0 0;
v0x615342d281d0_0 .net "ismov", 0 0, v0x615342d28350_0;  alias, 1 drivers
v0x615342d28290_0 .var "ismov_next", 0 0;
v0x615342d28350_0 .var "ismov_reg", 0 0;
v0x615342d28410_0 .net "ismul", 0 0, v0x615342d28590_0;  alias, 1 drivers
v0x615342d284d0_0 .var "ismul_next", 0 0;
v0x615342d28590_0 .var "ismul_reg", 0 0;
v0x615342d28650_0 .net "isnot", 0 0, v0x615342d289e0_0;  alias, 1 drivers
v0x615342d28920_0 .var "isnot_next", 0 0;
v0x615342d289e0_0 .var "isnot_reg", 0 0;
v0x615342d28aa0_0 .net "isor", 0 0, v0x615342d28c20_0;  alias, 1 drivers
v0x615342d28b60_0 .var "isor_next", 0 0;
v0x615342d28c20_0 .var "isor_reg", 0 0;
v0x615342d28ce0_0 .net "isst", 0 0, v0x615342d28e60_0;  alias, 1 drivers
v0x615342d28da0_0 .var "isst_next", 0 0;
v0x615342d28e60_0 .var "isst_reg", 0 0;
v0x615342d28f20_0 .net "issub", 0 0, v0x615342d290a0_0;  alias, 1 drivers
v0x615342d28fe0_0 .var "issub_next", 0 0;
v0x615342d290a0_0 .var "issub_reg", 0 0;
v0x615342d29160_0 .net "isubranch", 0 0, L_0x615342d4d9a0;  alias, 1 drivers
v0x615342d29220_0 .var "isubranch_next", 0 0;
v0x615342d292e0_0 .var "isubranch_reg", 0 0;
v0x615342d293a0_0 .net "iswb", 0 0, L_0x615342d4d770;  alias, 1 drivers
v0x615342d29460_0 .var "iswb_next", 0 0;
v0x615342d29520_0 .var "iswb_reg", 0 0;
v0x615342d295e0_0 .net "opcode", 3 0, L_0x615342d4ca00;  alias, 1 drivers
v0x615342d296c0_0 .net "reset", 0 0, o0x723de77cf888;  alias, 0 drivers
v0x615342d29760_0 .net "stall", 0 0, o0x723de77d0f38;  alias, 0 drivers
S_0x615342d0bc50 .scope module, "decode_unit1" "decode_unit" 2 99, 5 1 0, S_0x615342cab510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "is_branch_taken";
    .port_info 4 /INPUT 16 "instr";
    .port_info 5 /INPUT 20 "rdvalmem1";
    .port_info 6 /INPUT 20 "rdvalmem2";
    .port_info 7 /OUTPUT 5 "imm";
    .port_info 8 /OUTPUT 4 "opcode";
    .port_info 9 /OUTPUT 16 "branch_target";
    .port_info 10 /OUTPUT 16 "op1";
    .port_info 11 /OUTPUT 16 "op2";
    .port_info 12 /OUTPUT 1 "imm_flag";
    .port_info 13 /OUTPUT 16 "instrout";
L_0x615342d3a530 .functor BUFZ 4, v0x615342d2afa0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x615342d3a5a0 .functor BUFZ 5, v0x615342d2a470_0, C4<00000>, C4<00000>, C4<00000>;
L_0x615342d3a610 .functor BUFZ 16, v0x615342d29ec0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x615342d3a680 .functor BUFZ 16, v0x615342d2aab0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x615342d3a6f0 .functor BUFZ 16, v0x615342d2ad10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x615342d3a7f0 .functor BUFZ 1, v0x615342d2a240_0, C4<0>, C4<0>, C4<0>;
L_0x615342d3a8a0 .functor BUFZ 16, v0x615342d2a630_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x615342d29ce0_0 .net "branch_target", 15 0, L_0x615342d3a610;  alias, 1 drivers
v0x615342d29de0_0 .var "branch_target_next", 15 0;
v0x615342d29ec0_0 .var "branch_target_reg", 15 0;
v0x615342d29f80_0 .net "clk", 0 0, L_0x615342cd3f90;  alias, 1 drivers
v0x615342d2a020_0 .net "imm", 4 0, L_0x615342d3a5a0;  alias, 1 drivers
v0x615342d2a0e0_0 .net "imm_flag", 0 0, L_0x615342d3a7f0;  alias, 1 drivers
v0x615342d2a180_0 .var "imm_flag_next", 0 0;
v0x615342d2a240_0 .var "imm_flag_reg", 0 0;
v0x615342d2a300_0 .var "imm_next", 4 0;
v0x615342d2a470_0 .var "imm_reg", 4 0;
v0x615342d2a550_0 .net "instr", 15 0, L_0x615342cfb080;  alias, 1 drivers
v0x615342d2a630_0 .var "instrn", 15 0;
v0x615342d2a710_0 .net "instrout", 15 0, L_0x615342d3a8a0;  alias, 1 drivers
v0x615342d2a7d0_0 .var "instrun", 15 0;
v0x615342d2a890_0 .net "is_branch_taken", 0 0, L_0x615342cd5660;  alias, 1 drivers
v0x615342d2a930_0 .net "op1", 15 0, L_0x615342d3a680;  alias, 1 drivers
v0x615342d2a9f0_0 .var "op1_next", 15 0;
v0x615342d2aab0_0 .var "op1_reg", 15 0;
v0x615342d2ab90_0 .net "op2", 15 0, L_0x615342d3a6f0;  alias, 1 drivers
v0x615342d2ac50_0 .var "op2_next", 15 0;
v0x615342d2ad10_0 .var "op2_reg", 15 0;
v0x615342d2adf0_0 .net "opcode", 3 0, L_0x615342d3a530;  alias, 1 drivers
v0x615342d2aee0_0 .var "opcode_next", 3 0;
v0x615342d2afa0_0 .var "opcode_reg", 3 0;
v0x615342d2b080_0 .var "rd", 2 0;
v0x615342d2b160_0 .net "rdvalmem1", 19 0, v0x615342d31660_0;  alias, 1 drivers
v0x615342d2b240_0 .net "rdvalmem2", 19 0, v0x615342d32a40_0;  alias, 1 drivers
v0x615342d2b320 .array "registers", 7 0, 15 0;
v0x615342d2b3e0_0 .net "reset", 0 0, o0x723de77cf888;  alias, 0 drivers
v0x615342d2b480_0 .var "rs1", 2 0;
v0x615342d2b560_0 .var "rs2", 2 0;
v0x615342d2b640_0 .net "stall", 0 0, o0x723de77d0f38;  alias, 0 drivers
S_0x615342caad50 .scope module, "decode_unit2" "decode_unit" 2 294, 5 1 0, S_0x615342cab510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "is_branch_taken";
    .port_info 4 /INPUT 16 "instr";
    .port_info 5 /INPUT 20 "rdvalmem1";
    .port_info 6 /INPUT 20 "rdvalmem2";
    .port_info 7 /OUTPUT 5 "imm";
    .port_info 8 /OUTPUT 4 "opcode";
    .port_info 9 /OUTPUT 16 "branch_target";
    .port_info 10 /OUTPUT 16 "op1";
    .port_info 11 /OUTPUT 16 "op2";
    .port_info 12 /OUTPUT 1 "imm_flag";
    .port_info 13 /OUTPUT 16 "instrout";
L_0x615342d4ca00 .functor BUFZ 4, v0x615342d2cef0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x615342d4caa0 .functor BUFZ 5, v0x615342d2c220_0, C4<00000>, C4<00000>, C4<00000>;
L_0x615342d4cb40 .functor BUFZ 16, v0x615342d2bc30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x615342d4cbe0 .functor BUFZ 16, v0x615342d2c9d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x615342d4ccb0 .functor BUFZ 16, v0x615342d2cc60_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x615342d4cde0 .functor BUFZ 1, v0x615342d2c010_0, C4<0>, C4<0>, C4<0>;
L_0x615342d4cec0 .functor BUFZ 16, v0x615342d2c3e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x615342d2ba50_0 .net "branch_target", 15 0, L_0x615342d4cb40;  alias, 1 drivers
v0x615342d2bb50_0 .var "branch_target_next", 15 0;
v0x615342d2bc30_0 .var "branch_target_reg", 15 0;
v0x615342d2bcf0_0 .net "clk", 0 0, L_0x615342cd3f90;  alias, 1 drivers
v0x615342d2bd90_0 .net "imm", 4 0, L_0x615342d4caa0;  alias, 1 drivers
v0x615342d2bea0_0 .net "imm_flag", 0 0, L_0x615342d4cde0;  alias, 1 drivers
v0x615342d2bf70_0 .var "imm_flag_next", 0 0;
v0x615342d2c010_0 .var "imm_flag_reg", 0 0;
v0x615342d2c0b0_0 .var "imm_next", 4 0;
v0x615342d2c220_0 .var "imm_reg", 4 0;
v0x615342d2c300_0 .net "instr", 15 0, L_0x615342d07f70;  alias, 1 drivers
v0x615342d2c3e0_0 .var "instrn", 15 0;
v0x615342d2c4c0_0 .net "instrout", 15 0, L_0x615342d4cec0;  alias, 1 drivers
v0x615342d2c5b0_0 .var "instrun", 15 0;
v0x615342d2c670_0 .net "is_branch_taken", 0 0, L_0x615342cd5660;  alias, 1 drivers
v0x615342d2c710_0 .net "op1", 15 0, L_0x615342d4cbe0;  alias, 1 drivers
v0x615342d2c800_0 .var "op1_next", 15 0;
v0x615342d2c9d0_0 .var "op1_reg", 15 0;
v0x615342d2cab0_0 .net "op2", 15 0, L_0x615342d4ccb0;  alias, 1 drivers
v0x615342d2cba0_0 .var "op2_next", 15 0;
v0x615342d2cc60_0 .var "op2_reg", 15 0;
v0x615342d2cd40_0 .net "opcode", 3 0, L_0x615342d4ca00;  alias, 1 drivers
v0x615342d2ce30_0 .var "opcode_next", 3 0;
v0x615342d2cef0_0 .var "opcode_reg", 3 0;
v0x615342d2cfd0_0 .var "rd", 2 0;
v0x615342d2d0b0_0 .net "rdvalmem1", 19 0, v0x615342d31660_0;  alias, 1 drivers
v0x615342d2d1a0_0 .net "rdvalmem2", 19 0, v0x615342d32a40_0;  alias, 1 drivers
v0x615342d2d270 .array "registers", 7 0, 15 0;
v0x615342d2d310_0 .net "reset", 0 0, o0x723de77cf888;  alias, 0 drivers
v0x615342d2d3b0_0 .var "rs1", 2 0;
v0x615342d2d490_0 .var "rs2", 2 0;
v0x615342d2d570_0 .net "stall", 0 0, o0x723de77d0f38;  alias, 0 drivers
S_0x615342cab130 .scope module, "execute2" "execute_unit" 2 335, 6 1 0, S_0x615342cab510;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "brachtarget";
    .port_info 1 /INPUT 1 "isunconditionalbranch";
    .port_info 2 /INPUT 1 "isBeq";
    .port_info 3 /INPUT 1 "isBgt";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 128 "regval";
    .port_info 7 /OUTPUT 16 "branchpc";
    .port_info 8 /OUTPUT 1 "isbranchtaken";
L_0x615342d4dad0 .functor BUFZ 16, v0x615342d2dc80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x615342d2d9c0_0 .net "brachtarget", 15 0, L_0x615342d4cb40;  alias, 1 drivers
v0x615342d2dad0_0 .net "branchpc", 15 0, L_0x615342d4dad0;  alias, 1 drivers
v0x615342d2db90_0 .var "branchpc_reg", 15 0;
v0x615342d2dc80_0 .var "branchpc_reg1", 15 0;
v0x615342d2dd60_0 .net "clk", 0 0, L_0x615342cd3f90;  alias, 1 drivers
v0x615342d2de50_0 .var/i "i", 31 0;
v0x615342d2df30_0 .net "isBeq", 0 0, L_0x615342d4d7e0;  alias, 1 drivers
v0x615342d2dfd0_0 .net "isBgt", 0 0, L_0x615342d4d850;  alias, 1 drivers
v0x615342d2e0a0_0 .net "isbranchtaken", 0 0, L_0x615342d4db90;  alias, 1 drivers
v0x615342d2e140_0 .var "isbranchtaken_reg", 15 0;
v0x615342d2e200_0 .var "isbranchtaken_reg1", 15 0;
v0x615342d2e2e0_0 .net "isunconditionalbranch", 0 0, L_0x615342d4d9a0;  alias, 1 drivers
v0x615342d2e3b0 .array "reg_file", 7 0, 15 0;
v0x615342d2e450_0 .net "regval", 127 0, v0x615342d3a1d0_0;  1 drivers
v0x615342d2e530_0 .net "reset", 0 0, o0x723de77cf888;  alias, 0 drivers
E_0x615342c40fa0 .event edge, v0x615342d2e450_0;
L_0x615342d4db90 .part v0x615342d2e200_0, 0, 1;
S_0x615342d2e6f0 .scope module, "execute_unit1" "execute_unit" 2 202, 6 1 0, S_0x615342cab510;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "brachtarget";
    .port_info 1 /INPUT 1 "isunconditionalbranch";
    .port_info 2 /INPUT 1 "isBeq";
    .port_info 3 /INPUT 1 "isBgt";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 128 "regval";
    .port_info 7 /OUTPUT 16 "branchpc";
    .port_info 8 /OUTPUT 1 "isbranchtaken";
L_0x615342d3b640 .functor BUFZ 16, v0x615342d2ec70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x615342d2e9b0_0 .net "brachtarget", 15 0, L_0x615342d3a610;  alias, 1 drivers
v0x615342d2eac0_0 .net "branchpc", 15 0, L_0x615342d3b640;  alias, 1 drivers
v0x615342d2eb80_0 .var "branchpc_reg", 15 0;
v0x615342d2ec70_0 .var "branchpc_reg1", 15 0;
v0x615342d2ed50_0 .net "clk", 0 0, L_0x615342cd3f90;  alias, 1 drivers
v0x615342d2ee40_0 .var/i "i", 31 0;
v0x615342d2ef20_0 .net "isBeq", 0 0, L_0x615342d3b350;  alias, 1 drivers
v0x615342d2efc0_0 .net "isBgt", 0 0, L_0x615342d3b3c0;  alias, 1 drivers
v0x615342d2f090_0 .net "isbranchtaken", 0 0, L_0x615342d3b700;  alias, 1 drivers
v0x615342d2f1f0_0 .var "isbranchtaken_reg", 15 0;
v0x615342d2f290_0 .var "isbranchtaken_reg1", 15 0;
v0x615342d2f350_0 .net "isunconditionalbranch", 0 0, L_0x615342d3b510;  alias, 1 drivers
v0x615342d2f420 .array "reg_file", 7 0, 15 0;
v0x615342d2f4c0_0 .net "regval", 127 0, v0x615342d3a1d0_0;  alias, 1 drivers
v0x615342d2f5b0_0 .net "reset", 0 0, o0x723de77cf888;  alias, 0 drivers
L_0x615342d3b700 .part v0x615342d2f290_0, 0, 1;
S_0x615342d2f750 .scope module, "fetch_unit" "fetch_unit" 2 47, 7 1 0, S_0x615342cab510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "is_branch_taken";
    .port_info 4 /INPUT 16 "branch_target";
    .port_info 5 /INPUT 1 "issingleinstr";
    .port_info 6 /OUTPUT 16 "instr1";
    .port_info 7 /OUTPUT 16 "instr2";
L_0x615342cf0e00 .functor BUFZ 16, v0x615342d2fea0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x615342cc7380 .functor BUFZ 16, v0x615342d300b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x615342d2fa40_0 .net "branch_target", 15 0, L_0x615342cff3e0;  alias, 1 drivers
v0x615342d2fb40 .array "buffer", 0 1, 15 0;
v0x615342d2fc00_0 .net "clk", 0 0, L_0x615342cd3f90;  alias, 1 drivers
v0x615342d2fde0_0 .net "instr1", 15 0, L_0x615342cf0e00;  alias, 1 drivers
v0x615342d2fea0_0 .var "instr1_reg", 15 0;
v0x615342d2ffd0_0 .net "instr2", 15 0, L_0x615342cc7380;  alias, 1 drivers
v0x615342d300b0_0 .var "instr2_reg", 15 0;
v0x615342d30190 .array "instruction_memory", 10 0, 15 0;
v0x615342d30250_0 .net "is_branch_taken", 0 0, L_0x615342cd5660;  alias, 1 drivers
v0x615342d30380_0 .net "issingleinstr", 0 0, L_0x615342d3a450;  alias, 1 drivers
v0x615342d30440_0 .var "pc", 15 0;
v0x615342d30520_0 .net "reset", 0 0, o0x723de77cf888;  alias, 0 drivers
v0x615342d306d0_0 .net "stall", 0 0, L_0x615342d3a4c0;  alias, 1 drivers
S_0x615342d30890 .scope module, "memory_unit1" "memory_unit" 2 264, 8 1 0, S_0x615342cab510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "isld";
    .port_info 2 /INPUT 1 "isst";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 16 "instr";
    .port_info 5 /INPUT 16 "op2";
    .port_info 6 /INPUT 16 "aluresult";
    .port_info 7 /OUTPUT 16 "ldresult";
    .port_info 8 /OUTPUT 20 "rdvalmem";
L_0x615342d4c760 .functor BUFZ 16, v0x615342d311a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x615342d30b00_0 .net "aluresult", 15 0, L_0x615342d3c410;  alias, 1 drivers
v0x615342d30be0_0 .net "clk", 0 0, L_0x615342cd3f90;  alias, 1 drivers
v0x615342d30c80_0 .var/i "file", 31 0;
v0x615342d30d50_0 .var/i "i", 31 0;
v0x615342d30e30_0 .net "instr", 15 0, L_0x615342d3c4b0;  alias, 1 drivers
v0x615342d30f40_0 .var "instr_rd", 3 0;
v0x615342d31000_0 .net "isld", 0 0, v0x615342d24380_0;  alias, 1 drivers
v0x615342d310d0_0 .net "isst", 0 0, v0x615342d25550_0;  alias, 1 drivers
v0x615342d311a0_0 .var "ld", 15 0;
v0x615342d31240_0 .var "ld_reg", 15 0;
v0x615342d31320_0 .net "ldresult", 15 0, L_0x615342d4c760;  alias, 1 drivers
v0x615342d31400 .array "memory", 31 0, 15 0;
v0x615342d314c0_0 .net "op2", 15 0, L_0x615342d3a6f0;  alias, 1 drivers
v0x615342d31580_0 .var "rd", 3 0;
v0x615342d31660_0 .var "rdval", 19 0;
v0x615342d31740_0 .net "rdvalmem", 19 0, v0x615342d31660_0;  alias, 1 drivers
v0x615342d31850_0 .net "reset", 0 0, o0x723de77cf888;  alias, 0 drivers
v0x615342d31a00_0 .var "result", 19 0;
S_0x615342d31c50 .scope module, "memory_unit2" "memory_unit" 2 364, 8 1 0, S_0x615342cab510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "isld";
    .port_info 2 /INPUT 1 "isst";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 16 "instr";
    .port_info 5 /INPUT 16 "op2";
    .port_info 6 /INPUT 16 "aluresult";
    .port_info 7 /OUTPUT 16 "ldresult";
    .port_info 8 /OUTPUT 20 "rdvalmem";
L_0x615342d4ecb0 .functor BUFZ 16, v0x615342d32580_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x615342d31f10_0 .net "aluresult", 15 0, L_0x615342d4e970;  alias, 1 drivers
v0x615342d31ff0_0 .net "clk", 0 0, L_0x615342cd3f90;  alias, 1 drivers
v0x615342d32090_0 .var/i "file", 31 0;
v0x615342d32130_0 .var/i "i", 31 0;
v0x615342d32210_0 .net "instr", 15 0, L_0x615342d4ea10;  alias, 1 drivers
v0x615342d32320_0 .var "instr_rd", 3 0;
v0x615342d323e0_0 .net "isld", 0 0, v0x615342d27c90_0;  alias, 1 drivers
v0x615342d324b0_0 .net "isst", 0 0, v0x615342d28e60_0;  alias, 1 drivers
v0x615342d32580_0 .var "ld", 15 0;
v0x615342d32620_0 .var "ld_reg", 15 0;
v0x615342d32700_0 .net "ldresult", 15 0, L_0x615342d4ecb0;  alias, 1 drivers
v0x615342d327e0 .array "memory", 31 0, 15 0;
v0x615342d328a0_0 .net "op2", 15 0, L_0x615342d4ccb0;  alias, 1 drivers
v0x615342d32960_0 .var "rd", 3 0;
v0x615342d32a40_0 .var "rdval", 19 0;
v0x615342d32b20_0 .net "rdvalmem", 19 0, v0x615342d32a40_0;  alias, 1 drivers
v0x615342d32c30_0 .net "reset", 0 0, o0x723de77cf888;  alias, 0 drivers
v0x615342d32de0_0 .var "result", 19 0;
S_0x615342d33030 .scope module, "relayer_unit" "relayer_unit" 2 61, 9 1 0, S_0x615342cab510;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instr1_in";
    .port_info 1 /INPUT 16 "instr2_in";
    .port_info 2 /OUTPUT 16 "instr1_o";
    .port_info 3 /OUTPUT 16 "instr2_o";
    .port_info 4 /OUTPUT 1 "issingleinstr";
    .port_info 5 /OUTPUT 1 "isstall";
P_0x615342d331c0 .param/l "nop" 0 9 9, C4<0000000000000000>;
L_0x615342cfb080 .functor BUFZ 16, v0x615342d33960_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x615342d07f70 .functor BUFZ 16, v0x615342d33cc0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x615342d3a450 .functor BUFZ 1, v0x615342d33e50_0, C4<0>, C4<0>, C4<0>;
L_0x615342d3a4c0 .functor BUFZ 1, v0x615342d33fc0_0, C4<0>, C4<0>, C4<0>;
v0x615342d33400 .array "buffer1", 1 0, 15 0;
v0x615342d33540 .array "buffer2", 1 0, 15 0;
v0x615342d33660_0 .var/i "i", 31 0;
v0x615342d33720_0 .var "instr1", 15 0;
v0x615342d33800_0 .net "instr1_in", 15 0, L_0x615342cf0e00;  alias, 1 drivers
v0x615342d338c0_0 .net "instr1_o", 15 0, L_0x615342cfb080;  alias, 1 drivers
v0x615342d33960_0 .var "instr1_out", 15 0;
v0x615342d33a20_0 .var "instr2", 15 0;
v0x615342d33b00_0 .net "instr2_in", 15 0, L_0x615342cc7380;  alias, 1 drivers
v0x615342d33bf0_0 .net "instr2_o", 15 0, L_0x615342d07f70;  alias, 1 drivers
v0x615342d33cc0_0 .var "instr2_out", 15 0;
v0x615342d33d80_0 .net "issingleinstr", 0 0, L_0x615342d3a450;  alias, 1 drivers
v0x615342d33e50_0 .var "issingleinstr_reg", 0 0;
v0x615342d33ef0_0 .net "isstall", 0 0, L_0x615342d3a4c0;  alias, 1 drivers
v0x615342d33fc0_0 .var "isstall_reg", 0 0;
v0x615342d34060_0 .var/i "p", 31 0;
v0x615342d34140_0 .var "singinstr", 15 0;
E_0x615342d13070/0 .event edge, v0x615342d2fde0_0, v0x615342d2ffd0_0, v0x615342d34140_0, v0x615342d33720_0;
v0x615342d33400_0 .array/port v0x615342d33400, 0;
v0x615342d33400_1 .array/port v0x615342d33400, 1;
E_0x615342d13070/1 .event edge, v0x615342d33a20_0, v0x615342d33400_0, v0x615342d33400_1, v0x615342d34060_0;
v0x615342d33540_0 .array/port v0x615342d33540, 0;
v0x615342d33540_1 .array/port v0x615342d33540, 1;
E_0x615342d13070/2 .event edge, v0x615342d33540_0, v0x615342d33540_1, v0x615342d33960_0, v0x615342d33cc0_0;
E_0x615342d13070 .event/or E_0x615342d13070/0, E_0x615342d13070/1, E_0x615342d13070/2;
S_0x615342d343f0 .scope module, "writeback_unit1" "writeback_unit" 2 276, 10 1 0, S_0x615342cab510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "iswb";
    .port_info 2 /INPUT 1 "isld";
    .port_info 3 /INPUT 3 "rd";
    .port_info 4 /INPUT 16 "ldresult";
    .port_info 5 /INPUT 16 "aluresult";
v0x615342d34690_0 .net "aluresult", 15 0, L_0x615342d3c410;  alias, 1 drivers
v0x615342d347c0_0 .net "clk", 0 0, L_0x615342cd3f90;  alias, 1 drivers
v0x615342d34880_0 .var/i "file", 31 0;
v0x615342d34920_0 .var/i "i", 31 0;
v0x615342d34a00_0 .net "isld", 0 0, v0x615342d24380_0;  alias, 1 drivers
v0x615342d34b40_0 .net "iswb", 0 0, L_0x615342d3b2e0;  alias, 1 drivers
v0x615342d34be0_0 .net "ldresult", 15 0, L_0x615342d4c760;  alias, 1 drivers
v0x615342d34c80_0 .net "rd", 2 0, L_0x615342d4c930;  1 drivers
v0x615342d34d40 .array "reg_file", 7 0, 15 0;
v0x615342d34f00_0 .var "result", 15 0;
v0x615342d34d40_0 .array/port v0x615342d34d40, 0;
v0x615342d34d40_1 .array/port v0x615342d34d40, 1;
v0x615342d34d40_2 .array/port v0x615342d34d40, 2;
E_0x615342d143e0/0 .event edge, v0x615342d34880_0, v0x615342d34d40_0, v0x615342d34d40_1, v0x615342d34d40_2;
v0x615342d34d40_3 .array/port v0x615342d34d40, 3;
v0x615342d34d40_4 .array/port v0x615342d34d40, 4;
v0x615342d34d40_5 .array/port v0x615342d34d40, 5;
v0x615342d34d40_6 .array/port v0x615342d34d40, 6;
E_0x615342d143e0/1 .event edge, v0x615342d34d40_3, v0x615342d34d40_4, v0x615342d34d40_5, v0x615342d34d40_6;
v0x615342d34d40_7 .array/port v0x615342d34d40, 7;
E_0x615342d143e0/2 .event edge, v0x615342d34d40_7;
E_0x615342d143e0 .event/or E_0x615342d143e0/0, E_0x615342d143e0/1, E_0x615342d143e0/2;
S_0x615342d350e0 .scope module, "writeback_unit2" "writeback_unit" 2 376, 10 1 0, S_0x615342cab510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "iswb";
    .port_info 2 /INPUT 1 "isld";
    .port_info 3 /INPUT 3 "rd";
    .port_info 4 /INPUT 16 "ldresult";
    .port_info 5 /INPUT 16 "aluresult";
v0x615342d35410_0 .net "aluresult", 15 0, L_0x615342d4e970;  alias, 1 drivers
v0x615342d35540_0 .net "clk", 0 0, L_0x615342cd3f90;  alias, 1 drivers
v0x615342d35600_0 .var/i "file", 31 0;
v0x615342d356a0_0 .var/i "i", 31 0;
v0x615342d35780_0 .net "isld", 0 0, v0x615342d27c90_0;  alias, 1 drivers
v0x615342d358c0_0 .net "iswb", 0 0, L_0x615342d4d770;  alias, 1 drivers
v0x615342d35960_0 .net "ldresult", 15 0, L_0x615342d4ecb0;  alias, 1 drivers
v0x615342d35a00_0 .net "rd", 2 0, L_0x615342d4ee80;  1 drivers
v0x615342d35ac0 .array "reg_file", 7 0, 15 0;
v0x615342d35d10_0 .var "result", 15 0;
v0x615342d35ac0_0 .array/port v0x615342d35ac0, 0;
v0x615342d35ac0_1 .array/port v0x615342d35ac0, 1;
v0x615342d35ac0_2 .array/port v0x615342d35ac0, 2;
E_0x615342d35360/0 .event edge, v0x615342d35600_0, v0x615342d35ac0_0, v0x615342d35ac0_1, v0x615342d35ac0_2;
v0x615342d35ac0_3 .array/port v0x615342d35ac0, 3;
v0x615342d35ac0_4 .array/port v0x615342d35ac0, 4;
v0x615342d35ac0_5 .array/port v0x615342d35ac0, 5;
v0x615342d35ac0_6 .array/port v0x615342d35ac0, 6;
E_0x615342d35360/1 .event edge, v0x615342d35ac0_3, v0x615342d35ac0_4, v0x615342d35ac0_5, v0x615342d35ac0_6;
v0x615342d35ac0_7 .array/port v0x615342d35ac0, 7;
E_0x615342d35360/2 .event edge, v0x615342d35ac0_7;
E_0x615342d35360 .event/or E_0x615342d35360/0, E_0x615342d35360/1, E_0x615342d35360/2;
    .scope S_0x615342d2f750;
T_0 ;
    %vpi_call 7 18 "$readmemh", "instructions.hex", v0x615342d30190 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x615342d2fb40, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x615342d2fb40, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2fea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d300b0_0, 0;
    %end;
    .thread T_0;
    .scope S_0x615342d2f750;
T_1 ;
    %wait E_0x615342ce8120;
    %load/vec4 v0x615342d30520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d30440_0, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x615342d2fb40, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x615342d2fb40, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x615342d30250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x615342d2fa40_0;
    %assign/vec4 v0x615342d30440_0, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x615342d2fb40, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x615342d2fb40, 0, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x615342d306d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x615342d2fb40, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x615342d2fb40, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x615342d2fb40, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x615342d2fb40, 0, 4;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x615342d30380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %ix/getv 4, v0x615342d30440_0;
    %load/vec4a v0x615342d30190, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x615342d2fb40, 0, 4;
    %load/vec4 v0x615342d30440_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x615342d30190, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x615342d2fb40, 0, 4;
    %load/vec4 v0x615342d30440_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x615342d30440_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %ix/getv 4, v0x615342d30440_0;
    %load/vec4a v0x615342d30190, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x615342d2fb40, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x615342d2fb40, 0, 4;
    %load/vec4 v0x615342d30440_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x615342d30440_0, 0;
T_1.7 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x615342d306d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x615342d2fb40, 4;
    %assign/vec4 v0x615342d2fea0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x615342d2fb40, 4;
    %assign/vec4 v0x615342d300b0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2fea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d300b0_0, 0;
T_1.9 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x615342d33030;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615342d33660_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615342d34060_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x615342d33030;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d33400, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d33400, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d33540, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d33540, 4, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x615342d34140_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d33e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d33fc0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x615342d33030;
T_4 ;
    %wait E_0x615342d13070;
    %load/vec4 v0x615342d33800_0;
    %store/vec4 v0x615342d33720_0, 0, 16;
    %load/vec4 v0x615342d33b00_0;
    %store/vec4 v0x615342d33a20_0, 0, 16;
    %load/vec4 v0x615342d34140_0;
    %parti/s 4, 12, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x615342d33720_0;
    %store/vec4 v0x615342d33a20_0, 0, 16;
    %load/vec4 v0x615342d34140_0;
    %store/vec4 v0x615342d33720_0, 0, 16;
T_4.0 ;
    %load/vec4 v0x615342d33720_0;
    %parti/s 4, 12, 5;
    %pad/u 16;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 4, 12, 5;
    %pad/u 16;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x615342d33960_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x615342d33cc0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d33fc0_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x615342d33720_0;
    %parti/s 4, 12, 5;
    %pad/u 16;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x615342d33960_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615342d33660_0, 0, 32;
T_4.6 ;
    %load/vec4 v0x615342d33660_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.7, 5;
    %ix/getv/s 4, v0x615342d33660_0;
    %load/vec4a v0x615342d33400, 4;
    %parti/s 4, 12, 5;
    %pad/u 16;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_4.8, 4;
    %ix/getv/s 4, v0x615342d33660_0;
    %load/vec4a v0x615342d33400, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/getv/s 4, v0x615342d33660_0;
    %load/vec4a v0x615342d33400, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x615342d33660_0;
    %load/vec4a v0x615342d33400, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 3, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x615342d34060_0, 0, 32;
T_4.10 ;
T_4.8 ;
    %load/vec4 v0x615342d33660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x615342d33660_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %load/vec4 v0x615342d34060_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615342d33660_0, 0, 32;
T_4.14 ;
    %load/vec4 v0x615342d33660_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.15, 5;
    %ix/getv/s 4, v0x615342d33660_0;
    %load/vec4a v0x615342d33540, 4;
    %parti/s 4, 12, 5;
    %pad/u 16;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_4.16, 4;
    %ix/getv/s 4, v0x615342d33660_0;
    %load/vec4a v0x615342d33540, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/getv/s 4, v0x615342d33660_0;
    %load/vec4a v0x615342d33540, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x615342d33660_0;
    %load/vec4a v0x615342d33540, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 3, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x615342d34060_0, 0, 32;
T_4.18 ;
T_4.16 ;
    %load/vec4 v0x615342d33660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x615342d33660_0, 0, 32;
    %jmp T_4.14;
T_4.15 ;
    %load/vec4 v0x615342d34060_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.20, 4;
    %load/vec4 v0x615342d33a20_0;
    %store/vec4 v0x615342d33cc0_0, 0, 16;
    %jmp T_4.21;
T_4.20 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x615342d33cc0_0, 0, 16;
T_4.21 ;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x615342d33cc0_0, 0, 16;
T_4.13 ;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615342d33660_0, 0, 32;
T_4.22 ;
    %load/vec4 v0x615342d33660_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.23, 5;
    %ix/getv/s 4, v0x615342d33660_0;
    %load/vec4a v0x615342d33400, 4;
    %parti/s 4, 12, 5;
    %pad/u 16;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_4.24, 4;
    %ix/getv/s 4, v0x615342d33660_0;
    %load/vec4a v0x615342d33400, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33720_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x615342d33720_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/getv/s 4, v0x615342d33660_0;
    %load/vec4a v0x615342d33400, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33720_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x615342d33660_0;
    %load/vec4a v0x615342d33400, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33720_0;
    %parti/s 3, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x615342d33720_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.26, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x615342d34060_0, 0, 32;
T_4.26 ;
T_4.24 ;
    %load/vec4 v0x615342d33660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x615342d33660_0, 0, 32;
    %jmp T_4.22;
T_4.23 ;
    %load/vec4 v0x615342d34060_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.28, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615342d33660_0, 0, 32;
T_4.30 ;
    %load/vec4 v0x615342d33660_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.31, 5;
    %ix/getv/s 4, v0x615342d33660_0;
    %load/vec4a v0x615342d33540, 4;
    %parti/s 4, 12, 5;
    %pad/u 16;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_4.32, 4;
    %ix/getv/s 4, v0x615342d33660_0;
    %load/vec4a v0x615342d33540, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33720_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x615342d33720_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/getv/s 4, v0x615342d33660_0;
    %load/vec4a v0x615342d33540, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33720_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x615342d33660_0;
    %load/vec4a v0x615342d33540, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33720_0;
    %parti/s 3, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x615342d33720_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.34, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x615342d34060_0, 0, 32;
T_4.34 ;
T_4.32 ;
    %load/vec4 v0x615342d33660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x615342d33660_0, 0, 32;
    %jmp T_4.30;
T_4.31 ;
T_4.28 ;
    %load/vec4 v0x615342d34060_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.36, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x615342d33960_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x615342d33cc0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x615342d33fc0_0, 0, 1;
    %jmp T_4.37;
T_4.36 ;
    %load/vec4 v0x615342d33720_0;
    %store/vec4 v0x615342d33960_0, 0, 16;
    %load/vec4 v0x615342d33720_0;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_4.38, 4;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33720_0;
    %parti/s 3, 8, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33720_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x615342d33720_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33720_0;
    %parti/s 3, 8, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33720_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x615342d33720_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33720_0;
    %parti/s 3, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x615342d33720_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 3, 8, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x615342d33720_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x615342d33720_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 3, 8, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x615342d33720_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x615342d33720_0;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 3, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %and;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x615342d34060_0, 0, 32;
T_4.40 ;
    %load/vec4 v0x615342d34060_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.42, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x615342d33cc0_0, 0, 16;
T_4.42 ;
    %jmp T_4.39;
T_4.38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615342d34060_0, 0, 32;
T_4.39 ;
    %load/vec4 v0x615342d34060_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.44, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615342d33660_0, 0, 32;
T_4.46 ;
    %load/vec4 v0x615342d33660_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.47, 5;
    %ix/getv/s 4, v0x615342d33660_0;
    %load/vec4a v0x615342d33540, 4;
    %parti/s 4, 12, 5;
    %pad/u 16;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_4.48, 4;
    %ix/getv/s 4, v0x615342d33660_0;
    %load/vec4a v0x615342d33540, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/getv/s 4, v0x615342d33660_0;
    %load/vec4a v0x615342d33540, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x615342d33660_0;
    %load/vec4a v0x615342d33540, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 3, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.50, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x615342d34060_0, 0, 32;
T_4.50 ;
T_4.48 ;
    %load/vec4 v0x615342d33660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x615342d33660_0, 0, 32;
    %jmp T_4.46;
T_4.47 ;
    %load/vec4 v0x615342d34060_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.52, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615342d33660_0, 0, 32;
T_4.54 ;
    %load/vec4 v0x615342d33660_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.55, 5;
    %ix/getv/s 4, v0x615342d33660_0;
    %load/vec4a v0x615342d33400, 4;
    %parti/s 4, 12, 5;
    %pad/u 16;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_4.56, 4;
    %ix/getv/s 4, v0x615342d33660_0;
    %load/vec4a v0x615342d33400, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/getv/s 4, v0x615342d33660_0;
    %load/vec4a v0x615342d33400, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 3, 5, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x615342d33660_0;
    %load/vec4a v0x615342d33400, 4;
    %parti/s 3, 8, 5;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 3, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x615342d33a20_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.58, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x615342d34060_0, 0, 32;
T_4.58 ;
T_4.56 ;
    %load/vec4 v0x615342d33660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x615342d33660_0, 0, 32;
    %jmp T_4.54;
T_4.55 ;
T_4.52 ;
    %load/vec4 v0x615342d34060_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.60, 4;
    %load/vec4 v0x615342d33a20_0;
    %store/vec4 v0x615342d33cc0_0, 0, 16;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x615342d33cc0_0, 0, 16;
T_4.61 ;
    %jmp T_4.45;
T_4.44 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x615342d33cc0_0, 0, 16;
T_4.45 ;
T_4.37 ;
T_4.5 ;
T_4.3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x615342d33660_0, 0, 32;
T_4.62 ;
    %load/vec4 v0x615342d33660_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.63, 5;
    %load/vec4 v0x615342d33660_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x615342d33400, 4;
    %ix/getv/s 4, v0x615342d33660_0;
    %store/vec4a v0x615342d33400, 4, 0;
    %load/vec4 v0x615342d33660_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x615342d33540, 4;
    %ix/getv/s 4, v0x615342d33660_0;
    %store/vec4a v0x615342d33540, 4, 0;
    %load/vec4 v0x615342d33660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x615342d33660_0, 0, 32;
    %jmp T_4.62;
T_4.63 ;
    %load/vec4 v0x615342d33960_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d33400, 4, 0;
    %load/vec4 v0x615342d33cc0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d33540, 4, 0;
    %load/vec4 v0x615342d33960_0;
    %load/vec4 v0x615342d33720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x615342d33cc0_0;
    %load/vec4 v0x615342d33a20_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.64, 8;
    %load/vec4 v0x615342d33a20_0;
    %store/vec4 v0x615342d34140_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x615342d33e50_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %load/vec4 v0x615342d33960_0;
    %load/vec4 v0x615342d33720_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x615342d33cc0_0;
    %load/vec4 v0x615342d33a20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.66, 8;
    %load/vec4 v0x615342d33720_0;
    %store/vec4 v0x615342d34140_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x615342d33e50_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d33e50_0, 0, 1;
T_4.67 ;
T_4.65 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x615342d0bc50;
T_5 ;
    %vpi_call 5 35 "$readmemh", "registers.hex", v0x615342d2b320 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x615342d0bc50;
T_6 ;
    %wait E_0x615342ce8120;
    %load/vec4 v0x615342d2b3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x615342d2aee0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x615342d2a300_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d29de0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2a9f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2ac50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2a7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d2a180_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x615342d2a890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x615342d2aee0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x615342d2a300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d2a180_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2a9f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2ac50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d29de0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2a7d0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x615342d2b640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x615342d2b160_0;
    %parti/s 1, 19, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x615342d2b160_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x615342d2a550_0;
    %parti/s 3, 5, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x615342d2b160_0;
    %parti/s 16, 3, 3;
    %assign/vec4 v0x615342d2a9f0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x615342d2b240_0;
    %parti/s 1, 19, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x615342d2b240_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x615342d2a550_0;
    %parti/s 3, 5, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x615342d2b240_0;
    %parti/s 16, 3, 3;
    %assign/vec4 v0x615342d2a9f0_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x615342d2a550_0;
    %parti/s 3, 5, 4;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x615342d2b320, 4;
    %assign/vec4 v0x615342d2a9f0_0, 0;
T_6.9 ;
T_6.7 ;
    %load/vec4 v0x615342d2b160_0;
    %parti/s 1, 19, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x615342d2a550_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x615342d2b160_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x615342d2a550_0;
    %parti/s 3, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0x615342d2b160_0;
    %parti/s 16, 3, 3;
    %assign/vec4 v0x615342d2ac50_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0x615342d2b240_0;
    %parti/s 1, 19, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x615342d2a550_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x615342d2b240_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x615342d2a550_0;
    %parti/s 3, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x615342d2b240_0;
    %parti/s 16, 3, 3;
    %assign/vec4 v0x615342d2ac50_0, 0;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x615342d2a550_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %load/vec4 v0x615342d2a550_0;
    %parti/s 3, 2, 3;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x615342d2b320, 4;
    %assign/vec4 v0x615342d2ac50_0, 0;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 0, 0, 11;
    %load/vec4 v0x615342d2a550_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x615342d2ac50_0, 0;
T_6.15 ;
T_6.13 ;
T_6.11 ;
    %load/vec4 v0x615342d2a550_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0x615342d2aee0_0, 0;
    %load/vec4 v0x615342d2a550_0;
    %parti/s 1, 11, 5;
    %assign/vec4 v0x615342d2a180_0, 0;
    %load/vec4 v0x615342d2a550_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x615342d2b080_0, 0, 3;
    %load/vec4 v0x615342d2a550_0;
    %parti/s 3, 5, 4;
    %store/vec4 v0x615342d2b480_0, 0, 3;
    %load/vec4 v0x615342d2a550_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x615342d2a300_0, 0;
    %load/vec4 v0x615342d2a550_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x615342d2b560_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x615342d2a550_0;
    %parti/s 11, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x615342d29de0_0, 0;
    %load/vec4 v0x615342d2a550_0;
    %assign/vec4 v0x615342d2a7d0_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %load/vec4 v0x615342d2aee0_0;
    %assign/vec4 v0x615342d2afa0_0, 0;
    %load/vec4 v0x615342d2a300_0;
    %assign/vec4 v0x615342d2a470_0, 0;
    %load/vec4 v0x615342d29de0_0;
    %assign/vec4 v0x615342d29ec0_0, 0;
    %load/vec4 v0x615342d2a9f0_0;
    %assign/vec4 v0x615342d2aab0_0, 0;
    %load/vec4 v0x615342d2ac50_0;
    %assign/vec4 v0x615342d2ad10_0, 0;
    %load/vec4 v0x615342d2a180_0;
    %assign/vec4 v0x615342d2a240_0, 0;
    %load/vec4 v0x615342d2a7d0_0;
    %assign/vec4 v0x615342d2a630_0, 0;
    %load/vec4 v0x615342d2b640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x615342d2afa0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x615342d2a470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d2a240_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d29ec0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2aab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2ad10_0, 0;
T_6.16 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x615342cd1f20;
T_7 ;
    %wait E_0x615342ce8120;
    %load/vec4 v0x615342d25db0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x615342d235d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d23730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d256d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d24bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d242c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d25490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d24080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d24980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d25250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d239c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d25010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d24500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d24740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d23c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d23e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d25b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d25910_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x615342d25e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d23730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d256d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d24bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d242c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d25490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d24080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d24980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d25250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d239c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d25010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d24500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d24740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d23c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d23e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d25b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d25910_0, 0;
    %load/vec4 v0x615342d25cd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %jmp T_7.20;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d23730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d25b50_0, 0;
    %jmp T_7.20;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d256d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d25b50_0, 0;
    %jmp T_7.20;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d24bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d25b50_0, 0;
    %jmp T_7.20;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d239c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d25b50_0, 0;
    %jmp T_7.20;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d25250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d25b50_0, 0;
    %jmp T_7.20;
T_7.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d25010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d25b50_0, 0;
    %jmp T_7.20;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d24980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d25b50_0, 0;
    %jmp T_7.20;
T_7.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d242c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d25b50_0, 0;
    %jmp T_7.20;
T_7.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d24500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d25b50_0, 0;
    %jmp T_7.20;
T_7.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d24740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d25b50_0, 0;
    %jmp T_7.20;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d25490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d25b50_0, 0;
    %jmp T_7.20;
T_7.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d24080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d25b50_0, 0;
    %jmp T_7.20;
T_7.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d23c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d25b50_0, 0;
    %jmp T_7.20;
T_7.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d23e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d25b50_0, 0;
    %jmp T_7.20;
T_7.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d25910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d25b50_0, 0;
    %jmp T_7.20;
T_7.20 ;
    %pop/vec4 1;
T_7.2 ;
T_7.1 ;
    %load/vec4 v0x615342d23730_0;
    %assign/vec4 v0x615342d237f0_0, 0;
    %load/vec4 v0x615342d256d0_0;
    %assign/vec4 v0x615342d25790_0, 0;
    %load/vec4 v0x615342d24bc0_0;
    %assign/vec4 v0x615342d24c80_0, 0;
    %load/vec4 v0x615342d242c0_0;
    %assign/vec4 v0x615342d24380_0, 0;
    %load/vec4 v0x615342d25490_0;
    %assign/vec4 v0x615342d25550_0, 0;
    %load/vec4 v0x615342d24080_0;
    %assign/vec4 v0x615342d24140_0, 0;
    %load/vec4 v0x615342d24980_0;
    %assign/vec4 v0x615342d24a40_0, 0;
    %load/vec4 v0x615342d25250_0;
    %assign/vec4 v0x615342d25310_0, 0;
    %load/vec4 v0x615342d239c0_0;
    %assign/vec4 v0x615342d23a80_0, 0;
    %load/vec4 v0x615342d25010_0;
    %assign/vec4 v0x615342d250d0_0, 0;
    %load/vec4 v0x615342d24500_0;
    %assign/vec4 v0x615342d245c0_0, 0;
    %load/vec4 v0x615342d24740_0;
    %assign/vec4 v0x615342d24800_0, 0;
    %load/vec4 v0x615342d23c00_0;
    %assign/vec4 v0x615342d23cc0_0, 0;
    %load/vec4 v0x615342d23e40_0;
    %assign/vec4 v0x615342d23f00_0, 0;
    %load/vec4 v0x615342d25b50_0;
    %assign/vec4 v0x615342d25c10_0, 0;
    %load/vec4 v0x615342d25910_0;
    %assign/vec4 v0x615342d259d0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x615342d2e6f0;
T_8 ;
    %wait E_0x615342c40fa0;
    %load/vec4 v0x615342d2f4c0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d2f420, 4, 0;
    %load/vec4 v0x615342d2f4c0_0;
    %parti/s 16, 16, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d2f420, 4, 0;
    %load/vec4 v0x615342d2f4c0_0;
    %parti/s 16, 32, 7;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d2f420, 4, 0;
    %load/vec4 v0x615342d2f4c0_0;
    %parti/s 16, 48, 7;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d2f420, 4, 0;
    %load/vec4 v0x615342d2f4c0_0;
    %parti/s 16, 64, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d2f420, 4, 0;
    %load/vec4 v0x615342d2f4c0_0;
    %parti/s 16, 80, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d2f420, 4, 0;
    %load/vec4 v0x615342d2f4c0_0;
    %parti/s 16, 96, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d2f420, 4, 0;
    %load/vec4 v0x615342d2f4c0_0;
    %parti/s 16, 112, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d2f420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615342d2ee40_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x615342d2ee40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x615342d2ee40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x615342d2ee40_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x615342d2e6f0;
T_9 ;
    %wait E_0x615342d0b130;
    %load/vec4 v0x615342d2f5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2eb80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2f1f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x615342d2f350_0;
    %flag_set/vec4 8;
    %load/vec4 v0x615342d2ef20_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x615342d2f420, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x615342d2efc0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x615342d2f420, 4;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x615342d2e9b0_0;
    %assign/vec4 v0x615342d2eb80_0, 0;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0x615342d2f1f0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2eb80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2f1f0_0, 0;
T_9.3 ;
T_9.1 ;
    %load/vec4 v0x615342d2eb80_0;
    %assign/vec4 v0x615342d2ec70_0, 0;
    %load/vec4 v0x615342d2f1f0_0;
    %assign/vec4 v0x615342d2f290_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x615342ce9ae0;
T_10 ;
    %vpi_call 3 80 "$readmemh", "registers.hex", v0x615342d1f800 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d1e1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d1e7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d1f240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d1f3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d1edc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d1e4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d1ec40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d1f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d1e340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d1ef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d1e940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d1eac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d1e640_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x615342d1f560_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x615342d1f720_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x615342d1dc20_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d1dec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d1df80_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x615342ce9ae0;
T_11 ;
    %wait E_0x615342d0b130;
    %load/vec4 v0x615342d1e040_0;
    %flag_set/vec4 8;
    %load/vec4 v0x615342d1f8c0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_11.0, 9;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d1f980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d1dec0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x615342d1e640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x615342d1f480_0;
    %assign/vec4 v0x615342cf0f60_0, 0;
    %load/vec4 v0x615342d1db40_0;
    %pad/u 16;
    %assign/vec4 v0x615342cf1000_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x615342d1f480_0;
    %assign/vec4 v0x615342cf0f60_0, 0;
    %load/vec4 v0x615342d1f640_0;
    %assign/vec4 v0x615342cf1000_0, 0;
T_11.3 ;
    %load/vec4 v0x615342d1e1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x615342cf0f60_0;
    %load/vec4 v0x615342cf1000_0;
    %add;
    %assign/vec4 v0x615342d1f980_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x615342d1e7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x615342cf0f60_0;
    %load/vec4 v0x615342cf1000_0;
    %add;
    %assign/vec4 v0x615342d1f980_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x615342d1f240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0x615342cf0f60_0;
    %load/vec4 v0x615342cf1000_0;
    %add;
    %assign/vec4 v0x615342d1f980_0, 0;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x615342d1f3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0x615342cf0f60_0;
    %load/vec4 v0x615342cf1000_0;
    %sub;
    %assign/vec4 v0x615342d1f980_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %load/vec4 v0x615342d1edc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %load/vec4 v0x615342cf0f60_0;
    %load/vec4 v0x615342cf1000_0;
    %mul;
    %assign/vec4 v0x615342d1f980_0, 0;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v0x615342d1e4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %load/vec4 v0x615342cf0f60_0;
    %load/vec4 v0x615342cf1000_0;
    %cmp/e;
    %jmp/0xz  T_11.16, 4;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0x615342d1f980_0, 0;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d1f800, 4, 0;
    %jmp T_11.17;
T_11.16 ;
    %load/vec4 v0x615342cf1000_0;
    %load/vec4 v0x615342cf0f60_0;
    %cmp/u;
    %jmp/0xz  T_11.18, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d1f980_0, 0;
    %pushi/vec4 2, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d1f800, 4, 0;
    %jmp T_11.19;
T_11.18 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d1f980_0, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d1f800, 4, 0;
T_11.19 ;
T_11.17 ;
    %vpi_func 3 134 "$fopen" 32, "registers.hex", "w" {0 0 0};
    %store/vec4 v0x615342d0aee0_0, 0, 32;
    %load/vec4 v0x615342d0aee0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615342d1da60_0, 0, 32;
T_11.22 ;
    %load/vec4 v0x615342d1da60_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.23, 5;
    %vpi_call 3 139 "$fwrite", v0x615342d0aee0_0, "%h\012", &A<v0x615342d1f800, v0x615342d1da60_0 > {0 0 0};
    %load/vec4 v0x615342d1da60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x615342d1da60_0, 0, 32;
    %jmp T_11.22;
T_11.23 ;
    %vpi_call 3 142 "$fclose", v0x615342d0aee0_0 {0 0 0};
T_11.20 ;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v0x615342d1ec40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.24, 8;
    %load/vec4 v0x615342cf1000_0;
    %assign/vec4 v0x615342d1f980_0, 0;
    %jmp T_11.25;
T_11.24 ;
    %load/vec4 v0x615342d1f0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.26, 8;
    %load/vec4 v0x615342cf0f60_0;
    %load/vec4 v0x615342cf1000_0;
    %or;
    %assign/vec4 v0x615342d1f980_0, 0;
    %jmp T_11.27;
T_11.26 ;
    %load/vec4 v0x615342d1e340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.28, 8;
    %load/vec4 v0x615342cf0f60_0;
    %load/vec4 v0x615342cf1000_0;
    %and;
    %assign/vec4 v0x615342d1f980_0, 0;
    %jmp T_11.29;
T_11.28 ;
    %load/vec4 v0x615342d1ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.30, 8;
    %load/vec4 v0x615342cf0f60_0;
    %inv;
    %assign/vec4 v0x615342d1f980_0, 0;
    %jmp T_11.31;
T_11.30 ;
    %load/vec4 v0x615342d1e940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.32, 8;
    %load/vec4 v0x615342cf0f60_0;
    %ix/getv 4, v0x615342cf1000_0;
    %shiftl 4;
    %assign/vec4 v0x615342d1f980_0, 0;
    %jmp T_11.33;
T_11.32 ;
    %load/vec4 v0x615342d1eac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.34, 8;
    %load/vec4 v0x615342cf0f60_0;
    %ix/getv 4, v0x615342cf1000_0;
    %shiftr 4;
    %assign/vec4 v0x615342d1f980_0, 0;
    %jmp T_11.35;
T_11.34 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d1f980_0, 0;
T_11.35 ;
T_11.33 ;
T_11.31 ;
T_11.29 ;
T_11.27 ;
T_11.25 ;
T_11.15 ;
T_11.13 ;
T_11.11 ;
T_11.9 ;
T_11.7 ;
T_11.5 ;
T_11.1 ;
    %load/vec4 v0x615342d1e100_0;
    %assign/vec4 v0x615342d1e1c0_0, 0;
    %load/vec4 v0x615342d1e700_0;
    %assign/vec4 v0x615342d1e7c0_0, 0;
    %load/vec4 v0x615342d1f180_0;
    %assign/vec4 v0x615342d1f240_0, 0;
    %load/vec4 v0x615342d1f300_0;
    %assign/vec4 v0x615342d1f3c0_0, 0;
    %load/vec4 v0x615342d1ed00_0;
    %assign/vec4 v0x615342d1edc0_0, 0;
    %load/vec4 v0x615342d1e400_0;
    %assign/vec4 v0x615342d1e4c0_0, 0;
    %load/vec4 v0x615342d1eb80_0;
    %assign/vec4 v0x615342d1ec40_0, 0;
    %load/vec4 v0x615342d1f000_0;
    %assign/vec4 v0x615342d1f0c0_0, 0;
    %load/vec4 v0x615342d1e280_0;
    %assign/vec4 v0x615342d1e340_0, 0;
    %load/vec4 v0x615342d1ee80_0;
    %assign/vec4 v0x615342d1ef40_0, 0;
    %load/vec4 v0x615342d1e880_0;
    %assign/vec4 v0x615342d1e940_0, 0;
    %load/vec4 v0x615342d1ea00_0;
    %assign/vec4 v0x615342d1eac0_0, 0;
    %load/vec4 v0x615342d1e580_0;
    %assign/vec4 v0x615342d1e640_0, 0;
    %load/vec4 v0x615342d1f480_0;
    %assign/vec4 v0x615342d1f560_0, 0;
    %load/vec4 v0x615342d1f640_0;
    %assign/vec4 v0x615342d1f720_0, 0;
    %load/vec4 v0x615342d1e040_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.36, 4;
    %load/vec4 v0x615342d1dd00_0;
    %pad/u 1;
    %assign/vec4 v0x615342d1dec0_0, 0;
T_11.36 ;
    %load/vec4 v0x615342d1dec0_0;
    %assign/vec4 v0x615342d1df80_0, 0;
    %load/vec4 v0x615342d1f980_0;
    %assign/vec4 v0x615342d1fa60_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x615342d30890;
T_12 ;
    %vpi_call 8 15 "$readmemh", "data_memory.hex", v0x615342d31400 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x615342d31240_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x615342d311a0_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x615342d31580_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x615342d30f40_0, 0, 4;
    %end;
    .thread T_12;
    .scope S_0x615342d30890;
T_13 ;
    %wait E_0x615342d0b130;
    %load/vec4 v0x615342d31850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d31240_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x615342d31a00_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x615342d31000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %vpi_call 8 33 "$readmemh", "data_memory.hex", v0x615342d31400 {0 0 0};
    %ix/getv 4, v0x615342d30b00_0;
    %load/vec4a v0x615342d31400, 4;
    %assign/vec4 v0x615342d31240_0, 0;
    %vpi_call 8 35 "$readmemh", "data_memory.hex", v0x615342d31400 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/getv 4, v0x615342d30b00_0;
    %load/vec4a v0x615342d31400, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x615342d30e30_0;
    %parti/s 3, 5, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x615342d31a00_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x615342d310d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %vpi_call 8 40 "$readmemh", "data_memory.hex", v0x615342d31400 {0 0 0};
    %vpi_func 8 41 "$fopen" 32, "data_memory.hex", "w" {0 0 0};
    %store/vec4 v0x615342d30c80_0, 0, 32;
    %load/vec4 v0x615342d314c0_0;
    %ix/getv 4, v0x615342d30b00_0;
    %store/vec4a v0x615342d31400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615342d30d50_0, 0, 32;
T_13.6 ;
    %load/vec4 v0x615342d30d50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.7, 5;
    %vpi_call 8 44 "$fwrite", v0x615342d30c80_0, "%h\012", &A<v0x615342d31400, v0x615342d30d50_0 > {0 0 0};
    %load/vec4 v0x615342d30d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x615342d30d50_0, 0, 32;
    %jmp T_13.6;
T_13.7 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d31240_0, 0;
    %vpi_call 8 47 "$fclose", v0x615342d30c80_0 {0 0 0};
    %pushi/vec4 524288, 0, 20;
    %assign/vec4 v0x615342d31a00_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d31240_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x615342d30b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x615342d30e30_0;
    %parti/s 3, 5, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x615342d31a00_0, 0;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %load/vec4 v0x615342d31240_0;
    %assign/vec4 v0x615342d311a0_0, 0;
    %load/vec4 v0x615342d30e30_0;
    %parti/s 3, 5, 4;
    %pad/u 4;
    %assign/vec4 v0x615342d30f40_0, 0;
    %load/vec4 v0x615342d30f40_0;
    %assign/vec4 v0x615342d31580_0, 0;
    %load/vec4 v0x615342d31a00_0;
    %assign/vec4 v0x615342d31660_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x615342d343f0;
T_14 ;
    %vpi_call 10 14 "$readmemh", "registers.hex", v0x615342d34d40 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x615342d343f0;
T_15 ;
    %wait E_0x615342d0b130;
    %load/vec4 v0x615342d34b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x615342d34a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x615342d34be0_0;
    %store/vec4 v0x615342d34f00_0, 0, 16;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x615342d34690_0;
    %store/vec4 v0x615342d34f00_0, 0, 16;
T_15.3 ;
    %load/vec4 v0x615342d34f00_0;
    %load/vec4 v0x615342d34c80_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x615342d34d40, 4, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x615342d343f0;
T_16 ;
    %wait E_0x615342d143e0;
    %vpi_func 10 27 "$fopen" 32, "registers.hex", "w" {0 0 0};
    %store/vec4 v0x615342d34880_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615342d34920_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x615342d34920_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_16.1, 5;
    %vpi_call 10 29 "$fwrite", v0x615342d34880_0, "%h\012", &A<v0x615342d34d40, v0x615342d34920_0 > {0 0 0};
    %load/vec4 v0x615342d34920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x615342d34920_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %vpi_call 10 31 "$fclose", v0x615342d34880_0 {0 0 0};
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x615342caad50;
T_17 ;
    %vpi_call 5 35 "$readmemh", "registers.hex", v0x615342d2d270 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x615342caad50;
T_18 ;
    %wait E_0x615342ce8120;
    %load/vec4 v0x615342d2d310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x615342d2ce30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x615342d2c0b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2bb50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2c800_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2cba0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2c5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d2bf70_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x615342d2c670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x615342d2ce30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x615342d2c0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d2bf70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2c800_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2cba0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2bb50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2c5b0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x615342d2d570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x615342d2d0b0_0;
    %parti/s 1, 19, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x615342d2d0b0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x615342d2c300_0;
    %parti/s 3, 5, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x615342d2d0b0_0;
    %parti/s 16, 3, 3;
    %assign/vec4 v0x615342d2c800_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x615342d2d1a0_0;
    %parti/s 1, 19, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x615342d2d1a0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x615342d2c300_0;
    %parti/s 3, 5, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %load/vec4 v0x615342d2d1a0_0;
    %parti/s 16, 3, 3;
    %assign/vec4 v0x615342d2c800_0, 0;
    %jmp T_18.9;
T_18.8 ;
    %load/vec4 v0x615342d2c300_0;
    %parti/s 3, 5, 4;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x615342d2d270, 4;
    %assign/vec4 v0x615342d2c800_0, 0;
T_18.9 ;
T_18.7 ;
    %load/vec4 v0x615342d2d0b0_0;
    %parti/s 1, 19, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x615342d2c300_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x615342d2d0b0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x615342d2c300_0;
    %parti/s 3, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %load/vec4 v0x615342d2d0b0_0;
    %parti/s 16, 3, 3;
    %assign/vec4 v0x615342d2cba0_0, 0;
    %jmp T_18.11;
T_18.10 ;
    %load/vec4 v0x615342d2d1a0_0;
    %parti/s 1, 19, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x615342d2c300_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x615342d2d1a0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x615342d2c300_0;
    %parti/s 3, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %load/vec4 v0x615342d2d1a0_0;
    %parti/s 16, 3, 3;
    %assign/vec4 v0x615342d2cba0_0, 0;
    %jmp T_18.13;
T_18.12 ;
    %load/vec4 v0x615342d2c300_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.14, 4;
    %load/vec4 v0x615342d2c300_0;
    %parti/s 3, 2, 3;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x615342d2d270, 4;
    %assign/vec4 v0x615342d2cba0_0, 0;
    %jmp T_18.15;
T_18.14 ;
    %pushi/vec4 0, 0, 11;
    %load/vec4 v0x615342d2c300_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x615342d2cba0_0, 0;
T_18.15 ;
T_18.13 ;
T_18.11 ;
    %load/vec4 v0x615342d2c300_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0x615342d2ce30_0, 0;
    %load/vec4 v0x615342d2c300_0;
    %parti/s 1, 11, 5;
    %assign/vec4 v0x615342d2bf70_0, 0;
    %load/vec4 v0x615342d2c300_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x615342d2cfd0_0, 0, 3;
    %load/vec4 v0x615342d2c300_0;
    %parti/s 3, 5, 4;
    %store/vec4 v0x615342d2d3b0_0, 0, 3;
    %load/vec4 v0x615342d2c300_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x615342d2c0b0_0, 0;
    %load/vec4 v0x615342d2c300_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x615342d2d490_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x615342d2c300_0;
    %parti/s 11, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x615342d2bb50_0, 0;
    %load/vec4 v0x615342d2c300_0;
    %assign/vec4 v0x615342d2c5b0_0, 0;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %load/vec4 v0x615342d2ce30_0;
    %assign/vec4 v0x615342d2cef0_0, 0;
    %load/vec4 v0x615342d2c0b0_0;
    %assign/vec4 v0x615342d2c220_0, 0;
    %load/vec4 v0x615342d2bb50_0;
    %assign/vec4 v0x615342d2bc30_0, 0;
    %load/vec4 v0x615342d2c800_0;
    %assign/vec4 v0x615342d2c9d0_0, 0;
    %load/vec4 v0x615342d2cba0_0;
    %assign/vec4 v0x615342d2cc60_0, 0;
    %load/vec4 v0x615342d2bf70_0;
    %assign/vec4 v0x615342d2c010_0, 0;
    %load/vec4 v0x615342d2c5b0_0;
    %assign/vec4 v0x615342d2c3e0_0, 0;
    %load/vec4 v0x615342d2d570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.16, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x615342d2cef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x615342d2c220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d2c010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2bc30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2c9d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2cc60_0, 0;
T_18.16 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x615342ca6250;
T_19 ;
    %wait E_0x615342ce8120;
    %load/vec4 v0x615342d296c0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x615342d26f20_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_19.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d27080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d28fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d284d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d27bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d28da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d27990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d28290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d28b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d272d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d28920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d27e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d28050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d27510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d27750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d29460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d29220_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x615342d29760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d27080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d28fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d284d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d27bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d28da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d27990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d28290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d28b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d272d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d28920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d27e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d28050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d27510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d27750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d29460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d29220_0, 0;
    %load/vec4 v0x615342d295e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_19.18, 6;
    %jmp T_19.20;
T_19.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d27080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d29460_0, 0;
    %jmp T_19.20;
T_19.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d28fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d29460_0, 0;
    %jmp T_19.20;
T_19.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d284d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d29460_0, 0;
    %jmp T_19.20;
T_19.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d272d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d29460_0, 0;
    %jmp T_19.20;
T_19.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d28b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d29460_0, 0;
    %jmp T_19.20;
T_19.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d28920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d29460_0, 0;
    %jmp T_19.20;
T_19.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d28290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d29460_0, 0;
    %jmp T_19.20;
T_19.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d27bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d29460_0, 0;
    %jmp T_19.20;
T_19.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d27e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d29460_0, 0;
    %jmp T_19.20;
T_19.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d28050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d29460_0, 0;
    %jmp T_19.20;
T_19.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d28da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d29460_0, 0;
    %jmp T_19.20;
T_19.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d27990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d29460_0, 0;
    %jmp T_19.20;
T_19.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d27510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d29460_0, 0;
    %jmp T_19.20;
T_19.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d27750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d29460_0, 0;
    %jmp T_19.20;
T_19.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615342d29220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d29460_0, 0;
    %jmp T_19.20;
T_19.20 ;
    %pop/vec4 1;
T_19.2 ;
T_19.1 ;
    %load/vec4 v0x615342d27080_0;
    %assign/vec4 v0x615342d27120_0, 0;
    %load/vec4 v0x615342d28fe0_0;
    %assign/vec4 v0x615342d290a0_0, 0;
    %load/vec4 v0x615342d284d0_0;
    %assign/vec4 v0x615342d28590_0, 0;
    %load/vec4 v0x615342d27bd0_0;
    %assign/vec4 v0x615342d27c90_0, 0;
    %load/vec4 v0x615342d28da0_0;
    %assign/vec4 v0x615342d28e60_0, 0;
    %load/vec4 v0x615342d27990_0;
    %assign/vec4 v0x615342d27a50_0, 0;
    %load/vec4 v0x615342d28290_0;
    %assign/vec4 v0x615342d28350_0, 0;
    %load/vec4 v0x615342d28b60_0;
    %assign/vec4 v0x615342d28c20_0, 0;
    %load/vec4 v0x615342d272d0_0;
    %assign/vec4 v0x615342d27390_0, 0;
    %load/vec4 v0x615342d28920_0;
    %assign/vec4 v0x615342d289e0_0, 0;
    %load/vec4 v0x615342d27e10_0;
    %assign/vec4 v0x615342d27ed0_0, 0;
    %load/vec4 v0x615342d28050_0;
    %assign/vec4 v0x615342d28110_0, 0;
    %load/vec4 v0x615342d27510_0;
    %assign/vec4 v0x615342d275d0_0, 0;
    %load/vec4 v0x615342d27750_0;
    %assign/vec4 v0x615342d27810_0, 0;
    %load/vec4 v0x615342d29460_0;
    %assign/vec4 v0x615342d29520_0, 0;
    %load/vec4 v0x615342d29220_0;
    %assign/vec4 v0x615342d292e0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x615342cab130;
T_20 ;
    %wait E_0x615342c40fa0;
    %load/vec4 v0x615342d2e450_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d2e3b0, 4, 0;
    %load/vec4 v0x615342d2e450_0;
    %parti/s 16, 16, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d2e3b0, 4, 0;
    %load/vec4 v0x615342d2e450_0;
    %parti/s 16, 32, 7;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d2e3b0, 4, 0;
    %load/vec4 v0x615342d2e450_0;
    %parti/s 16, 48, 7;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d2e3b0, 4, 0;
    %load/vec4 v0x615342d2e450_0;
    %parti/s 16, 64, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d2e3b0, 4, 0;
    %load/vec4 v0x615342d2e450_0;
    %parti/s 16, 80, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d2e3b0, 4, 0;
    %load/vec4 v0x615342d2e450_0;
    %parti/s 16, 96, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d2e3b0, 4, 0;
    %load/vec4 v0x615342d2e450_0;
    %parti/s 16, 112, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d2e3b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615342d2de50_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x615342d2de50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_20.1, 5;
    %load/vec4 v0x615342d2de50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x615342d2de50_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x615342cab130;
T_21 ;
    %wait E_0x615342d0b130;
    %load/vec4 v0x615342d2e530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2db90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2e140_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x615342d2e2e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x615342d2df30_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x615342d2e3b0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x615342d2dfd0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x615342d2e3b0, 4;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x615342d2d9c0_0;
    %assign/vec4 v0x615342d2db90_0, 0;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0x615342d2e140_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2db90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d2e140_0, 0;
T_21.3 ;
T_21.1 ;
    %load/vec4 v0x615342d2db90_0;
    %assign/vec4 v0x615342d2dc80_0, 0;
    %load/vec4 v0x615342d2e140_0;
    %assign/vec4 v0x615342d2e200_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x615342cfbca0;
T_22 ;
    %vpi_call 3 80 "$readmemh", "registers.hex", v0x615342d22380 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d20a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d21130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d21dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d21f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d21730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d20e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d215b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d21c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d20cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d21ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d212b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d21430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d20fb0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x615342d220e0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x615342d222a0_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x615342d20480_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d20720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d207e0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x615342cfbca0;
T_23 ;
    %wait E_0x615342d0b130;
    %load/vec4 v0x615342d208a0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x615342d22440_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_23.0, 9;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d224e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615342d20720_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x615342d20fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x615342d22000_0;
    %assign/vec4 v0x615342d1fd20_0, 0;
    %load/vec4 v0x615342d203a0_0;
    %pad/u 16;
    %assign/vec4 v0x615342d1fe00_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x615342d22000_0;
    %assign/vec4 v0x615342d1fd20_0, 0;
    %load/vec4 v0x615342d221c0_0;
    %assign/vec4 v0x615342d1fe00_0, 0;
T_23.3 ;
    %load/vec4 v0x615342d20a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x615342d1fd20_0;
    %load/vec4 v0x615342d1fe00_0;
    %add;
    %assign/vec4 v0x615342d224e0_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x615342d21130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x615342d1fd20_0;
    %load/vec4 v0x615342d1fe00_0;
    %add;
    %assign/vec4 v0x615342d224e0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x615342d21dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v0x615342d1fd20_0;
    %load/vec4 v0x615342d1fe00_0;
    %add;
    %assign/vec4 v0x615342d224e0_0, 0;
    %jmp T_23.9;
T_23.8 ;
    %load/vec4 v0x615342d21f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %load/vec4 v0x615342d1fd20_0;
    %load/vec4 v0x615342d1fe00_0;
    %sub;
    %assign/vec4 v0x615342d224e0_0, 0;
    %jmp T_23.11;
T_23.10 ;
    %load/vec4 v0x615342d21730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %load/vec4 v0x615342d1fd20_0;
    %load/vec4 v0x615342d1fe00_0;
    %mul;
    %assign/vec4 v0x615342d224e0_0, 0;
    %jmp T_23.13;
T_23.12 ;
    %load/vec4 v0x615342d20e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %load/vec4 v0x615342d1fd20_0;
    %load/vec4 v0x615342d1fe00_0;
    %cmp/e;
    %jmp/0xz  T_23.16, 4;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0x615342d224e0_0, 0;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d22380, 4, 0;
    %jmp T_23.17;
T_23.16 ;
    %load/vec4 v0x615342d1fe00_0;
    %load/vec4 v0x615342d1fd20_0;
    %cmp/u;
    %jmp/0xz  T_23.18, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d224e0_0, 0;
    %pushi/vec4 2, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d22380, 4, 0;
    %jmp T_23.19;
T_23.18 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d224e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x615342d22380, 4, 0;
T_23.19 ;
T_23.17 ;
    %vpi_func 3 134 "$fopen" 32, "registers.hex", "w" {0 0 0};
    %store/vec4 v0x615342d20200_0, 0, 32;
    %load/vec4 v0x615342d20200_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_23.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615342d202c0_0, 0, 32;
T_23.22 ;
    %load/vec4 v0x615342d202c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.23, 5;
    %vpi_call 3 139 "$fwrite", v0x615342d20200_0, "%h\012", &A<v0x615342d22380, v0x615342d202c0_0 > {0 0 0};
    %load/vec4 v0x615342d202c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x615342d202c0_0, 0, 32;
    %jmp T_23.22;
T_23.23 ;
    %vpi_call 3 142 "$fclose", v0x615342d20200_0 {0 0 0};
T_23.20 ;
    %jmp T_23.15;
T_23.14 ;
    %load/vec4 v0x615342d215b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.24, 8;
    %load/vec4 v0x615342d1fe00_0;
    %assign/vec4 v0x615342d224e0_0, 0;
    %jmp T_23.25;
T_23.24 ;
    %load/vec4 v0x615342d21c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.26, 8;
    %load/vec4 v0x615342d1fd20_0;
    %load/vec4 v0x615342d1fe00_0;
    %or;
    %assign/vec4 v0x615342d224e0_0, 0;
    %jmp T_23.27;
T_23.26 ;
    %load/vec4 v0x615342d20cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.28, 8;
    %load/vec4 v0x615342d1fd20_0;
    %load/vec4 v0x615342d1fe00_0;
    %and;
    %assign/vec4 v0x615342d224e0_0, 0;
    %jmp T_23.29;
T_23.28 ;
    %load/vec4 v0x615342d21ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.30, 8;
    %load/vec4 v0x615342d1fd20_0;
    %inv;
    %assign/vec4 v0x615342d224e0_0, 0;
    %jmp T_23.31;
T_23.30 ;
    %load/vec4 v0x615342d212b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.32, 8;
    %load/vec4 v0x615342d1fd20_0;
    %ix/getv 4, v0x615342d1fe00_0;
    %shiftl 4;
    %assign/vec4 v0x615342d224e0_0, 0;
    %jmp T_23.33;
T_23.32 ;
    %load/vec4 v0x615342d21430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.34, 8;
    %load/vec4 v0x615342d1fd20_0;
    %ix/getv 4, v0x615342d1fe00_0;
    %shiftr 4;
    %assign/vec4 v0x615342d224e0_0, 0;
    %jmp T_23.35;
T_23.34 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d224e0_0, 0;
T_23.35 ;
T_23.33 ;
T_23.31 ;
T_23.29 ;
T_23.27 ;
T_23.25 ;
T_23.15 ;
T_23.13 ;
T_23.11 ;
T_23.9 ;
T_23.7 ;
T_23.5 ;
T_23.1 ;
    %load/vec4 v0x615342d20960_0;
    %assign/vec4 v0x615342d20a20_0, 0;
    %load/vec4 v0x615342d21070_0;
    %assign/vec4 v0x615342d21130_0, 0;
    %load/vec4 v0x615342d21d00_0;
    %assign/vec4 v0x615342d21dc0_0, 0;
    %load/vec4 v0x615342d21e80_0;
    %assign/vec4 v0x615342d21f40_0, 0;
    %load/vec4 v0x615342d21670_0;
    %assign/vec4 v0x615342d21730_0, 0;
    %load/vec4 v0x615342d20d70_0;
    %assign/vec4 v0x615342d20e30_0, 0;
    %load/vec4 v0x615342d214f0_0;
    %assign/vec4 v0x615342d215b0_0, 0;
    %load/vec4 v0x615342d21b80_0;
    %assign/vec4 v0x615342d21c40_0, 0;
    %load/vec4 v0x615342d20bf0_0;
    %assign/vec4 v0x615342d20cb0_0, 0;
    %load/vec4 v0x615342d21a00_0;
    %assign/vec4 v0x615342d21ac0_0, 0;
    %load/vec4 v0x615342d211f0_0;
    %assign/vec4 v0x615342d212b0_0, 0;
    %load/vec4 v0x615342d21370_0;
    %assign/vec4 v0x615342d21430_0, 0;
    %load/vec4 v0x615342d20ef0_0;
    %assign/vec4 v0x615342d20fb0_0, 0;
    %load/vec4 v0x615342d22000_0;
    %assign/vec4 v0x615342d220e0_0, 0;
    %load/vec4 v0x615342d221c0_0;
    %assign/vec4 v0x615342d222a0_0, 0;
    %load/vec4 v0x615342d208a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.36, 4;
    %load/vec4 v0x615342d20560_0;
    %pad/u 1;
    %assign/vec4 v0x615342d20720_0, 0;
T_23.36 ;
    %load/vec4 v0x615342d20720_0;
    %assign/vec4 v0x615342d207e0_0, 0;
    %load/vec4 v0x615342d224e0_0;
    %assign/vec4 v0x615342d225a0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x615342d31c50;
T_24 ;
    %vpi_call 8 15 "$readmemh", "data_memory.hex", v0x615342d327e0 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x615342d32620_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x615342d32580_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x615342d32960_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x615342d32320_0, 0, 4;
    %end;
    .thread T_24;
    .scope S_0x615342d31c50;
T_25 ;
    %wait E_0x615342d0b130;
    %load/vec4 v0x615342d32c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d32620_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x615342d32de0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x615342d323e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %vpi_call 8 33 "$readmemh", "data_memory.hex", v0x615342d327e0 {0 0 0};
    %ix/getv 4, v0x615342d31f10_0;
    %load/vec4a v0x615342d327e0, 4;
    %assign/vec4 v0x615342d32620_0, 0;
    %vpi_call 8 35 "$readmemh", "data_memory.hex", v0x615342d327e0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/getv 4, v0x615342d31f10_0;
    %load/vec4a v0x615342d327e0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x615342d32210_0;
    %parti/s 3, 5, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x615342d32de0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x615342d324b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %vpi_call 8 40 "$readmemh", "data_memory.hex", v0x615342d327e0 {0 0 0};
    %vpi_func 8 41 "$fopen" 32, "data_memory.hex", "w" {0 0 0};
    %store/vec4 v0x615342d32090_0, 0, 32;
    %load/vec4 v0x615342d328a0_0;
    %ix/getv 4, v0x615342d31f10_0;
    %store/vec4a v0x615342d327e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615342d32130_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x615342d32130_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_25.7, 5;
    %vpi_call 8 44 "$fwrite", v0x615342d32090_0, "%h\012", &A<v0x615342d327e0, v0x615342d32130_0 > {0 0 0};
    %load/vec4 v0x615342d32130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x615342d32130_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d32620_0, 0;
    %vpi_call 8 47 "$fclose", v0x615342d32090_0 {0 0 0};
    %pushi/vec4 524288, 0, 20;
    %assign/vec4 v0x615342d32de0_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x615342d32620_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x615342d31f10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x615342d32210_0;
    %parti/s 3, 5, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x615342d32de0_0, 0;
T_25.5 ;
T_25.3 ;
T_25.1 ;
    %load/vec4 v0x615342d32620_0;
    %assign/vec4 v0x615342d32580_0, 0;
    %load/vec4 v0x615342d32210_0;
    %parti/s 3, 5, 4;
    %pad/u 4;
    %assign/vec4 v0x615342d32320_0, 0;
    %load/vec4 v0x615342d32320_0;
    %assign/vec4 v0x615342d32960_0, 0;
    %load/vec4 v0x615342d32de0_0;
    %assign/vec4 v0x615342d32a40_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0x615342d350e0;
T_26 ;
    %vpi_call 10 14 "$readmemh", "registers.hex", v0x615342d35ac0 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x615342d350e0;
T_27 ;
    %wait E_0x615342d0b130;
    %load/vec4 v0x615342d358c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x615342d35780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x615342d35960_0;
    %store/vec4 v0x615342d35d10_0, 0, 16;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x615342d35410_0;
    %store/vec4 v0x615342d35d10_0, 0, 16;
T_27.3 ;
    %load/vec4 v0x615342d35d10_0;
    %load/vec4 v0x615342d35a00_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x615342d35ac0, 4, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x615342d350e0;
T_28 ;
    %wait E_0x615342d35360;
    %vpi_func 10 27 "$fopen" 32, "registers.hex", "w" {0 0 0};
    %store/vec4 v0x615342d35600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615342d356a0_0, 0, 32;
T_28.0 ;
    %load/vec4 v0x615342d356a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_28.1, 5;
    %vpi_call 10 29 "$fwrite", v0x615342d35600_0, "%h\012", &A<v0x615342d35ac0, v0x615342d356a0_0 > {0 0 0};
    %load/vec4 v0x615342d356a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x615342d356a0_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %vpi_call 10 31 "$fclose", v0x615342d35600_0 {0 0 0};
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x615342cab510;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615342d368c0_0, 0, 1;
T_29.0 ;
    %delay 5, 0;
    %load/vec4 v0x615342d368c0_0;
    %inv;
    %store/vec4 v0x615342d368c0_0, 0, 1;
    %jmp T_29.0;
    %end;
    .thread T_29;
    .scope S_0x615342cab510;
T_30 ;
    %wait E_0x615342c408b0;
    %load/vec4 v0x615342d36090_0;
    %store/vec4 v0x615342d365d0_0, 0, 16;
    %load/vec4 v0x615342d361b0_0;
    %store/vec4 v0x615342d36740_0, 0, 16;
    %load/vec4 v0x615342d365d0_0;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v0x615342d363d0_0;
    %store/vec4 v0x615342d36510_0, 0, 16;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x615342d36740_0;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_30.2, 4;
    %load/vec4 v0x615342d36470_0;
    %store/vec4 v0x615342d36510_0, 0, 16;
    %jmp T_30.3;
T_30.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x615342d36510_0, 0, 16;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x615342cab510;
T_31 ;
    %wait E_0x615342d0b130;
    %load/vec4 v0x615342d3a2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x615342d3a1d0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %vpi_call 2 196 "$readmemh", "registers.hex", v0x615342d3a130 {0 0 0};
T_31.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x615342d3a130, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x615342d3a130, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x615342d3a130, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x615342d3a130, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x615342d3a130, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x615342d3a130, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x615342d3a130, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x615342d3a130, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 128;
    %store/vec4 v0x615342d3a1d0_0, 0, 128;
    %jmp T_31;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "src/top.v";
    "src/execute/alu.v";
    "src/decode/control_unit.v";
    "src/decode/decode_unit.v";
    "src/execute/execute_unit.v";
    "src/fetch/fetch_unit.v";
    "src/memory/memory_unit.v";
    "src/fetch/relayer.v";
    "src/writeback/writeback_unit.v";
