{"vcs1":{"timestamp_begin":1739360243.842649687, "rt":0.27, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739360244.184999354, "rt":0.25, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739360244.496111763, "rt":0.15, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739360243.622666155}
{"VCS_COMP_START_TIME": 1739360243.622666155}
{"VCS_COMP_END_TIME": 1739360244.711576044}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265556}}
{"vcselab": {"peak_mem": 150344}}
