{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1765622089143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765622089144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 13 17:34:49 2025 " "Processing started: Sat Dec 13 17:34:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1765622089144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1765622089144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPU -c FPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPU -c FPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1765622089144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1765622089409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_seperation_8.v 1 1 " "Found 1 design units, including 1 entities, in source file floating_seperation_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Floating_Seperation_8 " "Found entity 1: Floating_Seperation_8" {  } { { "Floating_Seperation_8.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/Floating_Seperation_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16.v 1 1 " "Found 1 design units, including 1 entities, in source file adder16.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "adder16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/adder16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mac_fp_16.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_mac_fp_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_MAC_FP_16 " "Found entity 1: tb_MAC_FP_16" {  } { { "tb_MAC_FP_16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/tb_MAC_FP_16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac_fp_16.v 1 1 " "Found 1 design units, including 1 entities, in source file mac_fp_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_FP_16 " "Found entity 1: MAC_FP_16" {  } { { "MAC_FP_16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/MAC_FP_16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ei_subtractor8.v 1 1 " "Found 1 design units, including 1 entities, in source file ei_subtractor8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ei_subtractor8 " "Found entity 1: ei_subtractor8" {  } { { "ei_subtractor8.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/ei_subtractor8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ei_adder8.v 1 1 " "Found 1 design units, including 1 entities, in source file ei_adder8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ei_adder8 " "Found entity 1: ei_adder8" {  } { { "ei_adder8.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/ei_adder8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ei_adder32.v 1 1 " "Found 1 design units, including 1 entities, in source file ei_adder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ei_adder32 " "Found entity 1: ei_adder32" {  } { { "ei_adder32.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/ei_adder32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ei_adder16.v 1 1 " "Found 1 design units, including 1 entities, in source file ei_adder16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ei_adder16 " "Found entity 1: ei_adder16" {  } { { "ei_adder16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/ei_adder16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fp_add_16.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fp_add_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_FP_Add_16 " "Found entity 1: tb_FP_Add_16" {  } { { "tb_FP_Add_16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/tb_FP_Add_16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add_16.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_add_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Add_16 " "Found entity 1: FP_Add_16" {  } { { "FP_Add_16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/FP_Add_16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mul_16.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_mul_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Mul_16 " "Found entity 1: FP_Mul_16" {  } { { "FP_Mul_16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/FP_Mul_16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_exponent_bias_16.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_exponent_bias_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_Exponent_Bias_16 " "Found entity 1: Adder_Exponent_Bias_16" {  } { { "Adder_Exponent_Bias_16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/Adder_Exponent_Bias_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mantissa_multiplier_16.v 1 1 " "Found 1 design units, including 1 entities, in source file mantissa_multiplier_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mantissa_Multiplier_16 " "Found entity 1: Mantissa_Multiplier_16" {  } { { "Mantissa_Multiplier_16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/Mantissa_Multiplier_16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalizer_16.v 1 1 " "Found 1 design units, including 1 entities, in source file normalizer_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Normalizer_16 " "Found entity 1: Normalizer_16" {  } { { "Normalizer_16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/Normalizer_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_unit_16.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_unit_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Unit_16 " "Found entity 1: Sign_Unit_16" {  } { { "Sign_Unit_16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/Sign_Unit_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regN " "Found entity 1: regN" {  } { { "regN.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/regN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ei_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file ei_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 ei_multiplier " "Found entity 1: ei_multiplier" {  } { { "ei_multiplier.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/ei_multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fp_mul_16.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fp_mul_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_FP_Mul_16 " "Found entity 1: tb_FP_Mul_16" {  } { { "tb_FP_Mul_16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/tb_FP_Mul_16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tree_49_pipelined.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_tree_49_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_Tree_49_Pipelined " "Found entity 1: Adder_Tree_49_Pipelined" {  } { { "Adder_Tree_49_Pipelined.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/Adder_Tree_49_Pipelined.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe_fp16.v 1 1 " "Found 1 design units, including 1 entities, in source file pe_fp16.v" { { "Info" "ISGN_ENTITY_NAME" "1 pe_fp16 " "Found entity 1: pe_fp16" {  } { { "pe_fp16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/pe_fp16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pe_fp16.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_pe_fp16.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pe_fp16 " "Found entity 1: tb_pe_fp16" {  } { { "tb_pe_fp16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/tb_pe_fp16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systolic_array_4x6.v 1 1 " "Found 1 design units, including 1 entities, in source file systolic_array_4x6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Systolic_Array_4x6 " "Found entity 1: Systolic_Array_4x6" {  } { { "Systolic_Array_4x6.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/Systolic_Array_4x6.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_skew_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file data_skew_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Skew_Buffer " "Found entity 1: Data_Skew_Buffer" {  } { { "Data_Skew_Buffer.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/Data_Skew_Buffer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_data_skew.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_data_skew.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_data_skew " "Found entity 1: tb_data_skew" {  } { { "tb_data_skew.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/tb_data_skew.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tpu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file tpu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TPU_Top " "Found entity 1: TPU_Top" {  } { { "TPU_Top.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/TPU_Top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765622089500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765622089500 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TPU_Top " "Elaborating entity \"TPU_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1765622089564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Skew_Buffer Data_Skew_Buffer:u_buffer " "Elaborating entity \"Data_Skew_Buffer\" for hierarchy \"Data_Skew_Buffer:u_buffer\"" {  } { { "TPU_Top.v" "u_buffer" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/TPU_Top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765622089590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Systolic_Array_4x6 Systolic_Array_4x6:u_array " "Elaborating entity \"Systolic_Array_4x6\" for hierarchy \"Systolic_Array_4x6:u_array\"" {  } { { "TPU_Top.v" "u_array" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/TPU_Top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765622089593 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ifmap_wires " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ifmap_wires\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1765622089597 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "psum_wires " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"psum_wires\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1765622089597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pe_fp16 Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[0\].COL_LOOP\[0\].u_pe " "Elaborating entity \"pe_fp16\" for hierarchy \"Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[0\].COL_LOOP\[0\].u_pe\"" {  } { { "Systolic_Array_4x6.v" "ROW_LOOP\[0\].COL_LOOP\[0\].u_pe" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/Systolic_Array_4x6.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765622089598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC_FP_16 Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[0\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac " "Elaborating entity \"MAC_FP_16\" for hierarchy \"Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[0\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\"" {  } { { "pe_fp16.v" "u_mac" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/pe_fp16.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765622089600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_Mul_16 Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[0\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier " "Elaborating entity \"FP_Mul_16\" for hierarchy \"Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[0\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\"" {  } { { "MAC_FP_16.v" "u_multiplier" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/MAC_FP_16.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765622089602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ei_adder8 Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[0\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|ei_adder8:u_add_exp1 " "Elaborating entity \"ei_adder8\" for hierarchy \"Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[0\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|ei_adder8:u_add_exp1\"" {  } { { "FP_Mul_16.v" "u_add_exp1" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/FP_Mul_16.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765622089604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[0\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|ei_adder8:u_add_exp1\|full_adder:LOOP_8\[0\].fa " "Elaborating entity \"full_adder\" for hierarchy \"Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[0\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|ei_adder8:u_add_exp1\|full_adder:LOOP_8\[0\].fa\"" {  } { { "ei_adder8.v" "LOOP_8\[0\].fa" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/ei_adder8.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765622089606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mantissa_Multiplier_16 Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[0\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|Mantissa_Multiplier_16:u_mant_mult " "Elaborating entity \"Mantissa_Multiplier_16\" for hierarchy \"Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[0\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|Mantissa_Multiplier_16:u_mant_mult\"" {  } { { "FP_Mul_16.v" "u_mant_mult" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/FP_Mul_16.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765622089627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ei_multiplier Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[0\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|Mantissa_Multiplier_16:u_mant_mult\|ei_multiplier:u_LL " "Elaborating entity \"ei_multiplier\" for hierarchy \"Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[0\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|Mantissa_Multiplier_16:u_mant_mult\|ei_multiplier:u_LL\"" {  } { { "Mantissa_Multiplier_16.v" "u_LL" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/Mantissa_Multiplier_16.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765622089628 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ei_multiplier.v(14) " "Verilog HDL assignment warning at ei_multiplier.v(14): truncated value with size 32 to match size of target (16)" {  } { { "ei_multiplier.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/ei_multiplier.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765622089630 "|Top|MAC_FP_16:GEN_MACS[0].u_mac|FP_Mul_16:u_multiplier|Mantissa_Multiplier_16:u_mant_mult|ei_multiplier:u_LL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ei_multiplier.v(15) " "Verilog HDL assignment warning at ei_multiplier.v(15): truncated value with size 32 to match size of target (16)" {  } { { "ei_multiplier.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/ei_multiplier.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765622089630 "|Top|MAC_FP_16:GEN_MACS[0].u_mac|FP_Mul_16:u_multiplier|Mantissa_Multiplier_16:u_mant_mult|ei_multiplier:u_LL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ei_multiplier.v(16) " "Verilog HDL assignment warning at ei_multiplier.v(16): truncated value with size 32 to match size of target (16)" {  } { { "ei_multiplier.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/ei_multiplier.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765622089630 "|Top|MAC_FP_16:GEN_MACS[0].u_mac|FP_Mul_16:u_multiplier|Mantissa_Multiplier_16:u_mant_mult|ei_multiplier:u_LL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ei_multiplier.v(17) " "Verilog HDL assignment warning at ei_multiplier.v(17): truncated value with size 32 to match size of target (16)" {  } { { "ei_multiplier.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/ei_multiplier.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765622089630 "|Top|MAC_FP_16:GEN_MACS[0].u_mac|FP_Mul_16:u_multiplier|Mantissa_Multiplier_16:u_mant_mult|ei_multiplier:u_LL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[0\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|Mantissa_Multiplier_16:u_mant_mult\|ei_multiplier:u_LL\|regN:ra " "Elaborating entity \"regN\" for hierarchy \"Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[0\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|Mantissa_Multiplier_16:u_mant_mult\|ei_multiplier:u_LL\|regN:ra\"" {  } { { "ei_multiplier.v" "ra" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/ei_multiplier.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765622089632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[0\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|Mantissa_Multiplier_16:u_mant_mult\|ei_multiplier:u_LL\|regN:rr10 " "Elaborating entity \"regN\" for hierarchy \"Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[0\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|Mantissa_Multiplier_16:u_mant_mult\|ei_multiplier:u_LL\|regN:rr10\"" {  } { { "ei_multiplier.v" "rr10" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/ei_multiplier.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765622089634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_Add_16 Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[0\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\|FP_Add_16:u_adder " "Elaborating entity \"FP_Add_16\" for hierarchy \"Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[0\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\|FP_Add_16:u_adder\"" {  } { { "MAC_FP_16.v" "u_adder" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/MAC_FP_16.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765622089699 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FP_Add_16.v(169) " "Verilog HDL assignment warning at FP_Add_16.v(169): truncated value with size 32 to match size of target (10)" {  } { { "FP_Add_16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/FP_Add_16.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1765622089701 "|pe_fp16|MAC_FP_16:u_mac|FP_Add_16:u_adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ei_adder32 Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[0\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\|FP_Add_16:u_adder\|ei_adder32:u_mant_add " "Elaborating entity \"ei_adder32\" for hierarchy \"Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[0\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\|FP_Add_16:u_adder\|ei_adder32:u_mant_add\"" {  } { { "FP_Add_16.v" "u_mant_add" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/FP_Add_16.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765622089714 ""}
