________________________________________________________________________
                       VPR - The Next Generation                        
                     Version 0.A15.0 (Linux X86/64)                     
            This is free open source code under MIT license.            
________________________________________________________________________

VPR FPGA Placement and Routing.
Version: Version 6.1 Internal Release
Compiled: Apr 23 2013.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
T-VPack clustering integration by Jason Luu.
Area-driven AAPack added by Jason Luu.
This is free open source code under MIT license.

Architecture file: vpr_5_8_12_12_120_x10_y10.xml
Circuit name: counter.blif

Building complex block graph.
WARNING(1): io[0].clock[0] unconnected pin in architecture.
Loop for doall = 0, init_parse took 0 seconds.
Loop for doall = 0 took 0 seconds.
Loop for doall = 1, init_parse took 0.01 seconds.
Loop for doall = 1 took 0 seconds.
Swept away 0 nets with no fanout.
0 unconnected blocks in input netlist.
Removed 12 LUT buffers.
Sweeped away 12 nodes.
BLIF circuit stats:
	0 LUTs of size 0
	0 LUTs of size 1
	2 LUTs of size 2
	4 LUTs of size 3
	4 LUTs of size 4
	8 LUTs of size 5
	3 of type input
	12 of type output
	12 of type latch
	18 of type names
Timing analysis: ON
Circuit netlist file: counter.net
Circuit placement file: counter.place
Circuit routing file: counter.route
Circuit SDC file: /users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/counter.sdc
Operation: RUN_FLOW

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
PackerOpts.allow_early_exit: FALSE
PackerOpts.allow_unrelated_clustering: TRUE
PackerOpts.alpha_clustering: 0.750000
PackerOpts.aspect: 1.000000
PackerOpts.beta_clustering: 0.900000
PackerOpts.block_delay: 0.000000
PackerOpts.cluster_seed_type: TIMING
PackerOpts.connection_driven: TRUE
PackerOpts.global_clocks: TRUE
PackerOpts.hill_climbing_flag: FALSE
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.intra_cluster_net_delay: 0.000000
PackerOpts.recompute_timing_after: 32767
PackerOpts.sweep_hanging_nets_and_inputs: TRUE
PackerOpts.timing_driven: TRUE

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 10.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: 120
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Initialize packing.
Begin packing 'counter.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 45, total nets: 33, total inputs: 3, total outputs: 12
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.204e-09

SDC file '/users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/counter.sdc' blank or not found.

Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
Optimize this clock to run as fast as possible.
Not enough resources expand FPGA size to x = 2 y = 2.
Complex block 0: cb.n67, type: clb
	....................
Passed route at end.
Complex block 1: cb.n58, type: clb
	....................
Passed route at end.
Complex block 2: cb.top^d_en, type: io
	
Passed route at end.
Complex block 3: cb.top^FF_NODE~15, type: clb
	..
Passed route at end.
Complex block 4: cb.top^rst, type: io
	
Passed route at end.
Complex block 5: cb.out:top^d_out~11, type: io
	
Passed route at end.
Complex block 6: cb.out:top^d_out~10, type: io
	
Passed route at end.
Complex block 7: cb.out:top^d_out~3, type: io
	
Passed route at end.
Complex block 8: cb.out:top^d_out~9, type: io
	
Passed route at end.
Complex block 9: cb.out:top^d_out~8, type: io
	
Passed route at end.
Complex block 10: cb.out:top^d_out~2, type: io
	
Passed route at end.
Complex block 11: cb.out:top^d_out~7, type: io
	
Passed route at end.
Complex block 12: cb.out:top^d_out~6, type: io
	
Passed route at end.
Complex block 13: cb.out:top^d_out~1, type: io
	
Passed route at end.
Complex block 14: cb.out:top^d_out~5, type: io
	
Passed route at end.
Complex block 15: cb.out:top^d_out~4, type: io
	
Passed route at end.
Complex block 16: cb.out:top^d_out~0, type: io
	
Passed route at end.
Complex block 17: cb.top^clock, type: io
	
Passed route at end.
	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 15, average # input + clock pins used: 0.8, average # output pins used: 0.2
	clb: # blocks: 3, average # input + clock pins used: 5.66667, average # output pins used: 5
Absorbed logical nets 15 out of 33 nets, 18 nets not absorbed.

Netlist conversion complete.

Packing took 0.02 seconds.
Packing completed.
Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'counter.net'.

Netlist num_nets: 18
Netlist num_blocks: 18
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 3.
Netlist inputs pins: 3
Netlist output pins: 12

The circuit will be mapped into a 10 x 10 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 4	blocks of type: <EMPTY>
	Netlist      15	blocks of type: io
	Architecture 320	blocks of type: io
	Netlist      3	blocks of type: clb
	Architecture 100	blocks of type: clb

Computing delta_io_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_io_to_clb lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_clb lookup matrix, may take a few seconds, please wait...

There are 26 point to point connections in this circuit.

Initial placement cost: 1.03029 bb_cost: 1.91146 td_cost: 4.44781e-09 delay_cost: 1.1026e-08

--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
        T      Cost  Av BB Cost  Av TD Cost  Av Tot Del  P to P Del    d_max  Ac Rate Std Dev R limit     Exp Tot Moves   Alpha
--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
  1.12842   0.99835     1.94233 6.30031e-09 1.09393e-08 4.24077e-10   1.4139   0.9915  0.0958 11.0000  1.0000       471  0.5000
  0.56421   0.92791     1.91194 6.06273e-09 1.09852e-08 4.47154e-10   1.5002   0.9788  0.0867 11.0000  1.0000       942  0.5000
  0.28211    0.8928     1.92381  6.1007e-09 1.10059e-08 4.39462e-10   1.5002   0.9724  0.0902 11.0000  1.0000      1413  0.5000
  0.14105   0.98592     1.85399 6.00313e-09 1.08334e-08    4.01e-10   1.4002   0.9448  0.0745 11.0000  1.0000      1884  0.9000
  0.12695    1.0169     1.71262 6.60878e-09 1.03703e-08 4.08692e-10   1.2139   0.8875  0.0779 11.0000  1.0000      2355  0.9000
  0.11425    1.0264     1.80865 5.80415e-09  1.0623e-08 3.89462e-10   1.4139   0.9130  0.0964 11.0000  1.0000      2826  0.9000
  0.10283   0.77222     1.71434 5.50732e-09 1.04704e-08 4.62539e-10   1.6002   0.9172  0.0687 11.0000  1.0000      3297  0.9000
  0.09254   0.98921     1.61943 6.77465e-09 1.02897e-08 3.89462e-10   1.1358   0.8726  0.0691 11.0000  1.0000      3768  0.9000
  0.08329   0.90254     1.66678  6.5854e-09 1.01965e-08 4.20231e-10   1.2139   0.8641  0.0550 11.0000  1.0000      4239  0.9000
  0.07496   0.92526     1.68263 5.76216e-09 1.02719e-08 4.20231e-10   1.4002   0.8514  0.0652 11.0000  1.0000      4710  0.9000
  0.06747   0.96529     1.72086 5.89999e-09  1.0484e-08 4.12539e-10   1.4139   0.8641  0.0725 11.0000  1.0000      5181  0.9000
  0.06072   0.92922     1.58405 5.60782e-09  9.7853e-09 3.85615e-10   1.3002   0.8450  0.0806 11.0000  1.0000      5652  0.9000
  0.05465    1.0078     1.61615 5.79518e-09 1.01166e-08 3.93308e-10   1.3139   0.8365  0.0692 11.0000  1.0000      6123  0.9000
  0.04918   0.99339     1.62477 6.06614e-09  1.0047e-08 3.74077e-10   1.2139   0.8386  0.0604 11.0000  1.0000      6594  0.9000
  0.04426   0.98941     1.56985 5.81413e-09 1.00578e-08 3.93308e-10   1.3139   0.8004  0.0666 11.0000  1.0000      7065  0.9000
  0.03984   0.94421     1.46823 5.32515e-09 9.51774e-09 3.77923e-10   1.3139   0.7197  0.0497 11.0000  1.0000      7536  0.9500
  0.03785   0.88218     1.40783 5.63179e-09 9.44287e-09 3.70231e-10   1.2002   0.6921  0.0499 11.0000  1.0000      8007  0.9500
  0.03595   0.89994     1.49526 5.82092e-09 9.76573e-09 3.93308e-10   1.2495   0.7749  0.0596 11.0000  1.0000      8478  0.9500
  0.03416   0.98784     1.56643 5.61404e-09  9.8886e-09 3.85615e-10   1.3139   0.7834  0.0428 11.0000  1.0000      8949  0.9500
  0.03245   0.98993     1.52979 6.23443e-09 9.81892e-09 3.74077e-10   1.1358   0.7197  0.0532 11.0000  1.0000      9420  0.9500
  0.03083    0.9539     1.34878 4.75351e-09 8.77818e-09 3.70231e-10   1.3139   0.6348  0.0374 11.0000  1.0000      9891  0.9500
  0.02928    1.0832     1.34789 6.15086e-09 9.48397e-09 3.39462e-10   1.0358   0.6263  0.0750 11.0000  1.0000     10362  0.9500
  0.02782    1.0476     1.51853 6.00391e-09 9.80315e-09 3.81769e-10   1.2002   0.6688  0.0656 11.0000  1.0000     10833  0.9500
  0.02643   0.87645     1.28102 5.63135e-09 9.26811e-09 3.70231e-10   1.2002   0.5648  0.0750 11.0000  1.0000     11304  0.9500
  0.02511   0.87237     1.18204 4.60286e-09 8.41146e-09 3.47154e-10   1.3002   0.4671  0.0696 11.0000  1.0000     11775  0.9500
  0.02385   0.89524     1.08112 4.24289e-09 7.62761e-09 3.24077e-10   1.2002   0.3970  0.0996 11.0000  1.0000     12246  0.9500
  0.02266   0.92547     1.01503 3.99375e-09 7.61912e-09    3.01e-10   1.0496   0.4628  0.0552 10.5273  1.3309     12717  0.9500
  0.02153   0.91788     1.01276 4.05471e-09 7.36322e-09 2.85615e-10   1.0358   0.3822  0.1059 10.7678  1.1625     13188  0.9500
  0.02045    0.9689    0.934458 3.36729e-09 7.33424e-09 2.74077e-10   1.0358   0.3864  0.0709 10.1451  1.5985     13659  0.9500
  0.01943   0.95854    0.925282 2.70304e-09  7.4059e-09 2.58692e-10   1.0496   0.4119  0.0643  9.6014  1.9790     14130  0.9500
  0.01846   0.92924    0.868297 3.00748e-09 6.99116e-09 3.27923e-10   1.0358   0.3291  0.0664  9.3315  2.1680     14601  0.9500
  0.01753   0.96368    0.765884 1.92495e-09 6.68031e-09 2.54846e-10   1.0358   0.3206  0.0473  8.2965  2.8924     15072  0.9500
  0.01666   0.93588    0.755702 1.67262e-09 6.86886e-09    2.51e-10   1.0358   0.3121  0.0746  7.3059  3.5859     15543  0.9500
  0.01582   0.99316    0.705036 1.50709e-09 6.87009e-09 2.54846e-10   1.0358   0.3949  0.0576  6.3715  4.2400     16014  0.9500
  0.01503   0.90402    0.685423 1.51615e-09  6.5891e-09 2.77923e-10   1.0358   0.3970  0.0450  6.0841  4.4411     16485  0.9500
  0.01428     1.024    0.818144 1.37151e-09 7.23815e-09 2.43308e-10   1.0358   0.4544  0.0465  5.8227  4.6241     16956  0.9500
  0.01357    0.8773    0.738607 1.56256e-09 6.80269e-09 2.93308e-10   1.0358   0.4098  0.0548  5.9063  4.5656     17427  0.9500
  0.01289   0.96346    0.674628 1.34099e-09   6.657e-09 2.39462e-10   1.0358   0.3631  0.0417  5.7277  4.6906     17898  0.9500
  0.01224   0.98227    0.704032 1.25971e-09 6.75073e-09 2.35615e-10   1.0358   0.3864  0.0481  5.2870  4.9991     18369  0.9500
  0.01163   0.98028     0.71433 1.27733e-09 6.70323e-09 2.43308e-10   1.0358   0.4289  0.0363  5.0037  5.1974     18840  0.9500
  0.01105   0.92637    0.678944 1.32882e-09 6.70683e-09 2.66385e-10   1.0358   0.4098  0.0361  4.9480  5.2364     19311  0.9500
  0.01050    1.0064    0.627422 1.21441e-09   6.126e-09 2.27923e-10   1.0358   0.3631  0.0353  4.7984  5.3411     19782  0.9500
  0.00997    1.0024    0.594111 1.17373e-09 6.20635e-09 2.24077e-10   1.0358   0.3673  0.0219  4.4292  5.5996     20253  0.9500
  0.00947   0.98977    0.630736 1.14128e-09 6.47058e-09 2.16385e-10   1.0358   0.3524  0.0305  4.1072  5.8250     20724  0.9500
  0.00900   0.95432    0.611918 1.12768e-09 6.32302e-09 2.35615e-10   1.0358   0.4268  0.0257  3.7476  6.0767     21195  0.9500
  0.00855   0.98277     0.58837 1.14077e-09 6.25634e-09 2.47154e-10   1.0358   0.3779  0.0277  3.6979  6.1114     21666  0.9500
  0.00812    1.0011    0.572927 1.12182e-09 6.28498e-09 2.31769e-10   1.0358   0.3312  0.0342  3.4684  6.2721     22137  0.9500
  0.00772   0.95559    0.586262 1.11323e-09 6.21298e-09 2.58692e-10   1.0358   0.3588  0.0303  3.0910  6.5363     22608  0.9500
  0.00733    1.0067    0.567216 1.06983e-09 5.96337e-09 2.31769e-10   1.0358   0.4204  0.0338  2.8401  6.7119     23079  0.9500
  0.00696   0.93557    0.570623 1.07738e-09 5.88384e-09 2.31769e-10   1.0358   0.4331  0.0344  2.7844  6.7509     23550  0.9500
  0.00662   0.96664    0.553337 1.06983e-09 5.90271e-09 2.31769e-10   1.0358   0.3737  0.0231  2.7652  6.7643     24021  0.9500
  0.00629   0.98699    0.555724 1.02359e-09 6.12542e-09    2.01e-10   1.0358   0.3631  0.0225  2.5818  6.8927     24492  0.9500
  0.00597   0.96527    0.542659 1.08414e-09 5.88343e-09 2.70231e-10   1.0358   0.3142  0.0148  2.3832  7.0318     24963  0.9500
  0.00567    1.0079    0.541756 1.00309e-09 6.05782e-09 2.12539e-10   1.0358   0.3737  0.0195  2.0834  7.2416     25434  0.9500
  0.00539    1.0443    0.545102 9.91553e-10 6.26795e-09 2.04846e-10   1.0358   0.4352  0.0311  1.9452  7.3383     25905  0.9500
  0.00512   0.98521    0.506345 1.02362e-09 5.42849e-09 2.31769e-10   1.0358   0.3418  0.0152  1.9360  7.3448     26376  0.9500
  0.00486   0.99805    0.531599 9.86507e-10  5.9058e-09 2.12539e-10   1.0358   0.4204  0.0166  1.7459  7.4779     26847  0.9500
  0.00462    1.0027    0.515544 9.86225e-10 5.57573e-09 2.12539e-10   1.0358   0.3885  0.0138  1.7117  7.5018     27318  0.9500
  0.00439     1.012     0.50226 9.89055e-10  5.8476e-09 2.16385e-10   1.0358   0.2654  0.0114  1.6236  7.5635     27789  0.9500
  0.00417   0.98628    0.498537 9.66769e-10 5.71078e-09 2.12539e-10   1.0358   0.2930  0.0115  1.3401  7.7619     28260  0.9500
  0.00396   0.99907    0.491114 9.59911e-10 5.72128e-09 2.12539e-10   1.0358   0.2696  0.0118  1.1431  7.8998     28731  0.9500
  0.00376    1.0137    0.504149 9.65295e-10 5.48503e-09 2.27923e-10   1.0358   0.3057  0.0153  1.0000  8.0000     29202  0.9500
  0.00358    1.0096    0.500186 9.47824e-10 5.69115e-09    2.01e-10   1.0358   0.2803  0.0131  1.0000  8.0000     29673  0.9500
  0.00340   0.99521    0.495847 9.66651e-10 5.51618e-09 2.27923e-10   1.0358   0.2378  0.0101  1.0000  8.0000     30144  0.9500
  0.00323   0.99075    0.491479 9.47833e-10 5.78165e-09    2.01e-10   1.0358   0.2633  0.0100  1.0000  8.0000     30615  0.9500
  0.00307    0.9998    0.481804 9.51554e-10  5.6309e-09 2.12539e-10   1.0358   0.2166  0.0074  1.0000  8.0000     31086  0.9500
  0.00291    0.9817    0.491767 9.58266e-10 5.74183e-09 2.16385e-10   1.0358   0.2548  0.0100  1.0000  8.0000     31557  0.9500
  0.00277    0.9885    0.487367 9.60766e-10 5.51721e-09 2.16385e-10   1.0358   0.1932  0.0093  1.0000  8.0000     32028  0.9500
  0.00263   0.99052    0.480357 9.58693e-10 5.40978e-09 2.16385e-10   1.0358   0.1571  0.0075  1.0000  8.0000     32499  0.9500
  0.00250    1.0005     0.48231 9.52985e-10 5.58247e-09 2.12539e-10   1.0358   0.1805  0.0044  1.0000  8.0000     32970  0.9500
  0.00237   0.99224    0.480904 9.60978e-10   5.406e-09 2.16385e-10   1.0358   0.1486  0.0078  1.0000  8.0000     33441  0.8000
  0.00190   0.98999    0.472214 9.51907e-10 5.60782e-09 2.12539e-10   1.0358   0.1401  0.0052  1.0000  8.0000     33912  0.8000
  0.00152   0.99686    0.476463 9.58349e-10 5.34194e-09 2.16385e-10   1.0358   0.1465  0.0050  1.0000  8.0000     34383  0.8000
  0.00121   0.99051    0.470803  9.4783e-10 5.75014e-09    2.01e-10   1.0358   0.1231  0.0029  1.0000  8.0000     34854  0.8000
  0.00097   0.99702    0.476747 9.58065e-10 5.45378e-09 2.16385e-10   1.0358   0.1529  0.0050  1.0000  8.0000     35325  0.9500
  0.00092   0.99096    0.470747 9.58721e-10   5.426e-09 2.16385e-10   1.0358   0.1316  0.0034  1.0000  8.0000     35796  0.8000
  0.00074   0.99009    0.469941 9.58704e-10 5.55216e-09 2.16385e-10   1.0358   0.1380  0.0018  1.0000  8.0000     36267  0.8000
  0.00059   0.99362    0.470788 9.63946e-10 5.40227e-09 2.16385e-10   1.0358   0.1253  0.0050  1.0000  8.0000     36738  0.8000
  0.00047   0.99401    0.473512 9.58936e-10 5.40886e-09 2.16385e-10   1.0358   0.1486  0.0052  1.0000  8.0000     37209  0.8000
  0.00038         1    0.469941 9.47831e-10 5.75933e-09    2.01e-10   1.0358   0.1083  0.0000  1.0000  8.0000     37680  0.8000
  0.00030   0.98773    0.475235 9.73125e-10 5.32012e-09 2.31769e-10   1.0358   0.1444  0.0062  1.0000  8.0000     38151  0.8000
  0.00000   0.97971    0.469941 9.47774e-10   5.226e-09    2.01e-10            0.1231  0.0000  1.0000  8.0000     38622

BB estimate of min-dist (placement) wirelength: 47
bb_cost recomputed from scratch: 0.469936
timing_cost recomputed from scratch: 9.47774e-10
delay_cost recomputed from scratch: 5.226e-09

Completed placement consistency check successfully.

Swaps called: 38640

Placement estimated critical path delay: 1.03581 ns
Placement cost: 0.979714, bb_cost: 0.469941, td_cost: 9.47774e-10, delay_cost: 5.226e-09
Placement total # of swap attempts: 38640
	Swap reject rate: 0
	Swap accept rate: 0
	Swap abort rate: 0
Placement took 0.2 seconds.
Build rr_graph took 0.16 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 143, total available wire length 26400, ratio 0.00541667
Critical path: 1.10017 ns
Routing iteration took 0 seconds.

Routing iteration: 2
Critical path: 1.10017 ns
Routing iteration took 0 seconds.

Routing iteration: 3
Critical path: 1.10017 ns
Routing iteration took 0 seconds.

Routing iteration: 4
Critical path: 1.10017 ns
Routing iteration took 0 seconds.

Routing iteration: 5
Critical path: 1.10017 ns
Routing iteration took 0 seconds.

Routing iteration: 6
Critical path: 1.10017 ns
Routing iteration took 0 seconds.

Routing iteration: 7
Critical path: 1.10017 ns
Routing iteration took 0 seconds.

Routing iteration: 8
Critical path: 1.10017 ns
Routing iteration took 0 seconds.

Routing iteration: 9
Critical path: 1.10017 ns
Routing iteration took 0.01 seconds.

Routing iteration: 10
Critical path: 1.10017 ns
Routing iteration took 0 seconds.

Routing iteration: 11
Critical path: 1.10017 ns
Routing iteration took 0 seconds.

Routing iteration: 12
Successfully routed after 12 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -691330
Circuit successfully routed with a channel width factor of 120.


Average number of bends per net: 1.70588  Maximum # of bends: 4

Number of routed nets (nonglobal): 17
Wirelength results (in units of 1 clb segments)...
	Total wirelength: 141, average net length: 8.29412
	Maximum net length: 19

Wirelength results in terms of physical segments...
	Total wiring segments used: 51, average wire segments per net: 3.00000
	Maximum segments used by a net: 6
	Total local nets with reserved CLB opins: 0

X - Directed channels: j	max occ	av_occ		capacity
0	0	0.00000  	120
1	0	0.00000  	120
2	0	0.00000  	120
3	0	0.00000  	120
4	0	0.00000  	120
5	3	0.400000 	120
6	1	0.100000 	120
7	6	0.900000 	120
8	8	1.30000  	120
9	3	0.600000 	120
10	0	0.00000  	120

Y - Directed channels: i	max occ	av_occ		capacity
0	17	7.70000  	120
1	6	2.40000  	120
2	2	0.700000 	120
3	0	0.00000  	120
4	0	0.00000  	120
5	0	0.00000  	120
6	0	0.00000  	120
7	0	0.00000  	120
8	0	0.00000  	120
9	0	0.00000  	120
10	0	0.00000  	120

Total tracks in x-direction: 1320, in y-direction: 1320

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.26734e+06
	Total used logic block area: 38020.3

Routing area (in minimum width transistor areas)...
	Total routing area: 1.23042e+06, per logic tile: 12304.2

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.00594

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        4                   0.00594

Nets on critical path: 2 normal, 0 global.
Total logic delay: 5.9817e-10 (s), total net delay: 5.02e-10 (s)
Final critical path: 1.10017 ns
f_max: 908.95 MHz

Least slack in design: -1.10017 ns

Routing took 0.26 seconds.
The entire flow of VPR took 0.54 seconds.
