Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue May 15 09:36:31 2018
| Host         : DSK-G432-P15W7 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file counter_timing_summary_routed.rpt -rpx counter_timing_summary_routed.rpx
| Design       : counter
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.400        0.000                      0                   48        0.247        0.000                      0                   48        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               5.400        0.000                      0                   48        0.247        0.000                      0                   48        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        5.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 freq_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 2.355ns (52.932%)  route 2.094ns (47.068%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.880     5.642    clock_IBUF_BUFG
    SLICE_X113Y47        FDCE                                         r  freq_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDCE (Prop_fdce_C_Q)         0.419     6.061 f  freq_counter_reg[5]/Q
                         net (fo=3, routed)           0.985     7.046    freq_counter_reg_n_0_[5]
    SLICE_X112Y45        LUT1 (Prop_lut1_I0_O)        0.296     7.342 r  freq_counter[8]_i_6/O
                         net (fo=1, routed)           0.000     7.342    freq_counter[8]_i_6_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.855 r  freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.855    freq_counter_reg[8]_i_2_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.972 r  freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.972    freq_counter_reg[12]_i_2_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.089 r  freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.089    freq_counter_reg[16]_i_2_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.206 r  freq_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.206    freq_counter_reg[20]_i_2_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.323 r  freq_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.324    freq_counter_reg[24]_i_2_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.441 r  freq_counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.441    freq_counter_reg[28]_i_2_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.660 r  freq_counter_reg[31]_i_3/O[0]
                         net (fo=1, routed)           1.109     9.769    data0[29]
    SLICE_X113Y50        LUT3 (Prop_lut3_I2_O)        0.323    10.092 r  freq_counter[29]_i_1/O
                         net (fo=1, routed)           0.000    10.092    freq_counter[29]
    SLICE_X113Y50        FDCE                                         r  freq_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.690    15.172    clock_IBUF_BUFG
    SLICE_X113Y50        FDCE                                         r  freq_counter_reg[29]/C
                         clock pessimism              0.280    15.452    
                         clock uncertainty           -0.035    15.417    
    SLICE_X113Y50        FDCE (Setup_fdce_C_D)        0.075    15.492    freq_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 freq_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.964ns (21.795%)  route 3.459ns (78.205%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.879     5.641    clock_IBUF_BUFG
    SLICE_X113Y45        FDCE                                         r  freq_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.419     6.060 r  freq_counter_reg[7]/Q
                         net (fo=3, routed)           1.010     7.070    freq_counter_reg_n_0_[7]
    SLICE_X113Y45        LUT6 (Prop_lut6_I1_O)        0.297     7.367 r  freq_counter[31]_i_5/O
                         net (fo=1, routed)           1.090     8.457    freq_counter[31]_i_5_n_0
    SLICE_X113Y49        LUT6 (Prop_lut6_I1_O)        0.124     8.581 r  freq_counter[31]_i_2/O
                         net (fo=33, routed)          1.359     9.940    freq_counter[31]_i_2_n_0
    SLICE_X113Y46        LUT3 (Prop_lut3_I1_O)        0.124    10.064 r  freq_counter[13]_i_1/O
                         net (fo=1, routed)           0.000    10.064    freq_counter[13]
    SLICE_X113Y46        FDCE                                         r  freq_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.699    15.182    clock_IBUF_BUFG
    SLICE_X113Y46        FDCE                                         r  freq_counter_reg[13]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X113Y46        FDCE (Setup_fdce_C_D)        0.031    15.612    freq_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.612    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 freq_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.964ns (21.805%)  route 3.457ns (78.195%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.879     5.641    clock_IBUF_BUFG
    SLICE_X113Y45        FDCE                                         r  freq_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.419     6.060 r  freq_counter_reg[7]/Q
                         net (fo=3, routed)           1.010     7.070    freq_counter_reg_n_0_[7]
    SLICE_X113Y45        LUT6 (Prop_lut6_I1_O)        0.297     7.367 r  freq_counter[31]_i_5/O
                         net (fo=1, routed)           1.090     8.457    freq_counter[31]_i_5_n_0
    SLICE_X113Y49        LUT6 (Prop_lut6_I1_O)        0.124     8.581 r  freq_counter[31]_i_2/O
                         net (fo=33, routed)          1.357     9.938    freq_counter[31]_i_2_n_0
    SLICE_X113Y46        LUT3 (Prop_lut3_I1_O)        0.124    10.062 r  freq_counter[10]_i_1/O
                         net (fo=1, routed)           0.000    10.062    freq_counter[10]
    SLICE_X113Y46        FDCE                                         r  freq_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.699    15.182    clock_IBUF_BUFG
    SLICE_X113Y46        FDCE                                         r  freq_counter_reg[10]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X113Y46        FDCE (Setup_fdce_C_D)        0.029    15.610    freq_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 freq_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 0.992ns (22.287%)  route 3.459ns (77.713%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.879     5.641    clock_IBUF_BUFG
    SLICE_X113Y45        FDCE                                         r  freq_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.419     6.060 r  freq_counter_reg[7]/Q
                         net (fo=3, routed)           1.010     7.070    freq_counter_reg_n_0_[7]
    SLICE_X113Y45        LUT6 (Prop_lut6_I1_O)        0.297     7.367 r  freq_counter[31]_i_5/O
                         net (fo=1, routed)           1.090     8.457    freq_counter[31]_i_5_n_0
    SLICE_X113Y49        LUT6 (Prop_lut6_I1_O)        0.124     8.581 r  freq_counter[31]_i_2/O
                         net (fo=33, routed)          1.359     9.940    freq_counter[31]_i_2_n_0
    SLICE_X113Y46        LUT3 (Prop_lut3_I1_O)        0.152    10.092 r  freq_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    10.092    freq_counter[9]
    SLICE_X113Y46        FDCE                                         r  freq_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.699    15.182    clock_IBUF_BUFG
    SLICE_X113Y46        FDCE                                         r  freq_counter_reg[9]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X113Y46        FDCE (Setup_fdce_C_D)        0.075    15.656    freq_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.656    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 freq_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.992ns (22.297%)  route 3.457ns (77.703%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.879     5.641    clock_IBUF_BUFG
    SLICE_X113Y45        FDCE                                         r  freq_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.419     6.060 r  freq_counter_reg[7]/Q
                         net (fo=3, routed)           1.010     7.070    freq_counter_reg_n_0_[7]
    SLICE_X113Y45        LUT6 (Prop_lut6_I1_O)        0.297     7.367 r  freq_counter[31]_i_5/O
                         net (fo=1, routed)           1.090     8.457    freq_counter[31]_i_5_n_0
    SLICE_X113Y49        LUT6 (Prop_lut6_I1_O)        0.124     8.581 r  freq_counter[31]_i_2/O
                         net (fo=33, routed)          1.357     9.938    freq_counter[31]_i_2_n_0
    SLICE_X113Y46        LUT3 (Prop_lut3_I1_O)        0.152    10.090 r  freq_counter[19]_i_1/O
                         net (fo=1, routed)           0.000    10.090    freq_counter[19]
    SLICE_X113Y46        FDCE                                         r  freq_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.699    15.182    clock_IBUF_BUFG
    SLICE_X113Y46        FDCE                                         r  freq_counter_reg[19]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X113Y46        FDCE (Setup_fdce_C_D)        0.075    15.656    freq_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.656    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 freq_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.964ns (22.829%)  route 3.259ns (77.171%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.879     5.641    clock_IBUF_BUFG
    SLICE_X113Y45        FDCE                                         r  freq_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.419     6.060 r  freq_counter_reg[7]/Q
                         net (fo=3, routed)           1.010     7.070    freq_counter_reg_n_0_[7]
    SLICE_X113Y45        LUT6 (Prop_lut6_I1_O)        0.297     7.367 r  freq_counter[31]_i_5/O
                         net (fo=1, routed)           1.090     8.457    freq_counter[31]_i_5_n_0
    SLICE_X113Y49        LUT6 (Prop_lut6_I1_O)        0.124     8.581 r  freq_counter[31]_i_2/O
                         net (fo=33, routed)          1.159     9.740    freq_counter[31]_i_2_n_0
    SLICE_X113Y50        LUT3 (Prop_lut3_I1_O)        0.124     9.864 r  freq_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.864    freq_counter[25]
    SLICE_X113Y50        FDCE                                         r  freq_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.690    15.172    clock_IBUF_BUFG
    SLICE_X113Y50        FDCE                                         r  freq_counter_reg[25]/C
                         clock pessimism              0.280    15.452    
                         clock uncertainty           -0.035    15.417    
    SLICE_X113Y50        FDCE (Setup_fdce_C_D)        0.029    15.446    freq_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.446    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 freq_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 0.964ns (22.053%)  route 3.407ns (77.947%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.879     5.641    clock_IBUF_BUFG
    SLICE_X113Y45        FDCE                                         r  freq_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.419     6.060 r  freq_counter_reg[7]/Q
                         net (fo=3, routed)           1.010     7.070    freq_counter_reg_n_0_[7]
    SLICE_X113Y45        LUT6 (Prop_lut6_I1_O)        0.297     7.367 r  freq_counter[31]_i_5/O
                         net (fo=1, routed)           1.090     8.457    freq_counter[31]_i_5_n_0
    SLICE_X113Y49        LUT6 (Prop_lut6_I1_O)        0.124     8.581 r  freq_counter[31]_i_2/O
                         net (fo=33, routed)          1.307     9.889    freq_counter[31]_i_2_n_0
    SLICE_X113Y44        LUT3 (Prop_lut3_I1_O)        0.124    10.013 r  freq_counter[16]_i_1/O
                         net (fo=1, routed)           0.000    10.013    freq_counter[16]
    SLICE_X113Y44        FDCE                                         r  freq_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.699    15.182    clock_IBUF_BUFG
    SLICE_X113Y44        FDCE                                         r  freq_counter_reg[16]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X113Y44        FDCE (Setup_fdce_C_D)        0.031    15.612    freq_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.612    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 freq_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.990ns (23.301%)  route 3.259ns (76.699%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.879     5.641    clock_IBUF_BUFG
    SLICE_X113Y45        FDCE                                         r  freq_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.419     6.060 r  freq_counter_reg[7]/Q
                         net (fo=3, routed)           1.010     7.070    freq_counter_reg_n_0_[7]
    SLICE_X113Y45        LUT6 (Prop_lut6_I1_O)        0.297     7.367 r  freq_counter[31]_i_5/O
                         net (fo=1, routed)           1.090     8.457    freq_counter[31]_i_5_n_0
    SLICE_X113Y49        LUT6 (Prop_lut6_I1_O)        0.124     8.581 r  freq_counter[31]_i_2/O
                         net (fo=33, routed)          1.159     9.740    freq_counter[31]_i_2_n_0
    SLICE_X113Y50        LUT3 (Prop_lut3_I1_O)        0.150     9.890 r  freq_counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.890    freq_counter[28]
    SLICE_X113Y50        FDCE                                         r  freq_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.690    15.172    clock_IBUF_BUFG
    SLICE_X113Y50        FDCE                                         r  freq_counter_reg[28]/C
                         clock pessimism              0.280    15.452    
                         clock uncertainty           -0.035    15.417    
    SLICE_X113Y50        FDCE (Setup_fdce_C_D)        0.075    15.492    freq_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 freq_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 0.992ns (22.549%)  route 3.407ns (77.451%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.879     5.641    clock_IBUF_BUFG
    SLICE_X113Y45        FDCE                                         r  freq_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.419     6.060 r  freq_counter_reg[7]/Q
                         net (fo=3, routed)           1.010     7.070    freq_counter_reg_n_0_[7]
    SLICE_X113Y45        LUT6 (Prop_lut6_I1_O)        0.297     7.367 r  freq_counter[31]_i_5/O
                         net (fo=1, routed)           1.090     8.457    freq_counter[31]_i_5_n_0
    SLICE_X113Y49        LUT6 (Prop_lut6_I1_O)        0.124     8.581 r  freq_counter[31]_i_2/O
                         net (fo=33, routed)          1.307     9.889    freq_counter[31]_i_2_n_0
    SLICE_X113Y44        LUT3 (Prop_lut3_I1_O)        0.152    10.041 r  freq_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    10.041    freq_counter[4]
    SLICE_X113Y44        FDCE                                         r  freq_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.699    15.182    clock_IBUF_BUFG
    SLICE_X113Y44        FDCE                                         r  freq_counter_reg[4]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X113Y44        FDCE (Setup_fdce_C_D)        0.075    15.656    freq_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.656    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 freq_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 2.383ns (57.022%)  route 1.796ns (42.978%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.880     5.642    clock_IBUF_BUFG
    SLICE_X113Y47        FDCE                                         r  freq_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDCE (Prop_fdce_C_Q)         0.419     6.061 f  freq_counter_reg[5]/Q
                         net (fo=3, routed)           0.985     7.046    freq_counter_reg_n_0_[5]
    SLICE_X112Y45        LUT1 (Prop_lut1_I0_O)        0.296     7.342 r  freq_counter[8]_i_6/O
                         net (fo=1, routed)           0.000     7.342    freq_counter[8]_i_6_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.855 r  freq_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.855    freq_counter_reg[8]_i_2_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.972 r  freq_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.972    freq_counter_reg[12]_i_2_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.089 r  freq_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.089    freq_counter_reg[16]_i_2_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.206 r  freq_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.206    freq_counter_reg[20]_i_2_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.323 r  freq_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.324    freq_counter_reg[24]_i_2_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.441 r  freq_counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.441    freq_counter_reg[28]_i_2_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.680 r  freq_counter_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.811     9.490    data0[31]
    SLICE_X113Y50        LUT3 (Prop_lut3_I2_O)        0.331     9.821 r  freq_counter[31]_i_1/O
                         net (fo=1, routed)           0.000     9.821    freq_counter[31]
    SLICE_X113Y50        FDCE                                         r  freq_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.690    15.172    clock_IBUF_BUFG
    SLICE_X113Y50        FDCE                                         r  freq_counter_reg[31]/C
                         clock pessimism              0.280    15.452    
                         clock uncertainty           -0.035    15.417    
    SLICE_X113Y50        FDCE (Setup_fdce_C_D)        0.075    15.492    freq_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                  5.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 count_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_7Seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.411%)  route 0.169ns (47.589%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.640     1.587    clock_IBUF_BUFG
    SLICE_X110Y46        FDCE                                         r  count_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  count_int_reg[2]/Q
                         net (fo=10, routed)          0.169     1.897    count_out_OBUF[2]
    SLICE_X110Y45        LUT4 (Prop_lut4_I1_O)        0.045     1.942 r  Driver_7Seg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.942    Driver_7Seg[6]_i_1_n_0
    SLICE_X110Y45        FDRE                                         r  Driver_7Seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X110Y45        FDRE                                         r  Driver_7Seg_reg[6]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X110Y45        FDRE (Hold_fdre_C_D)         0.092     1.695    Driver_7Seg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 freq_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.392%)  route 0.181ns (49.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.640     1.587    clock_IBUF_BUFG
    SLICE_X113Y44        FDPE                                         r  freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDPE (Prop_fdpe_C_Q)         0.141     1.728 f  freq_counter_reg[0]/Q
                         net (fo=34, routed)          0.181     1.909    freq_counter_reg_n_0_[0]
    SLICE_X113Y44        LUT3 (Prop_lut3_I0_O)        0.043     1.952 r  freq_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.952    freq_counter[4]
    SLICE_X113Y44        FDCE                                         r  freq_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X113Y44        FDCE                                         r  freq_counter_reg[4]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X113Y44        FDCE (Hold_fdce_C_D)         0.107     1.694    freq_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 enable_count_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_count_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.641     1.588    clock_IBUF_BUFG
    SLICE_X113Y48        FDRE                                         r  enable_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  enable_count_reg/Q
                         net (fo=5, routed)           0.168     1.897    enable_count_reg_n_0
    SLICE_X113Y48        LUT4 (Prop_lut4_I0_O)        0.045     1.942 r  enable_count_i_1/O
                         net (fo=1, routed)           0.000     1.942    enable_count_i_1_n_0
    SLICE_X113Y48        FDRE                                         r  enable_count_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.912     2.106    clock_IBUF_BUFG
    SLICE_X113Y48        FDRE                                         r  enable_count_reg/C
                         clock pessimism             -0.518     1.588    
    SLICE_X113Y48        FDRE (Hold_fdre_C_D)         0.091     1.679    enable_count_reg
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_int_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.184ns (48.279%)  route 0.197ns (51.721%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.640     1.587    clock_IBUF_BUFG
    SLICE_X110Y46        FDCE                                         r  count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  count_int_reg[0]/Q
                         net (fo=12, routed)          0.197     1.925    count_out_OBUF[0]
    SLICE_X110Y46        LUT5 (Prop_lut5_I1_O)        0.043     1.968 r  count_int[3]_i_1/O
                         net (fo=1, routed)           0.000     1.968    count_int[3]_i_1_n_0
    SLICE_X110Y46        FDCE                                         r  count_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X110Y46        FDCE                                         r  count_int_reg[3]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X110Y46        FDCE (Hold_fdce_C_D)         0.107     1.694    count_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 freq_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.662%)  route 0.181ns (49.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.640     1.587    clock_IBUF_BUFG
    SLICE_X113Y44        FDPE                                         r  freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDPE (Prop_fdpe_C_Q)         0.141     1.728 f  freq_counter_reg[0]/Q
                         net (fo=34, routed)          0.181     1.909    freq_counter_reg_n_0_[0]
    SLICE_X113Y44        LUT3 (Prop_lut3_I0_O)        0.045     1.954 r  freq_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.954    freq_counter[16]
    SLICE_X113Y44        FDCE                                         r  freq_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X113Y44        FDCE                                         r  freq_counter_reg[16]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X113Y44        FDCE (Hold_fdce_C_D)         0.092     1.679    freq_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_int_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.799%)  route 0.208ns (53.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.640     1.587    clock_IBUF_BUFG
    SLICE_X110Y46        FDCE                                         r  count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  count_int_reg[0]/Q
                         net (fo=12, routed)          0.208     1.936    count_out_OBUF[0]
    SLICE_X110Y46        LUT3 (Prop_lut3_I1_O)        0.042     1.978 r  count_int[1]_i_1/O
                         net (fo=1, routed)           0.000     1.978    count_int[1]_i_1_n_0
    SLICE_X110Y46        FDCE                                         r  count_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X110Y46        FDCE                                         r  count_int_reg[1]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X110Y46        FDCE (Hold_fdce_C_D)         0.107     1.694    count_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_int_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.549%)  route 0.197ns (51.451%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.640     1.587    clock_IBUF_BUFG
    SLICE_X110Y46        FDCE                                         r  count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  count_int_reg[0]/Q
                         net (fo=12, routed)          0.197     1.925    count_out_OBUF[0]
    SLICE_X110Y46        LUT4 (Prop_lut4_I1_O)        0.045     1.970 r  count_int[2]_i_1/O
                         net (fo=1, routed)           0.000     1.970    count_int[2]_i_1_n_0
    SLICE_X110Y46        FDCE                                         r  count_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X110Y46        FDCE                                         r  count_int_reg[2]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X110Y46        FDCE (Hold_fdce_C_D)         0.092     1.679    count_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 count_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_int_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.204%)  route 0.208ns (52.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.640     1.587    clock_IBUF_BUFG
    SLICE_X110Y46        FDCE                                         r  count_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDCE (Prop_fdce_C_Q)         0.141     1.728 f  count_int_reg[0]/Q
                         net (fo=12, routed)          0.208     1.936    count_out_OBUF[0]
    SLICE_X110Y46        LUT1 (Prop_lut1_I0_O)        0.045     1.981 r  count_int[0]_i_1/O
                         net (fo=1, routed)           0.000     1.981    count_int[0]_i_1_n_0
    SLICE_X110Y46        FDCE                                         r  count_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X110Y46        FDCE                                         r  count_int_reg[0]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X110Y46        FDCE (Hold_fdce_C_D)         0.091     1.678    count_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 count_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_7Seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.020%)  route 0.246ns (56.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.640     1.587    clock_IBUF_BUFG
    SLICE_X110Y46        FDCE                                         r  count_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  count_int_reg[2]/Q
                         net (fo=10, routed)          0.246     1.974    count_out_OBUF[2]
    SLICE_X110Y45        LUT4 (Prop_lut4_I3_O)        0.045     2.019 r  Driver_7Seg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.019    Driver_7Seg[2]_i_1_n_0
    SLICE_X110Y45        FDRE                                         r  Driver_7Seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X110Y45        FDRE                                         r  Driver_7Seg_reg[2]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X110Y45        FDRE (Hold_fdre_C_D)         0.107     1.710    Driver_7Seg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 freq_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_counter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.187ns (44.856%)  route 0.230ns (55.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.640     1.587    clock_IBUF_BUFG
    SLICE_X113Y44        FDPE                                         r  freq_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDPE (Prop_fdpe_C_Q)         0.141     1.728 r  freq_counter_reg[0]/Q
                         net (fo=34, routed)          0.230     1.958    freq_counter_reg_n_0_[0]
    SLICE_X113Y44        LUT3 (Prop_lut3_I1_O)        0.046     2.004 r  freq_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.004    freq_counter[3]
    SLICE_X113Y44        FDPE                                         r  freq_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.911     2.105    clock_IBUF_BUFG
    SLICE_X113Y44        FDPE                                         r  freq_counter_reg[3]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X113Y44        FDPE (Hold_fdpe_C_D)         0.107     1.694    freq_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y45  Driver_7Seg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y45  Driver_7Seg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y45  Driver_7Seg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y45  Driver_7Seg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y45  Driver_7Seg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y45  Driver_7Seg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y45  Driver_7Seg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X110Y46  count_int_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X110Y46  count_int_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y50  freq_counter_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y50  freq_counter_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y50  freq_counter_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y50  freq_counter_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y50  freq_counter_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y50  freq_counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y45  Driver_7Seg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y45  Driver_7Seg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y45  Driver_7Seg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y45  Driver_7Seg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y48  enable_count_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y47  freq_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y47  freq_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y47  freq_counter_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y49  freq_counter_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y47  freq_counter_reg[22]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y49  freq_counter_reg[23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y49  freq_counter_reg[24]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y49  freq_counter_reg[27]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y47  freq_counter_reg[5]/C



