# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do RCA4_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Full Adder/FullAdder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:36 on Jan 29,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Full Adder/FullAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture dataflow of FullAdder
# End time: 11:46:36 on Jan 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/4 Bit Ripple Carry Adder/RCA4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:36 on Jan 29,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/4 Bit Ripple Carry Adder/RCA4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RCA4
# -- Compiling architecture structure of RCA4
# End time: 11:46:36 on Jan 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/4 Bit Ripple Carry Adder/simulation/modelsim/RCA4.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:36 on Jan 29,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/4 Bit Ripple Carry Adder/simulation/modelsim/RCA4.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RCA4_vhd_tst
# -- Compiling architecture RCA4_arch of RCA4_vhd_tst
# ** Warning: C:/intelFPGA_lite/18.1/4 Bit Ripple Carry Adder/simulation/modelsim/RCA4.vht(74): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/4 Bit Ripple Carry Adder/simulation/modelsim/RCA4.vht(78): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/4 Bit Ripple Carry Adder/simulation/modelsim/RCA4.vht(82): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/intelFPGA_lite/18.1/4 Bit Ripple Carry Adder/simulation/modelsim/RCA4.vht(86): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 11:46:37 on Jan 29,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  RCA4_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" RCA4_vhd_tst 
# Start time: 11:46:37 on Jan 29,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.rca4_vhd_tst(rca4_arch)
# Loading work.rca4(structure)
# Loading work.fulladder(dataflow)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 13:22:58 on Jan 29,2019, Elapsed time: 1:36:21
# Errors: 0, Warnings: 0
