Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr 28 17:01:17 2024
| Host         : StevenKlaus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  72          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (72)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (120)
5. checking no_input_delay (8)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (72)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: u_CLK_DIV/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (120)
--------------------------------------------------
 There are 120 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  142          inf        0.000                      0                  142           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           142 Endpoints
Min Delay           142 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_MULTU_4bit/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.303ns  (logic 14.165ns (43.850%)  route 18.138ns (56.150%))
  Logic Levels:           38  (CARRY4=23 FDRE=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE                         0.000     0.000 r  u_MULTU_4bit/temp_reg[7]/C
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_MULTU_4bit/temp_reg[7]/Q
                         net (fo=42, routed)          0.858     1.314    u_MULTU_4bit/Q[7]
    SLICE_X60Y55         LUT3 (Prop_lut3_I1_O)        0.124     1.438 r  u_MULTU_4bit/bcd0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.438    u_Bit8_to_8421/S[0]
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.951 r  u_Bit8_to_8421/bcd0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.951    u_Bit8_to_8421/bcd0__0_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.205 r  u_Bit8_to_8421/bcd0__0_carry__0/CO[0]
                         net (fo=35, routed)          1.047     3.252    u_MULTU_4bit/CO[0]
    SLICE_X61Y54         LUT3 (Prop_lut3_I1_O)        0.367     3.619 r  u_MULTU_4bit/bcd1__0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.619    u_Bit8_to_8421/mul_OBUF[7]_inst_i_314_0[2]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.020 r  u_Bit8_to_8421/bcd1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.020    u_Bit8_to_8421/bcd1__0_carry_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  u_Bit8_to_8421/bcd1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.134    u_Bit8_to_8421/bcd1__0_carry__0_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.468 r  u_Bit8_to_8421/bcd1__0_carry__1/O[1]
                         net (fo=39, routed)          3.176     7.644    u_Bit8_to_8421/bcd10_out[10]
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.303     7.947 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_161/O
                         net (fo=3, routed)           0.572     8.519    u_Bit8_to_8421/mul_OBUF[7]_inst_i_161_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.069 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.069    u_Bit8_to_8421/mul_OBUF[7]_inst_i_598_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.186 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_544/CO[3]
                         net (fo=1, routed)           0.000     9.186    u_Bit8_to_8421/mul_OBUF[7]_inst_i_544_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.303 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_464/CO[3]
                         net (fo=1, routed)           0.000     9.303    u_Bit8_to_8421/mul_OBUF[7]_inst_i_464_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_334/CO[3]
                         net (fo=1, routed)           0.000     9.420    u_Bit8_to_8421/mul_OBUF[7]_inst_i_334_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.639 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_263/O[0]
                         net (fo=2, routed)           1.142    10.781    u_Bit8_to_8421/mul_OBUF[7]_inst_i_263_n_7
    SLICE_X56Y56         LUT3 (Prop_lut3_I2_O)        0.328    11.109 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_153/O
                         net (fo=2, routed)           1.083    12.192    u_Bit8_to_8421/mul_OBUF[7]_inst_i_153_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I3_O)        0.355    12.547 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_157/O
                         net (fo=1, routed)           0.000    12.547    u_Bit8_to_8421/mul_OBUF[7]_inst_i_157_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.060 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    13.060    u_Bit8_to_8421/mul_OBUF[7]_inst_i_82_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.279 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_79/O[0]
                         net (fo=2, routed)           0.798    14.078    u_Bit8_to_8421/mul_OBUF[7]_inst_i_79_n_7
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.323    14.401 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_40/O
                         net (fo=2, routed)           1.119    15.520    u_Bit8_to_8421/mul_OBUF[7]_inst_i_40_n_0
    SLICE_X57Y57         LUT4 (Prop_lut4_I3_O)        0.326    15.846 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_44/O
                         net (fo=1, routed)           0.000    15.846    u_Bit8_to_8421/mul_OBUF[7]_inst_i_44_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.396 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.396    u_Bit8_to_8421/mul_OBUF[7]_inst_i_23_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.619 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_415/O[0]
                         net (fo=3, routed)           1.066    17.684    u_Bit8_to_8421/mul_OBUF[7]_inst_i_415_n_7
    SLICE_X59Y57         LUT2 (Prop_lut2_I0_O)        0.299    17.983 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_558/O
                         net (fo=1, routed)           0.000    17.983    u_Bit8_to_8421/mul_OBUF[7]_inst_i_558_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.384 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_477/CO[3]
                         net (fo=1, routed)           0.000    18.384    u_Bit8_to_8421/mul_OBUF[7]_inst_i_477_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.498 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_398/CO[3]
                         net (fo=1, routed)           0.000    18.498    u_Bit8_to_8421/mul_OBUF[7]_inst_i_398_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.832 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_264/O[1]
                         net (fo=3, routed)           0.955    19.787    u_Bit8_to_8421/mul_OBUF[7]_inst_i_264_n_6
    SLICE_X58Y58         LUT4 (Prop_lut4_I2_O)        0.303    20.090 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_445/O
                         net (fo=1, routed)           0.000    20.090    u_Bit8_to_8421/mul_OBUF[7]_inst_i_445_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.640 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_305/CO[3]
                         net (fo=1, routed)           0.000    20.640    u_Bit8_to_8421/mul_OBUF[7]_inst_i_305_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.754 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000    20.754    u_Bit8_to_8421/mul_OBUF[7]_inst_i_213_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.868 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    20.868    u_Bit8_to_8421/mul_OBUF[7]_inst_i_105_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.982 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    20.982    u_Bit8_to_8421/mul_OBUF[7]_inst_i_61_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.096 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.096    u_Bit8_to_8421/mul_OBUF[7]_inst_i_32_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.253 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_22/CO[1]
                         net (fo=8, routed)           1.142    22.395    u_Bit8_to_8421/mul_OBUF[7]_inst_i_22_n_2
    SLICE_X60Y59         LUT5 (Prop_lut5_I1_O)        0.355    22.750 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_19/O
                         net (fo=1, routed)           0.817    23.567    u_Bit8_to_8421/data6[2]
    SLICE_X62Y59         LUT6 (Prop_lut6_I3_O)        0.328    23.895 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_6/O
                         net (fo=2, routed)           0.668    24.563    u_Bit8_to_8421/temp_reg[3]
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.124    24.687 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.599    26.286    u_ShowEightSeg7/result[1][0]
    SLICE_X65Y74         LUT5 (Prop_lut5_I0_O)        0.150    26.436 r  u_ShowEightSeg7/mul_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.096    28.532    mul_OBUF[7]
    B4                   OBUF (Prop_obuf_I_O)         3.771    32.303 r  mul_OBUF[7]_inst/O
                         net (fo=0)                   0.000    32.303    mul[7]
    B4                                                                r  mul[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_MULTU_4bit/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.111ns  (logic 14.159ns (44.095%)  route 17.952ns (55.905%))
  Logic Levels:           38  (CARRY4=23 FDRE=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE                         0.000     0.000 r  u_MULTU_4bit/temp_reg[7]/C
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_MULTU_4bit/temp_reg[7]/Q
                         net (fo=42, routed)          0.858     1.314    u_MULTU_4bit/Q[7]
    SLICE_X60Y55         LUT3 (Prop_lut3_I1_O)        0.124     1.438 r  u_MULTU_4bit/bcd0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.438    u_Bit8_to_8421/S[0]
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.951 r  u_Bit8_to_8421/bcd0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.951    u_Bit8_to_8421/bcd0__0_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.205 r  u_Bit8_to_8421/bcd0__0_carry__0/CO[0]
                         net (fo=35, routed)          1.047     3.252    u_MULTU_4bit/CO[0]
    SLICE_X61Y54         LUT3 (Prop_lut3_I1_O)        0.367     3.619 r  u_MULTU_4bit/bcd1__0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.619    u_Bit8_to_8421/mul_OBUF[7]_inst_i_314_0[2]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.020 r  u_Bit8_to_8421/bcd1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.020    u_Bit8_to_8421/bcd1__0_carry_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  u_Bit8_to_8421/bcd1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.134    u_Bit8_to_8421/bcd1__0_carry__0_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.468 r  u_Bit8_to_8421/bcd1__0_carry__1/O[1]
                         net (fo=39, routed)          3.176     7.644    u_Bit8_to_8421/bcd10_out[10]
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.303     7.947 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_161/O
                         net (fo=3, routed)           0.572     8.519    u_Bit8_to_8421/mul_OBUF[7]_inst_i_161_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.069 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.069    u_Bit8_to_8421/mul_OBUF[7]_inst_i_598_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.186 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_544/CO[3]
                         net (fo=1, routed)           0.000     9.186    u_Bit8_to_8421/mul_OBUF[7]_inst_i_544_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.303 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_464/CO[3]
                         net (fo=1, routed)           0.000     9.303    u_Bit8_to_8421/mul_OBUF[7]_inst_i_464_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_334/CO[3]
                         net (fo=1, routed)           0.000     9.420    u_Bit8_to_8421/mul_OBUF[7]_inst_i_334_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.639 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_263/O[0]
                         net (fo=2, routed)           1.142    10.781    u_Bit8_to_8421/mul_OBUF[7]_inst_i_263_n_7
    SLICE_X56Y56         LUT3 (Prop_lut3_I2_O)        0.328    11.109 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_153/O
                         net (fo=2, routed)           1.083    12.192    u_Bit8_to_8421/mul_OBUF[7]_inst_i_153_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I3_O)        0.355    12.547 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_157/O
                         net (fo=1, routed)           0.000    12.547    u_Bit8_to_8421/mul_OBUF[7]_inst_i_157_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.060 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    13.060    u_Bit8_to_8421/mul_OBUF[7]_inst_i_82_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.279 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_79/O[0]
                         net (fo=2, routed)           0.798    14.078    u_Bit8_to_8421/mul_OBUF[7]_inst_i_79_n_7
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.323    14.401 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_40/O
                         net (fo=2, routed)           1.119    15.520    u_Bit8_to_8421/mul_OBUF[7]_inst_i_40_n_0
    SLICE_X57Y57         LUT4 (Prop_lut4_I3_O)        0.326    15.846 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_44/O
                         net (fo=1, routed)           0.000    15.846    u_Bit8_to_8421/mul_OBUF[7]_inst_i_44_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.396 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.396    u_Bit8_to_8421/mul_OBUF[7]_inst_i_23_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.619 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_415/O[0]
                         net (fo=3, routed)           1.066    17.684    u_Bit8_to_8421/mul_OBUF[7]_inst_i_415_n_7
    SLICE_X59Y57         LUT2 (Prop_lut2_I0_O)        0.299    17.983 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_558/O
                         net (fo=1, routed)           0.000    17.983    u_Bit8_to_8421/mul_OBUF[7]_inst_i_558_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.384 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_477/CO[3]
                         net (fo=1, routed)           0.000    18.384    u_Bit8_to_8421/mul_OBUF[7]_inst_i_477_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.498 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_398/CO[3]
                         net (fo=1, routed)           0.000    18.498    u_Bit8_to_8421/mul_OBUF[7]_inst_i_398_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.832 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_264/O[1]
                         net (fo=3, routed)           0.955    19.787    u_Bit8_to_8421/mul_OBUF[7]_inst_i_264_n_6
    SLICE_X58Y58         LUT4 (Prop_lut4_I2_O)        0.303    20.090 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_445/O
                         net (fo=1, routed)           0.000    20.090    u_Bit8_to_8421/mul_OBUF[7]_inst_i_445_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.640 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_305/CO[3]
                         net (fo=1, routed)           0.000    20.640    u_Bit8_to_8421/mul_OBUF[7]_inst_i_305_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.754 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000    20.754    u_Bit8_to_8421/mul_OBUF[7]_inst_i_213_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.868 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    20.868    u_Bit8_to_8421/mul_OBUF[7]_inst_i_105_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.982 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    20.982    u_Bit8_to_8421/mul_OBUF[7]_inst_i_61_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.096 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.096    u_Bit8_to_8421/mul_OBUF[7]_inst_i_32_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.253 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_22/CO[1]
                         net (fo=8, routed)           1.142    22.395    u_Bit8_to_8421/mul_OBUF[7]_inst_i_22_n_2
    SLICE_X60Y59         LUT5 (Prop_lut5_I1_O)        0.355    22.750 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_19/O
                         net (fo=1, routed)           0.817    23.567    u_Bit8_to_8421/data6[2]
    SLICE_X62Y59         LUT6 (Prop_lut6_I3_O)        0.328    23.895 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_6/O
                         net (fo=2, routed)           0.668    24.563    u_Bit8_to_8421/temp_reg[3]
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.124    24.687 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.601    26.288    u_ShowEightSeg7/result[1][0]
    SLICE_X65Y74         LUT5 (Prop_lut5_I2_O)        0.150    26.438 r  u_ShowEightSeg7/mul_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.908    28.346    mul_OBUF[1]
    B2                   OBUF (Prop_obuf_I_O)         3.765    32.111 r  mul_OBUF[1]_inst/O
                         net (fo=0)                   0.000    32.111    mul[1]
    B2                                                                r  mul[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_MULTU_4bit/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.865ns  (logic 13.933ns (43.724%)  route 17.932ns (56.276%))
  Logic Levels:           38  (CARRY4=23 FDRE=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE                         0.000     0.000 r  u_MULTU_4bit/temp_reg[7]/C
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_MULTU_4bit/temp_reg[7]/Q
                         net (fo=42, routed)          0.858     1.314    u_MULTU_4bit/Q[7]
    SLICE_X60Y55         LUT3 (Prop_lut3_I1_O)        0.124     1.438 r  u_MULTU_4bit/bcd0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.438    u_Bit8_to_8421/S[0]
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.951 r  u_Bit8_to_8421/bcd0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.951    u_Bit8_to_8421/bcd0__0_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.205 r  u_Bit8_to_8421/bcd0__0_carry__0/CO[0]
                         net (fo=35, routed)          1.047     3.252    u_MULTU_4bit/CO[0]
    SLICE_X61Y54         LUT3 (Prop_lut3_I1_O)        0.367     3.619 r  u_MULTU_4bit/bcd1__0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.619    u_Bit8_to_8421/mul_OBUF[7]_inst_i_314_0[2]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.020 r  u_Bit8_to_8421/bcd1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.020    u_Bit8_to_8421/bcd1__0_carry_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  u_Bit8_to_8421/bcd1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.134    u_Bit8_to_8421/bcd1__0_carry__0_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.468 r  u_Bit8_to_8421/bcd1__0_carry__1/O[1]
                         net (fo=39, routed)          3.176     7.644    u_Bit8_to_8421/bcd10_out[10]
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.303     7.947 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_161/O
                         net (fo=3, routed)           0.572     8.519    u_Bit8_to_8421/mul_OBUF[7]_inst_i_161_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.069 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.069    u_Bit8_to_8421/mul_OBUF[7]_inst_i_598_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.186 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_544/CO[3]
                         net (fo=1, routed)           0.000     9.186    u_Bit8_to_8421/mul_OBUF[7]_inst_i_544_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.303 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_464/CO[3]
                         net (fo=1, routed)           0.000     9.303    u_Bit8_to_8421/mul_OBUF[7]_inst_i_464_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_334/CO[3]
                         net (fo=1, routed)           0.000     9.420    u_Bit8_to_8421/mul_OBUF[7]_inst_i_334_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.639 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_263/O[0]
                         net (fo=2, routed)           1.142    10.781    u_Bit8_to_8421/mul_OBUF[7]_inst_i_263_n_7
    SLICE_X56Y56         LUT3 (Prop_lut3_I2_O)        0.328    11.109 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_153/O
                         net (fo=2, routed)           1.083    12.192    u_Bit8_to_8421/mul_OBUF[7]_inst_i_153_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I3_O)        0.355    12.547 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_157/O
                         net (fo=1, routed)           0.000    12.547    u_Bit8_to_8421/mul_OBUF[7]_inst_i_157_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.060 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    13.060    u_Bit8_to_8421/mul_OBUF[7]_inst_i_82_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.279 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_79/O[0]
                         net (fo=2, routed)           0.798    14.078    u_Bit8_to_8421/mul_OBUF[7]_inst_i_79_n_7
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.323    14.401 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_40/O
                         net (fo=2, routed)           1.119    15.520    u_Bit8_to_8421/mul_OBUF[7]_inst_i_40_n_0
    SLICE_X57Y57         LUT4 (Prop_lut4_I3_O)        0.326    15.846 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_44/O
                         net (fo=1, routed)           0.000    15.846    u_Bit8_to_8421/mul_OBUF[7]_inst_i_44_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.396 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.396    u_Bit8_to_8421/mul_OBUF[7]_inst_i_23_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.619 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_415/O[0]
                         net (fo=3, routed)           1.066    17.684    u_Bit8_to_8421/mul_OBUF[7]_inst_i_415_n_7
    SLICE_X59Y57         LUT2 (Prop_lut2_I0_O)        0.299    17.983 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_558/O
                         net (fo=1, routed)           0.000    17.983    u_Bit8_to_8421/mul_OBUF[7]_inst_i_558_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.384 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_477/CO[3]
                         net (fo=1, routed)           0.000    18.384    u_Bit8_to_8421/mul_OBUF[7]_inst_i_477_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.498 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_398/CO[3]
                         net (fo=1, routed)           0.000    18.498    u_Bit8_to_8421/mul_OBUF[7]_inst_i_398_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.832 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_264/O[1]
                         net (fo=3, routed)           0.955    19.787    u_Bit8_to_8421/mul_OBUF[7]_inst_i_264_n_6
    SLICE_X58Y58         LUT4 (Prop_lut4_I2_O)        0.303    20.090 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_445/O
                         net (fo=1, routed)           0.000    20.090    u_Bit8_to_8421/mul_OBUF[7]_inst_i_445_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.640 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_305/CO[3]
                         net (fo=1, routed)           0.000    20.640    u_Bit8_to_8421/mul_OBUF[7]_inst_i_305_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.754 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000    20.754    u_Bit8_to_8421/mul_OBUF[7]_inst_i_213_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.868 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    20.868    u_Bit8_to_8421/mul_OBUF[7]_inst_i_105_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.982 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    20.982    u_Bit8_to_8421/mul_OBUF[7]_inst_i_61_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.096 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.096    u_Bit8_to_8421/mul_OBUF[7]_inst_i_32_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.253 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_22/CO[1]
                         net (fo=8, routed)           1.142    22.395    u_Bit8_to_8421/mul_OBUF[7]_inst_i_22_n_2
    SLICE_X60Y59         LUT5 (Prop_lut5_I1_O)        0.355    22.750 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_19/O
                         net (fo=1, routed)           0.817    23.567    u_Bit8_to_8421/data6[2]
    SLICE_X62Y59         LUT6 (Prop_lut6_I3_O)        0.328    23.895 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_6/O
                         net (fo=2, routed)           0.668    24.563    u_Bit8_to_8421/temp_reg[3]
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.124    24.687 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.601    26.288    u_ShowEightSeg7/result[1][0]
    SLICE_X65Y74         LUT5 (Prop_lut5_I2_O)        0.124    26.412 r  u_ShowEightSeg7/mul_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.889    28.300    mul_OBUF[2]
    B3                   OBUF (Prop_obuf_I_O)         3.565    31.865 r  mul_OBUF[2]_inst/O
                         net (fo=0)                   0.000    31.865    mul[2]
    B3                                                                r  mul[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_MULTU_4bit/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mul[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.861ns  (logic 13.927ns (43.712%)  route 17.934ns (56.288%))
  Logic Levels:           38  (CARRY4=23 FDRE=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE                         0.000     0.000 r  u_MULTU_4bit/temp_reg[7]/C
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_MULTU_4bit/temp_reg[7]/Q
                         net (fo=42, routed)          0.858     1.314    u_MULTU_4bit/Q[7]
    SLICE_X60Y55         LUT3 (Prop_lut3_I1_O)        0.124     1.438 r  u_MULTU_4bit/bcd0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.438    u_Bit8_to_8421/S[0]
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.951 r  u_Bit8_to_8421/bcd0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.951    u_Bit8_to_8421/bcd0__0_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.205 r  u_Bit8_to_8421/bcd0__0_carry__0/CO[0]
                         net (fo=35, routed)          1.047     3.252    u_MULTU_4bit/CO[0]
    SLICE_X61Y54         LUT3 (Prop_lut3_I1_O)        0.367     3.619 r  u_MULTU_4bit/bcd1__0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.619    u_Bit8_to_8421/mul_OBUF[7]_inst_i_314_0[2]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.020 r  u_Bit8_to_8421/bcd1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.020    u_Bit8_to_8421/bcd1__0_carry_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  u_Bit8_to_8421/bcd1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.134    u_Bit8_to_8421/bcd1__0_carry__0_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.468 r  u_Bit8_to_8421/bcd1__0_carry__1/O[1]
                         net (fo=39, routed)          3.176     7.644    u_Bit8_to_8421/bcd10_out[10]
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.303     7.947 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_161/O
                         net (fo=3, routed)           0.572     8.519    u_Bit8_to_8421/mul_OBUF[7]_inst_i_161_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.069 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.069    u_Bit8_to_8421/mul_OBUF[7]_inst_i_598_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.186 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_544/CO[3]
                         net (fo=1, routed)           0.000     9.186    u_Bit8_to_8421/mul_OBUF[7]_inst_i_544_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.303 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_464/CO[3]
                         net (fo=1, routed)           0.000     9.303    u_Bit8_to_8421/mul_OBUF[7]_inst_i_464_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_334/CO[3]
                         net (fo=1, routed)           0.000     9.420    u_Bit8_to_8421/mul_OBUF[7]_inst_i_334_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.639 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_263/O[0]
                         net (fo=2, routed)           1.142    10.781    u_Bit8_to_8421/mul_OBUF[7]_inst_i_263_n_7
    SLICE_X56Y56         LUT3 (Prop_lut3_I2_O)        0.328    11.109 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_153/O
                         net (fo=2, routed)           1.083    12.192    u_Bit8_to_8421/mul_OBUF[7]_inst_i_153_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I3_O)        0.355    12.547 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_157/O
                         net (fo=1, routed)           0.000    12.547    u_Bit8_to_8421/mul_OBUF[7]_inst_i_157_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.060 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    13.060    u_Bit8_to_8421/mul_OBUF[7]_inst_i_82_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.279 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_79/O[0]
                         net (fo=2, routed)           0.798    14.078    u_Bit8_to_8421/mul_OBUF[7]_inst_i_79_n_7
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.323    14.401 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_40/O
                         net (fo=2, routed)           1.119    15.520    u_Bit8_to_8421/mul_OBUF[7]_inst_i_40_n_0
    SLICE_X57Y57         LUT4 (Prop_lut4_I3_O)        0.326    15.846 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_44/O
                         net (fo=1, routed)           0.000    15.846    u_Bit8_to_8421/mul_OBUF[7]_inst_i_44_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.396 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.396    u_Bit8_to_8421/mul_OBUF[7]_inst_i_23_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.619 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_415/O[0]
                         net (fo=3, routed)           1.066    17.684    u_Bit8_to_8421/mul_OBUF[7]_inst_i_415_n_7
    SLICE_X59Y57         LUT2 (Prop_lut2_I0_O)        0.299    17.983 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_558/O
                         net (fo=1, routed)           0.000    17.983    u_Bit8_to_8421/mul_OBUF[7]_inst_i_558_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.384 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_477/CO[3]
                         net (fo=1, routed)           0.000    18.384    u_Bit8_to_8421/mul_OBUF[7]_inst_i_477_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.498 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_398/CO[3]
                         net (fo=1, routed)           0.000    18.498    u_Bit8_to_8421/mul_OBUF[7]_inst_i_398_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.832 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_264/O[1]
                         net (fo=3, routed)           0.955    19.787    u_Bit8_to_8421/mul_OBUF[7]_inst_i_264_n_6
    SLICE_X58Y58         LUT4 (Prop_lut4_I2_O)        0.303    20.090 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_445/O
                         net (fo=1, routed)           0.000    20.090    u_Bit8_to_8421/mul_OBUF[7]_inst_i_445_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.640 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_305/CO[3]
                         net (fo=1, routed)           0.000    20.640    u_Bit8_to_8421/mul_OBUF[7]_inst_i_305_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.754 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000    20.754    u_Bit8_to_8421/mul_OBUF[7]_inst_i_213_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.868 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    20.868    u_Bit8_to_8421/mul_OBUF[7]_inst_i_105_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.982 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    20.982    u_Bit8_to_8421/mul_OBUF[7]_inst_i_61_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.096 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.096    u_Bit8_to_8421/mul_OBUF[7]_inst_i_32_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.253 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_22/CO[1]
                         net (fo=8, routed)           1.142    22.395    u_Bit8_to_8421/mul_OBUF[7]_inst_i_22_n_2
    SLICE_X60Y59         LUT5 (Prop_lut5_I1_O)        0.355    22.750 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_19/O
                         net (fo=1, routed)           0.817    23.567    u_Bit8_to_8421/data6[2]
    SLICE_X62Y59         LUT6 (Prop_lut6_I3_O)        0.328    23.895 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_6/O
                         net (fo=2, routed)           0.668    24.563    u_Bit8_to_8421/temp_reg[3]
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.124    24.687 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.599    26.286    u_ShowEightSeg7/result[1][0]
    SLICE_X65Y74         LUT5 (Prop_lut5_I2_O)        0.124    26.410 r  u_ShowEightSeg7/mul_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.892    28.302    mul_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         3.559    31.861 r  mul_OBUF[4]_inst/O
                         net (fo=0)                   0.000    31.861    mul[4]
    B1                                                                r  mul[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_MULTU_4bit/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.805ns  (logic 14.147ns (44.481%)  route 17.658ns (55.519%))
  Logic Levels:           38  (CARRY4=23 FDRE=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE                         0.000     0.000 r  u_MULTU_4bit/temp_reg[7]/C
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_MULTU_4bit/temp_reg[7]/Q
                         net (fo=42, routed)          0.858     1.314    u_MULTU_4bit/Q[7]
    SLICE_X60Y55         LUT3 (Prop_lut3_I1_O)        0.124     1.438 r  u_MULTU_4bit/bcd0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.438    u_Bit8_to_8421/S[0]
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.951 r  u_Bit8_to_8421/bcd0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.951    u_Bit8_to_8421/bcd0__0_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.205 r  u_Bit8_to_8421/bcd0__0_carry__0/CO[0]
                         net (fo=35, routed)          1.047     3.252    u_MULTU_4bit/CO[0]
    SLICE_X61Y54         LUT3 (Prop_lut3_I1_O)        0.367     3.619 r  u_MULTU_4bit/bcd1__0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.619    u_Bit8_to_8421/mul_OBUF[7]_inst_i_314_0[2]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.020 r  u_Bit8_to_8421/bcd1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.020    u_Bit8_to_8421/bcd1__0_carry_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  u_Bit8_to_8421/bcd1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.134    u_Bit8_to_8421/bcd1__0_carry__0_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.468 r  u_Bit8_to_8421/bcd1__0_carry__1/O[1]
                         net (fo=39, routed)          3.176     7.644    u_Bit8_to_8421/bcd10_out[10]
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.303     7.947 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_161/O
                         net (fo=3, routed)           0.572     8.519    u_Bit8_to_8421/mul_OBUF[7]_inst_i_161_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.069 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.069    u_Bit8_to_8421/mul_OBUF[7]_inst_i_598_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.186 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_544/CO[3]
                         net (fo=1, routed)           0.000     9.186    u_Bit8_to_8421/mul_OBUF[7]_inst_i_544_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.303 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_464/CO[3]
                         net (fo=1, routed)           0.000     9.303    u_Bit8_to_8421/mul_OBUF[7]_inst_i_464_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_334/CO[3]
                         net (fo=1, routed)           0.000     9.420    u_Bit8_to_8421/mul_OBUF[7]_inst_i_334_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.639 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_263/O[0]
                         net (fo=2, routed)           1.142    10.781    u_Bit8_to_8421/mul_OBUF[7]_inst_i_263_n_7
    SLICE_X56Y56         LUT3 (Prop_lut3_I2_O)        0.328    11.109 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_153/O
                         net (fo=2, routed)           1.083    12.192    u_Bit8_to_8421/mul_OBUF[7]_inst_i_153_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I3_O)        0.355    12.547 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_157/O
                         net (fo=1, routed)           0.000    12.547    u_Bit8_to_8421/mul_OBUF[7]_inst_i_157_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.060 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    13.060    u_Bit8_to_8421/mul_OBUF[7]_inst_i_82_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.279 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_79/O[0]
                         net (fo=2, routed)           0.798    14.078    u_Bit8_to_8421/mul_OBUF[7]_inst_i_79_n_7
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.323    14.401 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_40/O
                         net (fo=2, routed)           1.119    15.520    u_Bit8_to_8421/mul_OBUF[7]_inst_i_40_n_0
    SLICE_X57Y57         LUT4 (Prop_lut4_I3_O)        0.326    15.846 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_44/O
                         net (fo=1, routed)           0.000    15.846    u_Bit8_to_8421/mul_OBUF[7]_inst_i_44_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.396 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.396    u_Bit8_to_8421/mul_OBUF[7]_inst_i_23_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.619 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_415/O[0]
                         net (fo=3, routed)           1.066    17.684    u_Bit8_to_8421/mul_OBUF[7]_inst_i_415_n_7
    SLICE_X59Y57         LUT2 (Prop_lut2_I0_O)        0.299    17.983 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_558/O
                         net (fo=1, routed)           0.000    17.983    u_Bit8_to_8421/mul_OBUF[7]_inst_i_558_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.384 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_477/CO[3]
                         net (fo=1, routed)           0.000    18.384    u_Bit8_to_8421/mul_OBUF[7]_inst_i_477_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.498 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_398/CO[3]
                         net (fo=1, routed)           0.000    18.498    u_Bit8_to_8421/mul_OBUF[7]_inst_i_398_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.832 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_264/O[1]
                         net (fo=3, routed)           0.955    19.787    u_Bit8_to_8421/mul_OBUF[7]_inst_i_264_n_6
    SLICE_X58Y58         LUT4 (Prop_lut4_I2_O)        0.303    20.090 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_445/O
                         net (fo=1, routed)           0.000    20.090    u_Bit8_to_8421/mul_OBUF[7]_inst_i_445_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.640 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_305/CO[3]
                         net (fo=1, routed)           0.000    20.640    u_Bit8_to_8421/mul_OBUF[7]_inst_i_305_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.754 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000    20.754    u_Bit8_to_8421/mul_OBUF[7]_inst_i_213_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.868 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    20.868    u_Bit8_to_8421/mul_OBUF[7]_inst_i_105_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.982 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    20.982    u_Bit8_to_8421/mul_OBUF[7]_inst_i_61_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.096 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.096    u_Bit8_to_8421/mul_OBUF[7]_inst_i_32_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.253 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_22/CO[1]
                         net (fo=8, routed)           1.142    22.395    u_Bit8_to_8421/mul_OBUF[7]_inst_i_22_n_2
    SLICE_X60Y59         LUT5 (Prop_lut5_I1_O)        0.355    22.750 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_19/O
                         net (fo=1, routed)           0.817    23.567    u_Bit8_to_8421/data6[2]
    SLICE_X62Y59         LUT6 (Prop_lut6_I3_O)        0.328    23.895 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_6/O
                         net (fo=2, routed)           0.668    24.563    u_Bit8_to_8421/temp_reg[3]
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.124    24.687 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.462    26.149    u_ShowEightSeg7/result[1][0]
    SLICE_X65Y74         LUT5 (Prop_lut5_I1_O)        0.149    26.298 r  u_ShowEightSeg7/result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.753    28.051    result_OBUF[7]
    D4                   OBUF (Prop_obuf_I_O)         3.754    31.805 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000    31.805    result[7]
    D4                                                                r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_MULTU_4bit/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.611ns  (logic 14.154ns (44.776%)  route 17.457ns (55.224%))
  Logic Levels:           38  (CARRY4=23 FDRE=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE                         0.000     0.000 r  u_MULTU_4bit/temp_reg[7]/C
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_MULTU_4bit/temp_reg[7]/Q
                         net (fo=42, routed)          0.858     1.314    u_MULTU_4bit/Q[7]
    SLICE_X60Y55         LUT3 (Prop_lut3_I1_O)        0.124     1.438 r  u_MULTU_4bit/bcd0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.438    u_Bit8_to_8421/S[0]
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.951 r  u_Bit8_to_8421/bcd0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.951    u_Bit8_to_8421/bcd0__0_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.205 r  u_Bit8_to_8421/bcd0__0_carry__0/CO[0]
                         net (fo=35, routed)          1.047     3.252    u_MULTU_4bit/CO[0]
    SLICE_X61Y54         LUT3 (Prop_lut3_I1_O)        0.367     3.619 r  u_MULTU_4bit/bcd1__0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.619    u_Bit8_to_8421/mul_OBUF[7]_inst_i_314_0[2]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.020 r  u_Bit8_to_8421/bcd1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.020    u_Bit8_to_8421/bcd1__0_carry_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  u_Bit8_to_8421/bcd1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.134    u_Bit8_to_8421/bcd1__0_carry__0_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.468 r  u_Bit8_to_8421/bcd1__0_carry__1/O[1]
                         net (fo=39, routed)          3.176     7.644    u_Bit8_to_8421/bcd10_out[10]
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.303     7.947 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_161/O
                         net (fo=3, routed)           0.572     8.519    u_Bit8_to_8421/mul_OBUF[7]_inst_i_161_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.069 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.069    u_Bit8_to_8421/mul_OBUF[7]_inst_i_598_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.186 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_544/CO[3]
                         net (fo=1, routed)           0.000     9.186    u_Bit8_to_8421/mul_OBUF[7]_inst_i_544_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.303 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_464/CO[3]
                         net (fo=1, routed)           0.000     9.303    u_Bit8_to_8421/mul_OBUF[7]_inst_i_464_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_334/CO[3]
                         net (fo=1, routed)           0.000     9.420    u_Bit8_to_8421/mul_OBUF[7]_inst_i_334_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.639 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_263/O[0]
                         net (fo=2, routed)           1.142    10.781    u_Bit8_to_8421/mul_OBUF[7]_inst_i_263_n_7
    SLICE_X56Y56         LUT3 (Prop_lut3_I2_O)        0.328    11.109 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_153/O
                         net (fo=2, routed)           1.083    12.192    u_Bit8_to_8421/mul_OBUF[7]_inst_i_153_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I3_O)        0.355    12.547 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_157/O
                         net (fo=1, routed)           0.000    12.547    u_Bit8_to_8421/mul_OBUF[7]_inst_i_157_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.060 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    13.060    u_Bit8_to_8421/mul_OBUF[7]_inst_i_82_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.279 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_79/O[0]
                         net (fo=2, routed)           0.798    14.078    u_Bit8_to_8421/mul_OBUF[7]_inst_i_79_n_7
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.323    14.401 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_40/O
                         net (fo=2, routed)           1.119    15.520    u_Bit8_to_8421/mul_OBUF[7]_inst_i_40_n_0
    SLICE_X57Y57         LUT4 (Prop_lut4_I3_O)        0.326    15.846 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_44/O
                         net (fo=1, routed)           0.000    15.846    u_Bit8_to_8421/mul_OBUF[7]_inst_i_44_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.396 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.396    u_Bit8_to_8421/mul_OBUF[7]_inst_i_23_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.619 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_415/O[0]
                         net (fo=3, routed)           1.066    17.684    u_Bit8_to_8421/mul_OBUF[7]_inst_i_415_n_7
    SLICE_X59Y57         LUT2 (Prop_lut2_I0_O)        0.299    17.983 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_558/O
                         net (fo=1, routed)           0.000    17.983    u_Bit8_to_8421/mul_OBUF[7]_inst_i_558_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.384 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_477/CO[3]
                         net (fo=1, routed)           0.000    18.384    u_Bit8_to_8421/mul_OBUF[7]_inst_i_477_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.498 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_398/CO[3]
                         net (fo=1, routed)           0.000    18.498    u_Bit8_to_8421/mul_OBUF[7]_inst_i_398_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.832 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_264/O[1]
                         net (fo=3, routed)           0.955    19.787    u_Bit8_to_8421/mul_OBUF[7]_inst_i_264_n_6
    SLICE_X58Y58         LUT4 (Prop_lut4_I2_O)        0.303    20.090 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_445/O
                         net (fo=1, routed)           0.000    20.090    u_Bit8_to_8421/mul_OBUF[7]_inst_i_445_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.640 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_305/CO[3]
                         net (fo=1, routed)           0.000    20.640    u_Bit8_to_8421/mul_OBUF[7]_inst_i_305_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.754 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000    20.754    u_Bit8_to_8421/mul_OBUF[7]_inst_i_213_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.868 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    20.868    u_Bit8_to_8421/mul_OBUF[7]_inst_i_105_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.982 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    20.982    u_Bit8_to_8421/mul_OBUF[7]_inst_i_61_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.096 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.096    u_Bit8_to_8421/mul_OBUF[7]_inst_i_32_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.253 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_22/CO[1]
                         net (fo=8, routed)           1.142    22.395    u_Bit8_to_8421/mul_OBUF[7]_inst_i_22_n_2
    SLICE_X60Y59         LUT5 (Prop_lut5_I1_O)        0.355    22.750 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_19/O
                         net (fo=1, routed)           0.817    23.567    u_Bit8_to_8421/data6[2]
    SLICE_X62Y59         LUT6 (Prop_lut6_I3_O)        0.328    23.895 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_6/O
                         net (fo=2, routed)           0.668    24.563    u_Bit8_to_8421/temp_reg[3]
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.124    24.687 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.340    26.027    u_ShowEightSeg7/result[1][0]
    SLICE_X65Y71         LUT5 (Prop_lut5_I2_O)        0.152    26.179 r  u_ShowEightSeg7/result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674    27.853    result_OBUF[2]
    E2                   OBUF (Prop_obuf_I_O)         3.758    31.611 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    31.611    result[2]
    E2                                                                r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_MULTU_4bit/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.569ns  (logic 14.144ns (44.805%)  route 17.424ns (55.195%))
  Logic Levels:           38  (CARRY4=23 FDRE=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE                         0.000     0.000 r  u_MULTU_4bit/temp_reg[7]/C
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_MULTU_4bit/temp_reg[7]/Q
                         net (fo=42, routed)          0.858     1.314    u_MULTU_4bit/Q[7]
    SLICE_X60Y55         LUT3 (Prop_lut3_I1_O)        0.124     1.438 r  u_MULTU_4bit/bcd0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.438    u_Bit8_to_8421/S[0]
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.951 r  u_Bit8_to_8421/bcd0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.951    u_Bit8_to_8421/bcd0__0_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.205 r  u_Bit8_to_8421/bcd0__0_carry__0/CO[0]
                         net (fo=35, routed)          1.047     3.252    u_MULTU_4bit/CO[0]
    SLICE_X61Y54         LUT3 (Prop_lut3_I1_O)        0.367     3.619 r  u_MULTU_4bit/bcd1__0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.619    u_Bit8_to_8421/mul_OBUF[7]_inst_i_314_0[2]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.020 r  u_Bit8_to_8421/bcd1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.020    u_Bit8_to_8421/bcd1__0_carry_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  u_Bit8_to_8421/bcd1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.134    u_Bit8_to_8421/bcd1__0_carry__0_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.468 r  u_Bit8_to_8421/bcd1__0_carry__1/O[1]
                         net (fo=39, routed)          3.176     7.644    u_Bit8_to_8421/bcd10_out[10]
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.303     7.947 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_161/O
                         net (fo=3, routed)           0.572     8.519    u_Bit8_to_8421/mul_OBUF[7]_inst_i_161_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.069 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.069    u_Bit8_to_8421/mul_OBUF[7]_inst_i_598_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.186 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_544/CO[3]
                         net (fo=1, routed)           0.000     9.186    u_Bit8_to_8421/mul_OBUF[7]_inst_i_544_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.303 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_464/CO[3]
                         net (fo=1, routed)           0.000     9.303    u_Bit8_to_8421/mul_OBUF[7]_inst_i_464_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_334/CO[3]
                         net (fo=1, routed)           0.000     9.420    u_Bit8_to_8421/mul_OBUF[7]_inst_i_334_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.639 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_263/O[0]
                         net (fo=2, routed)           1.142    10.781    u_Bit8_to_8421/mul_OBUF[7]_inst_i_263_n_7
    SLICE_X56Y56         LUT3 (Prop_lut3_I2_O)        0.328    11.109 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_153/O
                         net (fo=2, routed)           1.083    12.192    u_Bit8_to_8421/mul_OBUF[7]_inst_i_153_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I3_O)        0.355    12.547 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_157/O
                         net (fo=1, routed)           0.000    12.547    u_Bit8_to_8421/mul_OBUF[7]_inst_i_157_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.060 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    13.060    u_Bit8_to_8421/mul_OBUF[7]_inst_i_82_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.279 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_79/O[0]
                         net (fo=2, routed)           0.798    14.078    u_Bit8_to_8421/mul_OBUF[7]_inst_i_79_n_7
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.323    14.401 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_40/O
                         net (fo=2, routed)           1.119    15.520    u_Bit8_to_8421/mul_OBUF[7]_inst_i_40_n_0
    SLICE_X57Y57         LUT4 (Prop_lut4_I3_O)        0.326    15.846 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_44/O
                         net (fo=1, routed)           0.000    15.846    u_Bit8_to_8421/mul_OBUF[7]_inst_i_44_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.396 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.396    u_Bit8_to_8421/mul_OBUF[7]_inst_i_23_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.619 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_415/O[0]
                         net (fo=3, routed)           1.066    17.684    u_Bit8_to_8421/mul_OBUF[7]_inst_i_415_n_7
    SLICE_X59Y57         LUT2 (Prop_lut2_I0_O)        0.299    17.983 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_558/O
                         net (fo=1, routed)           0.000    17.983    u_Bit8_to_8421/mul_OBUF[7]_inst_i_558_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.384 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_477/CO[3]
                         net (fo=1, routed)           0.000    18.384    u_Bit8_to_8421/mul_OBUF[7]_inst_i_477_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.498 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_398/CO[3]
                         net (fo=1, routed)           0.000    18.498    u_Bit8_to_8421/mul_OBUF[7]_inst_i_398_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.832 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_264/O[1]
                         net (fo=3, routed)           0.955    19.787    u_Bit8_to_8421/mul_OBUF[7]_inst_i_264_n_6
    SLICE_X58Y58         LUT4 (Prop_lut4_I2_O)        0.303    20.090 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_445/O
                         net (fo=1, routed)           0.000    20.090    u_Bit8_to_8421/mul_OBUF[7]_inst_i_445_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.640 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_305/CO[3]
                         net (fo=1, routed)           0.000    20.640    u_Bit8_to_8421/mul_OBUF[7]_inst_i_305_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.754 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000    20.754    u_Bit8_to_8421/mul_OBUF[7]_inst_i_213_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.868 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    20.868    u_Bit8_to_8421/mul_OBUF[7]_inst_i_105_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.982 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    20.982    u_Bit8_to_8421/mul_OBUF[7]_inst_i_61_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.096 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.096    u_Bit8_to_8421/mul_OBUF[7]_inst_i_32_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.253 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_22/CO[1]
                         net (fo=8, routed)           1.142    22.395    u_Bit8_to_8421/mul_OBUF[7]_inst_i_22_n_2
    SLICE_X60Y59         LUT5 (Prop_lut5_I1_O)        0.355    22.750 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_19/O
                         net (fo=1, routed)           0.817    23.567    u_Bit8_to_8421/data6[2]
    SLICE_X62Y59         LUT6 (Prop_lut6_I3_O)        0.328    23.895 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_6/O
                         net (fo=2, routed)           0.733    24.628    u_ShowEightSeg7/result_OBUF[3]_inst_i_1_1
    SLICE_X64Y60         LUT6 (Prop_lut6_I4_O)        0.124    24.752 r  u_ShowEightSeg7/result_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           1.210    25.962    u_ShowEightSeg7/result_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y74         LUT5 (Prop_lut5_I0_O)        0.154    26.116 r  u_ShowEightSeg7/result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.706    27.822    result_OBUF[5]
    D3                   OBUF (Prop_obuf_I_O)         3.746    31.569 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000    31.569    result[5]
    D3                                                                r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_MULTU_4bit/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.467ns  (logic 13.903ns (44.183%)  route 17.564ns (55.817%))
  Logic Levels:           38  (CARRY4=23 FDRE=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE                         0.000     0.000 r  u_MULTU_4bit/temp_reg[7]/C
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_MULTU_4bit/temp_reg[7]/Q
                         net (fo=42, routed)          0.858     1.314    u_MULTU_4bit/Q[7]
    SLICE_X60Y55         LUT3 (Prop_lut3_I1_O)        0.124     1.438 r  u_MULTU_4bit/bcd0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.438    u_Bit8_to_8421/S[0]
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.951 r  u_Bit8_to_8421/bcd0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.951    u_Bit8_to_8421/bcd0__0_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.205 r  u_Bit8_to_8421/bcd0__0_carry__0/CO[0]
                         net (fo=35, routed)          1.047     3.252    u_MULTU_4bit/CO[0]
    SLICE_X61Y54         LUT3 (Prop_lut3_I1_O)        0.367     3.619 r  u_MULTU_4bit/bcd1__0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.619    u_Bit8_to_8421/mul_OBUF[7]_inst_i_314_0[2]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.020 r  u_Bit8_to_8421/bcd1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.020    u_Bit8_to_8421/bcd1__0_carry_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  u_Bit8_to_8421/bcd1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.134    u_Bit8_to_8421/bcd1__0_carry__0_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.468 r  u_Bit8_to_8421/bcd1__0_carry__1/O[1]
                         net (fo=39, routed)          3.176     7.644    u_Bit8_to_8421/bcd10_out[10]
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.303     7.947 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_161/O
                         net (fo=3, routed)           0.572     8.519    u_Bit8_to_8421/mul_OBUF[7]_inst_i_161_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.069 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.069    u_Bit8_to_8421/mul_OBUF[7]_inst_i_598_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.186 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_544/CO[3]
                         net (fo=1, routed)           0.000     9.186    u_Bit8_to_8421/mul_OBUF[7]_inst_i_544_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.303 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_464/CO[3]
                         net (fo=1, routed)           0.000     9.303    u_Bit8_to_8421/mul_OBUF[7]_inst_i_464_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_334/CO[3]
                         net (fo=1, routed)           0.000     9.420    u_Bit8_to_8421/mul_OBUF[7]_inst_i_334_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.639 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_263/O[0]
                         net (fo=2, routed)           1.142    10.781    u_Bit8_to_8421/mul_OBUF[7]_inst_i_263_n_7
    SLICE_X56Y56         LUT3 (Prop_lut3_I2_O)        0.328    11.109 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_153/O
                         net (fo=2, routed)           1.083    12.192    u_Bit8_to_8421/mul_OBUF[7]_inst_i_153_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I3_O)        0.355    12.547 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_157/O
                         net (fo=1, routed)           0.000    12.547    u_Bit8_to_8421/mul_OBUF[7]_inst_i_157_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.060 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    13.060    u_Bit8_to_8421/mul_OBUF[7]_inst_i_82_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.279 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_79/O[0]
                         net (fo=2, routed)           0.798    14.078    u_Bit8_to_8421/mul_OBUF[7]_inst_i_79_n_7
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.323    14.401 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_40/O
                         net (fo=2, routed)           1.119    15.520    u_Bit8_to_8421/mul_OBUF[7]_inst_i_40_n_0
    SLICE_X57Y57         LUT4 (Prop_lut4_I3_O)        0.326    15.846 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_44/O
                         net (fo=1, routed)           0.000    15.846    u_Bit8_to_8421/mul_OBUF[7]_inst_i_44_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.396 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.396    u_Bit8_to_8421/mul_OBUF[7]_inst_i_23_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.619 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_415/O[0]
                         net (fo=3, routed)           1.066    17.684    u_Bit8_to_8421/mul_OBUF[7]_inst_i_415_n_7
    SLICE_X59Y57         LUT2 (Prop_lut2_I0_O)        0.299    17.983 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_558/O
                         net (fo=1, routed)           0.000    17.983    u_Bit8_to_8421/mul_OBUF[7]_inst_i_558_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.384 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_477/CO[3]
                         net (fo=1, routed)           0.000    18.384    u_Bit8_to_8421/mul_OBUF[7]_inst_i_477_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.498 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_398/CO[3]
                         net (fo=1, routed)           0.000    18.498    u_Bit8_to_8421/mul_OBUF[7]_inst_i_398_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.832 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_264/O[1]
                         net (fo=3, routed)           0.955    19.787    u_Bit8_to_8421/mul_OBUF[7]_inst_i_264_n_6
    SLICE_X58Y58         LUT4 (Prop_lut4_I2_O)        0.303    20.090 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_445/O
                         net (fo=1, routed)           0.000    20.090    u_Bit8_to_8421/mul_OBUF[7]_inst_i_445_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.640 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_305/CO[3]
                         net (fo=1, routed)           0.000    20.640    u_Bit8_to_8421/mul_OBUF[7]_inst_i_305_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.754 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000    20.754    u_Bit8_to_8421/mul_OBUF[7]_inst_i_213_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.868 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    20.868    u_Bit8_to_8421/mul_OBUF[7]_inst_i_105_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.982 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    20.982    u_Bit8_to_8421/mul_OBUF[7]_inst_i_61_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.096 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.096    u_Bit8_to_8421/mul_OBUF[7]_inst_i_32_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.253 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_22/CO[1]
                         net (fo=8, routed)           1.142    22.395    u_Bit8_to_8421/mul_OBUF[7]_inst_i_22_n_2
    SLICE_X60Y59         LUT5 (Prop_lut5_I1_O)        0.355    22.750 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_19/O
                         net (fo=1, routed)           0.817    23.567    u_Bit8_to_8421/data6[2]
    SLICE_X62Y59         LUT6 (Prop_lut6_I3_O)        0.328    23.895 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_6/O
                         net (fo=2, routed)           0.668    24.563    u_Bit8_to_8421/temp_reg[3]
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.124    24.687 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.462    26.149    u_ShowEightSeg7/result[1][0]
    SLICE_X65Y74         LUT5 (Prop_lut5_I2_O)        0.124    26.273 r  u_ShowEightSeg7/result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.659    27.932    result_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         3.535    31.467 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    31.467    result[4]
    F4                                                                r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_MULTU_4bit/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.370ns  (logic 13.923ns (44.382%)  route 17.447ns (55.618%))
  Logic Levels:           38  (CARRY4=23 FDRE=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE                         0.000     0.000 r  u_MULTU_4bit/temp_reg[7]/C
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_MULTU_4bit/temp_reg[7]/Q
                         net (fo=42, routed)          0.858     1.314    u_MULTU_4bit/Q[7]
    SLICE_X60Y55         LUT3 (Prop_lut3_I1_O)        0.124     1.438 r  u_MULTU_4bit/bcd0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.438    u_Bit8_to_8421/S[0]
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.951 r  u_Bit8_to_8421/bcd0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.951    u_Bit8_to_8421/bcd0__0_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.205 r  u_Bit8_to_8421/bcd0__0_carry__0/CO[0]
                         net (fo=35, routed)          1.047     3.252    u_MULTU_4bit/CO[0]
    SLICE_X61Y54         LUT3 (Prop_lut3_I1_O)        0.367     3.619 r  u_MULTU_4bit/bcd1__0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.619    u_Bit8_to_8421/mul_OBUF[7]_inst_i_314_0[2]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.020 r  u_Bit8_to_8421/bcd1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.020    u_Bit8_to_8421/bcd1__0_carry_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  u_Bit8_to_8421/bcd1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.134    u_Bit8_to_8421/bcd1__0_carry__0_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.468 r  u_Bit8_to_8421/bcd1__0_carry__1/O[1]
                         net (fo=39, routed)          3.176     7.644    u_Bit8_to_8421/bcd10_out[10]
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.303     7.947 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_161/O
                         net (fo=3, routed)           0.572     8.519    u_Bit8_to_8421/mul_OBUF[7]_inst_i_161_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.069 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.069    u_Bit8_to_8421/mul_OBUF[7]_inst_i_598_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.186 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_544/CO[3]
                         net (fo=1, routed)           0.000     9.186    u_Bit8_to_8421/mul_OBUF[7]_inst_i_544_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.303 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_464/CO[3]
                         net (fo=1, routed)           0.000     9.303    u_Bit8_to_8421/mul_OBUF[7]_inst_i_464_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_334/CO[3]
                         net (fo=1, routed)           0.000     9.420    u_Bit8_to_8421/mul_OBUF[7]_inst_i_334_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.639 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_263/O[0]
                         net (fo=2, routed)           1.142    10.781    u_Bit8_to_8421/mul_OBUF[7]_inst_i_263_n_7
    SLICE_X56Y56         LUT3 (Prop_lut3_I2_O)        0.328    11.109 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_153/O
                         net (fo=2, routed)           1.083    12.192    u_Bit8_to_8421/mul_OBUF[7]_inst_i_153_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I3_O)        0.355    12.547 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_157/O
                         net (fo=1, routed)           0.000    12.547    u_Bit8_to_8421/mul_OBUF[7]_inst_i_157_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.060 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    13.060    u_Bit8_to_8421/mul_OBUF[7]_inst_i_82_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.279 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_79/O[0]
                         net (fo=2, routed)           0.798    14.078    u_Bit8_to_8421/mul_OBUF[7]_inst_i_79_n_7
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.323    14.401 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_40/O
                         net (fo=2, routed)           1.119    15.520    u_Bit8_to_8421/mul_OBUF[7]_inst_i_40_n_0
    SLICE_X57Y57         LUT4 (Prop_lut4_I3_O)        0.326    15.846 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_44/O
                         net (fo=1, routed)           0.000    15.846    u_Bit8_to_8421/mul_OBUF[7]_inst_i_44_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.396 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.396    u_Bit8_to_8421/mul_OBUF[7]_inst_i_23_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.619 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_415/O[0]
                         net (fo=3, routed)           1.066    17.684    u_Bit8_to_8421/mul_OBUF[7]_inst_i_415_n_7
    SLICE_X59Y57         LUT2 (Prop_lut2_I0_O)        0.299    17.983 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_558/O
                         net (fo=1, routed)           0.000    17.983    u_Bit8_to_8421/mul_OBUF[7]_inst_i_558_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.384 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_477/CO[3]
                         net (fo=1, routed)           0.000    18.384    u_Bit8_to_8421/mul_OBUF[7]_inst_i_477_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.498 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_398/CO[3]
                         net (fo=1, routed)           0.000    18.498    u_Bit8_to_8421/mul_OBUF[7]_inst_i_398_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.832 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_264/O[1]
                         net (fo=3, routed)           0.955    19.787    u_Bit8_to_8421/mul_OBUF[7]_inst_i_264_n_6
    SLICE_X58Y58         LUT4 (Prop_lut4_I2_O)        0.303    20.090 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_445/O
                         net (fo=1, routed)           0.000    20.090    u_Bit8_to_8421/mul_OBUF[7]_inst_i_445_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.640 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_305/CO[3]
                         net (fo=1, routed)           0.000    20.640    u_Bit8_to_8421/mul_OBUF[7]_inst_i_305_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.754 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000    20.754    u_Bit8_to_8421/mul_OBUF[7]_inst_i_213_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.868 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    20.868    u_Bit8_to_8421/mul_OBUF[7]_inst_i_105_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.982 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    20.982    u_Bit8_to_8421/mul_OBUF[7]_inst_i_61_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.096 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.096    u_Bit8_to_8421/mul_OBUF[7]_inst_i_32_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.253 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_22/CO[1]
                         net (fo=8, routed)           1.142    22.395    u_Bit8_to_8421/mul_OBUF[7]_inst_i_22_n_2
    SLICE_X60Y59         LUT5 (Prop_lut5_I1_O)        0.355    22.750 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_19/O
                         net (fo=1, routed)           0.817    23.567    u_Bit8_to_8421/data6[2]
    SLICE_X62Y59         LUT6 (Prop_lut6_I3_O)        0.328    23.895 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_6/O
                         net (fo=2, routed)           0.668    24.563    u_Bit8_to_8421/temp_reg[3]
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.124    24.687 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.340    26.027    u_ShowEightSeg7/result[1][0]
    SLICE_X65Y71         LUT5 (Prop_lut5_I2_O)        0.124    26.151 r  u_ShowEightSeg7/result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664    27.815    result_OBUF[1]
    D2                   OBUF (Prop_obuf_I_O)         3.555    31.370 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.370    result[1]
    D2                                                                r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_MULTU_4bit/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.301ns  (logic 13.908ns (44.434%)  route 17.393ns (55.566%))
  Logic Levels:           38  (CARRY4=23 FDRE=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE                         0.000     0.000 r  u_MULTU_4bit/temp_reg[7]/C
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_MULTU_4bit/temp_reg[7]/Q
                         net (fo=42, routed)          0.858     1.314    u_MULTU_4bit/Q[7]
    SLICE_X60Y55         LUT3 (Prop_lut3_I1_O)        0.124     1.438 r  u_MULTU_4bit/bcd0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.438    u_Bit8_to_8421/S[0]
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.951 r  u_Bit8_to_8421/bcd0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.951    u_Bit8_to_8421/bcd0__0_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.205 r  u_Bit8_to_8421/bcd0__0_carry__0/CO[0]
                         net (fo=35, routed)          1.047     3.252    u_MULTU_4bit/CO[0]
    SLICE_X61Y54         LUT3 (Prop_lut3_I1_O)        0.367     3.619 r  u_MULTU_4bit/bcd1__0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.619    u_Bit8_to_8421/mul_OBUF[7]_inst_i_314_0[2]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.020 r  u_Bit8_to_8421/bcd1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.020    u_Bit8_to_8421/bcd1__0_carry_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.134 r  u_Bit8_to_8421/bcd1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.134    u_Bit8_to_8421/bcd1__0_carry__0_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.468 r  u_Bit8_to_8421/bcd1__0_carry__1/O[1]
                         net (fo=39, routed)          3.176     7.644    u_Bit8_to_8421/bcd10_out[10]
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.303     7.947 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_161/O
                         net (fo=3, routed)           0.572     8.519    u_Bit8_to_8421/mul_OBUF[7]_inst_i_161_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.069 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_598/CO[3]
                         net (fo=1, routed)           0.000     9.069    u_Bit8_to_8421/mul_OBUF[7]_inst_i_598_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.186 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_544/CO[3]
                         net (fo=1, routed)           0.000     9.186    u_Bit8_to_8421/mul_OBUF[7]_inst_i_544_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.303 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_464/CO[3]
                         net (fo=1, routed)           0.000     9.303    u_Bit8_to_8421/mul_OBUF[7]_inst_i_464_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.420 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_334/CO[3]
                         net (fo=1, routed)           0.000     9.420    u_Bit8_to_8421/mul_OBUF[7]_inst_i_334_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.639 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_263/O[0]
                         net (fo=2, routed)           1.142    10.781    u_Bit8_to_8421/mul_OBUF[7]_inst_i_263_n_7
    SLICE_X56Y56         LUT3 (Prop_lut3_I2_O)        0.328    11.109 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_153/O
                         net (fo=2, routed)           1.083    12.192    u_Bit8_to_8421/mul_OBUF[7]_inst_i_153_n_0
    SLICE_X56Y57         LUT4 (Prop_lut4_I3_O)        0.355    12.547 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_157/O
                         net (fo=1, routed)           0.000    12.547    u_Bit8_to_8421/mul_OBUF[7]_inst_i_157_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.060 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    13.060    u_Bit8_to_8421/mul_OBUF[7]_inst_i_82_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.279 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_79/O[0]
                         net (fo=2, routed)           0.798    14.078    u_Bit8_to_8421/mul_OBUF[7]_inst_i_79_n_7
    SLICE_X57Y57         LUT3 (Prop_lut3_I0_O)        0.323    14.401 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_40/O
                         net (fo=2, routed)           1.119    15.520    u_Bit8_to_8421/mul_OBUF[7]_inst_i_40_n_0
    SLICE_X57Y57         LUT4 (Prop_lut4_I3_O)        0.326    15.846 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_44/O
                         net (fo=1, routed)           0.000    15.846    u_Bit8_to_8421/mul_OBUF[7]_inst_i_44_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.396 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.396    u_Bit8_to_8421/mul_OBUF[7]_inst_i_23_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.619 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_415/O[0]
                         net (fo=3, routed)           1.066    17.684    u_Bit8_to_8421/mul_OBUF[7]_inst_i_415_n_7
    SLICE_X59Y57         LUT2 (Prop_lut2_I0_O)        0.299    17.983 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_558/O
                         net (fo=1, routed)           0.000    17.983    u_Bit8_to_8421/mul_OBUF[7]_inst_i_558_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.384 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_477/CO[3]
                         net (fo=1, routed)           0.000    18.384    u_Bit8_to_8421/mul_OBUF[7]_inst_i_477_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.498 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_398/CO[3]
                         net (fo=1, routed)           0.000    18.498    u_Bit8_to_8421/mul_OBUF[7]_inst_i_398_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.832 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_264/O[1]
                         net (fo=3, routed)           0.955    19.787    u_Bit8_to_8421/mul_OBUF[7]_inst_i_264_n_6
    SLICE_X58Y58         LUT4 (Prop_lut4_I2_O)        0.303    20.090 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_445/O
                         net (fo=1, routed)           0.000    20.090    u_Bit8_to_8421/mul_OBUF[7]_inst_i_445_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.640 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_305/CO[3]
                         net (fo=1, routed)           0.000    20.640    u_Bit8_to_8421/mul_OBUF[7]_inst_i_305_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.754 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000    20.754    u_Bit8_to_8421/mul_OBUF[7]_inst_i_213_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.868 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_105/CO[3]
                         net (fo=1, routed)           0.000    20.868    u_Bit8_to_8421/mul_OBUF[7]_inst_i_105_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.982 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    20.982    u_Bit8_to_8421/mul_OBUF[7]_inst_i_61_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.096 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.096    u_Bit8_to_8421/mul_OBUF[7]_inst_i_32_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.253 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_22/CO[1]
                         net (fo=8, routed)           1.142    22.395    u_Bit8_to_8421/mul_OBUF[7]_inst_i_22_n_2
    SLICE_X60Y59         LUT5 (Prop_lut5_I1_O)        0.355    22.750 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_19/O
                         net (fo=1, routed)           0.817    23.567    u_Bit8_to_8421/data6[2]
    SLICE_X62Y59         LUT6 (Prop_lut6_I3_O)        0.328    23.895 r  u_Bit8_to_8421/mul_OBUF[7]_inst_i_6/O
                         net (fo=2, routed)           0.733    24.628    u_ShowEightSeg7/result_OBUF[3]_inst_i_1_1
    SLICE_X64Y60         LUT6 (Prop_lut6_I4_O)        0.124    24.752 r  u_ShowEightSeg7/result_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           1.210    25.962    u_ShowEightSeg7/result_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y74         LUT5 (Prop_lut5_I0_O)        0.124    26.086 r  u_ShowEightSeg7/result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.674    27.761    result_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         3.540    31.301 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    31.301    result[3]
    F3                                                                r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_MULTU_4bit/add0_1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_MULTU_4bit/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE                         0.000     0.000 r  u_MULTU_4bit/add0_1_reg[1]/C
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_MULTU_4bit/add0_1_reg[1]/Q
                         net (fo=1, routed)           0.056     0.220    u_MULTU_4bit/add0_1[1]
    SLICE_X64Y54         FDRE                                         r  u_MULTU_4bit/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_MULTU_4bit/add2_3_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_MULTU_4bit/temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.252ns (81.204%)  route 0.058ns (18.796%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE                         0.000     0.000 r  u_MULTU_4bit/add2_3_reg[4]/C
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_MULTU_4bit/add2_3_reg[4]/Q
                         net (fo=1, routed)           0.058     0.199    u_MULTU_4bit/add2_3[4]
    SLICE_X62Y55         LUT2 (Prop_lut2_I1_O)        0.045     0.244 r  u_MULTU_4bit/temp[5]_i_3/O
                         net (fo=1, routed)           0.000     0.244    u_MULTU_4bit/temp[5]_i_3_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.310 r  u_MULTU_4bit/temp_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.310    u_MULTU_4bit/temp0[4]
    SLICE_X62Y55         FDRE                                         r  u_MULTU_4bit/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_MULTU_4bit/stored0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_MULTU_4bit/add0_1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.461%)  route 0.176ns (55.539%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE                         0.000     0.000 r  u_MULTU_4bit/stored0_reg[0]/C
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_MULTU_4bit/stored0_reg[0]/Q
                         net (fo=1, routed)           0.176     0.317    u_MULTU_4bit/stored0[0]
    SLICE_X62Y38         FDRE                                         r  u_MULTU_4bit/add0_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_MULTU_4bit/stored1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_MULTU_4bit/add0_1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE                         0.000     0.000 r  u_MULTU_4bit/stored1_reg[1]/C
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_MULTU_4bit/stored1_reg[1]/Q
                         net (fo=2, routed)           0.087     0.228    u_MULTU_4bit/stored1[1]
    SLICE_X64Y54         LUT2 (Prop_lut2_I0_O)        0.045     0.273 r  u_MULTU_4bit/add0_1[4]_i_4/O
                         net (fo=1, routed)           0.000     0.273    u_MULTU_4bit/add0_1[4]_i_4_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.343 r  u_MULTU_4bit/add0_1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.343    u_MULTU_4bit/add0_10[1]
    SLICE_X64Y54         FDRE                                         r  u_MULTU_4bit/add0_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_MULTU_4bit/add2_3_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_MULTU_4bit/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.285ns (83.010%)  route 0.058ns (16.990%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE                         0.000     0.000 r  u_MULTU_4bit/add2_3_reg[4]/C
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_MULTU_4bit/add2_3_reg[4]/Q
                         net (fo=1, routed)           0.058     0.199    u_MULTU_4bit/add2_3[4]
    SLICE_X62Y55         LUT2 (Prop_lut2_I1_O)        0.045     0.244 r  u_MULTU_4bit/temp[5]_i_3/O
                         net (fo=1, routed)           0.000     0.244    u_MULTU_4bit/temp[5]_i_3_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.343 r  u_MULTU_4bit/temp_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.343    u_MULTU_4bit/temp0[5]
    SLICE_X62Y55         FDRE                                         r  u_MULTU_4bit/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_MULTU_4bit/stored3_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_MULTU_4bit/add2_3_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.252ns (73.007%)  route 0.093ns (26.993%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE                         0.000     0.000 r  u_MULTU_4bit/stored3_reg[5]/C
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_MULTU_4bit/stored3_reg[5]/Q
                         net (fo=1, routed)           0.093     0.234    u_MULTU_4bit/stored3[5]
    SLICE_X63Y55         LUT2 (Prop_lut2_I1_O)        0.045     0.279 r  u_MULTU_4bit/add2_3[6]_i_2/O
                         net (fo=1, routed)           0.000     0.279    u_MULTU_4bit/add2_3[6]_i_2_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.345 r  u_MULTU_4bit/add2_3_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.345    u_MULTU_4bit/add2_30[5]
    SLICE_X63Y55         FDRE                                         r  u_MULTU_4bit/add2_3_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_MULTU_4bit/stored3_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_MULTU_4bit/add2_3_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.251ns (72.507%)  route 0.095ns (27.493%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE                         0.000     0.000 r  u_MULTU_4bit/stored3_reg[4]/C
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_MULTU_4bit/stored3_reg[4]/Q
                         net (fo=1, routed)           0.095     0.236    u_MULTU_4bit/stored3[4]
    SLICE_X63Y55         LUT2 (Prop_lut2_I1_O)        0.045     0.281 r  u_MULTU_4bit/add2_3[6]_i_3/O
                         net (fo=1, routed)           0.000     0.281    u_MULTU_4bit/add2_3[6]_i_3_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.346 r  u_MULTU_4bit/add2_3_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.346    u_MULTU_4bit/add2_30[4]
    SLICE_X63Y55         FDRE                                         r  u_MULTU_4bit/add2_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_MULTU_4bit/add2_3_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_MULTU_4bit/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.251ns (71.947%)  route 0.098ns (28.053%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE                         0.000     0.000 r  u_MULTU_4bit/add2_3_reg[3]/C
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_MULTU_4bit/add2_3_reg[3]/Q
                         net (fo=1, routed)           0.098     0.239    u_MULTU_4bit/add2_3[3]
    SLICE_X62Y55         LUT2 (Prop_lut2_I1_O)        0.045     0.284 r  u_MULTU_4bit/temp[5]_i_4/O
                         net (fo=1, routed)           0.000     0.284    u_MULTU_4bit/temp[5]_i_4_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.349 r  u_MULTU_4bit/temp_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.349    u_MULTU_4bit/temp0[3]
    SLICE_X62Y55         FDRE                                         r  u_MULTU_4bit/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_MULTU_4bit/stored1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_MULTU_4bit/add0_1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.250ns (68.988%)  route 0.112ns (31.012%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE                         0.000     0.000 r  u_MULTU_4bit/stored1_reg[4]/C
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_MULTU_4bit/stored1_reg[4]/Q
                         net (fo=1, routed)           0.112     0.253    u_MULTU_4bit/stored1[4]
    SLICE_X64Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.362 r  u_MULTU_4bit/add0_1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.362    u_MULTU_4bit/add0_10[4]
    SLICE_X64Y54         FDRE                                         r  u_MULTU_4bit/add0_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CLK_DIV/number_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CLK_DIV/number_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE                         0.000     0.000 r  u_CLK_DIV/number_reg[16]/C
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CLK_DIV/number_reg[16]/Q
                         net (fo=2, routed)           0.117     0.258    u_CLK_DIV/number[16]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  u_CLK_DIV/number0_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.366    u_CLK_DIV/number0_carry__2_n_4
    SLICE_X35Y45         FDRE                                         r  u_CLK_DIV/number_reg[16]/D
  -------------------------------------------------------------------    -------------------





