// Seed: 1031095026
module module_0 #(
    parameter id_20 = 32'd38
) (
    output wire id_0,
    input tri1 id_1,
    output tri0 id_2,
    input wand id_3,
    input tri1 id_4,
    input supply1 id_5,
    input supply1 id_6,
    output tri0 id_7,
    input supply0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    input tri id_11,
    input tri0 id_12,
    output wand id_13#(._id_20(1'b0)),
    input wor id_14,
    output tri id_15,
    output wand id_16,
    output supply1 id_17,
    output wand id_18
);
  assign id_15 = (1);
  parameter id_21 = -1;
  wire [-1 : -1] id_22;
  wire [-1 : id_20] id_23;
  always_ff begin : LABEL_0
    $clog2(64);
    ;
  end
  assign module_1.id_0 = 0;
  assign id_23 = id_21;
endmodule
module module_1 #(
    parameter id_1 = 32'd80,
    parameter id_8 = 32'd94
) (
    input supply1 id_0,
    input supply1 _id_1,
    output wor id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wire id_5,
    input uwire id_6,
    output tri1 id_7,
    input wire _id_8,
    input tri0 id_9,
    input tri id_10,
    input uwire id_11,
    input wor id_12,
    input tri0 id_13
);
  assign id_2 = -1;
  wire [-1 : -1] id_15[id_1 : id_8];
  wire  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_7,
      id_6,
      id_10,
      id_11,
      id_4,
      id_7,
      id_5,
      id_0,
      id_11,
      id_4,
      id_13,
      id_2,
      id_6,
      id_7,
      id_2,
      id_7,
      id_7
  );
endmodule
