Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 15 13:54:14 2017
| Host         : pc-b043a-16 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab4_5_3_timing_summary_routed.rpt -rpx lab4_5_3_timing_summary_routed.rpx
| Design       : lab4_5_3
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk1_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 23 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.382        0.000                      0                   44        0.138        0.000                      0                   44        3.000        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_5MHz_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_5MHz_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_5MHz_clk_wiz_0        195.382        0.000                      0                   44        0.456        0.000                      0                   44       13.360        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_5MHz_clk_wiz_0_1      195.411        0.000                      0                   44        0.456        0.000                      0                   44       13.360        0.000                       0                    25  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_5MHz_clk_wiz_0_1  clk_5MHz_clk_wiz_0        195.382        0.000                      0                   44        0.138        0.000                      0                   44  
clk_5MHz_clk_wiz_0    clk_5MHz_clk_wiz_0_1      195.382        0.000                      0                   44        0.138        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  relojo/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  relojo/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  relojo/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  relojo/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  relojo/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  relojo/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.382ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.704ns (18.290%)  route 3.145ns (81.710%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.885     2.951    counteru[21]_i_1_n_0
    SLICE_X11Y90         FDRE                                         r  counteru_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.525   198.505    clk5
    SLICE_X11Y90         FDRE                                         r  counteru_reg[21]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y90         FDRE (Setup_fdre_C_R)       -0.429   198.334    counteru_reg[21]
  -------------------------------------------------------------------
                         required time                        198.334    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                195.382    

Slack (MET) :             195.474ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.704ns (18.752%)  route 3.050ns (81.248%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.790     2.857    counteru[21]_i_1_n_0
    SLICE_X11Y86         FDRE                                         r  counteru_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[5]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X11Y86         FDRE (Setup_fdre_C_R)       -0.429   198.331    counteru_reg[5]
  -------------------------------------------------------------------
                         required time                        198.331    
                         arrival time                          -2.857    
  -------------------------------------------------------------------
                         slack                                195.474    

Slack (MET) :             195.474ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.704ns (18.752%)  route 3.050ns (81.248%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.790     2.857    counteru[21]_i_1_n_0
    SLICE_X11Y86         FDRE                                         r  counteru_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[6]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X11Y86         FDRE (Setup_fdre_C_R)       -0.429   198.331    counteru_reg[6]
  -------------------------------------------------------------------
                         required time                        198.331    
                         arrival time                          -2.857    
  -------------------------------------------------------------------
                         slack                                195.474    

Slack (MET) :             195.474ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.704ns (18.752%)  route 3.050ns (81.248%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.790     2.857    counteru[21]_i_1_n_0
    SLICE_X11Y86         FDRE                                         r  counteru_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[7]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X11Y86         FDRE (Setup_fdre_C_R)       -0.429   198.331    counteru_reg[7]
  -------------------------------------------------------------------
                         required time                        198.331    
                         arrival time                          -2.857    
  -------------------------------------------------------------------
                         slack                                195.474    

Slack (MET) :             195.474ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.704ns (18.752%)  route 3.050ns (81.248%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.790     2.857    counteru[21]_i_1_n_0
    SLICE_X11Y86         FDRE                                         r  counteru_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[8]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X11Y86         FDRE (Setup_fdre_C_R)       -0.429   198.331    counteru_reg[8]
  -------------------------------------------------------------------
                         required time                        198.331    
                         arrival time                          -2.857    
  -------------------------------------------------------------------
                         slack                                195.474    

Slack (MET) :             195.512ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.704ns (18.816%)  route 3.038ns (81.184%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.777     2.844    counteru[21]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  counteru_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[1]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X11Y85         FDRE (Setup_fdre_C_R)       -0.429   198.356    counteru_reg[1]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                195.512    

Slack (MET) :             195.512ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.704ns (18.816%)  route 3.038ns (81.184%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.777     2.844    counteru[21]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  counteru_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[2]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X11Y85         FDRE (Setup_fdre_C_R)       -0.429   198.356    counteru_reg[2]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                195.512    

Slack (MET) :             195.512ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.704ns (18.816%)  route 3.038ns (81.184%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.777     2.844    counteru[21]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X11Y85         FDRE (Setup_fdre_C_R)       -0.429   198.356    counteru_reg[3]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                195.512    

Slack (MET) :             195.512ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.704ns (18.816%)  route 3.038ns (81.184%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.777     2.844    counteru[21]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  counteru_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[4]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X11Y85         FDRE (Setup_fdre_C_R)       -0.429   198.356    counteru_reg[4]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                195.512    

Slack (MET) :             195.521ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.704ns (18.972%)  route 3.007ns (81.028%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.746     2.813    counteru[21]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  counteru_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.525   198.505    clk5
    SLICE_X11Y89         FDRE                                         r  counteru_reg[17]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y89         FDRE (Setup_fdre_C_R)       -0.429   198.334    counteru_reg[17]
  -------------------------------------------------------------------
                         required time                        198.334    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                195.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.209ns (36.290%)  route 0.367ns (63.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X10Y85         FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 f  counteru_reg[0]/Q
                         net (fo=3, routed)           0.367    -0.062    counteru_reg_n_0_[0]
    SLICE_X10Y85         LUT1 (Prop_lut1_I0_O)        0.045    -0.017 r  counteru[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.017    counteru[0]
    SLICE_X10Y85         FDRE                                         r  counteru_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X10Y85         FDRE                                         r  counteru_reg[0]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X10Y85         FDRE (Hold_fdre_C_D)         0.120    -0.473    counteru_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.311ns (49.724%)  route 0.314ns (50.276%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X10Y85         FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  counteru_reg[0]/Q
                         net (fo=3, routed)           0.314    -0.115    counteru_reg_n_0_[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     0.032 r  counteru_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.032    data0[1]
    SLICE_X11Y85         FDRE                                         r  counteru_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[1]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.105    -0.475    counteru_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 counteru_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.252ns (41.110%)  route 0.361ns (58.890%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.572    -0.592    clk5
    SLICE_X11Y87         FDRE                                         r  counteru_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  counteru_reg[11]/Q
                         net (fo=2, routed)           0.361    -0.090    counteru_reg_n_0_[11]
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.021 r  counteru_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.021    data0[11]
    SLICE_X11Y87         FDRE                                         r  counteru_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.842    -0.831    clk5
    SLICE_X11Y87         FDRE                                         r  counteru_reg[11]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X11Y87         FDRE (Hold_fdre_C_D)         0.105    -0.487    counteru_reg[11]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.252ns (41.110%)  route 0.361ns (58.890%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.573    -0.591    clk5
    SLICE_X11Y88         FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  counteru_reg[15]/Q
                         net (fo=2, routed)           0.361    -0.089    counteru_reg_n_0_[15]
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.022 r  counteru_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.022    data0[15]
    SLICE_X11Y88         FDRE                                         r  counteru_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.844    -0.829    clk5
    SLICE_X11Y88         FDRE                                         r  counteru_reg[15]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X11Y88         FDRE (Hold_fdre_C_D)         0.105    -0.486    counteru_reg[15]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.252ns (41.110%)  route 0.361ns (58.890%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  counteru_reg[3]/Q
                         net (fo=2, routed)           0.361    -0.091    counteru_reg_n_0_[3]
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.020 r  counteru_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.020    data0[3]
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.105    -0.488    counteru_reg[3]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 counteru_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.252ns (41.048%)  route 0.362ns (58.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.573    -0.591    clk5
    SLICE_X11Y89         FDRE                                         r  counteru_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  counteru_reg[19]/Q
                         net (fo=2, routed)           0.362    -0.088    counteru_reg_n_0_[19]
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.023 r  counteru_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.023    data0[19]
    SLICE_X11Y89         FDRE                                         r  counteru_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.844    -0.829    clk5
    SLICE_X11Y89         FDRE                                         r  counteru_reg[19]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.105    -0.486    counteru_reg[19]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 counteru_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.252ns (41.048%)  route 0.362ns (58.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  counteru_reg[7]/Q
                         net (fo=2, routed)           0.362    -0.090    counteru_reg_n_0_[7]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.021 r  counteru_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.021    data0[7]
    SLICE_X11Y86         FDRE                                         r  counteru_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[7]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y86         FDRE (Hold_fdre_C_D)         0.105    -0.488    counteru_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 counteru_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.256ns (41.101%)  route 0.367ns (58.899%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  counteru_reg[5]/Q
                         net (fo=2, routed)           0.367    -0.085    counteru_reg_n_0_[5]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.030 r  counteru_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.030    data0[5]
    SLICE_X11Y86         FDRE                                         r  counteru_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[5]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y86         FDRE (Hold_fdre_C_D)         0.105    -0.488    counteru_reg[5]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 counteru_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.251ns (40.166%)  route 0.374ns (59.834%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  counteru_reg[6]/Q
                         net (fo=2, routed)           0.374    -0.078    counteru_reg_n_0_[6]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.032 r  counteru_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.032    data0[6]
    SLICE_X11Y86         FDRE                                         r  counteru_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[6]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y86         FDRE (Hold_fdre_C_D)         0.105    -0.488    counteru_reg[6]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.339ns (51.878%)  route 0.314ns (48.122%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X10Y85         FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  counteru_reg[0]/Q
                         net (fo=3, routed)           0.314    -0.115    counteru_reg_n_0_[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     0.060 r  counteru_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.060    data0[2]
    SLICE_X11Y85         FDRE                                         r  counteru_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[2]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.105    -0.475    counteru_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.535    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { relojo/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   relojo/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  relojo/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y86     clk1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y85     counteru_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y87     counteru_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y87     counteru_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y87     counteru_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y88     counteru_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y88     counteru_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y88     counteru_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  relojo/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     clk1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y85     counteru_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     counteru_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     counteru_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     counteru_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     counteru_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     counteru_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     counteru_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     counteru_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     counteru_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     clk1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y85     counteru_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     counteru_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     counteru_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     counteru_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     counteru_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     counteru_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     counteru_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     counteru_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     counteru_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { relojo/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   relojo/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  relojo/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  relojo/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  relojo/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  relojo/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  relojo/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  relojo/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  relojo/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  relojo/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  relojo/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  relojo/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      195.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.411ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.704ns (18.290%)  route 3.145ns (81.710%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.885     2.951    counteru[21]_i_1_n_0
    SLICE_X11Y90         FDRE                                         r  counteru_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.525   198.505    clk5
    SLICE_X11Y90         FDRE                                         r  counteru_reg[21]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.289   198.791    
    SLICE_X11Y90         FDRE (Setup_fdre_C_R)       -0.429   198.362    counteru_reg[21]
  -------------------------------------------------------------------
                         required time                        198.362    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                195.411    

Slack (MET) :             195.502ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.704ns (18.752%)  route 3.050ns (81.248%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.790     2.857    counteru[21]_i_1_n_0
    SLICE_X11Y86         FDRE                                         r  counteru_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[5]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.289   198.788    
    SLICE_X11Y86         FDRE (Setup_fdre_C_R)       -0.429   198.359    counteru_reg[5]
  -------------------------------------------------------------------
                         required time                        198.359    
                         arrival time                          -2.857    
  -------------------------------------------------------------------
                         slack                                195.502    

Slack (MET) :             195.502ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.704ns (18.752%)  route 3.050ns (81.248%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.790     2.857    counteru[21]_i_1_n_0
    SLICE_X11Y86         FDRE                                         r  counteru_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[6]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.289   198.788    
    SLICE_X11Y86         FDRE (Setup_fdre_C_R)       -0.429   198.359    counteru_reg[6]
  -------------------------------------------------------------------
                         required time                        198.359    
                         arrival time                          -2.857    
  -------------------------------------------------------------------
                         slack                                195.502    

Slack (MET) :             195.502ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.704ns (18.752%)  route 3.050ns (81.248%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.790     2.857    counteru[21]_i_1_n_0
    SLICE_X11Y86         FDRE                                         r  counteru_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[7]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.289   198.788    
    SLICE_X11Y86         FDRE (Setup_fdre_C_R)       -0.429   198.359    counteru_reg[7]
  -------------------------------------------------------------------
                         required time                        198.359    
                         arrival time                          -2.857    
  -------------------------------------------------------------------
                         slack                                195.502    

Slack (MET) :             195.502ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.704ns (18.752%)  route 3.050ns (81.248%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.790     2.857    counteru[21]_i_1_n_0
    SLICE_X11Y86         FDRE                                         r  counteru_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[8]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.289   198.788    
    SLICE_X11Y86         FDRE (Setup_fdre_C_R)       -0.429   198.359    counteru_reg[8]
  -------------------------------------------------------------------
                         required time                        198.359    
                         arrival time                          -2.857    
  -------------------------------------------------------------------
                         slack                                195.502    

Slack (MET) :             195.540ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.704ns (18.816%)  route 3.038ns (81.184%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.777     2.844    counteru[21]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  counteru_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[1]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.289   198.813    
    SLICE_X11Y85         FDRE (Setup_fdre_C_R)       -0.429   198.384    counteru_reg[1]
  -------------------------------------------------------------------
                         required time                        198.384    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                195.540    

Slack (MET) :             195.540ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.704ns (18.816%)  route 3.038ns (81.184%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.777     2.844    counteru[21]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  counteru_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[2]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.289   198.813    
    SLICE_X11Y85         FDRE (Setup_fdre_C_R)       -0.429   198.384    counteru_reg[2]
  -------------------------------------------------------------------
                         required time                        198.384    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                195.540    

Slack (MET) :             195.540ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.704ns (18.816%)  route 3.038ns (81.184%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.777     2.844    counteru[21]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.289   198.813    
    SLICE_X11Y85         FDRE (Setup_fdre_C_R)       -0.429   198.384    counteru_reg[3]
  -------------------------------------------------------------------
                         required time                        198.384    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                195.540    

Slack (MET) :             195.540ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.704ns (18.816%)  route 3.038ns (81.184%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.777     2.844    counteru[21]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  counteru_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[4]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.289   198.813    
    SLICE_X11Y85         FDRE (Setup_fdre_C_R)       -0.429   198.384    counteru_reg[4]
  -------------------------------------------------------------------
                         required time                        198.384    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                195.540    

Slack (MET) :             195.549ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.704ns (18.972%)  route 3.007ns (81.028%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.746     2.813    counteru[21]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  counteru_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.525   198.505    clk5
    SLICE_X11Y89         FDRE                                         r  counteru_reg[17]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.289   198.791    
    SLICE_X11Y89         FDRE (Setup_fdre_C_R)       -0.429   198.362    counteru_reg[17]
  -------------------------------------------------------------------
                         required time                        198.362    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                195.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.209ns (36.290%)  route 0.367ns (63.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X10Y85         FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 f  counteru_reg[0]/Q
                         net (fo=3, routed)           0.367    -0.062    counteru_reg_n_0_[0]
    SLICE_X10Y85         LUT1 (Prop_lut1_I0_O)        0.045    -0.017 r  counteru[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.017    counteru[0]
    SLICE_X10Y85         FDRE                                         r  counteru_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X10Y85         FDRE                                         r  counteru_reg[0]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X10Y85         FDRE (Hold_fdre_C_D)         0.120    -0.473    counteru_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.311ns (49.724%)  route 0.314ns (50.276%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X10Y85         FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  counteru_reg[0]/Q
                         net (fo=3, routed)           0.314    -0.115    counteru_reg_n_0_[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     0.032 r  counteru_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.032    data0[1]
    SLICE_X11Y85         FDRE                                         r  counteru_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[1]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.105    -0.475    counteru_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 counteru_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.252ns (41.110%)  route 0.361ns (58.890%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.572    -0.592    clk5
    SLICE_X11Y87         FDRE                                         r  counteru_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  counteru_reg[11]/Q
                         net (fo=2, routed)           0.361    -0.090    counteru_reg_n_0_[11]
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.021 r  counteru_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.021    data0[11]
    SLICE_X11Y87         FDRE                                         r  counteru_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.842    -0.831    clk5
    SLICE_X11Y87         FDRE                                         r  counteru_reg[11]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X11Y87         FDRE (Hold_fdre_C_D)         0.105    -0.487    counteru_reg[11]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.252ns (41.110%)  route 0.361ns (58.890%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.573    -0.591    clk5
    SLICE_X11Y88         FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  counteru_reg[15]/Q
                         net (fo=2, routed)           0.361    -0.089    counteru_reg_n_0_[15]
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.022 r  counteru_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.022    data0[15]
    SLICE_X11Y88         FDRE                                         r  counteru_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.844    -0.829    clk5
    SLICE_X11Y88         FDRE                                         r  counteru_reg[15]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X11Y88         FDRE (Hold_fdre_C_D)         0.105    -0.486    counteru_reg[15]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.252ns (41.110%)  route 0.361ns (58.890%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  counteru_reg[3]/Q
                         net (fo=2, routed)           0.361    -0.091    counteru_reg_n_0_[3]
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.020 r  counteru_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.020    data0[3]
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.105    -0.488    counteru_reg[3]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 counteru_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.252ns (41.048%)  route 0.362ns (58.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.573    -0.591    clk5
    SLICE_X11Y89         FDRE                                         r  counteru_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  counteru_reg[19]/Q
                         net (fo=2, routed)           0.362    -0.088    counteru_reg_n_0_[19]
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.023 r  counteru_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.023    data0[19]
    SLICE_X11Y89         FDRE                                         r  counteru_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.844    -0.829    clk5
    SLICE_X11Y89         FDRE                                         r  counteru_reg[19]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.105    -0.486    counteru_reg[19]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 counteru_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.252ns (41.048%)  route 0.362ns (58.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  counteru_reg[7]/Q
                         net (fo=2, routed)           0.362    -0.090    counteru_reg_n_0_[7]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.021 r  counteru_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.021    data0[7]
    SLICE_X11Y86         FDRE                                         r  counteru_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[7]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y86         FDRE (Hold_fdre_C_D)         0.105    -0.488    counteru_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 counteru_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.256ns (41.101%)  route 0.367ns (58.899%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  counteru_reg[5]/Q
                         net (fo=2, routed)           0.367    -0.085    counteru_reg_n_0_[5]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.030 r  counteru_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.030    data0[5]
    SLICE_X11Y86         FDRE                                         r  counteru_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[5]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y86         FDRE (Hold_fdre_C_D)         0.105    -0.488    counteru_reg[5]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 counteru_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.251ns (40.166%)  route 0.374ns (59.834%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  counteru_reg[6]/Q
                         net (fo=2, routed)           0.374    -0.078    counteru_reg_n_0_[6]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.032 r  counteru_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.032    data0[6]
    SLICE_X11Y86         FDRE                                         r  counteru_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[6]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y86         FDRE (Hold_fdre_C_D)         0.105    -0.488    counteru_reg[6]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.339ns (51.878%)  route 0.314ns (48.122%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X10Y85         FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  counteru_reg[0]/Q
                         net (fo=3, routed)           0.314    -0.115    counteru_reg_n_0_[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     0.060 r  counteru_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.060    data0[2]
    SLICE_X11Y85         FDRE                                         r  counteru_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[2]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.105    -0.475    counteru_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.535    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { relojo/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   relojo/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  relojo/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y86     clk1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y85     counteru_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y87     counteru_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y87     counteru_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y87     counteru_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y88     counteru_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y88     counteru_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y88     counteru_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  relojo/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     clk1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y85     counteru_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     counteru_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     counteru_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     counteru_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     counteru_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     counteru_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     counteru_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     counteru_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     counteru_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     clk1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y85     counteru_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     counteru_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     counteru_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     counteru_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y88     counteru_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     counteru_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     counteru_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     counteru_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y89     counteru_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { relojo/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   relojo/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  relojo/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  relojo/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  relojo/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  relojo/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.382ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.704ns (18.290%)  route 3.145ns (81.710%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.885     2.951    counteru[21]_i_1_n_0
    SLICE_X11Y90         FDRE                                         r  counteru_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.525   198.505    clk5
    SLICE_X11Y90         FDRE                                         r  counteru_reg[21]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y90         FDRE (Setup_fdre_C_R)       -0.429   198.334    counteru_reg[21]
  -------------------------------------------------------------------
                         required time                        198.334    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                195.382    

Slack (MET) :             195.474ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.704ns (18.752%)  route 3.050ns (81.248%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.790     2.857    counteru[21]_i_1_n_0
    SLICE_X11Y86         FDRE                                         r  counteru_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[5]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X11Y86         FDRE (Setup_fdre_C_R)       -0.429   198.331    counteru_reg[5]
  -------------------------------------------------------------------
                         required time                        198.331    
                         arrival time                          -2.857    
  -------------------------------------------------------------------
                         slack                                195.474    

Slack (MET) :             195.474ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.704ns (18.752%)  route 3.050ns (81.248%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.790     2.857    counteru[21]_i_1_n_0
    SLICE_X11Y86         FDRE                                         r  counteru_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[6]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X11Y86         FDRE (Setup_fdre_C_R)       -0.429   198.331    counteru_reg[6]
  -------------------------------------------------------------------
                         required time                        198.331    
                         arrival time                          -2.857    
  -------------------------------------------------------------------
                         slack                                195.474    

Slack (MET) :             195.474ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.704ns (18.752%)  route 3.050ns (81.248%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.790     2.857    counteru[21]_i_1_n_0
    SLICE_X11Y86         FDRE                                         r  counteru_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[7]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X11Y86         FDRE (Setup_fdre_C_R)       -0.429   198.331    counteru_reg[7]
  -------------------------------------------------------------------
                         required time                        198.331    
                         arrival time                          -2.857    
  -------------------------------------------------------------------
                         slack                                195.474    

Slack (MET) :             195.474ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.704ns (18.752%)  route 3.050ns (81.248%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.790     2.857    counteru[21]_i_1_n_0
    SLICE_X11Y86         FDRE                                         r  counteru_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[8]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X11Y86         FDRE (Setup_fdre_C_R)       -0.429   198.331    counteru_reg[8]
  -------------------------------------------------------------------
                         required time                        198.331    
                         arrival time                          -2.857    
  -------------------------------------------------------------------
                         slack                                195.474    

Slack (MET) :             195.512ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.704ns (18.816%)  route 3.038ns (81.184%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.777     2.844    counteru[21]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  counteru_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[1]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X11Y85         FDRE (Setup_fdre_C_R)       -0.429   198.356    counteru_reg[1]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                195.512    

Slack (MET) :             195.512ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.704ns (18.816%)  route 3.038ns (81.184%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.777     2.844    counteru[21]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  counteru_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[2]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X11Y85         FDRE (Setup_fdre_C_R)       -0.429   198.356    counteru_reg[2]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                195.512    

Slack (MET) :             195.512ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.704ns (18.816%)  route 3.038ns (81.184%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.777     2.844    counteru[21]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X11Y85         FDRE (Setup_fdre_C_R)       -0.429   198.356    counteru_reg[3]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                195.512    

Slack (MET) :             195.512ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.704ns (18.816%)  route 3.038ns (81.184%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.777     2.844    counteru[21]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  counteru_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[4]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X11Y85         FDRE (Setup_fdre_C_R)       -0.429   198.356    counteru_reg[4]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                195.512    

Slack (MET) :             195.521ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.704ns (18.972%)  route 3.007ns (81.028%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.746     2.813    counteru[21]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  counteru_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.525   198.505    clk5
    SLICE_X11Y89         FDRE                                         r  counteru_reg[17]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y89         FDRE (Setup_fdre_C_R)       -0.429   198.334    counteru_reg[17]
  -------------------------------------------------------------------
                         required time                        198.334    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                195.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.209ns (36.290%)  route 0.367ns (63.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X10Y85         FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 f  counteru_reg[0]/Q
                         net (fo=3, routed)           0.367    -0.062    counteru_reg_n_0_[0]
    SLICE_X10Y85         LUT1 (Prop_lut1_I0_O)        0.045    -0.017 r  counteru[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.017    counteru[0]
    SLICE_X10Y85         FDRE                                         r  counteru_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X10Y85         FDRE                                         r  counteru_reg[0]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X10Y85         FDRE (Hold_fdre_C_D)         0.120    -0.156    counteru_reg[0]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.311ns (49.724%)  route 0.314ns (50.276%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X10Y85         FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  counteru_reg[0]/Q
                         net (fo=3, routed)           0.314    -0.115    counteru_reg_n_0_[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     0.032 r  counteru_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.032    data0[1]
    SLICE_X11Y85         FDRE                                         r  counteru_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[1]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.318    -0.263    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.105    -0.158    counteru_reg[1]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 counteru_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.252ns (41.110%)  route 0.361ns (58.890%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.572    -0.592    clk5
    SLICE_X11Y87         FDRE                                         r  counteru_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  counteru_reg[11]/Q
                         net (fo=2, routed)           0.361    -0.090    counteru_reg_n_0_[11]
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.021 r  counteru_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.021    data0[11]
    SLICE_X11Y87         FDRE                                         r  counteru_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.842    -0.831    clk5
    SLICE_X11Y87         FDRE                                         r  counteru_reg[11]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.318    -0.275    
    SLICE_X11Y87         FDRE (Hold_fdre_C_D)         0.105    -0.170    counteru_reg[11]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.252ns (41.110%)  route 0.361ns (58.890%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.573    -0.591    clk5
    SLICE_X11Y88         FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  counteru_reg[15]/Q
                         net (fo=2, routed)           0.361    -0.089    counteru_reg_n_0_[15]
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.022 r  counteru_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.022    data0[15]
    SLICE_X11Y88         FDRE                                         r  counteru_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.844    -0.829    clk5
    SLICE_X11Y88         FDRE                                         r  counteru_reg[15]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.318    -0.274    
    SLICE_X11Y88         FDRE (Hold_fdre_C_D)         0.105    -0.169    counteru_reg[15]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.252ns (41.110%)  route 0.361ns (58.890%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  counteru_reg[3]/Q
                         net (fo=2, routed)           0.361    -0.091    counteru_reg_n_0_[3]
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.020 r  counteru_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.020    data0[3]
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.105    -0.171    counteru_reg[3]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 counteru_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.252ns (41.048%)  route 0.362ns (58.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.573    -0.591    clk5
    SLICE_X11Y89         FDRE                                         r  counteru_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  counteru_reg[19]/Q
                         net (fo=2, routed)           0.362    -0.088    counteru_reg_n_0_[19]
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.023 r  counteru_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.023    data0[19]
    SLICE_X11Y89         FDRE                                         r  counteru_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.844    -0.829    clk5
    SLICE_X11Y89         FDRE                                         r  counteru_reg[19]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.318    -0.274    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.105    -0.169    counteru_reg[19]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 counteru_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.252ns (41.048%)  route 0.362ns (58.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  counteru_reg[7]/Q
                         net (fo=2, routed)           0.362    -0.090    counteru_reg_n_0_[7]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.021 r  counteru_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.021    data0[7]
    SLICE_X11Y86         FDRE                                         r  counteru_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[7]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X11Y86         FDRE (Hold_fdre_C_D)         0.105    -0.171    counteru_reg[7]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 counteru_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.256ns (41.101%)  route 0.367ns (58.899%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  counteru_reg[5]/Q
                         net (fo=2, routed)           0.367    -0.085    counteru_reg_n_0_[5]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.030 r  counteru_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.030    data0[5]
    SLICE_X11Y86         FDRE                                         r  counteru_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[5]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X11Y86         FDRE (Hold_fdre_C_D)         0.105    -0.171    counteru_reg[5]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 counteru_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.251ns (40.166%)  route 0.374ns (59.834%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  counteru_reg[6]/Q
                         net (fo=2, routed)           0.374    -0.078    counteru_reg_n_0_[6]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.032 r  counteru_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.032    data0[6]
    SLICE_X11Y86         FDRE                                         r  counteru_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[6]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X11Y86         FDRE (Hold_fdre_C_D)         0.105    -0.171    counteru_reg[6]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.339ns (51.878%)  route 0.314ns (48.122%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X10Y85         FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  counteru_reg[0]/Q
                         net (fo=3, routed)           0.314    -0.115    counteru_reg_n_0_[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     0.060 r  counteru_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.060    data0[2]
    SLICE_X11Y85         FDRE                                         r  counteru_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[2]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.318    -0.263    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.105    -0.158    counteru_reg[2]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.218    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      195.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.382ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.704ns (18.290%)  route 3.145ns (81.710%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.885     2.951    counteru[21]_i_1_n_0
    SLICE_X11Y90         FDRE                                         r  counteru_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.525   198.505    clk5
    SLICE_X11Y90         FDRE                                         r  counteru_reg[21]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y90         FDRE (Setup_fdre_C_R)       -0.429   198.334    counteru_reg[21]
  -------------------------------------------------------------------
                         required time                        198.334    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                195.382    

Slack (MET) :             195.474ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.704ns (18.752%)  route 3.050ns (81.248%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.790     2.857    counteru[21]_i_1_n_0
    SLICE_X11Y86         FDRE                                         r  counteru_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[5]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X11Y86         FDRE (Setup_fdre_C_R)       -0.429   198.331    counteru_reg[5]
  -------------------------------------------------------------------
                         required time                        198.331    
                         arrival time                          -2.857    
  -------------------------------------------------------------------
                         slack                                195.474    

Slack (MET) :             195.474ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.704ns (18.752%)  route 3.050ns (81.248%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.790     2.857    counteru[21]_i_1_n_0
    SLICE_X11Y86         FDRE                                         r  counteru_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[6]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X11Y86         FDRE (Setup_fdre_C_R)       -0.429   198.331    counteru_reg[6]
  -------------------------------------------------------------------
                         required time                        198.331    
                         arrival time                          -2.857    
  -------------------------------------------------------------------
                         slack                                195.474    

Slack (MET) :             195.474ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.704ns (18.752%)  route 3.050ns (81.248%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.790     2.857    counteru[21]_i_1_n_0
    SLICE_X11Y86         FDRE                                         r  counteru_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[7]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X11Y86         FDRE (Setup_fdre_C_R)       -0.429   198.331    counteru_reg[7]
  -------------------------------------------------------------------
                         required time                        198.331    
                         arrival time                          -2.857    
  -------------------------------------------------------------------
                         slack                                195.474    

Slack (MET) :             195.474ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.704ns (18.752%)  route 3.050ns (81.248%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.790     2.857    counteru[21]_i_1_n_0
    SLICE_X11Y86         FDRE                                         r  counteru_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[8]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X11Y86         FDRE (Setup_fdre_C_R)       -0.429   198.331    counteru_reg[8]
  -------------------------------------------------------------------
                         required time                        198.331    
                         arrival time                          -2.857    
  -------------------------------------------------------------------
                         slack                                195.474    

Slack (MET) :             195.512ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.704ns (18.816%)  route 3.038ns (81.184%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.777     2.844    counteru[21]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  counteru_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[1]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X11Y85         FDRE (Setup_fdre_C_R)       -0.429   198.356    counteru_reg[1]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                195.512    

Slack (MET) :             195.512ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.704ns (18.816%)  route 3.038ns (81.184%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.777     2.844    counteru[21]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  counteru_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[2]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X11Y85         FDRE (Setup_fdre_C_R)       -0.429   198.356    counteru_reg[2]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                195.512    

Slack (MET) :             195.512ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.704ns (18.816%)  route 3.038ns (81.184%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.777     2.844    counteru[21]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X11Y85         FDRE (Setup_fdre_C_R)       -0.429   198.356    counteru_reg[3]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                195.512    

Slack (MET) :             195.512ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.704ns (18.816%)  route 3.038ns (81.184%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.777     2.844    counteru[21]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  counteru_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.522   198.502    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[4]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X11Y85         FDRE (Setup_fdre_C_R)       -0.429   198.356    counteru_reg[4]
  -------------------------------------------------------------------
                         required time                        198.356    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                195.512    

Slack (MET) :             195.521ns  (required time - arrival time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.704ns (18.972%)  route 3.007ns (81.028%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 198.505 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.642    -0.898    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  counteru_reg[3]/Q
                         net (fo=2, routed)           1.457     1.015    counteru_reg_n_0_[3]
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.139 f  counteru[21]_i_9/O
                         net (fo=1, routed)           0.803     1.943    counteru[21]_i_9_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.067 r  counteru[21]_i_3/O
                         net (fo=22, routed)          0.746     2.813    counteru[21]_i_1_n_0
    SLICE_X11Y89         FDRE                                         r  counteru_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          1.525   198.505    clk5
    SLICE_X11Y89         FDRE                                         r  counteru_reg[17]/C
                         clock pessimism              0.575   199.080    
                         clock uncertainty           -0.318   198.763    
    SLICE_X11Y89         FDRE (Setup_fdre_C_R)       -0.429   198.334    counteru_reg[17]
  -------------------------------------------------------------------
                         required time                        198.334    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                195.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.209ns (36.290%)  route 0.367ns (63.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X10Y85         FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 f  counteru_reg[0]/Q
                         net (fo=3, routed)           0.367    -0.062    counteru_reg_n_0_[0]
    SLICE_X10Y85         LUT1 (Prop_lut1_I0_O)        0.045    -0.017 r  counteru[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.017    counteru[0]
    SLICE_X10Y85         FDRE                                         r  counteru_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X10Y85         FDRE                                         r  counteru_reg[0]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X10Y85         FDRE (Hold_fdre_C_D)         0.120    -0.156    counteru_reg[0]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.311ns (49.724%)  route 0.314ns (50.276%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X10Y85         FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  counteru_reg[0]/Q
                         net (fo=3, routed)           0.314    -0.115    counteru_reg_n_0_[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     0.032 r  counteru_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.032    data0[1]
    SLICE_X11Y85         FDRE                                         r  counteru_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[1]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.318    -0.263    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.105    -0.158    counteru_reg[1]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 counteru_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.252ns (41.110%)  route 0.361ns (58.890%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.572    -0.592    clk5
    SLICE_X11Y87         FDRE                                         r  counteru_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  counteru_reg[11]/Q
                         net (fo=2, routed)           0.361    -0.090    counteru_reg_n_0_[11]
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.021 r  counteru_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.021    data0[11]
    SLICE_X11Y87         FDRE                                         r  counteru_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.842    -0.831    clk5
    SLICE_X11Y87         FDRE                                         r  counteru_reg[11]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.318    -0.275    
    SLICE_X11Y87         FDRE (Hold_fdre_C_D)         0.105    -0.170    counteru_reg[11]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 counteru_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.252ns (41.110%)  route 0.361ns (58.890%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.573    -0.591    clk5
    SLICE_X11Y88         FDRE                                         r  counteru_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  counteru_reg[15]/Q
                         net (fo=2, routed)           0.361    -0.089    counteru_reg_n_0_[15]
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.022 r  counteru_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.022    data0[15]
    SLICE_X11Y88         FDRE                                         r  counteru_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.844    -0.829    clk5
    SLICE_X11Y88         FDRE                                         r  counteru_reg[15]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.318    -0.274    
    SLICE_X11Y88         FDRE (Hold_fdre_C_D)         0.105    -0.169    counteru_reg[15]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 counteru_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.252ns (41.110%)  route 0.361ns (58.890%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  counteru_reg[3]/Q
                         net (fo=2, routed)           0.361    -0.091    counteru_reg_n_0_[3]
    SLICE_X11Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.020 r  counteru_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.020    data0[3]
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[3]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.105    -0.171    counteru_reg[3]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 counteru_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.252ns (41.048%)  route 0.362ns (58.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.573    -0.591    clk5
    SLICE_X11Y89         FDRE                                         r  counteru_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  counteru_reg[19]/Q
                         net (fo=2, routed)           0.362    -0.088    counteru_reg_n_0_[19]
    SLICE_X11Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.023 r  counteru_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.023    data0[19]
    SLICE_X11Y89         FDRE                                         r  counteru_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.844    -0.829    clk5
    SLICE_X11Y89         FDRE                                         r  counteru_reg[19]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.318    -0.274    
    SLICE_X11Y89         FDRE (Hold_fdre_C_D)         0.105    -0.169    counteru_reg[19]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 counteru_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.252ns (41.048%)  route 0.362ns (58.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  counteru_reg[7]/Q
                         net (fo=2, routed)           0.362    -0.090    counteru_reg_n_0_[7]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.021 r  counteru_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.021    data0[7]
    SLICE_X11Y86         FDRE                                         r  counteru_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[7]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X11Y86         FDRE (Hold_fdre_C_D)         0.105    -0.171    counteru_reg[7]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 counteru_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.256ns (41.101%)  route 0.367ns (58.899%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  counteru_reg[5]/Q
                         net (fo=2, routed)           0.367    -0.085    counteru_reg_n_0_[5]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.030 r  counteru_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.030    data0[5]
    SLICE_X11Y86         FDRE                                         r  counteru_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[5]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X11Y86         FDRE (Hold_fdre_C_D)         0.105    -0.171    counteru_reg[5]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 counteru_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.251ns (40.166%)  route 0.374ns (59.834%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  counteru_reg[6]/Q
                         net (fo=2, routed)           0.374    -0.078    counteru_reg_n_0_[6]
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.032 r  counteru_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.032    data0[6]
    SLICE_X11Y86         FDRE                                         r  counteru_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X11Y86         FDRE                                         r  counteru_reg[6]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X11Y86         FDRE (Hold_fdre_C_D)         0.105    -0.171    counteru_reg[6]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 counteru_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counteru_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.339ns (51.878%)  route 0.314ns (48.122%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.571    -0.593    clk5
    SLICE_X10Y85         FDRE                                         r  counteru_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  counteru_reg[0]/Q
                         net (fo=3, routed)           0.314    -0.115    counteru_reg_n_0_[0]
    SLICE_X11Y85         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     0.060 r  counteru_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.060    data0[2]
    SLICE_X11Y85         FDRE                                         r  counteru_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    relojo/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  relojo/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    relojo/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  relojo/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    relojo/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  relojo/inst/clkout1_buf/O
                         net (fo=23, routed)          0.841    -0.832    clk5
    SLICE_X11Y85         FDRE                                         r  counteru_reg[2]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.318    -0.263    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.105    -0.158    counteru_reg[2]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.218    





