#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001b163699420 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001b1635dc1f0 .scope module, "tb" "tb" 3 23;
 .timescale -12 -12;
L_000001b1635e3f60 .functor NOT 1, L_000001b163646520, C4<0>, C4<0>, C4<0>;
L_000001b1635e3fd0 .functor XOR 1, L_000001b1636462a0, L_000001b163646340, C4<0>, C4<0>;
L_000001b1635dca10 .functor XOR 1, L_000001b1635e3fd0, L_000001b163646480, C4<0>, C4<0>;
v000001b163644d60_0 .net *"_ivl_10", 0 0, L_000001b1635e3fd0;  1 drivers
v000001b163645bc0_0 .net *"_ivl_12", 0 0, L_000001b163646480;  1 drivers
v000001b1636463e0_0 .net *"_ivl_14", 0 0, L_000001b1635dca10;  1 drivers
v000001b163646020_0 .net *"_ivl_4", 0 0, L_000001b163645c60;  1 drivers
v000001b163645e40_0 .net *"_ivl_6", 0 0, L_000001b1636462a0;  1 drivers
v000001b163645580_0 .net *"_ivl_8", 0 0, L_000001b163646340;  1 drivers
v000001b163645ee0_0 .var "clk", 0 0;
v000001b163645f80_0 .net "reset", 0 0, v000001b1635caaf0_0;  1 drivers
v000001b163644900_0 .var/2u "stats1", 159 0;
v000001b1636451c0_0 .var/2u "strobe", 0 0;
v000001b163645620_0 .net "tb_match", 0 0, L_000001b163646520;  1 drivers
v000001b1636456c0_0 .net "tb_mismatch", 0 0, L_000001b1635e3f60;  1 drivers
v000001b1636465c0_0 .net "w", 0 0, v000001b163644b80_0;  1 drivers
v000001b163644fe0_0 .net "z_dut", 0 0, L_000001b1636467a0;  1 drivers
v000001b1636449a0_0 .net "z_ref", 0 0, L_000001b1635e4660;  1 drivers
E_000001b1635d2390/0 .event negedge, v000001b1635ca370_0;
E_000001b1635d2390/1 .event posedge, v000001b1635ca370_0;
E_000001b1635d2390 .event/or E_000001b1635d2390/0, E_000001b1635d2390/1;
L_000001b1636467a0 .part v000001b163645b20_0, 0, 1;
L_000001b163645c60 .concat [ 1 0 0 0], L_000001b1635e4660;
L_000001b1636462a0 .concat [ 1 0 0 0], L_000001b1635e4660;
L_000001b163646340 .concat [ 1 0 0 0], L_000001b1636467a0;
L_000001b163646480 .concat [ 1 0 0 0], L_000001b1635e4660;
L_000001b163646520 .cmp/eeq 1, L_000001b163645c60, L_000001b1635dca10;
S_000001b1635dc380 .scope module, "good1" "RefModule" 3 64, 4 2 0, S_000001b1635dc1f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_000001b16369c310 .param/l "A" 0 4 9, +C4<00000000000000000000000000000000>;
P_000001b16369c348 .param/l "B" 0 4 9, +C4<00000000000000000000000000000001>;
P_000001b16369c380 .param/l "C" 0 4 9, +C4<00000000000000000000000000000010>;
P_000001b16369c3b8 .param/l "D" 0 4 9, +C4<00000000000000000000000000000011>;
P_000001b16369c3f0 .param/l "E" 0 4 9, +C4<00000000000000000000000000000100>;
P_000001b16369c428 .param/l "F" 0 4 9, +C4<00000000000000000000000000000101>;
L_000001b1635e4660 .functor OR 1, L_000001b163646660, L_000001b163646200, C4<0>, C4<0>;
v000001b1635cac30_0 .net *"_ivl_0", 31 0, L_000001b163645da0;  1 drivers
L_000001b1639e0118 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b1635caf50_0 .net *"_ivl_11", 28 0, L_000001b1639e0118;  1 drivers
L_000001b1639e0160 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v000001b1635caff0_0 .net/2u *"_ivl_12", 31 0, L_000001b1639e0160;  1 drivers
v000001b1635cab90_0 .net *"_ivl_14", 0 0, L_000001b163646200;  1 drivers
L_000001b1639e0088 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b1635cb090_0 .net *"_ivl_3", 28 0, L_000001b1639e0088;  1 drivers
L_000001b1639e00d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001b1635ca2d0_0 .net/2u *"_ivl_4", 31 0, L_000001b1639e00d0;  1 drivers
v000001b1635ca550_0 .net *"_ivl_6", 0 0, L_000001b163646660;  1 drivers
v000001b1635cacd0_0 .net *"_ivl_8", 31 0, L_000001b1636460c0;  1 drivers
v000001b1635ca370_0 .net "clk", 0 0, v000001b163645ee0_0;  1 drivers
v000001b1635ca410_0 .var "next", 2 0;
v000001b1635ca870_0 .net "reset", 0 0, v000001b1635caaf0_0;  alias, 1 drivers
v000001b1635cad70_0 .var "state", 2 0;
v000001b1635ca4b0_0 .net "w", 0 0, v000001b163644b80_0;  alias, 1 drivers
v000001b1635ca9b0_0 .net "z", 0 0, L_000001b1635e4660;  alias, 1 drivers
E_000001b1635d22d0 .event edge, v000001b1635cad70_0, v000001b1635ca4b0_0;
E_000001b1635d2110 .event posedge, v000001b1635ca370_0;
L_000001b163645da0 .concat [ 3 29 0 0], v000001b1635cad70_0, L_000001b1639e0088;
L_000001b163646660 .cmp/eq 32, L_000001b163645da0, L_000001b1639e00d0;
L_000001b1636460c0 .concat [ 3 29 0 0], v000001b1635cad70_0, L_000001b1639e0118;
L_000001b163646200 .cmp/eq 32, L_000001b1636460c0, L_000001b1639e0160;
S_000001b1635dc510 .scope module, "stim1" "stimulus_gen" 3 59, 3 6 0, S_000001b1635dc1f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "w";
v000001b1635ca910_0 .net "clk", 0 0, v000001b163645ee0_0;  alias, 1 drivers
v000001b1635caaf0_0 .var "reset", 0 0;
v000001b163644b80_0 .var "w", 0 0;
E_000001b1635d1710 .event negedge, v000001b1635ca370_0;
S_000001b1635e64b0 .scope module, "top_module1" "TopModule" 3 70, 5 2 0, S_000001b1635dc1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 2 "z";
v000001b163645120_0 .net "clk", 0 0, v000001b163645ee0_0;  alias, 1 drivers
v000001b163646700_0 .net "reset", 0 0, v000001b1635caaf0_0;  alias, 1 drivers
v000001b163646160_0 .net "w", 0 0, v000001b163644b80_0;  alias, 1 drivers
v000001b163645b20_0 .var "z", 1 0;
E_000001b1635d18d0 .event posedge, v000001b1635ca4b0_0;
E_000001b1635d1950 .event edge, v000001b163645b20_0;
S_000001b1635e6640 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 78, 3 78 0, S_000001b1635dc1f0;
 .timescale -12 -12;
E_000001b1635d1750 .event edge, v000001b1636451c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001b1636451c0_0;
    %nor/r;
    %assign/vec4 v000001b1636451c0_0, 0;
    %wait E_000001b1635d1750;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001b1635dc510;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001b1635d1710;
    %vpi_func 3 14 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001b1635caaf0_0, 0;
    %vpi_func 3 15 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v000001b163644b80_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 18 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001b1635dc380;
T_2 ;
    %wait E_000001b1635d2110;
    %load/vec4 v000001b1635ca870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b1635cad70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b1635ca410_0;
    %assign/vec4 v000001b1635cad70_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b1635dc380;
T_3 ;
Ewait_0 .event/or E_000001b1635d22d0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001b1635cad70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001b1635ca410_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v000001b1635ca4b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 3;
    %store/vec4 v000001b1635ca410_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v000001b1635ca4b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 3;
    %store/vec4 v000001b1635ca410_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v000001b1635ca4b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %pad/s 3;
    %store/vec4 v000001b1635ca410_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v000001b1635ca4b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/s 3;
    %store/vec4 v000001b1635ca410_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v000001b1635ca4b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/s 3;
    %store/vec4 v000001b1635ca410_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v000001b1635ca4b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/s 3;
    %store/vec4 v000001b1635ca410_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b1635e64b0;
T_4 ;
    %wait E_000001b1635d1950;
    %load/vec4 v000001b163645b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b163645b20_0, 0, 2;
    %jmp T_4.7;
T_4.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b163645b20_0, 0, 2;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b163645b20_0, 0, 2;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b163645b20_0, 0, 2;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001b163645b20_0, 0, 2;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b163645b20_0, 0, 2;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b163645b20_0, 0, 2;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001b1635e64b0;
T_5 ;
    %wait E_000001b1635d2110;
    %load/vec4 v000001b163646700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b163645b20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001b163645b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b163645b20_0, 0;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b163645b20_0, 0;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001b163645b20_0, 0;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b163645b20_0, 0;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b163645b20_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b163645b20_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001b1635e64b0;
T_6 ;
    %wait E_000001b1635d18d0;
    %load/vec4 v000001b163645b20_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b163645b20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001b163645b20_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b163645b20_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001b1635dc1f0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b163645ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b1636451c0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_000001b1635dc1f0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v000001b163645ee0_0;
    %inv;
    %store/vec4 v000001b163645ee0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_000001b1635dc1f0;
T_9 ;
    %vpi_call/w 3 51 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 52 "$dumpvars", 32'sb00000000000000000000000000000001, v000001b1635ca910_0, v000001b1636456c0_0, v000001b163645ee0_0, v000001b163645f80_0, v000001b1636465c0_0, v000001b1636449a0_0, v000001b163644fe0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001b1635dc1f0;
T_10 ;
    %load/vec4 v000001b163644900_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call/w 3 87 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", &PV<v000001b163644900_0, 64, 32>, &PV<v000001b163644900_0, 32, 32> {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 88 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %vpi_call/w 3 90 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001b163644900_0, 128, 32>, &PV<v000001b163644900_0, 0, 32> {0 0 0};
    %vpi_call/w 3 91 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 92 "$display", "Mismatches: %1d in %1d samples", &PV<v000001b163644900_0, 128, 32>, &PV<v000001b163644900_0, 0, 32> {0 0 0};
    %end;
    .thread T_10, $final;
    .scope S_000001b1635dc1f0;
T_11 ;
    %wait E_000001b1635d2390;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b163644900_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b163644900_0, 4, 32;
    %load/vec4 v000001b163645620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001b163644900_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 103 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b163644900_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b163644900_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b163644900_0, 4, 32;
T_11.0 ;
    %load/vec4 v000001b1636449a0_0;
    %load/vec4 v000001b1636449a0_0;
    %load/vec4 v000001b163644fe0_0;
    %xor;
    %load/vec4 v000001b1636449a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v000001b163644900_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b163644900_0, 4, 32;
T_11.6 ;
    %load/vec4 v000001b163644900_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b163644900_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001b1635dc1f0;
T_12 ;
    %delay 1000000, 0;
    %vpi_call/w 3 115 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 116 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob138_2012_q2fsm_test.sv";
    "dataset_code-complete-iccad2023/Prob138_2012_q2fsm_ref.sv";
    "results\llama3.2_3b_0shot_temp0.0\Prob138_2012_q2fsm/Prob138_2012_q2fsm_sample01.sv";
