#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Aug  2 11:07:32 2020
# Process ID: 11948
# Current directory: C:/Users/Administrator/Desktop/Shake_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4684 C:\Users\Administrator\Desktop\Shake_3\Shake_1.xpr
# Log file: C:/Users/Administrator/Desktop/Shake_3/vivado.log
# Journal file: C:/Users/Administrator/Desktop/Shake_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/Shake_3/Shake_1.xpr
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes C:/Users/Administrator/Desktop/Shake_3/Shake_1.srcs/sources_1/new/QSPI_slave.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Users/Administrator/Desktop/Shake_3/Shake_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/Administrator/Desktop/Shake_3/Shake_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  c:/Users/Administrator/Desktop/Shake_3/Shake_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/Shake_3/Shake_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Administrator/Desktop/Shake_3/Shake_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/Shake_3/Shake_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/Administrator/Desktop/Shake_3/Shake_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/Shake_3/Shake_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/Shake_3/Shake_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/Shake_3/Shake_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/Shake_3/Shake_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/Shake_3/Shake_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/Shake_3/Shake_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property -dict [list CONFIG.Memory_Type {Dual_Port_ROM} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target all [get_files  c:/Users/Administrator/Desktop/Shake_3/Shake_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/Shake_3/Shake_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Administrator/Desktop/Shake_3/Shake_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 4 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/Shake_3/Shake_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/Administrator/Desktop/Shake_3/Shake_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/Shake_3/Shake_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/Shake_3/Shake_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/Shake_3/Shake_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/Shake_3/Shake_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/Shake_3/Shake_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/Shake_3/Shake_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Always_Enabled} CONFIG.Port_A_Write_Rate {50} CONFIG.Port_B_Write_Rate {50}] [get_ips blk_mem_gen_0]
generate_target all [get_files  c:/Users/Administrator/Desktop/Shake_3/Shake_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/Shake_3/Shake_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 4 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/Shake_3/Shake_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/Administrator/Desktop/Shake_3/Shake_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/Shake_3/Shake_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/Shake_3/Shake_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/Shake_3/Shake_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/Shake_3/Shake_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/Shake_3/Shake_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/Shake_3/Shake_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close [ open C:/Users/Administrator/Desktop/Shake_3/Shake_1.srcs/sources_1/new/Ram.v w ]
add_files C:/Users/Administrator/Desktop/Shake_3/Shake_1.srcs/sources_1/new/Ram.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property  ip_repo_paths  C:/Users/Administrator/Desktop/SEA-master/Examples/FPGA-IP/Frequency-Divider-IP [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/Administrator/Desktop/SEA-master/Examples/FPGA-IP/Gyro-IP [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/Administrator/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/Gyro-Interface/Gyro_Demo_Verilog/Gyro_Demo/Gyro_Demo.ip_user_files [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/Administrator/Desktop/Gyro_Demo_Verilog/Gyro_Demo_Verilog.ip_user_files [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/Administrator/Desktop/Gyro_Demo_Verilog/Gyro_Demo_Verilog.ip_user_files/ip/clk_wiz_0 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/Administrator/Desktop/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/ip [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/Administrator/Desktop/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
