Running: D:\darsi\manteghi\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/darsi/fpga/Project/project/t49_isim_beh.exe -prj D:/darsi/fpga/Project/project/t49_beh.prj work.t49 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/darsi/fpga/Project/project/node.v" into library work
Analyzing Verilog file "D:/darsi/fpga/Project/project/t49.v" into library work
Analyzing Verilog file "D:/darsi/manteghi/ise/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module node
Compiling module FPGA
Compiling module t49
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable D:/darsi/fpga/Project/project/t49_isim_beh.exe
Fuse Memory Usage: 27640 KB
Fuse CPU Usage: 483 ms
