[Inputs]
rst
wreg_i
whilo_i
cp0_reg_we_i
=wd_i[4:0]=
=wdata_i[31:0]=
=hi_i[31:0]=
=lo_i[31:0]=
=aluop_i[5:0]=
=mem_addr_i[31:0]=
=reg2_i[31:0]=
=mem_data_i[31:0]=
=cp0_reg_write_addr_i[4:0]=
=cp0_reg_data_i[31:0]=
[Outputs]
cp0_reg_we_o
wreg_o
whilo_o
mem_ce_o
mem_sel_o
mem_we_o
=cp0_reg_write_addr_o[4:0]=
=cp0_reg_data_o[31:0]=
=wd_o[4:0]=
=wdata_o[31:0]=
=hi_o[31:0]=
=lo_o[31:0]=
=mem_data_o[31:0]=
=mem_addr_o[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel MEM

