

================================================================
== Vitis HLS Report for 'exp_generic_double_s'
================================================================
* Date:           Mon Dec 30 16:17:43 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  34.575 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.250 us|  0.250 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|   2328|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|  28|      0|    129|    -|
|Memory           |        5|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      -|      -|    -|
|Register         |        -|   -|    751|    224|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        5|  29|    751|   2681|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        4|  36|      2|     15|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+---+----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+-----------------------+---------+----+---+----+-----+
    |mul_13s_71s_71_1_1_U1     |mul_13s_71s_71_1_1     |        0|   4|  0|  66|    0|
    |mul_43ns_36ns_79_1_1_U2   |mul_43ns_36ns_79_1_1   |        0|   6|  0|  20|    0|
    |mul_49ns_44ns_93_1_1_U3   |mul_49ns_44ns_93_1_1   |        0|   9|  0|  21|    0|
    |mul_50ns_50ns_100_1_1_U4  |mul_50ns_50ns_100_1_1  |        0|   9|  0|  22|    0|
    +--------------------------+-----------------------+---------+----+---+----+-----+
    |Total                     |                       |        0|  28|  0| 129|    0|
    +--------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_15ns_19s_31_4_1_U5  |mac_muladd_16s_15ns_19s_31_4_1  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    +---------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                             Memory                            |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U  |exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb  |        2|  0|   0|    0|   256|   58|     1|        14848|
    |table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U    |exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe  |        2|  0|   0|    0|   256|   42|     1|        10752|
    |table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U    |exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud  |        1|  0|   0|    0|   256|   26|     1|         6656|
    +---------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                          |                                                                                  |        5|  0|   0|    0|   768|  126|     3|        32256|
    +---------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln130_fu_699_p2       |         +|   0|  0|   43|          36|          36|
    |add_ln145_fu_758_p2       |         +|   0|  0|   51|          44|          44|
    |add_ln243_1_fu_526_p2     |         +|   0|  0|   14|          13|           1|
    |add_ln297_1_fu_882_p2     |         +|   0|  0|  114|         107|         107|
    |add_ln297_fu_854_p2       |         +|   0|  0|   65|          58|           5|
    |exp_Z1P_m_1_l_fu_828_p2   |         +|   0|  0|   59|          52|          52|
    |exp_Z2P_m_1_fu_709_p2     |         +|   0|  0|   51|          44|          44|
    |exp_Z4_m_1_fu_656_p2      |         +|   0|  0|   43|          36|          36|
    |m_exp_fu_312_p2           |         +|   0|  0|   12|          12|          11|
    |out_exp_fu_954_p2         |         +|   0|  0|   12|          11|          10|
    |r_exp_1_fu_896_p2         |         +|   0|  0|   14|          13|           2|
    |e_frac_1_fu_330_p2        |         -|   0|  0|   61|           1|          54|
    |m_diff_fu_571_p2          |         -|   0|  0|   66|          59|          59|
    |sub_ln229_fu_364_p2       |         -|   0|  0|   12|          10|          11|
    |and_ln182_1_fu_769_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln182_fu_774_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln18_fu_784_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln309_1_fu_1019_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln309_2_fu_1036_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln309_3_fu_1056_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln309_4_fu_1078_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln309_5_fu_1084_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln309_fu_1009_p2      |       and|   0|  0|    2|           1|           1|
    |ashr_ln229_fu_390_p2      |      ashr|   0|  0|  210|          71|          71|
    |ashr_ln230_fu_430_p2      |      ashr|   0|  0|  182|          64|          64|
    |icmp_ln18_1_fu_302_p2     |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln18_fu_296_p2       |      icmp|   0|  0|   12|          11|           2|
    |icmp_ln243_fu_520_p2      |      icmp|   0|  0|   25|          18|           1|
    |icmp_ln309_1_fu_918_p2    |      icmp|   0|  0|   11|           3|           1|
    |icmp_ln309_2_fu_484_p2    |      icmp|   0|  0|   78|          71|          71|
    |icmp_ln309_fu_462_p2      |      icmp|   0|  0|   12|          12|           1|
    |icmp_ln326_fu_944_p2      |      icmp|   0|  0|   14|          13|          11|
    |or_ln185_fu_797_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln309_1_fu_1025_p2     |        or|   0|  0|    2|           1|           1|
    |or_ln309_2_fu_1061_p2     |        or|   0|  0|    2|           1|           1|
    |or_ln309_3_fu_1072_p2     |        or|   0|  0|    2|           1|           1|
    |or_ln309_fu_924_p2        |        or|   0|  0|    2|           1|           1|
    |ap_return                 |    select|   0|  0|   64|           1|           1|
    |m_fix_fu_402_p3           |    select|   0|  0|   71|           1|          71|
    |r_exp_2_fu_901_p3         |    select|   0|  0|   13|           1|          13|
    |r_exp_fu_540_p3           |    select|   0|  0|   13|           1|          13|
    |select_ln185_fu_803_p3    |    select|   0|  0|   64|           1|          64|
    |select_ln18_1_fu_1002_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln18_fu_789_p3     |    select|   0|  0|   63|           1|          63|
    |select_ln224_fu_336_p3    |    select|   0|  0|   54|           1|          54|
    |select_ln229_fu_374_p3    |    select|   0|  0|   12|           1|          12|
    |select_ln230_fu_468_p3    |    select|   0|  0|   64|           1|          64|
    |select_ln243_fu_532_p3    |    select|   0|  0|   13|           1|          13|
    |select_ln303_fu_980_p3    |    select|   0|  0|   52|           1|          52|
    |select_ln309_fu_1042_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln310_fu_936_p3    |    select|   0|  0|   63|           1|           1|
    |shl_ln229_fu_396_p2       |       shl|   0|  0|  210|          71|          71|
    |shl_ln230_fu_424_p2       |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    |xor_ln182_fu_764_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln18_1_fu_1031_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln18_fu_779_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln309_1_fu_1050_p2    |       xor|   0|  0|    2|           1|           2|
    |xor_ln309_2_fu_1066_p2    |       xor|   0|  0|    2|           1|           2|
    |xor_ln309_fu_1014_p2      |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 2328|         981|        1407|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |Z2_reg_1177                   |   8|   0|    8|          0|
    |Z2_reg_1177_pp0_iter4_reg     |   8|   0|    8|          0|
    |Z3_reg_1183                   |   8|   0|    8|          0|
    |Z4_reg_1188                   |  35|   0|   35|          0|
    |add_ln145_reg_1218            |  44|   0|   44|          0|
    |ap_CS_fsm                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |es_sign_reg_1109              |   1|   0|    1|          0|
    |icmp_ln18_1_reg_1122          |   1|   0|    1|          0|
    |icmp_ln18_reg_1114            |   1|   0|    1|          0|
    |icmp_ln309_2_reg_1156         |   1|   0|    1|          0|
    |icmp_ln309_reg_1148           |   1|   0|    1|          0|
    |m_diff_hi_reg_1172            |   8|   0|    8|          0|
    |r_exp_reg_1166                |  13|   0|   13|          0|
    |r_exp_reg_1166_pp0_iter4_reg  |  13|   0|   13|          0|
    |select_ln224_reg_1128         |  54|   0|   54|          0|
    |tmp_3_reg_1213                |  40|   0|   40|          0|
    |tmp_6_reg_1133                |   1|   0|    1|          0|
    |tmp_6_reg_1133_pp0_iter1_reg  |   1|   0|    1|          0|
    |trunc_ln255_reg_1143          |  59|   0|   59|          0|
    |es_sign_reg_1109              |  64|  32|    1|          0|
    |icmp_ln18_1_reg_1122          |  64|  32|    1|          0|
    |icmp_ln18_reg_1114            |  64|  32|    1|          0|
    |icmp_ln309_2_reg_1156         |  64|  32|    1|          0|
    |icmp_ln309_reg_1148           |  64|  32|    1|          0|
    |select_ln224_reg_1128         |  64|  32|   54|          0|
    |trunc_ln255_reg_1143          |  64|  32|   59|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 751| 224|  421|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  exp_generic<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  exp_generic<double>|  return value|
|x          |   in|   64|     ap_none|                    x|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 18.3>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %x" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:156]   --->   Operation 7 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data = bitcast i64 %x_read" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:160]   --->   Operation 8 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%es_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:460->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:160]   --->   Operation 9 'bitselect' 'es_sign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%es_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:160]   --->   Operation 10 'partselect' 'es_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%es_sig = trunc i64 %data" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:462->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:160]   --->   Operation 11 'trunc' 'es_sig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.63ns)   --->   "%icmp_ln18 = icmp_eq  i11 %es_exp, i11 2047" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:180]   --->   Operation 12 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (3.21ns)   --->   "%icmp_ln18_1 = icmp_eq  i52 %es_sig, i52 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:181]   --->   Operation 13 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i11 %es_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:208]   --->   Operation 14 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.63ns)   --->   "%m_exp = add i12 %zext_ln486, i12 3073" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:208]   --->   Operation 15 'add' 'm_exp' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%e_frac = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %es_sig" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:221]   --->   Operation 16 'bitconcatenate' 'e_frac' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i53 %e_frac" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:221]   --->   Operation 17 'zext' 'zext_ln221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.23ns)   --->   "%e_frac_1 = sub i54 0, i54 %zext_ln221" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:224]   --->   Operation 18 'sub' 'e_frac_1' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.94ns)   --->   "%select_ln224 = select i1 %es_sign, i54 %e_frac_1, i54 %zext_ln221" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:224]   --->   Operation 19 'select' 'select_ln224' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%m_frac_l = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i54.i7, i54 %select_ln224, i7 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:227]   --->   Operation 20 'bitconcatenate' 'm_frac_l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln227 = sext i61 %m_frac_l" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:227]   --->   Operation 21 'sext' 'sext_ln227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:229]   --->   Operation 22 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.63ns)   --->   "%sub_ln229 = sub i11 1023, i11 %es_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:229]   --->   Operation 23 'sub' 'sub_ln229' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln229 = sext i11 %sub_ln229" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:229]   --->   Operation 24 'sext' 'sext_ln229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.69ns)   --->   "%select_ln229 = select i1 %tmp, i12 %sext_ln229, i12 %m_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:229]   --->   Operation 25 'select' 'select_ln229' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln229_1 = sext i12 %select_ln229" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:229]   --->   Operation 26 'sext' 'sext_ln229_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i32 %sext_ln229_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:229]   --->   Operation 27 'zext' 'zext_ln229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (4.60ns)   --->   "%ashr_ln229 = ashr i71 %sext_ln227, i71 %zext_ln229" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:229]   --->   Operation 28 'ashr' 'ashr_ln229' <Predicate = true> <Delay = 4.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (4.60ns)   --->   "%shl_ln229 = shl i71 %sext_ln227, i71 %zext_ln229" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:229]   --->   Operation 29 'shl' 'shl_ln229' <Predicate = true> <Delay = 4.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.28ns)   --->   "%m_fix = select i1 %tmp, i71 %ashr_ln229, i71 %shl_ln229" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:229]   --->   Operation 30 'select' 'm_fix' <Predicate = true> <Delay = 1.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%m_fix_l = partselect i64 @_ssdm_op_PartSelect.i64.i71.i32.i32, i71 %m_fix, i32 7, i32 70" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:229]   --->   Operation 31 'partselect' 'm_fix_l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i32 %sext_ln229_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:230]   --->   Operation 32 'zext' 'zext_ln230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (4.59ns)   --->   "%shl_ln230 = shl i64 %m_fix_l, i64 %zext_ln230" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:230]   --->   Operation 33 'shl' 'shl_ln230' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (4.59ns)   --->   "%ashr_ln230 = ashr i64 %m_fix_l, i64 %zext_ln230" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:230]   --->   Operation 34 'ashr' 'ashr_ln230' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%m_fix_hi = partselect i16 @_ssdm_op_PartSelect.i16.i71.i32.i32, i71 %m_fix, i32 55, i32 70" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:235]   --->   Operation 35 'partselect' 'm_fix_hi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i71.i32, i71 %m_fix, i32 70" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:240]   --->   Operation 36 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln243 = sext i16 %m_fix_hi" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243]   --->   Operation 37 'sext' 'sext_ln243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [3/3] (1.05ns) (grouped into DSP with root node add_ln243)   --->   "%mul_ln243 = mul i31 %sext_ln243, i31 23637" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243]   --->   Operation 38 'mul' 'mul_ln243' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln255 = trunc i71 %m_fix" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:255]   --->   Operation 39 'trunc' 'trunc_ln255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.54ns)   --->   "%icmp_ln309 = icmp_sgt  i12 %m_exp, i12 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:309]   --->   Operation 40 'icmp' 'icmp_ln309' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln309_2)   --->   "%select_ln230 = select i1 %tmp, i64 %shl_ln230, i64 %ashr_ln230" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:230]   --->   Operation 41 'select' 'select_ln230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln309_2)   --->   "%shl_ln2 = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i64.i7, i64 %select_ln230, i7 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:309]   --->   Operation 42 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (3.72ns) (out node of the LUT)   --->   "%icmp_ln309_2 = icmp_ne  i71 %shl_ln2, i71 %sext_ln227" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:309]   --->   Operation 43 'icmp' 'icmp_ln309_2' <Predicate = true> <Delay = 3.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.05>
ST_2 : Operation 44 [2/3] (1.05ns) (grouped into DSP with root node add_ln243)   --->   "%mul_ln243 = mul i31 %sext_ln243, i31 23637" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243]   --->   Operation 44 'mul' 'mul_ln243' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 45 [1/3] (0.00ns) (grouped into DSP with root node add_ln243)   --->   "%mul_ln243 = mul i31 %sext_ln243, i31 23637" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243]   --->   Operation 45 'mul' 'mul_ln243' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %tmp_6, i18 131072" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243]   --->   Operation 46 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln243_1 = sext i19 %shl_ln" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243]   --->   Operation 47 'sext' 'sext_ln243_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln243 = add i31 %sext_ln243_1, i31 %mul_ln243" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243]   --->   Operation 48 'add' 'add_ln243' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 24.6>
ST_4 : Operation 49 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln243 = add i31 %sext_ln243_1, i31 %mul_ln243" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243]   --->   Operation 49 'add' 'add_ln243' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_7_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %add_ln243, i32 18, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243]   --->   Operation 50 'partselect' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %add_ln243, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243]   --->   Operation 51 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln243 = trunc i31 %add_ln243" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243]   --->   Operation 52 'trunc' 'trunc_ln243' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln243 = icmp_eq  i18 %trunc_ln243, i18 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243]   --->   Operation 53 'icmp' 'icmp_ln243' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (1.67ns)   --->   "%add_ln243_1 = add i13 %tmp_7_cast, i13 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243]   --->   Operation 54 'add' 'add_ln243_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%select_ln243 = select i1 %icmp_ln243, i13 %tmp_7_cast, i13 %add_ln243_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243]   --->   Operation 55 'select' 'select_ln243' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.69ns) (out node of the LUT)   --->   "%r_exp = select i1 %tmp_8, i13 %select_ln243, i13 %tmp_7_cast" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:243]   --->   Operation 56 'select' 'r_exp' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln249 = sext i13 %r_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:249]   --->   Operation 57 'sext' 'sext_ln249' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (13.1ns)   --->   "%mul_ln249 = mul i71 %sext_ln249, i71 1636647506585939924452" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:249]   --->   Operation 58 'mul' 'mul_ln249' <Predicate = true> <Delay = 13.1> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i58 @_ssdm_op_PartSelect.i58.i71.i32.i32, i71 %mul_ln249, i32 13, i32 70" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:255]   --->   Operation 59 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i58.i1, i58 %tmp_1, i1 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:255]   --->   Operation 60 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (3.39ns)   --->   "%m_diff = sub i59 %trunc_ln255, i59 %and_ln" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:255]   --->   Operation 61 'sub' 'm_diff' <Predicate = true> <Delay = 3.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%m_diff_hi = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32 51, i32 58" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:286]   --->   Operation 62 'partselect' 'm_diff_hi' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%Z2 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32 43, i32 50" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:96->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 63 'partselect' 'Z2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%Z3 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32 35, i32 42" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:98->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 64 'partselect' 'Z3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:99->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 65 'trunc' 'Z4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32 27, i32 34" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:113->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 66 'partselect' 'Z4_ind' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i8 %Z4_ind" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:114->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 67 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr = getelementptr i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i64 0, i64 %zext_ln114" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:114->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 68 'getelementptr' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_load = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:114->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 69 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i8 %Z3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:119->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 70 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1 = getelementptr i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i64 0, i64 %zext_ln119" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:119->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 71 'getelementptr' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (3.25ns)   --->   "%f_Z3 = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:119->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 72 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i8 %Z2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:138->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 73 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr = getelementptr i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i64 0, i64 %zext_ln138" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:138->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 74 'getelementptr' 'table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (3.25ns)   --->   "%f_Z2 = load i8 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:138->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 75 'load' 'f_Z2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 34.5>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln292 = zext i8 %m_diff_hi" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:292]   --->   Operation 76 'zext' 'zext_ln292' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr = getelementptr i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i64 0, i64 %zext_ln292" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:292]   --->   Operation 77 'getelementptr' 'table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [2/2] (3.25ns)   --->   "%exp_Z1 = load i8 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:292]   --->   Operation 78 'load' 'exp_Z1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_5 : Operation 79 [1/2] (3.25ns)   --->   "%table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_load = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:114->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 79 'load' 'table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%f_Z4 = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_load, i32 16, i32 25" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:114->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 80 'partselect' 'f_Z4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i35 %Z4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:115->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 81 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i10 %f_Z4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:115->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 82 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (2.67ns)   --->   "%exp_Z4_m_1 = add i36 %zext_ln115, i36 %zext_ln115_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:115->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 83 'add' 'exp_Z4_m_1' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/2] (3.25ns)   --->   "%f_Z3 = load i8 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:119->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 84 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%exp_Z3_m_1 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3, i9 0, i26 %f_Z3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:120->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 85 'bitconcatenate' 'exp_Z3_m_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i43 %exp_Z3_m_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:120->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 86 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i43 %exp_Z3_m_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:123->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 87 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i36 %exp_Z4_m_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:123->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 88 'zext' 'zext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (9.57ns)   --->   "%mul_ln123 = mul i79 %zext_ln123, i79 %zext_ln123_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:123->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 89 'mul' 'mul_ln123' <Predicate = true> <Delay = 9.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 9.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %mul_ln123, i32 59, i32 78" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:130->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 90 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln130_1 = zext i20 %tmp_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:130->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 91 'zext' 'zext_ln130_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (2.71ns)   --->   "%add_ln130 = add i36 %exp_Z4_m_1, i36 %zext_ln130_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:130->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 92 'add' 'add_ln130' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i36 %add_ln130" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:130->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 93 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (2.96ns)   --->   "%exp_Z2P_m_1 = add i44 %zext_ln130, i44 %zext_ln120" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:130->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 94 'add' 'exp_Z2P_m_1' <Predicate = true> <Delay = 2.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/2] (3.25ns)   --->   "%f_Z2 = load i8 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:138->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 95 'load' 'f_Z2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2, i32 2, i32 41" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:139->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 96 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%exp_Z2_m_1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2, i1 0, i40 %tmp_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:139->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 97 'bitconcatenate' 'exp_Z2_m_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i49 %exp_Z2_m_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:142->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 98 'zext' 'zext_ln142' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln142_1 = zext i44 %exp_Z2P_m_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:142->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 99 'zext' 'zext_ln142_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (10.4ns)   --->   "%mul_ln142 = mul i93 %zext_ln142, i93 %zext_ln142_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:142->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 100 'mul' 'mul_ln142' <Predicate = true> <Delay = 10.4> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 10.4> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %mul_ln142, i32 57, i32 92" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:145->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 101 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln145_2 = zext i36 %tmp_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:145->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 102 'zext' 'zext_ln145_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (2.98ns)   --->   "%add_ln145 = add i44 %exp_Z2P_m_1, i44 %zext_ln145_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:145->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 103 'add' 'add_ln145' <Predicate = true> <Delay = 2.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 24.2>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%specpipeline_ln158 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:158]   --->   Operation 104 'specpipeline' 'specpipeline_ln158' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln185)   --->   "%xor_ln182 = xor i1 %es_sign, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:182]   --->   Operation 105 'xor' 'xor_ln182' <Predicate = (icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln185)   --->   "%and_ln182_1 = and i1 %icmp_ln18_1, i1 %xor_ln182" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:182]   --->   Operation 106 'and' 'and_ln182_1' <Predicate = (icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln185)   --->   "%and_ln182 = and i1 %and_ln182_1, i1 %icmp_ln18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:182]   --->   Operation 107 'and' 'and_ln182' <Predicate = (icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%xor_ln18 = xor i1 %icmp_ln18_1, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:180]   --->   Operation 108 'xor' 'xor_ln18' <Predicate = (icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln18 = and i1 %icmp_ln18, i1 %xor_ln18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:180]   --->   Operation 109 'and' 'and_ln18' <Predicate = (icmp_ln18)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln185)   --->   "%select_ln18 = select i1 %and_ln18, i64 nan, i64 inf" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:180]   --->   Operation 110 'select' 'select_ln18' <Predicate = (icmp_ln18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln185)   --->   "%or_ln185 = or i1 %and_ln18, i1 %and_ln182" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:185]   --->   Operation 111 'or' 'or_ln185' <Predicate = (icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln185 = select i1 %or_ln185, i64 %select_ln18, i64 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:185]   --->   Operation 112 'select' 'select_ln185' <Predicate = (icmp_ln18)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 113 [1/2] (3.25ns)   --->   "%exp_Z1 = load i8 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:292]   --->   Operation 113 'load' 'exp_Z1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2, i1 0, i40 %tmp_3, i2 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:145->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 114 'bitconcatenate' 'and_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i51 %and_ln1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:145->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 115 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln145_1 = zext i44 %add_ln145" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:145->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 116 'zext' 'zext_ln145_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (3.18ns)   --->   "%exp_Z1P_m_1_l = add i52 %zext_ln145_1, i52 %zext_ln145" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:145->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 117 'add' 'exp_Z1P_m_1_l' <Predicate = true> <Delay = 3.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1 = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l, i32 2, i32 51" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:149->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:293]   --->   Operation 118 'partselect' 'exp_Z1P_m_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%exp_Z1_hi = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1, i32 8, i32 57" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:294]   --->   Operation 119 'partselect' 'exp_Z1_hi' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (3.36ns)   --->   "%add_ln297 = add i58 %exp_Z1, i58 16" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:297]   --->   Operation 120 'add' 'add_ln297' <Predicate = true> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln297 = zext i50 %exp_Z1_hi" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:297]   --->   Operation 121 'zext' 'zext_ln297' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln297_1 = zext i50 %exp_Z1P_m_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:297]   --->   Operation 122 'zext' 'zext_ln297_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (10.4ns)   --->   "%mul_ln297 = mul i100 %zext_ln297_1, i100 %zext_ln297" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:297]   --->   Operation 123 'mul' 'mul_ln297' <Predicate = true> <Delay = 10.4> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 10.4> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %add_ln297, i49 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:297]   --->   Operation 124 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln297_2 = zext i100 %mul_ln297" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:297]   --->   Operation 125 'zext' 'zext_ln297_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (4.75ns)   --->   "%add_ln297_1 = add i107 %shl_ln1, i107 %zext_ln297_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:297]   --->   Operation 126 'add' 'add_ln297_1' <Predicate = true> <Delay = 4.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %add_ln297_1, i32 106" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:303]   --->   Operation 127 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (1.67ns)   --->   "%r_exp_1 = add i13 %r_exp, i13 8191" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:305]   --->   Operation 128 'add' 'r_exp_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.69ns)   --->   "%r_exp_2 = select i1 %tmp_9, i13 %r_exp, i13 %r_exp_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:303]   --->   Operation 129 'select' 'r_exp_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_2, i32 10, i32 12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:309]   --->   Operation 130 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (1.65ns)   --->   "%icmp_ln309_1 = icmp_sgt  i3 %tmp_10, i3 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:309]   --->   Operation 131 'icmp' 'icmp_ln309_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.97ns)   --->   "%or_ln309 = or i1 %icmp_ln309_2, i1 %icmp_ln309_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:309]   --->   Operation 132 'or' 'or_ln309' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln309_1)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln224, i32 53" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:310]   --->   Operation 133 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln309_1)   --->   "%select_ln310 = select i1 %tmp_11, i64 0, i64 inf" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:310]   --->   Operation 134 'select' 'select_ln310' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (1.67ns)   --->   "%icmp_ln326 = icmp_slt  i13 %r_exp_2, i13 7170" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:326]   --->   Operation 135 'icmp' 'icmp_ln326' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln336 = trunc i13 %r_exp_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:336]   --->   Operation 136 'trunc' 'trunc_ln336' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (1.63ns)   --->   "%out_exp = add i11 %trunc_ln336, i11 1023" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:336]   --->   Operation 137 'add' 'out_exp' <Predicate = (!icmp_ln18)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln18_1)   --->   "%tmp_4 = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln297_1, i32 54, i32 105" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 138 'partselect' 'tmp_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln18_1)   --->   "%tmp_5 = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln297_1, i32 53, i32 104" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 139 'partselect' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln18_1)   --->   "%select_ln303 = select i1 %tmp_9, i52 %tmp_4, i52 %tmp_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:303]   --->   Operation 140 'select' 'select_ln303' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln18_1)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 0, i11 %out_exp, i52 %select_ln303" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 141 'bitconcatenate' 't' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln18_1)   --->   "%bitcast_ln497 = bitcast i64 %t" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 142 'bitcast' 'bitcast_ln497' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln18_1 = select i1 %icmp_ln18, i64 %select_ln185, i64 %bitcast_ln497" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:180]   --->   Operation 143 'select' 'select_ln18_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_2)   --->   "%and_ln309 = and i1 %icmp_ln309, i1 %or_ln309" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:309]   --->   Operation 144 'and' 'and_ln309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_2)   --->   "%xor_ln309 = xor i1 %icmp_ln309, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:309]   --->   Operation 145 'xor' 'xor_ln309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_2)   --->   "%and_ln309_1 = and i1 %icmp_ln309_1, i1 %xor_ln309" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:309]   --->   Operation 146 'and' 'and_ln309_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_2)   --->   "%or_ln309_1 = or i1 %and_ln309, i1 %and_ln309_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:309]   --->   Operation 147 'or' 'or_ln309_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.97ns)   --->   "%xor_ln18_1 = xor i1 %icmp_ln18, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:180]   --->   Operation 148 'xor' 'xor_ln18_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln309_2 = and i1 %or_ln309_1, i1 %xor_ln18_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:309]   --->   Operation 149 'and' 'and_ln309_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln309_1)   --->   "%select_ln309 = select i1 %and_ln309_2, i64 %select_ln310, i64 %select_ln18_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:309]   --->   Operation 150 'select' 'select_ln309' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_5)   --->   "%xor_ln309_1 = xor i1 %or_ln309, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:309]   --->   Operation 151 'xor' 'xor_ln309_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_5)   --->   "%and_ln309_3 = and i1 %icmp_ln309, i1 %xor_ln309_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:309]   --->   Operation 152 'and' 'and_ln309_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_5)   --->   "%or_ln309_2 = or i1 %icmp_ln309, i1 %icmp_ln309_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:309]   --->   Operation 153 'or' 'or_ln309_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_5)   --->   "%xor_ln309_2 = xor i1 %or_ln309_2, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:309]   --->   Operation 154 'xor' 'xor_ln309_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_5)   --->   "%or_ln309_3 = or i1 %and_ln309_3, i1 %xor_ln309_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:309]   --->   Operation 155 'or' 'or_ln309_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln309_5)   --->   "%and_ln309_4 = and i1 %or_ln309_3, i1 %xor_ln18_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:309]   --->   Operation 156 'and' 'and_ln309_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln309_5 = and i1 %and_ln309_4, i1 %icmp_ln326" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:309]   --->   Operation 157 'and' 'and_ln309_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln309_1 = select i1 %and_ln309_5, i64 0, i64 %select_ln309" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:309]   --->   Operation 158 'select' 'select_ln309_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%ret_ln339 = ret i64 %select_ln309_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:339]   --->   Operation 159 'ret' 'ret_ln339' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                                                           (read          ) [ 0000000]
data                                                             (bitcast       ) [ 0000000]
es_sign                                                          (bitselect     ) [ 0111111]
es_exp                                                           (partselect    ) [ 0000000]
es_sig                                                           (trunc         ) [ 0000000]
icmp_ln18                                                        (icmp          ) [ 0111111]
icmp_ln18_1                                                      (icmp          ) [ 0111111]
zext_ln486                                                       (zext          ) [ 0000000]
m_exp                                                            (add           ) [ 0000000]
e_frac                                                           (bitconcatenate) [ 0000000]
zext_ln221                                                       (zext          ) [ 0000000]
e_frac_1                                                         (sub           ) [ 0000000]
select_ln224                                                     (select        ) [ 0111111]
m_frac_l                                                         (bitconcatenate) [ 0000000]
sext_ln227                                                       (sext          ) [ 0000000]
tmp                                                              (bitselect     ) [ 0000000]
sub_ln229                                                        (sub           ) [ 0000000]
sext_ln229                                                       (sext          ) [ 0000000]
select_ln229                                                     (select        ) [ 0000000]
sext_ln229_1                                                     (sext          ) [ 0000000]
zext_ln229                                                       (zext          ) [ 0000000]
ashr_ln229                                                       (ashr          ) [ 0000000]
shl_ln229                                                        (shl           ) [ 0000000]
m_fix                                                            (select        ) [ 0000000]
m_fix_l                                                          (partselect    ) [ 0000000]
zext_ln230                                                       (zext          ) [ 0000000]
shl_ln230                                                        (shl           ) [ 0000000]
ashr_ln230                                                       (ashr          ) [ 0000000]
m_fix_hi                                                         (partselect    ) [ 0000000]
tmp_6                                                            (bitselect     ) [ 0111000]
sext_ln243                                                       (sext          ) [ 0111000]
trunc_ln255                                                      (trunc         ) [ 0111100]
icmp_ln309                                                       (icmp          ) [ 0111111]
select_ln230                                                     (select        ) [ 0000000]
shl_ln2                                                          (bitconcatenate) [ 0000000]
icmp_ln309_2                                                     (icmp          ) [ 0111111]
mul_ln243                                                        (mul           ) [ 0100100]
shl_ln                                                           (bitconcatenate) [ 0000000]
sext_ln243_1                                                     (sext          ) [ 0100100]
add_ln243                                                        (add           ) [ 0000000]
tmp_7_cast                                                       (partselect    ) [ 0000000]
tmp_8                                                            (bitselect     ) [ 0000000]
trunc_ln243                                                      (trunc         ) [ 0000000]
icmp_ln243                                                       (icmp          ) [ 0000000]
add_ln243_1                                                      (add           ) [ 0000000]
select_ln243                                                     (select        ) [ 0000000]
r_exp                                                            (select        ) [ 0100011]
sext_ln249                                                       (sext          ) [ 0000000]
mul_ln249                                                        (mul           ) [ 0000000]
tmp_1                                                            (partselect    ) [ 0000000]
and_ln                                                           (bitconcatenate) [ 0000000]
m_diff                                                           (sub           ) [ 0000000]
m_diff_hi                                                        (partselect    ) [ 0100010]
Z2                                                               (partselect    ) [ 0100011]
Z3                                                               (partselect    ) [ 0100010]
Z4                                                               (trunc         ) [ 0100010]
Z4_ind                                                           (partselect    ) [ 0000000]
zext_ln114                                                       (zext          ) [ 0000000]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr   (getelementptr ) [ 0100010]
zext_ln119                                                       (zext          ) [ 0000000]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1 (getelementptr ) [ 0100010]
zext_ln138                                                       (zext          ) [ 0000000]
table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr   (getelementptr ) [ 0100010]
zext_ln292                                                       (zext          ) [ 0000000]
table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr (getelementptr ) [ 0100001]
table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_load   (load          ) [ 0000000]
f_Z4                                                             (partselect    ) [ 0000000]
zext_ln115                                                       (zext          ) [ 0000000]
zext_ln115_1                                                     (zext          ) [ 0000000]
exp_Z4_m_1                                                       (add           ) [ 0000000]
f_Z3                                                             (load          ) [ 0000000]
exp_Z3_m_1                                                       (bitconcatenate) [ 0000000]
zext_ln120                                                       (zext          ) [ 0000000]
zext_ln123                                                       (zext          ) [ 0000000]
zext_ln123_1                                                     (zext          ) [ 0000000]
mul_ln123                                                        (mul           ) [ 0000000]
tmp_2                                                            (partselect    ) [ 0000000]
zext_ln130_1                                                     (zext          ) [ 0000000]
add_ln130                                                        (add           ) [ 0000000]
zext_ln130                                                       (zext          ) [ 0000000]
exp_Z2P_m_1                                                      (add           ) [ 0000000]
f_Z2                                                             (load          ) [ 0000000]
tmp_3                                                            (partselect    ) [ 0100001]
exp_Z2_m_1                                                       (bitconcatenate) [ 0000000]
zext_ln142                                                       (zext          ) [ 0000000]
zext_ln142_1                                                     (zext          ) [ 0000000]
mul_ln142                                                        (mul           ) [ 0000000]
tmp_7                                                            (partselect    ) [ 0000000]
zext_ln145_2                                                     (zext          ) [ 0000000]
add_ln145                                                        (add           ) [ 0100001]
specpipeline_ln158                                               (specpipeline  ) [ 0000000]
xor_ln182                                                        (xor           ) [ 0000000]
and_ln182_1                                                      (and           ) [ 0000000]
and_ln182                                                        (and           ) [ 0000000]
xor_ln18                                                         (xor           ) [ 0000000]
and_ln18                                                         (and           ) [ 0000000]
select_ln18                                                      (select        ) [ 0000000]
or_ln185                                                         (or            ) [ 0000000]
select_ln185                                                     (select        ) [ 0000000]
exp_Z1                                                           (load          ) [ 0000000]
and_ln1                                                          (bitconcatenate) [ 0000000]
zext_ln145                                                       (zext          ) [ 0000000]
zext_ln145_1                                                     (zext          ) [ 0000000]
exp_Z1P_m_1_l                                                    (add           ) [ 0000000]
exp_Z1P_m_1                                                      (partselect    ) [ 0000000]
exp_Z1_hi                                                        (partselect    ) [ 0000000]
add_ln297                                                        (add           ) [ 0000000]
zext_ln297                                                       (zext          ) [ 0000000]
zext_ln297_1                                                     (zext          ) [ 0000000]
mul_ln297                                                        (mul           ) [ 0000000]
shl_ln1                                                          (bitconcatenate) [ 0000000]
zext_ln297_2                                                     (zext          ) [ 0000000]
add_ln297_1                                                      (add           ) [ 0000000]
tmp_9                                                            (bitselect     ) [ 0000000]
r_exp_1                                                          (add           ) [ 0000000]
r_exp_2                                                          (select        ) [ 0000000]
tmp_10                                                           (partselect    ) [ 0000000]
icmp_ln309_1                                                     (icmp          ) [ 0000000]
or_ln309                                                         (or            ) [ 0000000]
tmp_11                                                           (bitselect     ) [ 0000000]
select_ln310                                                     (select        ) [ 0000000]
icmp_ln326                                                       (icmp          ) [ 0000000]
trunc_ln336                                                      (trunc         ) [ 0000000]
out_exp                                                          (add           ) [ 0000000]
tmp_4                                                            (partselect    ) [ 0000000]
tmp_5                                                            (partselect    ) [ 0000000]
select_ln303                                                     (select        ) [ 0000000]
t                                                                (bitconcatenate) [ 0000000]
bitcast_ln497                                                    (bitcast       ) [ 0000000]
select_ln18_1                                                    (select        ) [ 0000000]
and_ln309                                                        (and           ) [ 0000000]
xor_ln309                                                        (xor           ) [ 0000000]
and_ln309_1                                                      (and           ) [ 0000000]
or_ln309_1                                                       (or            ) [ 0000000]
xor_ln18_1                                                       (xor           ) [ 0000000]
and_ln309_2                                                      (and           ) [ 0000000]
select_ln309                                                     (select        ) [ 0000000]
xor_ln309_1                                                      (xor           ) [ 0000000]
and_ln309_3                                                      (and           ) [ 0000000]
or_ln309_2                                                       (or            ) [ 0000000]
xor_ln309_2                                                      (xor           ) [ 0000000]
or_ln309_3                                                       (or            ) [ 0000000]
and_ln309_4                                                      (and           ) [ 0000000]
and_ln309_5                                                      (and           ) [ 0000000]
select_ln309_1                                                   (select        ) [ 0000000]
ret_ln339                                                        (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i61.i54.i7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i71.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i64.i7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i59.i58.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i107.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="196" class="1004" name="x_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="26" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="0"/>
<pin id="214" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="215" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="216" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="26" slack="0"/>
<pin id="217" dir="1" index="7" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_load/4 f_Z3/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="26" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="8" slack="0"/>
<pin id="223" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="42" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="8" slack="0"/>
<pin id="231" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="58" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="8" slack="0"/>
<pin id="244" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="mul_ln249_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="13" slack="0"/>
<pin id="255" dir="0" index="1" bw="71" slack="0"/>
<pin id="256" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln249/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="mul_ln123_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="43" slack="0"/>
<pin id="260" dir="0" index="1" bw="36" slack="0"/>
<pin id="261" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln123/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="mul_ln142_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="49" slack="0"/>
<pin id="264" dir="0" index="1" bw="44" slack="0"/>
<pin id="265" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln142/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="mul_ln297_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="50" slack="0"/>
<pin id="268" dir="0" index="1" bw="50" slack="0"/>
<pin id="269" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln297/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="data_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="es_sign_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="64" slack="0"/>
<pin id="277" dir="0" index="2" bw="7" slack="0"/>
<pin id="278" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="es_sign/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="es_exp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="11" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="0" index="2" bw="7" slack="0"/>
<pin id="286" dir="0" index="3" bw="7" slack="0"/>
<pin id="287" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="es_exp/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="es_sig_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="es_sig/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln18_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="11" slack="0"/>
<pin id="298" dir="0" index="1" bw="11" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln18_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="52" slack="0"/>
<pin id="304" dir="0" index="1" bw="52" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_1/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln486_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="11" slack="0"/>
<pin id="310" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="m_exp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="0"/>
<pin id="314" dir="0" index="1" bw="11" slack="0"/>
<pin id="315" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="e_frac_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="53" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="52" slack="0"/>
<pin id="322" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="e_frac/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln221_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="53" slack="0"/>
<pin id="328" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln221/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="e_frac_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="53" slack="0"/>
<pin id="333" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_frac_1/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_ln224_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="54" slack="0"/>
<pin id="339" dir="0" index="2" bw="54" slack="0"/>
<pin id="340" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln224/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="m_frac_l_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="61" slack="0"/>
<pin id="346" dir="0" index="1" bw="54" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="m_frac_l/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sext_ln227_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="61" slack="0"/>
<pin id="354" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln227/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="12" slack="0"/>
<pin id="359" dir="0" index="2" bw="5" slack="0"/>
<pin id="360" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sub_ln229_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="11" slack="0"/>
<pin id="366" dir="0" index="1" bw="11" slack="0"/>
<pin id="367" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln229/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sext_ln229_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="0"/>
<pin id="372" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln229/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="select_ln229_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="12" slack="0"/>
<pin id="377" dir="0" index="2" bw="12" slack="0"/>
<pin id="378" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln229/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sext_ln229_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="12" slack="0"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln229_1/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln229_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="12" slack="0"/>
<pin id="388" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln229/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="ashr_ln229_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="61" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln229/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="shl_ln229_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="61" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln229/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="m_fix_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="71" slack="0"/>
<pin id="405" dir="0" index="2" bw="71" slack="0"/>
<pin id="406" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="m_fix_l_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="64" slack="0"/>
<pin id="412" dir="0" index="1" bw="71" slack="0"/>
<pin id="413" dir="0" index="2" bw="4" slack="0"/>
<pin id="414" dir="0" index="3" bw="8" slack="0"/>
<pin id="415" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_l/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln230_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="12" slack="0"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="shl_ln230_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln230/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="ashr_ln230_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln230/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="m_fix_hi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="0" index="1" bw="71" slack="0"/>
<pin id="439" dir="0" index="2" bw="7" slack="0"/>
<pin id="440" dir="0" index="3" bw="8" slack="0"/>
<pin id="441" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_6_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="71" slack="0"/>
<pin id="449" dir="0" index="2" bw="8" slack="0"/>
<pin id="450" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sext_ln243_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="0"/>
<pin id="456" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln243/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="trunc_ln255_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="71" slack="0"/>
<pin id="460" dir="1" index="1" bw="59" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln255/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln309_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="12" slack="0"/>
<pin id="464" dir="0" index="1" bw="12" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln309/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="select_ln230_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="64" slack="0"/>
<pin id="471" dir="0" index="2" bw="64" slack="0"/>
<pin id="472" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln230/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="shl_ln2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="71" slack="0"/>
<pin id="478" dir="0" index="1" bw="64" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln309_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="71" slack="0"/>
<pin id="486" dir="0" index="1" bw="71" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln309_2/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="shl_ln_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="19" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="2"/>
<pin id="493" dir="0" index="2" bw="18" slack="0"/>
<pin id="494" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sext_ln243_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="19" slack="0"/>
<pin id="499" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln243_1/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_7_cast_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="13" slack="0"/>
<pin id="503" dir="0" index="1" bw="31" slack="0"/>
<pin id="504" dir="0" index="2" bw="6" slack="0"/>
<pin id="505" dir="0" index="3" bw="6" slack="0"/>
<pin id="506" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7_cast/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_8_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="31" slack="0"/>
<pin id="513" dir="0" index="2" bw="6" slack="0"/>
<pin id="514" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="trunc_ln243_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="31" slack="0"/>
<pin id="519" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln243/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln243_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="18" slack="0"/>
<pin id="522" dir="0" index="1" bw="18" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln243/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln243_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="13" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln243_1/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="select_ln243_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="13" slack="0"/>
<pin id="535" dir="0" index="2" bw="13" slack="0"/>
<pin id="536" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln243/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="r_exp_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="13" slack="0"/>
<pin id="543" dir="0" index="2" bw="13" slack="0"/>
<pin id="544" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="sext_ln249_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="13" slack="0"/>
<pin id="550" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln249/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="58" slack="0"/>
<pin id="555" dir="0" index="1" bw="71" slack="0"/>
<pin id="556" dir="0" index="2" bw="5" slack="0"/>
<pin id="557" dir="0" index="3" bw="8" slack="0"/>
<pin id="558" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="and_ln_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="59" slack="0"/>
<pin id="565" dir="0" index="1" bw="58" slack="0"/>
<pin id="566" dir="0" index="2" bw="1" slack="0"/>
<pin id="567" dir="1" index="3" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="m_diff_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="59" slack="3"/>
<pin id="573" dir="0" index="1" bw="59" slack="0"/>
<pin id="574" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m_diff/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="m_diff_hi_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="0" index="1" bw="59" slack="0"/>
<pin id="579" dir="0" index="2" bw="7" slack="0"/>
<pin id="580" dir="0" index="3" bw="7" slack="0"/>
<pin id="581" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="Z2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="0" index="1" bw="59" slack="0"/>
<pin id="589" dir="0" index="2" bw="7" slack="0"/>
<pin id="590" dir="0" index="3" bw="7" slack="0"/>
<pin id="591" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="Z3_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="0"/>
<pin id="598" dir="0" index="1" bw="59" slack="0"/>
<pin id="599" dir="0" index="2" bw="7" slack="0"/>
<pin id="600" dir="0" index="3" bw="7" slack="0"/>
<pin id="601" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="Z4_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="59" slack="0"/>
<pin id="608" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="Z4_ind_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="0"/>
<pin id="612" dir="0" index="1" bw="59" slack="0"/>
<pin id="613" dir="0" index="2" bw="6" slack="0"/>
<pin id="614" dir="0" index="3" bw="7" slack="0"/>
<pin id="615" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln114_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="0"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln119_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln138_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="0"/>
<pin id="632" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln292_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="1"/>
<pin id="637" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln292/5 "/>
</bind>
</comp>

<comp id="639" class="1004" name="f_Z4_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="10" slack="0"/>
<pin id="641" dir="0" index="1" bw="26" slack="0"/>
<pin id="642" dir="0" index="2" bw="6" slack="0"/>
<pin id="643" dir="0" index="3" bw="6" slack="0"/>
<pin id="644" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_Z4/5 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln115_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="35" slack="1"/>
<pin id="651" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln115_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="10" slack="0"/>
<pin id="654" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_1/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="exp_Z4_m_1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="35" slack="0"/>
<pin id="658" dir="0" index="1" bw="10" slack="0"/>
<pin id="659" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z4_m_1/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="exp_Z3_m_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="43" slack="0"/>
<pin id="664" dir="0" index="1" bw="8" slack="1"/>
<pin id="665" dir="0" index="2" bw="1" slack="0"/>
<pin id="666" dir="0" index="3" bw="26" slack="0"/>
<pin id="667" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z3_m_1/5 "/>
</bind>
</comp>

<comp id="671" class="1004" name="zext_ln120_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="43" slack="0"/>
<pin id="673" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln123_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="43" slack="0"/>
<pin id="677" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln123_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="36" slack="0"/>
<pin id="682" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_1/5 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_2_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="20" slack="0"/>
<pin id="687" dir="0" index="1" bw="79" slack="0"/>
<pin id="688" dir="0" index="2" bw="7" slack="0"/>
<pin id="689" dir="0" index="3" bw="8" slack="0"/>
<pin id="690" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="695" class="1004" name="zext_ln130_1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="20" slack="0"/>
<pin id="697" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_1/5 "/>
</bind>
</comp>

<comp id="699" class="1004" name="add_ln130_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="36" slack="0"/>
<pin id="701" dir="0" index="1" bw="20" slack="0"/>
<pin id="702" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/5 "/>
</bind>
</comp>

<comp id="705" class="1004" name="zext_ln130_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="36" slack="0"/>
<pin id="707" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/5 "/>
</bind>
</comp>

<comp id="709" class="1004" name="exp_Z2P_m_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="36" slack="0"/>
<pin id="711" dir="0" index="1" bw="43" slack="0"/>
<pin id="712" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1/5 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_3_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="40" slack="0"/>
<pin id="717" dir="0" index="1" bw="42" slack="0"/>
<pin id="718" dir="0" index="2" bw="3" slack="0"/>
<pin id="719" dir="0" index="3" bw="7" slack="0"/>
<pin id="720" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="725" class="1004" name="exp_Z2_m_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="49" slack="0"/>
<pin id="727" dir="0" index="1" bw="8" slack="1"/>
<pin id="728" dir="0" index="2" bw="1" slack="0"/>
<pin id="729" dir="0" index="3" bw="40" slack="0"/>
<pin id="730" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z2_m_1/5 "/>
</bind>
</comp>

<comp id="734" class="1004" name="zext_ln142_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="49" slack="0"/>
<pin id="736" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142/5 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln142_1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="44" slack="0"/>
<pin id="741" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_1/5 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_7_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="36" slack="0"/>
<pin id="746" dir="0" index="1" bw="93" slack="0"/>
<pin id="747" dir="0" index="2" bw="7" slack="0"/>
<pin id="748" dir="0" index="3" bw="8" slack="0"/>
<pin id="749" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="754" class="1004" name="zext_ln145_2_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="36" slack="0"/>
<pin id="756" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_2/5 "/>
</bind>
</comp>

<comp id="758" class="1004" name="add_ln145_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="44" slack="0"/>
<pin id="760" dir="0" index="1" bw="36" slack="0"/>
<pin id="761" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/5 "/>
</bind>
</comp>

<comp id="764" class="1004" name="xor_ln182_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="5"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln182/6 "/>
</bind>
</comp>

<comp id="769" class="1004" name="and_ln182_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="5"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln182_1/6 "/>
</bind>
</comp>

<comp id="774" class="1004" name="and_ln182_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="5"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln182/6 "/>
</bind>
</comp>

<comp id="779" class="1004" name="xor_ln18_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="5"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/6 "/>
</bind>
</comp>

<comp id="784" class="1004" name="and_ln18_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="5"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/6 "/>
</bind>
</comp>

<comp id="789" class="1004" name="select_ln18_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="64" slack="0"/>
<pin id="792" dir="0" index="2" bw="64" slack="0"/>
<pin id="793" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/6 "/>
</bind>
</comp>

<comp id="797" class="1004" name="or_ln185_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln185/6 "/>
</bind>
</comp>

<comp id="803" class="1004" name="select_ln185_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="64" slack="0"/>
<pin id="806" dir="0" index="2" bw="64" slack="0"/>
<pin id="807" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln185/6 "/>
</bind>
</comp>

<comp id="811" class="1004" name="and_ln1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="51" slack="0"/>
<pin id="813" dir="0" index="1" bw="8" slack="2"/>
<pin id="814" dir="0" index="2" bw="1" slack="0"/>
<pin id="815" dir="0" index="3" bw="40" slack="1"/>
<pin id="816" dir="0" index="4" bw="1" slack="0"/>
<pin id="817" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln1/6 "/>
</bind>
</comp>

<comp id="821" class="1004" name="zext_ln145_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="51" slack="0"/>
<pin id="823" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/6 "/>
</bind>
</comp>

<comp id="825" class="1004" name="zext_ln145_1_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="44" slack="1"/>
<pin id="827" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_1/6 "/>
</bind>
</comp>

<comp id="828" class="1004" name="exp_Z1P_m_1_l_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="44" slack="0"/>
<pin id="830" dir="0" index="1" bw="51" slack="0"/>
<pin id="831" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l/6 "/>
</bind>
</comp>

<comp id="834" class="1004" name="exp_Z1P_m_1_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="50" slack="0"/>
<pin id="836" dir="0" index="1" bw="52" slack="0"/>
<pin id="837" dir="0" index="2" bw="3" slack="0"/>
<pin id="838" dir="0" index="3" bw="7" slack="0"/>
<pin id="839" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1/6 "/>
</bind>
</comp>

<comp id="844" class="1004" name="exp_Z1_hi_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="50" slack="0"/>
<pin id="846" dir="0" index="1" bw="58" slack="0"/>
<pin id="847" dir="0" index="2" bw="5" slack="0"/>
<pin id="848" dir="0" index="3" bw="7" slack="0"/>
<pin id="849" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi/6 "/>
</bind>
</comp>

<comp id="854" class="1004" name="add_ln297_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="58" slack="0"/>
<pin id="856" dir="0" index="1" bw="6" slack="0"/>
<pin id="857" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln297/6 "/>
</bind>
</comp>

<comp id="860" class="1004" name="zext_ln297_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="50" slack="0"/>
<pin id="862" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln297/6 "/>
</bind>
</comp>

<comp id="865" class="1004" name="zext_ln297_1_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="50" slack="0"/>
<pin id="867" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln297_1/6 "/>
</bind>
</comp>

<comp id="870" class="1004" name="shl_ln1_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="107" slack="0"/>
<pin id="872" dir="0" index="1" bw="58" slack="0"/>
<pin id="873" dir="0" index="2" bw="1" slack="0"/>
<pin id="874" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/6 "/>
</bind>
</comp>

<comp id="878" class="1004" name="zext_ln297_2_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="100" slack="0"/>
<pin id="880" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln297_2/6 "/>
</bind>
</comp>

<comp id="882" class="1004" name="add_ln297_1_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="107" slack="0"/>
<pin id="884" dir="0" index="1" bw="100" slack="0"/>
<pin id="885" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln297_1/6 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp_9_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="107" slack="0"/>
<pin id="891" dir="0" index="2" bw="8" slack="0"/>
<pin id="892" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="896" class="1004" name="r_exp_1_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="13" slack="2"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_1/6 "/>
</bind>
</comp>

<comp id="901" class="1004" name="r_exp_2_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="13" slack="2"/>
<pin id="904" dir="0" index="2" bw="13" slack="0"/>
<pin id="905" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_2/6 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_10_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="3" slack="0"/>
<pin id="910" dir="0" index="1" bw="13" slack="0"/>
<pin id="911" dir="0" index="2" bw="5" slack="0"/>
<pin id="912" dir="0" index="3" bw="5" slack="0"/>
<pin id="913" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="918" class="1004" name="icmp_ln309_1_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="3" slack="0"/>
<pin id="920" dir="0" index="1" bw="3" slack="0"/>
<pin id="921" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln309_1/6 "/>
</bind>
</comp>

<comp id="924" class="1004" name="or_ln309_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="5"/>
<pin id="926" dir="0" index="1" bw="1" slack="0"/>
<pin id="927" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln309/6 "/>
</bind>
</comp>

<comp id="929" class="1004" name="tmp_11_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="0"/>
<pin id="931" dir="0" index="1" bw="54" slack="5"/>
<pin id="932" dir="0" index="2" bw="7" slack="0"/>
<pin id="933" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="936" class="1004" name="select_ln310_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="0" index="1" bw="64" slack="0"/>
<pin id="939" dir="0" index="2" bw="64" slack="0"/>
<pin id="940" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln310/6 "/>
</bind>
</comp>

<comp id="944" class="1004" name="icmp_ln326_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="13" slack="0"/>
<pin id="946" dir="0" index="1" bw="13" slack="0"/>
<pin id="947" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln326/6 "/>
</bind>
</comp>

<comp id="950" class="1004" name="trunc_ln336_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="13" slack="0"/>
<pin id="952" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln336/6 "/>
</bind>
</comp>

<comp id="954" class="1004" name="out_exp_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="11" slack="0"/>
<pin id="956" dir="0" index="1" bw="11" slack="0"/>
<pin id="957" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp/6 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp_4_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="52" slack="0"/>
<pin id="962" dir="0" index="1" bw="107" slack="0"/>
<pin id="963" dir="0" index="2" bw="7" slack="0"/>
<pin id="964" dir="0" index="3" bw="8" slack="0"/>
<pin id="965" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="970" class="1004" name="tmp_5_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="52" slack="0"/>
<pin id="972" dir="0" index="1" bw="107" slack="0"/>
<pin id="973" dir="0" index="2" bw="7" slack="0"/>
<pin id="974" dir="0" index="3" bw="8" slack="0"/>
<pin id="975" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="980" class="1004" name="select_ln303_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="0"/>
<pin id="982" dir="0" index="1" bw="52" slack="0"/>
<pin id="983" dir="0" index="2" bw="52" slack="0"/>
<pin id="984" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln303/6 "/>
</bind>
</comp>

<comp id="988" class="1004" name="t_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="64" slack="0"/>
<pin id="990" dir="0" index="1" bw="1" slack="0"/>
<pin id="991" dir="0" index="2" bw="11" slack="0"/>
<pin id="992" dir="0" index="3" bw="52" slack="0"/>
<pin id="993" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/6 "/>
</bind>
</comp>

<comp id="998" class="1004" name="bitcast_ln497_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="64" slack="0"/>
<pin id="1000" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln497/6 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="select_ln18_1_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="5"/>
<pin id="1004" dir="0" index="1" bw="64" slack="0"/>
<pin id="1005" dir="0" index="2" bw="64" slack="0"/>
<pin id="1006" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/6 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="and_ln309_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="5"/>
<pin id="1011" dir="0" index="1" bw="1" slack="0"/>
<pin id="1012" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln309/6 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="xor_ln309_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="5"/>
<pin id="1016" dir="0" index="1" bw="1" slack="0"/>
<pin id="1017" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln309/6 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="and_ln309_1_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="0"/>
<pin id="1021" dir="0" index="1" bw="1" slack="0"/>
<pin id="1022" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln309_1/6 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="or_ln309_1_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="0"/>
<pin id="1027" dir="0" index="1" bw="1" slack="0"/>
<pin id="1028" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln309_1/6 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="xor_ln18_1_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="5"/>
<pin id="1033" dir="0" index="1" bw="1" slack="0"/>
<pin id="1034" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_1/6 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="and_ln309_2_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="0"/>
<pin id="1038" dir="0" index="1" bw="1" slack="0"/>
<pin id="1039" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln309_2/6 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="select_ln309_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="0"/>
<pin id="1044" dir="0" index="1" bw="64" slack="0"/>
<pin id="1045" dir="0" index="2" bw="64" slack="0"/>
<pin id="1046" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln309/6 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="xor_ln309_1_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="0"/>
<pin id="1052" dir="0" index="1" bw="1" slack="0"/>
<pin id="1053" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln309_1/6 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="and_ln309_3_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="5"/>
<pin id="1058" dir="0" index="1" bw="1" slack="0"/>
<pin id="1059" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln309_3/6 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="or_ln309_2_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="5"/>
<pin id="1063" dir="0" index="1" bw="1" slack="0"/>
<pin id="1064" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln309_2/6 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="xor_ln309_2_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="0"/>
<pin id="1068" dir="0" index="1" bw="1" slack="0"/>
<pin id="1069" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln309_2/6 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="or_ln309_3_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="0"/>
<pin id="1074" dir="0" index="1" bw="1" slack="0"/>
<pin id="1075" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln309_3/6 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="and_ln309_4_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="0"/>
<pin id="1080" dir="0" index="1" bw="1" slack="0"/>
<pin id="1081" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln309_4/6 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="and_ln309_5_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="0"/>
<pin id="1086" dir="0" index="1" bw="1" slack="0"/>
<pin id="1087" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln309_5/6 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="select_ln309_1_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="0"/>
<pin id="1092" dir="0" index="1" bw="64" slack="0"/>
<pin id="1093" dir="0" index="2" bw="64" slack="0"/>
<pin id="1094" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln309_1/6 "/>
</bind>
</comp>

<comp id="1098" class="1007" name="grp_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="16" slack="0"/>
<pin id="1100" dir="0" index="1" bw="15" slack="0"/>
<pin id="1101" dir="0" index="2" bw="19" slack="0"/>
<pin id="1102" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln243/1 add_ln243/3 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="es_sign_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="5"/>
<pin id="1111" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="es_sign "/>
</bind>
</comp>

<comp id="1114" class="1005" name="icmp_ln18_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="5"/>
<pin id="1116" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="icmp_ln18_1_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="5"/>
<pin id="1124" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln18_1 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="select_ln224_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="54" slack="5"/>
<pin id="1130" dir="1" index="1" bw="54" slack="5"/>
</pin_list>
<bind>
<opset="select_ln224 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="tmp_6_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="2"/>
<pin id="1135" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="sext_ln243_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="31" slack="1"/>
<pin id="1140" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln243 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="trunc_ln255_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="59" slack="3"/>
<pin id="1145" dir="1" index="1" bw="59" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln255 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="icmp_ln309_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="5"/>
<pin id="1150" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln309 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="icmp_ln309_2_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="1" slack="5"/>
<pin id="1158" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln309_2 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="sext_ln243_1_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="31" slack="1"/>
<pin id="1163" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln243_1 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="r_exp_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="13" slack="2"/>
<pin id="1168" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="r_exp "/>
</bind>
</comp>

<comp id="1172" class="1005" name="m_diff_hi_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="8" slack="1"/>
<pin id="1174" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m_diff_hi "/>
</bind>
</comp>

<comp id="1177" class="1005" name="Z2_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="8" slack="1"/>
<pin id="1179" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Z2 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="Z3_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="8" slack="1"/>
<pin id="1185" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Z3 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="Z4_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="35" slack="1"/>
<pin id="1190" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="8" slack="1"/>
<pin id="1195" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr "/>
</bind>
</comp>

<comp id="1198" class="1005" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="8" slack="1"/>
<pin id="1200" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="8" slack="1"/>
<pin id="1205" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr "/>
</bind>
</comp>

<comp id="1208" class="1005" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="8" slack="1"/>
<pin id="1210" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr "/>
</bind>
</comp>

<comp id="1213" class="1005" name="tmp_3_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="40" slack="1"/>
<pin id="1215" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="add_ln145_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="44" slack="1"/>
<pin id="1220" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="add_ln145 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="200"><net_src comp="8" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="104" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="218"><net_src comp="202" pin="3"/><net_sink comp="209" pin=2"/></net>

<net id="224"><net_src comp="4" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="104" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="219" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="232"><net_src comp="6" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="104" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="227" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="2" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="104" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="240" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="76" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="273"><net_src comp="196" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="10" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="12" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="288"><net_src comp="14" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="270" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="16" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="18" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="295"><net_src comp="270" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="282" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="20" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="292" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="282" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="24" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="26" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="292" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="318" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="30" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="326" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="274" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="326" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="349"><net_src comp="32" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="336" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="34" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="36" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="312" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="38" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="368"><net_src comp="40" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="282" pin="4"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="356" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="312" pin="2"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="382" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="352" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="352" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="386" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="407"><net_src comp="356" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="390" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="396" pin="2"/><net_sink comp="402" pin=2"/></net>

<net id="416"><net_src comp="42" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="402" pin="3"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="44" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="46" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="423"><net_src comp="382" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="410" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="420" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="410" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="420" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="442"><net_src comp="48" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="402" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="50" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="46" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="451"><net_src comp="52" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="402" pin="3"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="46" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="436" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="402" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="312" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="56" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="356" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="424" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="430" pin="2"/><net_sink comp="468" pin=2"/></net>

<net id="481"><net_src comp="58" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="468" pin="3"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="34" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="352" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="60" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="62" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="500"><net_src comp="490" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="507"><net_src comp="64" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="66" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="509"><net_src comp="68" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="515"><net_src comp="70" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="68" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="524"><net_src comp="517" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="72" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="501" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="74" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="520" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="501" pin="4"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="526" pin="2"/><net_sink comp="532" pin=2"/></net>

<net id="545"><net_src comp="510" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="532" pin="3"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="501" pin="4"/><net_sink comp="540" pin=2"/></net>

<net id="551"><net_src comp="540" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="559"><net_src comp="78" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="253" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="561"><net_src comp="80" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="562"><net_src comp="46" pin="0"/><net_sink comp="553" pin=3"/></net>

<net id="568"><net_src comp="82" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="553" pin="4"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="84" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="575"><net_src comp="563" pin="3"/><net_sink comp="571" pin=1"/></net>

<net id="582"><net_src comp="86" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="571" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="88" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="90" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="592"><net_src comp="86" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="571" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="92" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="94" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="602"><net_src comp="86" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="571" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="96" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="605"><net_src comp="98" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="609"><net_src comp="571" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="616"><net_src comp="86" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="571" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="100" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="619"><net_src comp="102" pin="0"/><net_sink comp="610" pin=3"/></net>

<net id="623"><net_src comp="610" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="628"><net_src comp="596" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="633"><net_src comp="586" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="638"><net_src comp="635" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="645"><net_src comp="106" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="209" pin="7"/><net_sink comp="639" pin=1"/></net>

<net id="647"><net_src comp="108" pin="0"/><net_sink comp="639" pin=2"/></net>

<net id="648"><net_src comp="110" pin="0"/><net_sink comp="639" pin=3"/></net>

<net id="655"><net_src comp="639" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="649" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="652" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="668"><net_src comp="112" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="114" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="670"><net_src comp="209" pin="3"/><net_sink comp="662" pin=3"/></net>

<net id="674"><net_src comp="662" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="662" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="683"><net_src comp="656" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="691"><net_src comp="116" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="258" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="693"><net_src comp="118" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="694"><net_src comp="120" pin="0"/><net_sink comp="685" pin=3"/></net>

<net id="698"><net_src comp="685" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="656" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="695" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="699" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="705" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="671" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="721"><net_src comp="122" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="234" pin="3"/><net_sink comp="715" pin=1"/></net>

<net id="723"><net_src comp="124" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="724"><net_src comp="126" pin="0"/><net_sink comp="715" pin=3"/></net>

<net id="731"><net_src comp="128" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="84" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="733"><net_src comp="715" pin="4"/><net_sink comp="725" pin=3"/></net>

<net id="737"><net_src comp="725" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="742"><net_src comp="709" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="750"><net_src comp="130" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="262" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="752"><net_src comp="132" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="753"><net_src comp="134" pin="0"/><net_sink comp="744" pin=3"/></net>

<net id="757"><net_src comp="744" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="709" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="754" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="28" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="773"><net_src comp="764" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="778"><net_src comp="769" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="783"><net_src comp="28" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="788"><net_src comp="779" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="784" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="795"><net_src comp="144" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="796"><net_src comp="146" pin="0"/><net_sink comp="789" pin=2"/></net>

<net id="801"><net_src comp="784" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="774" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="808"><net_src comp="797" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="789" pin="3"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="148" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="818"><net_src comp="150" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="819"><net_src comp="84" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="820"><net_src comp="152" pin="0"/><net_sink comp="811" pin=4"/></net>

<net id="824"><net_src comp="811" pin="5"/><net_sink comp="821" pin=0"/></net>

<net id="832"><net_src comp="825" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="821" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="840"><net_src comp="154" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="841"><net_src comp="828" pin="2"/><net_sink comp="834" pin=1"/></net>

<net id="842"><net_src comp="124" pin="0"/><net_sink comp="834" pin=2"/></net>

<net id="843"><net_src comp="88" pin="0"/><net_sink comp="834" pin=3"/></net>

<net id="850"><net_src comp="156" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="851"><net_src comp="247" pin="3"/><net_sink comp="844" pin=1"/></net>

<net id="852"><net_src comp="158" pin="0"/><net_sink comp="844" pin=2"/></net>

<net id="853"><net_src comp="132" pin="0"/><net_sink comp="844" pin=3"/></net>

<net id="858"><net_src comp="247" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="160" pin="0"/><net_sink comp="854" pin=1"/></net>

<net id="863"><net_src comp="844" pin="4"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="868"><net_src comp="834" pin="4"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="875"><net_src comp="162" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="854" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="164" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="881"><net_src comp="266" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="886"><net_src comp="870" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="878" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="893"><net_src comp="166" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="882" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="895"><net_src comp="168" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="900"><net_src comp="170" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="888" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="907"><net_src comp="896" pin="2"/><net_sink comp="901" pin=2"/></net>

<net id="914"><net_src comp="172" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="915"><net_src comp="901" pin="3"/><net_sink comp="908" pin=1"/></net>

<net id="916"><net_src comp="174" pin="0"/><net_sink comp="908" pin=2"/></net>

<net id="917"><net_src comp="176" pin="0"/><net_sink comp="908" pin=3"/></net>

<net id="922"><net_src comp="908" pin="4"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="178" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="928"><net_src comp="918" pin="2"/><net_sink comp="924" pin=1"/></net>

<net id="934"><net_src comp="180" pin="0"/><net_sink comp="929" pin=0"/></net>

<net id="935"><net_src comp="182" pin="0"/><net_sink comp="929" pin=2"/></net>

<net id="941"><net_src comp="929" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="942"><net_src comp="148" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="943"><net_src comp="146" pin="0"/><net_sink comp="936" pin=2"/></net>

<net id="948"><net_src comp="901" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="184" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="953"><net_src comp="901" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="958"><net_src comp="950" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="40" pin="0"/><net_sink comp="954" pin=1"/></net>

<net id="966"><net_src comp="186" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="882" pin="2"/><net_sink comp="960" pin=1"/></net>

<net id="968"><net_src comp="188" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="969"><net_src comp="190" pin="0"/><net_sink comp="960" pin=3"/></net>

<net id="976"><net_src comp="186" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="977"><net_src comp="882" pin="2"/><net_sink comp="970" pin=1"/></net>

<net id="978"><net_src comp="182" pin="0"/><net_sink comp="970" pin=2"/></net>

<net id="979"><net_src comp="192" pin="0"/><net_sink comp="970" pin=3"/></net>

<net id="985"><net_src comp="888" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="986"><net_src comp="960" pin="4"/><net_sink comp="980" pin=1"/></net>

<net id="987"><net_src comp="970" pin="4"/><net_sink comp="980" pin=2"/></net>

<net id="994"><net_src comp="194" pin="0"/><net_sink comp="988" pin=0"/></net>

<net id="995"><net_src comp="84" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="996"><net_src comp="954" pin="2"/><net_sink comp="988" pin=2"/></net>

<net id="997"><net_src comp="980" pin="3"/><net_sink comp="988" pin=3"/></net>

<net id="1001"><net_src comp="988" pin="4"/><net_sink comp="998" pin=0"/></net>

<net id="1007"><net_src comp="803" pin="3"/><net_sink comp="1002" pin=1"/></net>

<net id="1008"><net_src comp="998" pin="1"/><net_sink comp="1002" pin=2"/></net>

<net id="1013"><net_src comp="924" pin="2"/><net_sink comp="1009" pin=1"/></net>

<net id="1018"><net_src comp="28" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1023"><net_src comp="918" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="1014" pin="2"/><net_sink comp="1019" pin=1"/></net>

<net id="1029"><net_src comp="1009" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="1019" pin="2"/><net_sink comp="1025" pin=1"/></net>

<net id="1035"><net_src comp="28" pin="0"/><net_sink comp="1031" pin=1"/></net>

<net id="1040"><net_src comp="1025" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="1031" pin="2"/><net_sink comp="1036" pin=1"/></net>

<net id="1047"><net_src comp="1036" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1048"><net_src comp="936" pin="3"/><net_sink comp="1042" pin=1"/></net>

<net id="1049"><net_src comp="1002" pin="3"/><net_sink comp="1042" pin=2"/></net>

<net id="1054"><net_src comp="924" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="28" pin="0"/><net_sink comp="1050" pin=1"/></net>

<net id="1060"><net_src comp="1050" pin="2"/><net_sink comp="1056" pin=1"/></net>

<net id="1065"><net_src comp="918" pin="2"/><net_sink comp="1061" pin=1"/></net>

<net id="1070"><net_src comp="1061" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="28" pin="0"/><net_sink comp="1066" pin=1"/></net>

<net id="1076"><net_src comp="1056" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="1066" pin="2"/><net_sink comp="1072" pin=1"/></net>

<net id="1082"><net_src comp="1072" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="1031" pin="2"/><net_sink comp="1078" pin=1"/></net>

<net id="1088"><net_src comp="1078" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="944" pin="2"/><net_sink comp="1084" pin=1"/></net>

<net id="1095"><net_src comp="1084" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1096"><net_src comp="148" pin="0"/><net_sink comp="1090" pin=1"/></net>

<net id="1097"><net_src comp="1042" pin="3"/><net_sink comp="1090" pin=2"/></net>

<net id="1103"><net_src comp="454" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1104"><net_src comp="54" pin="0"/><net_sink comp="1098" pin=1"/></net>

<net id="1105"><net_src comp="497" pin="1"/><net_sink comp="1098" pin=2"/></net>

<net id="1106"><net_src comp="1098" pin="3"/><net_sink comp="501" pin=1"/></net>

<net id="1107"><net_src comp="1098" pin="3"/><net_sink comp="510" pin=1"/></net>

<net id="1108"><net_src comp="1098" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="1112"><net_src comp="274" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1117"><net_src comp="296" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="1119"><net_src comp="1114" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1120"><net_src comp="1114" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1121"><net_src comp="1114" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1125"><net_src comp="302" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1127"><net_src comp="1122" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1131"><net_src comp="336" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="1136"><net_src comp="446" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1141"><net_src comp="454" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1146"><net_src comp="458" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1151"><net_src comp="462" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1153"><net_src comp="1148" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1154"><net_src comp="1148" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1155"><net_src comp="1148" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1159"><net_src comp="484" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1164"><net_src comp="497" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1169"><net_src comp="540" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1171"><net_src comp="1166" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="1175"><net_src comp="576" pin="4"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="1180"><net_src comp="586" pin="4"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="1182"><net_src comp="1177" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="1186"><net_src comp="596" pin="4"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1191"><net_src comp="606" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1196"><net_src comp="202" pin="3"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="1201"><net_src comp="219" pin="3"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1206"><net_src comp="227" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="1211"><net_src comp="240" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="1216"><net_src comp="715" pin="4"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="811" pin=3"/></net>

<net id="1221"><net_src comp="758" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="825" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {}
	Port: table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array | {}
	Port: table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {}
	Port: table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {}
 - Input state : 
	Port: exp_generic<double> : x | {1 }
	Port: exp_generic<double> : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array | {5 6 }
	Port: exp_generic<double> : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {4 5 }
	Port: exp_generic<double> : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array | {4 5 }
  - Chain level:
	State 1
		es_sign : 1
		es_exp : 1
		es_sig : 1
		icmp_ln18 : 2
		icmp_ln18_1 : 2
		zext_ln486 : 2
		m_exp : 3
		e_frac : 2
		zext_ln221 : 3
		e_frac_1 : 4
		select_ln224 : 5
		m_frac_l : 6
		sext_ln227 : 7
		tmp : 4
		sub_ln229 : 2
		sext_ln229 : 3
		select_ln229 : 5
		sext_ln229_1 : 6
		zext_ln229 : 7
		ashr_ln229 : 8
		shl_ln229 : 8
		m_fix : 9
		m_fix_l : 10
		zext_ln230 : 7
		shl_ln230 : 11
		ashr_ln230 : 11
		m_fix_hi : 10
		tmp_6 : 10
		sext_ln243 : 11
		mul_ln243 : 12
		trunc_ln255 : 10
		icmp_ln309 : 4
		select_ln230 : 12
		shl_ln2 : 13
		icmp_ln309_2 : 14
	State 2
	State 3
		sext_ln243_1 : 1
		add_ln243 : 2
	State 4
		tmp_7_cast : 1
		tmp_8 : 1
		trunc_ln243 : 1
		icmp_ln243 : 2
		add_ln243_1 : 2
		select_ln243 : 3
		r_exp : 4
		sext_ln249 : 5
		mul_ln249 : 6
		tmp_1 : 7
		and_ln : 8
		m_diff : 9
		m_diff_hi : 10
		Z2 : 10
		Z3 : 10
		Z4 : 10
		Z4_ind : 10
		zext_ln114 : 11
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr : 12
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_load : 13
		zext_ln119 : 11
		table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1 : 12
		f_Z3 : 13
		zext_ln138 : 11
		table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr : 12
		f_Z2 : 13
	State 5
		table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr : 1
		exp_Z1 : 2
		f_Z4 : 1
		zext_ln115_1 : 2
		exp_Z4_m_1 : 3
		exp_Z3_m_1 : 1
		zext_ln120 : 2
		zext_ln123 : 2
		zext_ln123_1 : 4
		mul_ln123 : 5
		tmp_2 : 6
		zext_ln130_1 : 7
		add_ln130 : 8
		zext_ln130 : 9
		exp_Z2P_m_1 : 10
		tmp_3 : 1
		exp_Z2_m_1 : 2
		zext_ln142 : 3
		zext_ln142_1 : 11
		mul_ln142 : 12
		tmp_7 : 13
		zext_ln145_2 : 14
		add_ln145 : 15
	State 6
		zext_ln145 : 1
		exp_Z1P_m_1_l : 2
		exp_Z1P_m_1 : 3
		exp_Z1_hi : 1
		add_ln297 : 1
		zext_ln297 : 2
		zext_ln297_1 : 4
		mul_ln297 : 5
		shl_ln1 : 2
		zext_ln297_2 : 6
		add_ln297_1 : 7
		tmp_9 : 8
		r_exp_2 : 9
		tmp_10 : 10
		icmp_ln309_1 : 11
		or_ln309 : 12
		select_ln310 : 1
		icmp_ln326 : 10
		trunc_ln336 : 10
		out_exp : 11
		tmp_4 : 8
		tmp_5 : 8
		select_ln303 : 9
		t : 12
		bitcast_ln497 : 13
		select_ln18_1 : 14
		and_ln309 : 12
		and_ln309_1 : 12
		or_ln309_1 : 12
		and_ln309_2 : 12
		select_ln309 : 12
		xor_ln309_1 : 12
		and_ln309_3 : 12
		or_ln309_2 : 12
		xor_ln309_2 : 12
		or_ln309_3 : 12
		and_ln309_4 : 12
		and_ln309_5 : 12
		select_ln309_1 : 12
		ret_ln339 : 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln224_fu_336  |    0    |    0    |    54   |
|          |   select_ln229_fu_374  |    0    |    0    |    12   |
|          |      m_fix_fu_402      |    0    |    0    |    71   |
|          |   select_ln230_fu_468  |    0    |    0    |    64   |
|          |   select_ln243_fu_532  |    0    |    0    |    13   |
|          |      r_exp_fu_540      |    0    |    0    |    13   |
|  select  |   select_ln18_fu_789   |    0    |    0    |    64   |
|          |   select_ln185_fu_803  |    0    |    0    |    64   |
|          |     r_exp_2_fu_901     |    0    |    0    |    13   |
|          |   select_ln310_fu_936  |    0    |    0    |    64   |
|          |   select_ln303_fu_980  |    0    |    0    |    52   |
|          |  select_ln18_1_fu_1002 |    0    |    0    |    64   |
|          |  select_ln309_fu_1042  |    0    |    0    |    64   |
|          | select_ln309_1_fu_1090 |    0    |    0    |    64   |
|----------|------------------------|---------|---------|---------|
|          |      m_exp_fu_312      |    0    |    0    |    12   |
|          |   add_ln243_1_fu_526   |    0    |    0    |    14   |
|          |    exp_Z4_m_1_fu_656   |    0    |    0    |    42   |
|          |    add_ln130_fu_699    |    0    |    0    |    43   |
|          |   exp_Z2P_m_1_fu_709   |    0    |    0    |    50   |
|    add   |    add_ln145_fu_758    |    0    |    0    |    51   |
|          |  exp_Z1P_m_1_l_fu_828  |    0    |    0    |    58   |
|          |    add_ln297_fu_854    |    0    |    0    |    65   |
|          |   add_ln297_1_fu_882   |    0    |    0    |   114   |
|          |     r_exp_1_fu_896     |    0    |    0    |    14   |
|          |     out_exp_fu_954     |    0    |    0    |    12   |
|----------|------------------------|---------|---------|---------|
|   ashr   |    ashr_ln229_fu_390   |    0    |    0    |   175   |
|          |    ashr_ln230_fu_430   |    0    |    0    |   182   |
|----------|------------------------|---------|---------|---------|
|    shl   |    shl_ln229_fu_396    |    0    |    0    |   175   |
|          |    shl_ln230_fu_424    |    0    |    0    |   182   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln18_fu_296    |    0    |    0    |    12   |
|          |   icmp_ln18_1_fu_302   |    0    |    0    |    59   |
|          |    icmp_ln309_fu_462   |    0    |    0    |    12   |
|   icmp   |   icmp_ln309_2_fu_484  |    0    |    0    |    78   |
|          |    icmp_ln243_fu_520   |    0    |    0    |    25   |
|          |   icmp_ln309_1_fu_918  |    0    |    0    |    11   |
|          |    icmp_ln326_fu_944   |    0    |    0    |    14   |
|----------|------------------------|---------|---------|---------|
|          |    mul_ln249_fu_253    |    4    |    0    |    66   |
|    mul   |    mul_ln123_fu_258    |    6    |    0    |    20   |
|          |    mul_ln142_fu_262    |    9    |    0    |    21   |
|          |    mul_ln297_fu_266    |    9    |    0    |    22   |
|----------|------------------------|---------|---------|---------|
|          |     e_frac_1_fu_330    |    0    |    0    |    60   |
|    sub   |    sub_ln229_fu_364    |    0    |    0    |    12   |
|          |      m_diff_fu_571     |    0    |    0    |    66   |
|----------|------------------------|---------|---------|---------|
|          |   and_ln182_1_fu_769   |    0    |    0    |    2    |
|          |    and_ln182_fu_774    |    0    |    0    |    2    |
|          |     and_ln18_fu_784    |    0    |    0    |    2    |
|          |    and_ln309_fu_1009   |    0    |    0    |    2    |
|    and   |   and_ln309_1_fu_1019  |    0    |    0    |    2    |
|          |   and_ln309_2_fu_1036  |    0    |    0    |    2    |
|          |   and_ln309_3_fu_1056  |    0    |    0    |    2    |
|          |   and_ln309_4_fu_1078  |    0    |    0    |    2    |
|          |   and_ln309_5_fu_1084  |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    xor_ln182_fu_764    |    0    |    0    |    2    |
|          |     xor_ln18_fu_779    |    0    |    0    |    2    |
|    xor   |    xor_ln309_fu_1014   |    0    |    0    |    2    |
|          |   xor_ln18_1_fu_1031   |    0    |    0    |    2    |
|          |   xor_ln309_1_fu_1050  |    0    |    0    |    2    |
|          |   xor_ln309_2_fu_1066  |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |     or_ln185_fu_797    |    0    |    0    |    2    |
|          |     or_ln309_fu_924    |    0    |    0    |    2    |
|    or    |   or_ln309_1_fu_1025   |    0    |    0    |    2    |
|          |   or_ln309_2_fu_1061   |    0    |    0    |    2    |
|          |   or_ln309_3_fu_1072   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_1098      |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   |   x_read_read_fu_196   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     es_sign_fu_274     |    0    |    0    |    0    |
|          |       tmp_fu_356       |    0    |    0    |    0    |
| bitselect|      tmp_6_fu_446      |    0    |    0    |    0    |
|          |      tmp_8_fu_510      |    0    |    0    |    0    |
|          |      tmp_9_fu_888      |    0    |    0    |    0    |
|          |      tmp_11_fu_929     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      es_exp_fu_282     |    0    |    0    |    0    |
|          |     m_fix_l_fu_410     |    0    |    0    |    0    |
|          |     m_fix_hi_fu_436    |    0    |    0    |    0    |
|          |    tmp_7_cast_fu_501   |    0    |    0    |    0    |
|          |      tmp_1_fu_553      |    0    |    0    |    0    |
|          |    m_diff_hi_fu_576    |    0    |    0    |    0    |
|          |        Z2_fu_586       |    0    |    0    |    0    |
|          |        Z3_fu_596       |    0    |    0    |    0    |
|partselect|      Z4_ind_fu_610     |    0    |    0    |    0    |
|          |       f_Z4_fu_639      |    0    |    0    |    0    |
|          |      tmp_2_fu_685      |    0    |    0    |    0    |
|          |      tmp_3_fu_715      |    0    |    0    |    0    |
|          |      tmp_7_fu_744      |    0    |    0    |    0    |
|          |   exp_Z1P_m_1_fu_834   |    0    |    0    |    0    |
|          |    exp_Z1_hi_fu_844    |    0    |    0    |    0    |
|          |      tmp_10_fu_908     |    0    |    0    |    0    |
|          |      tmp_4_fu_960      |    0    |    0    |    0    |
|          |      tmp_5_fu_970      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      es_sig_fu_292     |    0    |    0    |    0    |
|          |   trunc_ln255_fu_458   |    0    |    0    |    0    |
|   trunc  |   trunc_ln243_fu_517   |    0    |    0    |    0    |
|          |        Z4_fu_606       |    0    |    0    |    0    |
|          |   trunc_ln336_fu_950   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln486_fu_308   |    0    |    0    |    0    |
|          |    zext_ln221_fu_326   |    0    |    0    |    0    |
|          |    zext_ln229_fu_386   |    0    |    0    |    0    |
|          |    zext_ln230_fu_420   |    0    |    0    |    0    |
|          |    zext_ln114_fu_620   |    0    |    0    |    0    |
|          |    zext_ln119_fu_625   |    0    |    0    |    0    |
|          |    zext_ln138_fu_630   |    0    |    0    |    0    |
|          |    zext_ln292_fu_635   |    0    |    0    |    0    |
|          |    zext_ln115_fu_649   |    0    |    0    |    0    |
|          |   zext_ln115_1_fu_652  |    0    |    0    |    0    |
|          |    zext_ln120_fu_671   |    0    |    0    |    0    |
|   zext   |    zext_ln123_fu_675   |    0    |    0    |    0    |
|          |   zext_ln123_1_fu_680  |    0    |    0    |    0    |
|          |   zext_ln130_1_fu_695  |    0    |    0    |    0    |
|          |    zext_ln130_fu_705   |    0    |    0    |    0    |
|          |    zext_ln142_fu_734   |    0    |    0    |    0    |
|          |   zext_ln142_1_fu_739  |    0    |    0    |    0    |
|          |   zext_ln145_2_fu_754  |    0    |    0    |    0    |
|          |    zext_ln145_fu_821   |    0    |    0    |    0    |
|          |   zext_ln145_1_fu_825  |    0    |    0    |    0    |
|          |    zext_ln297_fu_860   |    0    |    0    |    0    |
|          |   zext_ln297_1_fu_865  |    0    |    0    |    0    |
|          |   zext_ln297_2_fu_878  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      e_frac_fu_318     |    0    |    0    |    0    |
|          |     m_frac_l_fu_344    |    0    |    0    |    0    |
|          |     shl_ln2_fu_476     |    0    |    0    |    0    |
|          |      shl_ln_fu_490     |    0    |    0    |    0    |
|bitconcatenate|      and_ln_fu_563     |    0    |    0    |    0    |
|          |    exp_Z3_m_1_fu_662   |    0    |    0    |    0    |
|          |    exp_Z2_m_1_fu_725   |    0    |    0    |    0    |
|          |     and_ln1_fu_811     |    0    |    0    |    0    |
|          |     shl_ln1_fu_870     |    0    |    0    |    0    |
|          |        t_fu_988        |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln227_fu_352   |    0    |    0    |    0    |
|          |    sext_ln229_fu_370   |    0    |    0    |    0    |
|   sext   |   sext_ln229_1_fu_382  |    0    |    0    |    0    |
|          |    sext_ln243_fu_454   |    0    |    0    |    0    |
|          |   sext_ln243_1_fu_497  |    0    |    0    |    0    |
|          |    sext_ln249_fu_548   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    29   |    0    |   2383  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------------------------------+--------+
|                                                                         |   FF   |
+-------------------------------------------------------------------------+--------+
|                               Z2_reg_1177                               |    8   |
|                               Z3_reg_1183                               |    8   |
|                               Z4_reg_1188                               |   35   |
|                            add_ln145_reg_1218                           |   44   |
|                             es_sign_reg_1109                            |    1   |
|                           icmp_ln18_1_reg_1122                          |    1   |
|                            icmp_ln18_reg_1114                           |    1   |
|                          icmp_ln309_2_reg_1156                          |    1   |
|                           icmp_ln309_reg_1148                           |    1   |
|                            m_diff_hi_reg_1172                           |    8   |
|                              r_exp_reg_1166                             |   13   |
|                          select_ln224_reg_1128                          |   54   |
|                          sext_ln243_1_reg_1161                          |   31   |
|                           sext_ln243_reg_1138                           |   31   |
|table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_addr_reg_1208|    8   |
| table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_reg_1203 |    8   |
|table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_1_reg_1198|    8   |
| table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_addr_reg_1193 |    8   |
|                              tmp_3_reg_1213                             |   40   |
|                              tmp_6_reg_1133                             |    1   |
|                           trunc_ln255_reg_1143                          |   59   |
+-------------------------------------------------------------------------+--------+
|                                  Total                                  |   369  |
+-------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_209 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_209 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_234 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_247 |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1098    |  p0  |   3  |  16  |   48   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  8.0593 ||    50   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   29   |    -   |    0   |  2383  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   50   |
|  Register |    -   |    -   |   369  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   29   |    8   |   369  |  2433  |
+-----------+--------+--------+--------+--------+
