read -sv run_verilog_mid/adder_32b_10_66_2750d736adccb2e395fedb87bcc7ecd4.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_66_2750d736adccb2e395fedb87bcc7ecd4_yosys.v
