Reading netlist file: "C:\Users\yusuf\Desktop\FPGA\Projects\block_RAM\impl\gwsynthesis\block_RAM.vg"
Parsing netlist file "C:\Users\yusuf\Desktop\FPGA\Projects\block_RAM\impl\gwsynthesis\block_RAM.vg" completed
Processing netlist completed
Reading constraint file: "C:\Users\yusuf\Desktop\FPGA\Projects\block_RAM\src\block_RAM.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1132) :  'clk' was determined to be a clock but was not created.
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "C:\Users\yusuf\Desktop\FPGA\Projects\block_RAM\impl\pnr\block_RAM.power.html" completed
Generate file "C:\Users\yusuf\Desktop\FPGA\Projects\block_RAM\impl\pnr\block_RAM.pin.html" completed
Generate file "C:\Users\yusuf\Desktop\FPGA\Projects\block_RAM\impl\pnr\block_RAM.rpt.html" completed
Generate file "C:\Users\yusuf\Desktop\FPGA\Projects\block_RAM\impl\pnr\block_RAM.rpt.txt" completed
Generate file "C:\Users\yusuf\Desktop\FPGA\Projects\block_RAM\impl\pnr\block_RAM.tr.html" completed
Wed Jan 14 21:57:37 2026

