f09d2b0bdd78 ("drm/i915: Initialize eDP source rates after per-panel VBT parsing")
bedcaddadd22 ("drm/i915/dp: Ensure sink/link max lane count values are always valid")
9ad87de47356 ("drm/i915/dp: Ensure max link params are always valid")
3f61ef9777c0 ("drm/i915/dp: Ensure sink rate values are always valid")
4e718a0e4053 ("drm/i915/dp: add helper for checking for UHBR link rate")
6fd5a7c92eae ("drm/i915/dp: Fix eDP max rate for display 11+")
917c28991f41 ("drm/i915: Introduce g4x_dp.c")
764f6729f247 ("drm/i915: Split intel_ddi_encoder_reset() from intel_dp_encoder_reset()")
b2ef066198ee ("drm/i915: Relocate intel_dp_program_link_training_pattern()")
6721af21bdfc ("drm/i915: Remove dead signal level debugs")
4b672eb7c983 ("drm/i915: Remove dead TPS3->TPS2 fallback code")
b34c0f8fff40 ("drm/i915/display: Remove FRL related code from disable DP sequence for older platforms")
45f8a8ceb9af ("drm/i915/dp: abstract struct intel_dp pps members to a sub-struct")
97b70144b250 ("drm/i915/pps: refactor init abstractions")
60920148ba41 ("drm/i915: Fix the training pattern debug print")
d70920adf9f2 ("drm/i915/pps: rename intel_dp_init_panel_power_sequencer* functions")
bcdf0f71b0e9 ("drm/i915/pps: rename vlv_init_panel_power_sequencer to vlv_pps_init")
73bb78b5ba68 ("drm/i915/pps: abstract intel_pps_encoder_reset()")
c520869ac4ef ("drm/i915/pps: add higher level intel_pps_init() call")
f033d7eb000a ("drm/i915/pps: abstract intel_pps_vdd_off_sync")
