
13. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\mk_cfloat143_fp32.\CASE_rg_cfloat143_BITS_2_TO_0_0b11_4194304_0b1_ETC__q1' from process `\mk_cfloat143_fp32.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_cfloat143_fp32.v:180$22'.
No latch inferred for signal `\mk_cfloat143_fp32.\IF_rg_cfloat143_BITS_2_TO_0_EQ_0b111_4_OR_rg_c_ETC___d33' from process `\mk_cfloat143_fp32.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_cfloat143_fp32.v:162$20'.
No latch inferred for signal `\mk_cfloat143_fp32.\_theResult_____2_mantissa__h350' from process `\mk_cfloat143_fp32.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_cfloat143_fp32.v:152$19'.
