

================================================================
== Vivado HLS Report for 'koa_mult_h_1'
================================================================
* Date:           Sat Dec 12 17:18:16 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sikehls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.316|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   78|   78|   78|   78|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.89>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_V_read = call i224 @_ssdm_op_Read.ap_auto.i224(i224 %a_V)" [sikehls/mult.cpp:388]   --->   Operation 7 'read' 'a_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ah_V = call i112 @_ssdm_op_PartSelect.i112.i224.i32.i32(i224 %a_V_read, i32 112, i32 223)" [sikehls/mult.cpp:388]   --->   Operation 8 'partselect' 'ah_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%al_V = trunc i224 %a_V_read to i112" [sikehls/mult.cpp:389]   --->   Operation 9 'trunc' 'al_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i112 %ah_V to i113" [sikehls/mult.cpp:392]   --->   Operation 10 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln68_1 = sext i112 %al_V to i113" [sikehls/mult.cpp:392]   --->   Operation 11 'sext' 'sext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (4.89ns)   --->   "%ahl_V = add i113 %sext_ln68_1, %sext_ln68" [sikehls/mult.cpp:392]   --->   Operation 12 'add' 'ahl_V' <Predicate = true> <Delay = 4.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%a0_V = call fastcc i224 @bc1_mult(i112 %ah_V)" [sikehls/mult.cpp:396]   --->   Operation 13 'call' 'a0_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%a2_V = call fastcc i224 @bc1_mult1(i112 %al_V)" [sikehls/mult.cpp:397]   --->   Operation 14 'call' 'a2_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%a1_V = call fastcc i226 @bc1_mult_1(i113 %ahl_V)" [sikehls/mult.cpp:398]   --->   Operation 15 'call' 'a1_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 8.15>
ST_2 : Operation 16 [1/2] (8.10ns)   --->   "%a0_V = call fastcc i224 @bc1_mult(i112 %ah_V)" [sikehls/mult.cpp:396]   --->   Operation 16 'call' 'a0_V' <Predicate = true> <Delay = 8.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/2] (8.10ns)   --->   "%a2_V = call fastcc i224 @bc1_mult1(i112 %al_V)" [sikehls/mult.cpp:397]   --->   Operation 17 'call' 'a2_V' <Predicate = true> <Delay = 8.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/2] (8.15ns)   --->   "%a1_V = call fastcc i226 @bc1_mult_1(i113 %ahl_V)" [sikehls/mult.cpp:398]   --->   Operation 18 'call' 'a1_V' <Predicate = true> <Delay = 8.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 8.15>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%lhs_V = sext i226 %a1_V to i227" [sikehls/mult.cpp:400]   --->   Operation 19 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%rhs_V = sext i224 %a0_V to i227" [sikehls/mult.cpp:400]   --->   Operation 20 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (8.15ns)   --->   "%ret_V = sub nsw i227 %lhs_V, %rhs_V" [sikehls/mult.cpp:400]   --->   Operation 21 'sub' 'ret_V' <Predicate = true> <Delay = 8.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.18>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%r_V = call i448 @_ssdm_op_BitConcatenate.i448.i224.i224(i224 %a0_V, i224 0)" [sikehls/mult.cpp:399]   --->   Operation 22 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i224 %a2_V to i227" [sikehls/mult.cpp:400]   --->   Operation 23 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (8.18ns)   --->   "%ret_V_6 = sub i227 %ret_V, %sext_ln215" [sikehls/mult.cpp:400]   --->   Operation 24 'sub' 'ret_V_6' <Predicate = true> <Delay = 8.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 8.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln214_1 = sext i224 %a2_V to i448" [sikehls/mult.cpp:401]   --->   Operation 25 'sext' 'sext_ln214_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [2/2] (3.44ns)   --->   "%add_ln214 = add i448 %r_V, %sext_ln214_1" [sikehls/mult.cpp:401]   --->   Operation 26 'add' 'add_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.88>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%r_V_5 = call i339 @_ssdm_op_BitConcatenate.i339.i227.i112(i227 %ret_V_6, i112 0)" [sikehls/mult.cpp:400]   --->   Operation 27 'bitconcatenate' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1503 = sext i339 %r_V_5 to i448" [sikehls/mult.cpp:400]   --->   Operation 28 'sext' 'sext_ln1503' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/2] (3.44ns)   --->   "%add_ln214 = add i448 %r_V, %sext_ln214_1" [sikehls/mult.cpp:401]   --->   Operation 29 'add' 'add_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 30 [2/2] (3.44ns)   --->   "%add_ln214_4 = add i448 %add_ln214, %sext_ln1503" [sikehls/mult.cpp:401]   --->   Operation 30 'add' 'add_ln214_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.44>
ST_6 : Operation 31 [1/2] (3.44ns)   --->   "%add_ln214_4 = add i448 %add_ln214, %sext_ln1503" [sikehls/mult.cpp:401]   --->   Operation 31 'add' 'add_ln214_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "ret i448 %add_ln214_4" [sikehls/mult.cpp:402]   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.89ns
The critical path consists of the following:
	wire read on port 'a_V' (sikehls/mult.cpp:388) [2]  (0 ns)
	'add' operation ('ahl.V', sikehls/mult.cpp:392) [7]  (4.89 ns)

 <State 2>: 8.16ns
The critical path consists of the following:
	'call' operation ('a1.V', sikehls/mult.cpp:398) to 'bc1_mult_1' [10]  (8.16 ns)

 <State 3>: 8.16ns
The critical path consists of the following:
	'sub' operation ('ret.V', sikehls/mult.cpp:400) [14]  (8.16 ns)

 <State 4>: 8.19ns
The critical path consists of the following:
	'sub' operation ('ret.V', sikehls/mult.cpp:400) [16]  (8.19 ns)

 <State 5>: 6.88ns
The critical path consists of the following:
	'add' operation ('add_ln214', sikehls/mult.cpp:401) [20]  (3.44 ns)
	'add' operation ('ssdm_int<448 + 1024 * 0, false>.V', sikehls/mult.cpp:401) [21]  (3.44 ns)

 <State 6>: 3.44ns
The critical path consists of the following:
	'add' operation ('ssdm_int<448 + 1024 * 0, false>.V', sikehls/mult.cpp:401) [21]  (3.44 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
