\BOOKMARK [0][-]{chapter.1}{History}{}% 1
\BOOKMARK [0][-]{chapter.2}{Instruction Sets}{}% 2
\BOOKMARK [1][-]{section.2.1}{RISC Vs. CISC}{chapter.2}% 3
\BOOKMARK [1][-]{section.2.2}{Main ISA: ARMv7-A}{chapter.2}% 4
\BOOKMARK [1][-]{section.2.3}{Extensions to ARMv7-A Instructions}{chapter.2}% 5
\BOOKMARK [2][-]{subsection.2.3.1}{Thumb \046 ThumbEE}{section.2.3}% 6
\BOOKMARK [2][-]{subsection.2.3.2}{Jazelle}{section.2.3}% 7
\BOOKMARK [2][-]{subsection.2.3.3}{Advanced SIMD \(Single Instruction Multiple Data\)}{section.2.3}% 8
\BOOKMARK [2][-]{subsection.2.3.4}{VFP \(Vector Floating Point Co processor Extension\) \046 NEON}{section.2.3}% 9
\BOOKMARK [0][-]{chapter.3}{Memory Specifications}{}% 10
\BOOKMARK [0][-]{chapter.4}{Instruction Format}{}% 11
\BOOKMARK [1][-]{section.4.1}{Endianness}{chapter.4}% 12
\BOOKMARK [1][-]{section.4.2}{Data Transfer Instructions}{chapter.4}% 13
\BOOKMARK [2][-]{subsection.4.2.1}{Moving}{section.4.2}% 14
\BOOKMARK [2][-]{subsection.4.2.2}{Arithmetic}{section.4.2}% 15
\BOOKMARK [2][-]{subsection.4.2.3}{Comparison}{section.4.2}% 16
\BOOKMARK [2][-]{subsection.4.2.4}{Branch}{section.4.2}% 17
\BOOKMARK [2][-]{subsection.4.2.5}{Stack Operations}{section.4.2}% 18
\BOOKMARK [0][-]{chapter.5}{Registers}{}% 19
\BOOKMARK [0][-]{chapter.6}{Data Types}{}% 20
\BOOKMARK [1][-]{section.6.1}{Register Data Types}{chapter.6}% 21
\BOOKMARK [1][-]{section.6.2}{Pseudo-Instruction Data Types}{chapter.6}% 22
\BOOKMARK [0][-]{chapter.7}{Addressing Modes}{}% 23
\BOOKMARK [1][-]{section.7.1}{Offset addressing}{chapter.7}% 24
\BOOKMARK [1][-]{section.7.2}{Pre-indexed addressing}{chapter.7}% 25
\BOOKMARK [1][-]{section.7.3}{Post-indexed addressing}{chapter.7}% 26
\BOOKMARK [0][-]{chapter.8}{Unusual Features}{}% 27
\BOOKMARK [0][-]{chapter.9}{Major Contribution to Architecture Design: Low Energy Computing}{}% 28
\BOOKMARK [0][-]{chapter.10}{Uses/Applications: Mobile Computing}{}% 29
