{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594872664962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594872664963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 15 22:11:04 2020 " "Processing started: Wed Jul 15 22:11:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594872664963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1594872664963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VectEqualizer -c VectEqualizer " "Command: quartus_sta VectEqualizer -c VectEqualizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1594872664963 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1594872665081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1594872666263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1594872666263 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594872666312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594872666312 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VectEqualizer.sdc " "Synopsys Design Constraints File file not found: 'VectEqualizer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1594872667213 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1594872667213 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkDivide:vgaclk\|VGA_CLK clkDivide:vgaclk\|VGA_CLK " "create_clock -period 1.000 -name clkDivide:vgaclk\|VGA_CLK clkDivide:vgaclk\|VGA_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1594872667259 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1594872667259 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkDivide:vgaclk\|CLK_PROC clkDivide:vgaclk\|CLK_PROC " "create_clock -period 1.000 -name clkDivide:vgaclk\|CLK_PROC clkDivide:vgaclk\|CLK_PROC" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1594872667259 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1594872667259 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1594872667320 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1594872668177 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1594872668181 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1594872668207 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1594872668883 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1594872668883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -43.556 " "Worst-case setup slack is -43.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872668889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872668889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.556           -3447.183 clkDivide:vgaclk\|CLK_PROC  " "  -43.556           -3447.183 clkDivide:vgaclk\|CLK_PROC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872668889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.413          -22667.828 CLK  " "   -5.413          -22667.828 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872668889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.934           -9967.929 clkDivide:vgaclk\|VGA_CLK  " "   -2.934           -9967.929 clkDivide:vgaclk\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872668889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594872668889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.448 " "Worst-case hold slack is -0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872668955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872668955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.448              -0.896 CLK  " "   -0.448              -0.896 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872668955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.138              -0.295 clkDivide:vgaclk\|CLK_PROC  " "   -0.138              -0.295 clkDivide:vgaclk\|CLK_PROC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872668955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 clkDivide:vgaclk\|VGA_CLK  " "    0.372               0.000 clkDivide:vgaclk\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872668955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594872668955 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594872668964 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594872668972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872668984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872668984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -33155.551 clkDivide:vgaclk\|VGA_CLK  " "   -2.174          -33155.551 clkDivide:vgaclk\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872668984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -32929.594 CLK  " "   -2.174          -32929.594 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872668984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -455.718 clkDivide:vgaclk\|CLK_PROC  " "   -2.174            -455.718 clkDivide:vgaclk\|CLK_PROC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872668984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594872668984 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1594872669098 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1594872669098 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1594872669154 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1594872669218 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1594872673368 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1594872674592 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1594872674848 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1594872674848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -44.580 " "Worst-case setup slack is -44.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872674854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872674854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.580           -3409.447 clkDivide:vgaclk\|CLK_PROC  " "  -44.580           -3409.447 clkDivide:vgaclk\|CLK_PROC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872674854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.420          -21014.521 CLK  " "   -5.420          -21014.521 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872674854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.946           -9311.150 clkDivide:vgaclk\|VGA_CLK  " "   -2.946           -9311.150 clkDivide:vgaclk\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872674854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594872674854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.628 " "Worst-case hold slack is -0.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872674914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872674914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.628              -2.301 CLK  " "   -0.628              -2.301 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872674914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075              -0.143 clkDivide:vgaclk\|CLK_PROC  " "   -0.075              -0.143 clkDivide:vgaclk\|CLK_PROC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872674914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clkDivide:vgaclk\|VGA_CLK  " "    0.312               0.000 clkDivide:vgaclk\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872674914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594872674914 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594872674941 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594872674969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872674980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872674980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -33121.908 clkDivide:vgaclk\|VGA_CLK  " "   -2.174          -33121.908 clkDivide:vgaclk\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872674980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -32905.845 CLK  " "   -2.174          -32905.845 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872674980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -434.215 clkDivide:vgaclk\|CLK_PROC  " "   -2.174            -434.215 clkDivide:vgaclk\|CLK_PROC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872674980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594872674980 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1594872675076 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1594872675076 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1594872675084 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1594872675303 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1594872679568 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1594872680796 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1594872680854 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1594872680854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.906 " "Worst-case setup slack is -23.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872680859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872680859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.906           -2000.277 clkDivide:vgaclk\|CLK_PROC  " "  -23.906           -2000.277 clkDivide:vgaclk\|CLK_PROC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872680859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.351          -11229.767 CLK  " "   -3.351          -11229.767 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872680859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.733           -5313.166 clkDivide:vgaclk\|VGA_CLK  " "   -1.733           -5313.166 clkDivide:vgaclk\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872680859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594872680859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.352 " "Worst-case hold slack is -0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872680917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872680917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.352              -0.928 CLK  " "   -0.352              -0.928 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872680917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.209              -0.902 clkDivide:vgaclk\|CLK_PROC  " "   -0.209              -0.902 clkDivide:vgaclk\|CLK_PROC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872680917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clkDivide:vgaclk\|VGA_CLK  " "    0.151               0.000 clkDivide:vgaclk\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872680917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594872680917 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594872680924 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594872680955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872680968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872680968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -32994.264 clkDivide:vgaclk\|VGA_CLK  " "   -2.174          -32994.264 clkDivide:vgaclk\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872680968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -32693.047 CLK  " "   -2.174          -32693.047 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872680968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -144.674 clkDivide:vgaclk\|CLK_PROC  " "   -2.174            -144.674 clkDivide:vgaclk\|CLK_PROC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872680968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594872680968 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1594872681065 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1594872681065 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1594872681074 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1594872682323 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1594872682376 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1594872682376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.499 " "Worst-case setup slack is -22.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872682395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872682395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.499           -1803.837 clkDivide:vgaclk\|CLK_PROC  " "  -22.499           -1803.837 clkDivide:vgaclk\|CLK_PROC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872682395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.643           -8917.429 CLK  " "   -2.643           -8917.429 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872682395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.430           -4339.510 clkDivide:vgaclk\|VGA_CLK  " "   -1.430           -4339.510 clkDivide:vgaclk\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872682395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594872682395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.509 " "Worst-case hold slack is -0.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872682449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872682449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.509              -2.801 CLK  " "   -0.509              -2.801 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872682449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.157              -0.584 clkDivide:vgaclk\|CLK_PROC  " "   -0.157              -0.584 clkDivide:vgaclk\|CLK_PROC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872682449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 clkDivide:vgaclk\|VGA_CLK  " "    0.131               0.000 clkDivide:vgaclk\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872682449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594872682449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594872682456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594872682462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872682474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872682474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -32912.676 clkDivide:vgaclk\|VGA_CLK  " "   -2.174          -32912.676 clkDivide:vgaclk\|VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872682474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -32701.399 CLK  " "   -2.174          -32701.399 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872682474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -134.394 clkDivide:vgaclk\|CLK_PROC  " "   -2.174            -134.394 clkDivide:vgaclk\|CLK_PROC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594872682474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594872682474 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1594872682570 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1594872682570 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1594872684047 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1594872684048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5281 " "Peak virtual memory: 5281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594872684222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 15 22:11:24 2020 " "Processing ended: Wed Jul 15 22:11:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594872684222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594872684222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594872684222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1594872684222 ""}
