// Seed: 2433101669
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2,
    output id_3,
    input logic id_4,
    output logic id_5
);
  logic id_6;
  assign id_2 = (1);
  logic id_7;
  tri   id_8;
  logic id_9;
  logic id_10 (
      ~id_8[1],
      id_9,
      id_6
  );
  logic id_11;
  assign id_1 = id_7;
  assign id_5 = 1;
endmodule
