/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version   : U-2022.12-SP2
// Date      : Tue May 30 04:08:23 2023
/////////////////////////////////////////////////////////////


module M ( \p[7].x , \p[7].y , \p[7].z , \p[6].x , \p[6].y , \p[6].z , 
        \p[5].x , \p[5].y , \p[5].z , \p[4].x , \p[4].y , \p[4].z , \p[3].x , 
        \p[3].y , \p[3].z , \p[2].x , \p[2].y , \p[2].z , \p[1].x , \p[1].y , 
        \p[1].z , \p[0].x , \p[0].y , \p[0].z , i_clk );
  input i_clk;
  output \p[7].x , \p[7].y , \p[7].z , \p[6].x , \p[6].y , \p[6].z , \p[5].x ,
         \p[5].y , \p[5].z , \p[4].x , \p[4].y , \p[4].z , \p[3].x , \p[3].y ,
         \p[3].z , \p[2].x , \p[2].y , \p[2].z , \p[1].x , \p[1].y , \p[1].z ,
         \p[0].x , \p[0].y , \p[0].z ;

  assign \p[7].x  = 1'b1;
  assign \p[7].y  = 1'b0;
  assign \p[7].z  = 1'b1;
  assign \p[6].x  = 1'b1;
  assign \p[6].y  = 1'b0;
  assign \p[6].z  = 1'b1;
  assign \p[5].x  = 1'b1;
  assign \p[5].y  = 1'b0;
  assign \p[5].z  = 1'b1;
  assign \p[4].x  = 1'b1;
  assign \p[4].y  = 1'b0;
  assign \p[4].z  = 1'b1;
  assign \p[3].x  = 1'b1;
  assign \p[3].y  = 1'b0;
  assign \p[3].z  = 1'b1;
  assign \p[2].x  = 1'b1;
  assign \p[2].y  = 1'b0;
  assign \p[2].z  = 1'b1;
  assign \p[1].x  = 1'b1;
  assign \p[1].y  = 1'b0;
  assign \p[1].z  = 1'b1;
  assign \p[0].x  = 1'b1;
  assign \p[0].y  = 1'b0;
  assign \p[0].z  = 1'b1;

endmodule

