ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"UART_1.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.global	UART_1_initVar
  19              		.bss
  20              		.type	UART_1_initVar, %object
  21              		.size	UART_1_initVar, 1
  22              	UART_1_initVar:
  23 0000 00       		.space	1
  24              		.section	.text.UART_1_Start,"ax",%progbits
  25              		.align	2
  26              		.global	UART_1_Start
  27              		.thumb
  28              		.thumb_func
  29              		.type	UART_1_Start, %function
  30              	UART_1_Start:
  31              	.LFB0:
  32              		.file 1 ".\\Generated_Source\\PSoC5\\UART_1.c"
   1:.\Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/UART_1.c **** * File Name: UART_1.c
   3:.\Generated_Source\PSoC5/UART_1.c **** * Version 2.50
   4:.\Generated_Source\PSoC5/UART_1.c **** *
   5:.\Generated_Source\PSoC5/UART_1.c **** * Description:
   6:.\Generated_Source\PSoC5/UART_1.c **** *  This file provides all API functionality of the UART component
   7:.\Generated_Source\PSoC5/UART_1.c **** *
   8:.\Generated_Source\PSoC5/UART_1.c **** * Note:
   9:.\Generated_Source\PSoC5/UART_1.c **** *
  10:.\Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
  11:.\Generated_Source\PSoC5/UART_1.c **** * Copyright 2008-2015, Cypress Semiconductor Corporation.  All rights reserved.
  12:.\Generated_Source\PSoC5/UART_1.c **** * You may use this file only in accordance with the license, terms, conditions,
  13:.\Generated_Source\PSoC5/UART_1.c **** * disclaimers, and limitations in the end user license agreement accompanying
  14:.\Generated_Source\PSoC5/UART_1.c **** * the software package with which this file was provided.
  15:.\Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
  16:.\Generated_Source\PSoC5/UART_1.c **** 
  17:.\Generated_Source\PSoC5/UART_1.c **** #include "UART_1.h"
  18:.\Generated_Source\PSoC5/UART_1.c **** #if (UART_1_INTERNAL_CLOCK_USED)
  19:.\Generated_Source\PSoC5/UART_1.c ****     #include "UART_1_IntClock.h"
  20:.\Generated_Source\PSoC5/UART_1.c **** #endif /* End UART_1_INTERNAL_CLOCK_USED */
  21:.\Generated_Source\PSoC5/UART_1.c **** 
  22:.\Generated_Source\PSoC5/UART_1.c **** 
  23:.\Generated_Source\PSoC5/UART_1.c **** /***************************************
  24:.\Generated_Source\PSoC5/UART_1.c **** * Global data allocation
  25:.\Generated_Source\PSoC5/UART_1.c **** ***************************************/
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 2


  26:.\Generated_Source\PSoC5/UART_1.c **** 
  27:.\Generated_Source\PSoC5/UART_1.c **** uint8 UART_1_initVar = 0u;
  28:.\Generated_Source\PSoC5/UART_1.c **** 
  29:.\Generated_Source\PSoC5/UART_1.c **** #if (UART_1_TX_INTERRUPT_ENABLED && UART_1_TX_ENABLED)
  30:.\Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_txBuffer[UART_1_TX_BUFFER_SIZE];
  31:.\Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_txBufferRead = 0u;
  32:.\Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_txBufferWrite = 0u;
  33:.\Generated_Source\PSoC5/UART_1.c **** #endif /* (UART_1_TX_INTERRUPT_ENABLED && UART_1_TX_ENABLED) */
  34:.\Generated_Source\PSoC5/UART_1.c **** 
  35:.\Generated_Source\PSoC5/UART_1.c **** #if (UART_1_RX_INTERRUPT_ENABLED && (UART_1_RX_ENABLED || UART_1_HD_ENABLED))
  36:.\Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_errorStatus = 0u;
  37:.\Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_rxBuffer[UART_1_RX_BUFFER_SIZE];
  38:.\Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_rxBufferRead  = 0u;
  39:.\Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_rxBufferWrite = 0u;
  40:.\Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_rxBufferLoopDetect = 0u;
  41:.\Generated_Source\PSoC5/UART_1.c ****     volatile uint8 UART_1_rxBufferOverflow   = 0u;
  42:.\Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RXHW_ADDRESS_ENABLED)
  43:.\Generated_Source\PSoC5/UART_1.c ****         volatile uint8 UART_1_rxAddressMode = UART_1_RX_ADDRESS_MODE;
  44:.\Generated_Source\PSoC5/UART_1.c ****         volatile uint8 UART_1_rxAddressDetected = 0u;
  45:.\Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RXHW_ADDRESS_ENABLED) */
  46:.\Generated_Source\PSoC5/UART_1.c **** #endif /* (UART_1_RX_INTERRUPT_ENABLED && (UART_1_RX_ENABLED || UART_1_HD_ENABLED)) */
  47:.\Generated_Source\PSoC5/UART_1.c **** 
  48:.\Generated_Source\PSoC5/UART_1.c **** 
  49:.\Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
  50:.\Generated_Source\PSoC5/UART_1.c **** * Function Name: UART_1_Start
  51:.\Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
  52:.\Generated_Source\PSoC5/UART_1.c **** *
  53:.\Generated_Source\PSoC5/UART_1.c **** * Summary:
  54:.\Generated_Source\PSoC5/UART_1.c **** *  This is the preferred method to begin component operation.
  55:.\Generated_Source\PSoC5/UART_1.c **** *  UART_1_Start() sets the initVar variable, calls the
  56:.\Generated_Source\PSoC5/UART_1.c **** *  UART_1_Init() function, and then calls the
  57:.\Generated_Source\PSoC5/UART_1.c **** *  UART_1_Enable() function.
  58:.\Generated_Source\PSoC5/UART_1.c **** *
  59:.\Generated_Source\PSoC5/UART_1.c **** * Parameters:
  60:.\Generated_Source\PSoC5/UART_1.c **** *  None.
  61:.\Generated_Source\PSoC5/UART_1.c **** *
  62:.\Generated_Source\PSoC5/UART_1.c **** * Return:
  63:.\Generated_Source\PSoC5/UART_1.c **** *  None.
  64:.\Generated_Source\PSoC5/UART_1.c **** *
  65:.\Generated_Source\PSoC5/UART_1.c **** * Global variables:
  66:.\Generated_Source\PSoC5/UART_1.c **** *  The UART_1_intiVar variable is used to indicate initial
  67:.\Generated_Source\PSoC5/UART_1.c **** *  configuration of this component. The variable is initialized to zero (0u)
  68:.\Generated_Source\PSoC5/UART_1.c **** *  and set to one (1u) the first time UART_1_Start() is called. This
  69:.\Generated_Source\PSoC5/UART_1.c **** *  allows for component initialization without re-initialization in all
  70:.\Generated_Source\PSoC5/UART_1.c **** *  subsequent calls to the UART_1_Start() routine.
  71:.\Generated_Source\PSoC5/UART_1.c **** *
  72:.\Generated_Source\PSoC5/UART_1.c **** * Reentrant:
  73:.\Generated_Source\PSoC5/UART_1.c **** *  No.
  74:.\Generated_Source\PSoC5/UART_1.c **** *
  75:.\Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
  76:.\Generated_Source\PSoC5/UART_1.c **** void UART_1_Start(void) 
  77:.\Generated_Source\PSoC5/UART_1.c **** {
  33              		.loc 1 77 0
  34              		.cfi_startproc
  35              		@ args = 0, pretend = 0, frame = 0
  36              		@ frame_needed = 1, uses_anonymous_args = 0
  37 0000 80B5     		push	{r7, lr}
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 3


  38              		.cfi_def_cfa_offset 8
  39              		.cfi_offset 7, -8
  40              		.cfi_offset 14, -4
  41 0002 00AF     		add	r7, sp, #0
  42              		.cfi_def_cfa_register 7
  78:.\Generated_Source\PSoC5/UART_1.c ****     /* If not initialized then initialize all required hardware and software */
  79:.\Generated_Source\PSoC5/UART_1.c ****     if(UART_1_initVar == 0u)
  43              		.loc 1 79 0
  44 0004 054B     		ldr	r3, .L3
  45 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  46 0008 002B     		cmp	r3, #0
  47 000a 04D1     		bne	.L2
  80:.\Generated_Source\PSoC5/UART_1.c ****     {
  81:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_Init();
  48              		.loc 1 81 0
  49 000c FFF7FEFF 		bl	UART_1_Init
  82:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_initVar = 1u;
  50              		.loc 1 82 0
  51 0010 024B     		ldr	r3, .L3
  52 0012 0122     		movs	r2, #1
  53 0014 1A70     		strb	r2, [r3]
  54              	.L2:
  83:.\Generated_Source\PSoC5/UART_1.c ****     }
  84:.\Generated_Source\PSoC5/UART_1.c **** 
  85:.\Generated_Source\PSoC5/UART_1.c ****     UART_1_Enable();
  55              		.loc 1 85 0
  56 0016 FFF7FEFF 		bl	UART_1_Enable
  86:.\Generated_Source\PSoC5/UART_1.c **** }
  57              		.loc 1 86 0
  58 001a 80BD     		pop	{r7, pc}
  59              	.L4:
  60              		.align	2
  61              	.L3:
  62 001c 00000000 		.word	UART_1_initVar
  63              		.cfi_endproc
  64              	.LFE0:
  65              		.size	UART_1_Start, .-UART_1_Start
  66              		.section	.text.UART_1_Init,"ax",%progbits
  67              		.align	2
  68              		.global	UART_1_Init
  69              		.thumb
  70              		.thumb_func
  71              		.type	UART_1_Init, %function
  72              	UART_1_Init:
  73              	.LFB1:
  87:.\Generated_Source\PSoC5/UART_1.c **** 
  88:.\Generated_Source\PSoC5/UART_1.c **** 
  89:.\Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
  90:.\Generated_Source\PSoC5/UART_1.c **** * Function Name: UART_1_Init
  91:.\Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
  92:.\Generated_Source\PSoC5/UART_1.c **** *
  93:.\Generated_Source\PSoC5/UART_1.c **** * Summary:
  94:.\Generated_Source\PSoC5/UART_1.c **** *  Initializes or restores the component according to the customizer Configure
  95:.\Generated_Source\PSoC5/UART_1.c **** *  dialog settings. It is not necessary to call UART_1_Init() because
  96:.\Generated_Source\PSoC5/UART_1.c **** *  the UART_1_Start() API calls this function and is the preferred
  97:.\Generated_Source\PSoC5/UART_1.c **** *  method to begin component operation.
  98:.\Generated_Source\PSoC5/UART_1.c **** *
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 4


  99:.\Generated_Source\PSoC5/UART_1.c **** * Parameters:
 100:.\Generated_Source\PSoC5/UART_1.c **** *  None.
 101:.\Generated_Source\PSoC5/UART_1.c **** *
 102:.\Generated_Source\PSoC5/UART_1.c **** * Return:
 103:.\Generated_Source\PSoC5/UART_1.c **** *  None.
 104:.\Generated_Source\PSoC5/UART_1.c **** *
 105:.\Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
 106:.\Generated_Source\PSoC5/UART_1.c **** void UART_1_Init(void) 
 107:.\Generated_Source\PSoC5/UART_1.c **** {
  74              		.loc 1 107 0
  75              		.cfi_startproc
  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 1, uses_anonymous_args = 0
  78              		@ link register save eliminated.
  79 0000 80B4     		push	{r7}
  80              		.cfi_def_cfa_offset 4
  81              		.cfi_offset 7, -4
  82 0002 00AF     		add	r7, sp, #0
  83              		.cfi_def_cfa_register 7
 108:.\Generated_Source\PSoC5/UART_1.c ****     #if(UART_1_RX_ENABLED || UART_1_HD_ENABLED)
 109:.\Generated_Source\PSoC5/UART_1.c **** 
 110:.\Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_RX_INTERRUPT_ENABLED)
 111:.\Generated_Source\PSoC5/UART_1.c ****             /* Set RX interrupt vector and priority */
 112:.\Generated_Source\PSoC5/UART_1.c ****             (void) CyIntSetVector(UART_1_RX_VECT_NUM, &UART_1_RXISR);
 113:.\Generated_Source\PSoC5/UART_1.c ****             CyIntSetPriority(UART_1_RX_VECT_NUM, UART_1_RX_PRIOR_NUM);
 114:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_errorStatus = 0u;
 115:.\Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 116:.\Generated_Source\PSoC5/UART_1.c **** 
 117:.\Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_RXHW_ADDRESS_ENABLED)
 118:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_SetRxAddressMode(UART_1_RX_ADDRESS_MODE);
 119:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_SetRxAddress1(UART_1_RX_HW_ADDRESS1);
 120:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_SetRxAddress2(UART_1_RX_HW_ADDRESS2);
 121:.\Generated_Source\PSoC5/UART_1.c ****         #endif /* End UART_1_RXHW_ADDRESS_ENABLED */
 122:.\Generated_Source\PSoC5/UART_1.c **** 
 123:.\Generated_Source\PSoC5/UART_1.c ****         /* Init Count7 period */
 124:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_RXBITCTR_PERIOD_REG = UART_1_RXBITCTR_INIT;
  84              		.loc 1 124 0
  85 0004 094B     		ldr	r3, .L6
  86 0006 7222     		movs	r2, #114
  87 0008 1A70     		strb	r2, [r3]
 125:.\Generated_Source\PSoC5/UART_1.c ****         /* Configure the Initial RX interrupt mask */
 126:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_RXSTATUS_MASK_REG  = UART_1_INIT_RX_INTERRUPTS_MASK;
  88              		.loc 1 126 0
  89 000a 094B     		ldr	r3, .L6+4
  90 000c 2022     		movs	r2, #32
  91 000e 1A70     		strb	r2, [r3]
 127:.\Generated_Source\PSoC5/UART_1.c ****     #endif /* End UART_1_RX_ENABLED || UART_1_HD_ENABLED*/
 128:.\Generated_Source\PSoC5/UART_1.c **** 
 129:.\Generated_Source\PSoC5/UART_1.c ****     #if(UART_1_TX_ENABLED)
 130:.\Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TX_INTERRUPT_ENABLED)
 131:.\Generated_Source\PSoC5/UART_1.c ****             /* Set TX interrupt vector and priority */
 132:.\Generated_Source\PSoC5/UART_1.c ****             (void) CyIntSetVector(UART_1_TX_VECT_NUM, &UART_1_TXISR);
 133:.\Generated_Source\PSoC5/UART_1.c ****             CyIntSetPriority(UART_1_TX_VECT_NUM, UART_1_TX_PRIOR_NUM);
 134:.\Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_INTERRUPT_ENABLED) */
 135:.\Generated_Source\PSoC5/UART_1.c **** 
 136:.\Generated_Source\PSoC5/UART_1.c ****         /* Write Counter Value for TX Bit Clk Generator*/
 137:.\Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TXCLKGEN_DP)
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 5


 138:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCLKGEN_CTR_REG = UART_1_BIT_CENTER;
  92              		.loc 1 138 0
  93 0010 084B     		ldr	r3, .L6+8
  94 0012 0622     		movs	r2, #6
  95 0014 1A70     		strb	r2, [r3]
 139:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCLKTX_COMPLETE_REG = ((UART_1_NUMBER_OF_DATA_BITS +
  96              		.loc 1 139 0
  97 0016 084B     		ldr	r3, .L6+12
  98 0018 4722     		movs	r2, #71
  99 001a 1A70     		strb	r2, [r3]
 140:.\Generated_Source\PSoC5/UART_1.c ****                         UART_1_NUMBER_OF_START_BIT) * UART_1_OVER_SAMPLE_COUNT) - 1u;
 141:.\Generated_Source\PSoC5/UART_1.c ****         #else
 142:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCTR_PERIOD_REG = ((UART_1_NUMBER_OF_DATA_BITS +
 143:.\Generated_Source\PSoC5/UART_1.c ****                         UART_1_NUMBER_OF_START_BIT) * UART_1_OVER_SAMPLE_8) - 1u;
 144:.\Generated_Source\PSoC5/UART_1.c ****         #endif /* End UART_1_TXCLKGEN_DP */
 145:.\Generated_Source\PSoC5/UART_1.c **** 
 146:.\Generated_Source\PSoC5/UART_1.c ****         /* Configure the Initial TX interrupt mask */
 147:.\Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TX_INTERRUPT_ENABLED)
 148:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_TXSTATUS_MASK_REG = UART_1_TX_STS_FIFO_EMPTY;
 149:.\Generated_Source\PSoC5/UART_1.c ****         #else
 150:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_TXSTATUS_MASK_REG = UART_1_INIT_TX_INTERRUPTS_MASK;
 100              		.loc 1 150 0
 101 001c 074B     		ldr	r3, .L6+16
 102 001e 0022     		movs	r2, #0
 103 0020 1A70     		strb	r2, [r3]
 151:.\Generated_Source\PSoC5/UART_1.c ****         #endif /*End UART_1_TX_INTERRUPT_ENABLED*/
 152:.\Generated_Source\PSoC5/UART_1.c **** 
 153:.\Generated_Source\PSoC5/UART_1.c ****     #endif /* End UART_1_TX_ENABLED */
 154:.\Generated_Source\PSoC5/UART_1.c **** 
 155:.\Generated_Source\PSoC5/UART_1.c ****     #if(UART_1_PARITY_TYPE_SW)  /* Write Parity to Control Register */
 156:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_WriteControlRegister( \
 157:.\Generated_Source\PSoC5/UART_1.c ****             (UART_1_ReadControlRegister() & (uint8)~UART_1_CTRL_PARITY_TYPE_MASK) | \
 158:.\Generated_Source\PSoC5/UART_1.c ****             (uint8)(UART_1_PARITY_TYPE << UART_1_CTRL_PARITY_TYPE0_SHIFT) );
 159:.\Generated_Source\PSoC5/UART_1.c ****     #endif /* End UART_1_PARITY_TYPE_SW */
 160:.\Generated_Source\PSoC5/UART_1.c **** }
 104              		.loc 1 160 0
 105 0022 BD46     		mov	sp, r7
 106              		.cfi_def_cfa_register 13
 107              		@ sp needed
 108 0024 5DF8047B 		ldr	r7, [sp], #4
 109              		.cfi_restore 7
 110              		.cfi_def_cfa_offset 0
 111 0028 7047     		bx	lr
 112              	.L7:
 113 002a 00BF     		.align	2
 114              	.L6:
 115 002c 89650040 		.word	1073767817
 116 0030 8B650040 		.word	1073767819
 117 0034 29650040 		.word	1073767721
 118 0038 39650040 		.word	1073767737
 119 003c 89640040 		.word	1073767561
 120              		.cfi_endproc
 121              	.LFE1:
 122              		.size	UART_1_Init, .-UART_1_Init
 123              		.section	.text.UART_1_Enable,"ax",%progbits
 124              		.align	2
 125              		.global	UART_1_Enable
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 6


 126              		.thumb
 127              		.thumb_func
 128              		.type	UART_1_Enable, %function
 129              	UART_1_Enable:
 130              	.LFB2:
 161:.\Generated_Source\PSoC5/UART_1.c **** 
 162:.\Generated_Source\PSoC5/UART_1.c **** 
 163:.\Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
 164:.\Generated_Source\PSoC5/UART_1.c **** * Function Name: UART_1_Enable
 165:.\Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
 166:.\Generated_Source\PSoC5/UART_1.c **** *
 167:.\Generated_Source\PSoC5/UART_1.c **** * Summary:
 168:.\Generated_Source\PSoC5/UART_1.c **** *  Activates the hardware and begins component operation. It is not necessary
 169:.\Generated_Source\PSoC5/UART_1.c **** *  to call UART_1_Enable() because the UART_1_Start() API
 170:.\Generated_Source\PSoC5/UART_1.c **** *  calls this function, which is the preferred method to begin component
 171:.\Generated_Source\PSoC5/UART_1.c **** *  operation.
 172:.\Generated_Source\PSoC5/UART_1.c **** 
 173:.\Generated_Source\PSoC5/UART_1.c **** * Parameters:
 174:.\Generated_Source\PSoC5/UART_1.c **** *  None.
 175:.\Generated_Source\PSoC5/UART_1.c **** *
 176:.\Generated_Source\PSoC5/UART_1.c **** * Return:
 177:.\Generated_Source\PSoC5/UART_1.c **** *  None.
 178:.\Generated_Source\PSoC5/UART_1.c **** *
 179:.\Generated_Source\PSoC5/UART_1.c **** * Global Variables:
 180:.\Generated_Source\PSoC5/UART_1.c **** *  UART_1_rxAddressDetected - set to initial state (0).
 181:.\Generated_Source\PSoC5/UART_1.c **** *
 182:.\Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
 183:.\Generated_Source\PSoC5/UART_1.c **** void UART_1_Enable(void) 
 184:.\Generated_Source\PSoC5/UART_1.c **** {
 131              		.loc 1 184 0
 132              		.cfi_startproc
 133              		@ args = 0, pretend = 0, frame = 8
 134              		@ frame_needed = 1, uses_anonymous_args = 0
 135 0000 80B5     		push	{r7, lr}
 136              		.cfi_def_cfa_offset 8
 137              		.cfi_offset 7, -8
 138              		.cfi_offset 14, -4
 139 0002 82B0     		sub	sp, sp, #8
 140              		.cfi_def_cfa_offset 16
 141 0004 00AF     		add	r7, sp, #0
 142              		.cfi_def_cfa_register 7
 185:.\Generated_Source\PSoC5/UART_1.c ****     uint8 enableInterrupts;
 186:.\Generated_Source\PSoC5/UART_1.c ****     enableInterrupts = CyEnterCriticalSection();
 143              		.loc 1 186 0
 144 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 145 000a 0346     		mov	r3, r0
 146 000c FB71     		strb	r3, [r7, #7]
 187:.\Generated_Source\PSoC5/UART_1.c **** 
 188:.\Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_ENABLED || UART_1_HD_ENABLED)
 189:.\Generated_Source\PSoC5/UART_1.c ****         /* RX Counter (Count7) Enable */
 190:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_RXBITCTR_CONTROL_REG |= UART_1_CNTR_ENABLE;
 147              		.loc 1 190 0
 148 000e 104A     		ldr	r2, .L9
 149 0010 0F4B     		ldr	r3, .L9
 150 0012 1B78     		ldrb	r3, [r3]
 151 0014 DBB2     		uxtb	r3, r3
 152 0016 43F02003 		orr	r3, r3, #32
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 7


 153 001a DBB2     		uxtb	r3, r3
 154 001c 1370     		strb	r3, [r2]
 191:.\Generated_Source\PSoC5/UART_1.c **** 
 192:.\Generated_Source\PSoC5/UART_1.c ****         /* Enable the RX Interrupt */
 193:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_RXSTATUS_ACTL_REG  |= UART_1_INT_ENABLE;
 155              		.loc 1 193 0
 156 001e 0D4A     		ldr	r2, .L9+4
 157 0020 0C4B     		ldr	r3, .L9+4
 158 0022 1B78     		ldrb	r3, [r3]
 159 0024 DBB2     		uxtb	r3, r3
 160 0026 43F01003 		orr	r3, r3, #16
 161 002a DBB2     		uxtb	r3, r3
 162 002c 1370     		strb	r3, [r2]
 194:.\Generated_Source\PSoC5/UART_1.c **** 
 195:.\Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_RX_INTERRUPT_ENABLED)
 196:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_EnableRxInt();
 197:.\Generated_Source\PSoC5/UART_1.c **** 
 198:.\Generated_Source\PSoC5/UART_1.c ****             #if (UART_1_RXHW_ADDRESS_ENABLED)
 199:.\Generated_Source\PSoC5/UART_1.c ****                 UART_1_rxAddressDetected = 0u;
 200:.\Generated_Source\PSoC5/UART_1.c ****             #endif /* (UART_1_RXHW_ADDRESS_ENABLED) */
 201:.\Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 202:.\Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_ENABLED || UART_1_HD_ENABLED) */
 203:.\Generated_Source\PSoC5/UART_1.c **** 
 204:.\Generated_Source\PSoC5/UART_1.c ****     #if(UART_1_TX_ENABLED)
 205:.\Generated_Source\PSoC5/UART_1.c ****         /* TX Counter (DP/Count7) Enable */
 206:.\Generated_Source\PSoC5/UART_1.c ****         #if(!UART_1_TXCLKGEN_DP)
 207:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCTR_CONTROL_REG |= UART_1_CNTR_ENABLE;
 208:.\Generated_Source\PSoC5/UART_1.c ****         #endif /* End UART_1_TXCLKGEN_DP */
 209:.\Generated_Source\PSoC5/UART_1.c **** 
 210:.\Generated_Source\PSoC5/UART_1.c ****         /* Enable the TX Interrupt */
 211:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_TXSTATUS_ACTL_REG |= UART_1_INT_ENABLE;
 163              		.loc 1 211 0
 164 002e 0A4A     		ldr	r2, .L9+8
 165 0030 094B     		ldr	r3, .L9+8
 166 0032 1B78     		ldrb	r3, [r3]
 167 0034 DBB2     		uxtb	r3, r3
 168 0036 43F01003 		orr	r3, r3, #16
 169 003a DBB2     		uxtb	r3, r3
 170 003c 1370     		strb	r3, [r2]
 212:.\Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TX_INTERRUPT_ENABLED)
 213:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_ClearPendingTxInt(); /* Clear history of TX_NOT_EMPTY */
 214:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_EnableTxInt();
 215:.\Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_INTERRUPT_ENABLED) */
 216:.\Generated_Source\PSoC5/UART_1.c ****      #endif /* (UART_1_TX_INTERRUPT_ENABLED) */
 217:.\Generated_Source\PSoC5/UART_1.c **** 
 218:.\Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_INTERNAL_CLOCK_USED)
 219:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_IntClock_Start();  /* Enable the clock */
 171              		.loc 1 219 0
 172 003e FFF7FEFF 		bl	UART_1_IntClock_Start
 220:.\Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_INTERNAL_CLOCK_USED) */
 221:.\Generated_Source\PSoC5/UART_1.c **** 
 222:.\Generated_Source\PSoC5/UART_1.c ****     CyExitCriticalSection(enableInterrupts);
 173              		.loc 1 222 0
 174 0042 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 175 0044 1846     		mov	r0, r3
 176 0046 FFF7FEFF 		bl	CyExitCriticalSection
 223:.\Generated_Source\PSoC5/UART_1.c **** }
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 8


 177              		.loc 1 223 0
 178 004a 0837     		adds	r7, r7, #8
 179              		.cfi_def_cfa_offset 8
 180 004c BD46     		mov	sp, r7
 181              		.cfi_def_cfa_register 13
 182              		@ sp needed
 183 004e 80BD     		pop	{r7, pc}
 184              	.L10:
 185              		.align	2
 186              	.L9:
 187 0050 99650040 		.word	1073767833
 188 0054 9B650040 		.word	1073767835
 189 0058 99640040 		.word	1073767577
 190              		.cfi_endproc
 191              	.LFE2:
 192              		.size	UART_1_Enable, .-UART_1_Enable
 193              		.section	.text.UART_1_Stop,"ax",%progbits
 194              		.align	2
 195              		.global	UART_1_Stop
 196              		.thumb
 197              		.thumb_func
 198              		.type	UART_1_Stop, %function
 199              	UART_1_Stop:
 200              	.LFB3:
 224:.\Generated_Source\PSoC5/UART_1.c **** 
 225:.\Generated_Source\PSoC5/UART_1.c **** 
 226:.\Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
 227:.\Generated_Source\PSoC5/UART_1.c **** * Function Name: UART_1_Stop
 228:.\Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
 229:.\Generated_Source\PSoC5/UART_1.c **** *
 230:.\Generated_Source\PSoC5/UART_1.c **** * Summary:
 231:.\Generated_Source\PSoC5/UART_1.c **** *  Disables the UART operation.
 232:.\Generated_Source\PSoC5/UART_1.c **** *
 233:.\Generated_Source\PSoC5/UART_1.c **** * Parameters:
 234:.\Generated_Source\PSoC5/UART_1.c **** *  None.
 235:.\Generated_Source\PSoC5/UART_1.c **** *
 236:.\Generated_Source\PSoC5/UART_1.c **** * Return:
 237:.\Generated_Source\PSoC5/UART_1.c **** *  None.
 238:.\Generated_Source\PSoC5/UART_1.c **** *
 239:.\Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
 240:.\Generated_Source\PSoC5/UART_1.c **** void UART_1_Stop(void) 
 241:.\Generated_Source\PSoC5/UART_1.c **** {
 201              		.loc 1 241 0
 202              		.cfi_startproc
 203              		@ args = 0, pretend = 0, frame = 8
 204              		@ frame_needed = 1, uses_anonymous_args = 0
 205 0000 80B5     		push	{r7, lr}
 206              		.cfi_def_cfa_offset 8
 207              		.cfi_offset 7, -8
 208              		.cfi_offset 14, -4
 209 0002 82B0     		sub	sp, sp, #8
 210              		.cfi_def_cfa_offset 16
 211 0004 00AF     		add	r7, sp, #0
 212              		.cfi_def_cfa_register 7
 242:.\Generated_Source\PSoC5/UART_1.c ****     uint8 enableInterrupts;
 243:.\Generated_Source\PSoC5/UART_1.c ****     enableInterrupts = CyEnterCriticalSection();
 213              		.loc 1 243 0
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 9


 214 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 215 000a 0346     		mov	r3, r0
 216 000c FB71     		strb	r3, [r7, #7]
 244:.\Generated_Source\PSoC5/UART_1.c **** 
 245:.\Generated_Source\PSoC5/UART_1.c ****     /* Write Bit Counter Disable */
 246:.\Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_ENABLED || UART_1_HD_ENABLED)
 247:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_RXBITCTR_CONTROL_REG &= (uint8) ~UART_1_CNTR_ENABLE;
 217              		.loc 1 247 0
 218 000e 104A     		ldr	r2, .L12
 219 0010 0F4B     		ldr	r3, .L12
 220 0012 1B78     		ldrb	r3, [r3]
 221 0014 DBB2     		uxtb	r3, r3
 222 0016 23F02003 		bic	r3, r3, #32
 223 001a DBB2     		uxtb	r3, r3
 224 001c 1370     		strb	r3, [r2]
 248:.\Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_ENABLED || UART_1_HD_ENABLED) */
 249:.\Generated_Source\PSoC5/UART_1.c **** 
 250:.\Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_TX_ENABLED)
 251:.\Generated_Source\PSoC5/UART_1.c ****         #if(!UART_1_TXCLKGEN_DP)
 252:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_TXBITCTR_CONTROL_REG &= (uint8) ~UART_1_CNTR_ENABLE;
 253:.\Generated_Source\PSoC5/UART_1.c ****         #endif /* (!UART_1_TXCLKGEN_DP) */
 254:.\Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_TX_ENABLED) */
 255:.\Generated_Source\PSoC5/UART_1.c **** 
 256:.\Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_INTERNAL_CLOCK_USED)
 257:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_IntClock_Stop();   /* Disable the clock */
 225              		.loc 1 257 0
 226 001e FFF7FEFF 		bl	UART_1_IntClock_Stop
 258:.\Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_INTERNAL_CLOCK_USED) */
 259:.\Generated_Source\PSoC5/UART_1.c **** 
 260:.\Generated_Source\PSoC5/UART_1.c ****     /* Disable internal interrupt component */
 261:.\Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_ENABLED || UART_1_HD_ENABLED)
 262:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_RXSTATUS_ACTL_REG  &= (uint8) ~UART_1_INT_ENABLE;
 227              		.loc 1 262 0
 228 0022 0C4A     		ldr	r2, .L12+4
 229 0024 0B4B     		ldr	r3, .L12+4
 230 0026 1B78     		ldrb	r3, [r3]
 231 0028 DBB2     		uxtb	r3, r3
 232 002a 23F01003 		bic	r3, r3, #16
 233 002e DBB2     		uxtb	r3, r3
 234 0030 1370     		strb	r3, [r2]
 263:.\Generated_Source\PSoC5/UART_1.c **** 
 264:.\Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_RX_INTERRUPT_ENABLED)
 265:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_DisableRxInt();
 266:.\Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 267:.\Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_ENABLED || UART_1_HD_ENABLED) */
 268:.\Generated_Source\PSoC5/UART_1.c **** 
 269:.\Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_TX_ENABLED)
 270:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_TXSTATUS_ACTL_REG &= (uint8) ~UART_1_INT_ENABLE;
 235              		.loc 1 270 0
 236 0032 094A     		ldr	r2, .L12+8
 237 0034 084B     		ldr	r3, .L12+8
 238 0036 1B78     		ldrb	r3, [r3]
 239 0038 DBB2     		uxtb	r3, r3
 240 003a 23F01003 		bic	r3, r3, #16
 241 003e DBB2     		uxtb	r3, r3
 242 0040 1370     		strb	r3, [r2]
 271:.\Generated_Source\PSoC5/UART_1.c **** 
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 10


 272:.\Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TX_INTERRUPT_ENABLED)
 273:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_DisableTxInt();
 274:.\Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_INTERRUPT_ENABLED) */
 275:.\Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_TX_ENABLED) */
 276:.\Generated_Source\PSoC5/UART_1.c **** 
 277:.\Generated_Source\PSoC5/UART_1.c ****     CyExitCriticalSection(enableInterrupts);
 243              		.loc 1 277 0
 244 0042 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 245 0044 1846     		mov	r0, r3
 246 0046 FFF7FEFF 		bl	CyExitCriticalSection
 278:.\Generated_Source\PSoC5/UART_1.c **** }
 247              		.loc 1 278 0
 248 004a 0837     		adds	r7, r7, #8
 249              		.cfi_def_cfa_offset 8
 250 004c BD46     		mov	sp, r7
 251              		.cfi_def_cfa_register 13
 252              		@ sp needed
 253 004e 80BD     		pop	{r7, pc}
 254              	.L13:
 255              		.align	2
 256              	.L12:
 257 0050 99650040 		.word	1073767833
 258 0054 9B650040 		.word	1073767835
 259 0058 99640040 		.word	1073767577
 260              		.cfi_endproc
 261              	.LFE3:
 262              		.size	UART_1_Stop, .-UART_1_Stop
 263              		.section	.text.UART_1_ReadControlRegister,"ax",%progbits
 264              		.align	2
 265              		.global	UART_1_ReadControlRegister
 266              		.thumb
 267              		.thumb_func
 268              		.type	UART_1_ReadControlRegister, %function
 269              	UART_1_ReadControlRegister:
 270              	.LFB4:
 279:.\Generated_Source\PSoC5/UART_1.c **** 
 280:.\Generated_Source\PSoC5/UART_1.c **** 
 281:.\Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
 282:.\Generated_Source\PSoC5/UART_1.c **** * Function Name: UART_1_ReadControlRegister
 283:.\Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
 284:.\Generated_Source\PSoC5/UART_1.c **** *
 285:.\Generated_Source\PSoC5/UART_1.c **** * Summary:
 286:.\Generated_Source\PSoC5/UART_1.c **** *  Returns the current value of the control register.
 287:.\Generated_Source\PSoC5/UART_1.c **** *
 288:.\Generated_Source\PSoC5/UART_1.c **** * Parameters:
 289:.\Generated_Source\PSoC5/UART_1.c **** *  None.
 290:.\Generated_Source\PSoC5/UART_1.c **** *
 291:.\Generated_Source\PSoC5/UART_1.c **** * Return:
 292:.\Generated_Source\PSoC5/UART_1.c **** *  Contents of the control register.
 293:.\Generated_Source\PSoC5/UART_1.c **** *
 294:.\Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
 295:.\Generated_Source\PSoC5/UART_1.c **** uint8 UART_1_ReadControlRegister(void) 
 296:.\Generated_Source\PSoC5/UART_1.c **** {
 271              		.loc 1 296 0
 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 0
 274              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 11


 275              		@ link register save eliminated.
 276 0000 80B4     		push	{r7}
 277              		.cfi_def_cfa_offset 4
 278              		.cfi_offset 7, -4
 279 0002 00AF     		add	r7, sp, #0
 280              		.cfi_def_cfa_register 7
 297:.\Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_CONTROL_REG_REMOVED)
 298:.\Generated_Source\PSoC5/UART_1.c ****         return(0u);
 281              		.loc 1 298 0
 282 0004 0023     		movs	r3, #0
 299:.\Generated_Source\PSoC5/UART_1.c ****     #else
 300:.\Generated_Source\PSoC5/UART_1.c ****         return(UART_1_CONTROL_REG);
 301:.\Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_CONTROL_REG_REMOVED) */
 302:.\Generated_Source\PSoC5/UART_1.c **** }
 283              		.loc 1 302 0
 284 0006 1846     		mov	r0, r3
 285 0008 BD46     		mov	sp, r7
 286              		.cfi_def_cfa_register 13
 287              		@ sp needed
 288 000a 5DF8047B 		ldr	r7, [sp], #4
 289              		.cfi_restore 7
 290              		.cfi_def_cfa_offset 0
 291 000e 7047     		bx	lr
 292              		.cfi_endproc
 293              	.LFE4:
 294              		.size	UART_1_ReadControlRegister, .-UART_1_ReadControlRegister
 295              		.section	.text.UART_1_WriteControlRegister,"ax",%progbits
 296              		.align	2
 297              		.global	UART_1_WriteControlRegister
 298              		.thumb
 299              		.thumb_func
 300              		.type	UART_1_WriteControlRegister, %function
 301              	UART_1_WriteControlRegister:
 302              	.LFB5:
 303:.\Generated_Source\PSoC5/UART_1.c **** 
 304:.\Generated_Source\PSoC5/UART_1.c **** 
 305:.\Generated_Source\PSoC5/UART_1.c **** /*******************************************************************************
 306:.\Generated_Source\PSoC5/UART_1.c **** * Function Name: UART_1_WriteControlRegister
 307:.\Generated_Source\PSoC5/UART_1.c **** ********************************************************************************
 308:.\Generated_Source\PSoC5/UART_1.c **** *
 309:.\Generated_Source\PSoC5/UART_1.c **** * Summary:
 310:.\Generated_Source\PSoC5/UART_1.c **** *  Writes an 8-bit value into the control register
 311:.\Generated_Source\PSoC5/UART_1.c **** *
 312:.\Generated_Source\PSoC5/UART_1.c **** * Parameters:
 313:.\Generated_Source\PSoC5/UART_1.c **** *  control:  control register value
 314:.\Generated_Source\PSoC5/UART_1.c **** *
 315:.\Generated_Source\PSoC5/UART_1.c **** * Return:
 316:.\Generated_Source\PSoC5/UART_1.c **** *  None.
 317:.\Generated_Source\PSoC5/UART_1.c **** *
 318:.\Generated_Source\PSoC5/UART_1.c **** *******************************************************************************/
 319:.\Generated_Source\PSoC5/UART_1.c **** void  UART_1_WriteControlRegister(uint8 control) 
 320:.\Generated_Source\PSoC5/UART_1.c **** {
 303              		.loc 1 320 0
 304              		.cfi_startproc
 305              		@ args = 0, pretend = 0, frame = 8
 306              		@ frame_needed = 1, uses_anonymous_args = 0
 307              		@ link register save eliminated.
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 12


 308 0000 80B4     		push	{r7}
 309              		.cfi_def_cfa_offset 4
 310              		.cfi_offset 7, -4
 311 0002 83B0     		sub	sp, sp, #12
 312              		.cfi_def_cfa_offset 16
 313 0004 00AF     		add	r7, sp, #0
 314              		.cfi_def_cfa_register 7
 315 0006 0346     		mov	r3, r0
 316 0008 FB71     		strb	r3, [r7, #7]
 321:.\Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_CONTROL_REG_REMOVED)
 322:.\Generated_Source\PSoC5/UART_1.c ****         if(0u != control)
 323:.\Generated_Source\PSoC5/UART_1.c ****         {
 324:.\Generated_Source\PSoC5/UART_1.c ****             /* Suppress compiler warning */
 325:.\Generated_Source\PSoC5/UART_1.c ****         }
 326:.\Generated_Source\PSoC5/UART_1.c ****     #else
 327:.\Generated_Source\PSoC5/UART_1.c ****        UART_1_CONTROL_REG = control;
 328:.\Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_CONTROL_REG_REMOVED) */
 329:.\Generated_Source\PSoC5/UART_1.c **** }
 317              		.loc 1 329 0
 318 000a 0C37     		adds	r7, r7, #12
 319              		.cfi_def_cfa_offset 4
 320 000c BD46     		mov	sp, r7
 321              		.cfi_def_cfa_register 13
 322              		@ sp needed
 323 000e 5DF8047B 		ldr	r7, [sp], #4
 324              		.cfi_restore 7
 325              		.cfi_def_cfa_offset 0
 326 0012 7047     		bx	lr
 327              		.cfi_endproc
 328              	.LFE5:
 329              		.size	UART_1_WriteControlRegister, .-UART_1_WriteControlRegister
 330              		.section	.text.UART_1_SetRxInterruptMode,"ax",%progbits
 331              		.align	2
 332              		.global	UART_1_SetRxInterruptMode
 333              		.thumb
 334              		.thumb_func
 335              		.type	UART_1_SetRxInterruptMode, %function
 336              	UART_1_SetRxInterruptMode:
 337              	.LFB6:
 330:.\Generated_Source\PSoC5/UART_1.c **** 
 331:.\Generated_Source\PSoC5/UART_1.c **** 
 332:.\Generated_Source\PSoC5/UART_1.c **** #if(UART_1_RX_ENABLED || UART_1_HD_ENABLED)
 333:.\Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 334:.\Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SetRxInterruptMode
 335:.\Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 336:.\Generated_Source\PSoC5/UART_1.c ****     *
 337:.\Generated_Source\PSoC5/UART_1.c ****     * Summary:
 338:.\Generated_Source\PSoC5/UART_1.c ****     *  Configures the RX interrupt sources enabled.
 339:.\Generated_Source\PSoC5/UART_1.c ****     *
 340:.\Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 341:.\Generated_Source\PSoC5/UART_1.c ****     *  IntSrc:  Bit field containing the RX interrupts to enable. Based on the 
 342:.\Generated_Source\PSoC5/UART_1.c ****     *  bit-field arrangement of the status register. This value must be a 
 343:.\Generated_Source\PSoC5/UART_1.c ****     *  combination of status register bit-masks shown below:
 344:.\Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_FIFO_NOTEMPTY    Interrupt on byte received.
 345:.\Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_PAR_ERROR        Interrupt on parity error.
 346:.\Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_STOP_ERROR       Interrupt on stop error.
 347:.\Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_BREAK            Interrupt on break.
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 13


 348:.\Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_OVERRUN          Interrupt on overrun error.
 349:.\Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_ADDR_MATCH       Interrupt on address match.
 350:.\Generated_Source\PSoC5/UART_1.c ****     *      UART_1_RX_STS_MRKSPC           Interrupt on address detect.
 351:.\Generated_Source\PSoC5/UART_1.c ****     *
 352:.\Generated_Source\PSoC5/UART_1.c ****     * Return:
 353:.\Generated_Source\PSoC5/UART_1.c ****     *  None.
 354:.\Generated_Source\PSoC5/UART_1.c ****     *
 355:.\Generated_Source\PSoC5/UART_1.c ****     * Theory:
 356:.\Generated_Source\PSoC5/UART_1.c ****     *  Enables the output of specific status bits to the interrupt controller
 357:.\Generated_Source\PSoC5/UART_1.c ****     *
 358:.\Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 359:.\Generated_Source\PSoC5/UART_1.c ****     void UART_1_SetRxInterruptMode(uint8 intSrc) 
 360:.\Generated_Source\PSoC5/UART_1.c ****     {
 338              		.loc 1 360 0
 339              		.cfi_startproc
 340              		@ args = 0, pretend = 0, frame = 8
 341              		@ frame_needed = 1, uses_anonymous_args = 0
 342              		@ link register save eliminated.
 343 0000 80B4     		push	{r7}
 344              		.cfi_def_cfa_offset 4
 345              		.cfi_offset 7, -4
 346 0002 83B0     		sub	sp, sp, #12
 347              		.cfi_def_cfa_offset 16
 348 0004 00AF     		add	r7, sp, #0
 349              		.cfi_def_cfa_register 7
 350 0006 0346     		mov	r3, r0
 351 0008 FB71     		strb	r3, [r7, #7]
 361:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_RXSTATUS_MASK_REG  = intSrc;
 352              		.loc 1 361 0
 353 000a 044A     		ldr	r2, .L18
 354 000c FB79     		ldrb	r3, [r7, #7]
 355 000e 1370     		strb	r3, [r2]
 362:.\Generated_Source\PSoC5/UART_1.c ****     }
 356              		.loc 1 362 0
 357 0010 0C37     		adds	r7, r7, #12
 358              		.cfi_def_cfa_offset 4
 359 0012 BD46     		mov	sp, r7
 360              		.cfi_def_cfa_register 13
 361              		@ sp needed
 362 0014 5DF8047B 		ldr	r7, [sp], #4
 363              		.cfi_restore 7
 364              		.cfi_def_cfa_offset 0
 365 0018 7047     		bx	lr
 366              	.L19:
 367 001a 00BF     		.align	2
 368              	.L18:
 369 001c 8B650040 		.word	1073767819
 370              		.cfi_endproc
 371              	.LFE6:
 372              		.size	UART_1_SetRxInterruptMode, .-UART_1_SetRxInterruptMode
 373              		.section	.text.UART_1_ReadRxData,"ax",%progbits
 374              		.align	2
 375              		.global	UART_1_ReadRxData
 376              		.thumb
 377              		.thumb_func
 378              		.type	UART_1_ReadRxData, %function
 379              	UART_1_ReadRxData:
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 14


 380              	.LFB7:
 363:.\Generated_Source\PSoC5/UART_1.c **** 
 364:.\Generated_Source\PSoC5/UART_1.c **** 
 365:.\Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 366:.\Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_ReadRxData
 367:.\Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 368:.\Generated_Source\PSoC5/UART_1.c ****     *
 369:.\Generated_Source\PSoC5/UART_1.c ****     * Summary:
 370:.\Generated_Source\PSoC5/UART_1.c ****     *  Returns the next byte of received data. This function returns data without
 371:.\Generated_Source\PSoC5/UART_1.c ****     *  checking the status. You must check the status separately.
 372:.\Generated_Source\PSoC5/UART_1.c ****     *
 373:.\Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 374:.\Generated_Source\PSoC5/UART_1.c ****     *  None.
 375:.\Generated_Source\PSoC5/UART_1.c ****     *
 376:.\Generated_Source\PSoC5/UART_1.c ****     * Return:
 377:.\Generated_Source\PSoC5/UART_1.c ****     *  Received data from RX register
 378:.\Generated_Source\PSoC5/UART_1.c ****     *
 379:.\Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 380:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBuffer - RAM buffer pointer for save received data.
 381:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferWrite - cyclic index for write to rxBuffer,
 382:.\Generated_Source\PSoC5/UART_1.c ****     *     checked to identify new data.
 383:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferRead - cyclic index for read from rxBuffer,
 384:.\Generated_Source\PSoC5/UART_1.c ****     *     incremented after each byte has been read from buffer.
 385:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferLoopDetect - cleared if loop condition was detected
 386:.\Generated_Source\PSoC5/UART_1.c ****     *     in RX ISR.
 387:.\Generated_Source\PSoC5/UART_1.c ****     *
 388:.\Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
 389:.\Generated_Source\PSoC5/UART_1.c ****     *  No.
 390:.\Generated_Source\PSoC5/UART_1.c ****     *
 391:.\Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 392:.\Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_ReadRxData(void) 
 393:.\Generated_Source\PSoC5/UART_1.c ****     {
 381              		.loc 1 393 0
 382              		.cfi_startproc
 383              		@ args = 0, pretend = 0, frame = 8
 384              		@ frame_needed = 1, uses_anonymous_args = 0
 385              		@ link register save eliminated.
 386 0000 80B4     		push	{r7}
 387              		.cfi_def_cfa_offset 4
 388              		.cfi_offset 7, -4
 389 0002 83B0     		sub	sp, sp, #12
 390              		.cfi_def_cfa_offset 16
 391 0004 00AF     		add	r7, sp, #0
 392              		.cfi_def_cfa_register 7
 394:.\Generated_Source\PSoC5/UART_1.c ****         uint8 rxData;
 395:.\Generated_Source\PSoC5/UART_1.c **** 
 396:.\Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_INTERRUPT_ENABLED)
 397:.\Generated_Source\PSoC5/UART_1.c **** 
 398:.\Generated_Source\PSoC5/UART_1.c ****         uint8 locRxBufferRead;
 399:.\Generated_Source\PSoC5/UART_1.c ****         uint8 locRxBufferWrite;
 400:.\Generated_Source\PSoC5/UART_1.c **** 
 401:.\Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt */
 402:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableRxInt();
 403:.\Generated_Source\PSoC5/UART_1.c **** 
 404:.\Generated_Source\PSoC5/UART_1.c ****         locRxBufferRead  = UART_1_rxBufferRead;
 405:.\Generated_Source\PSoC5/UART_1.c ****         locRxBufferWrite = UART_1_rxBufferWrite;
 406:.\Generated_Source\PSoC5/UART_1.c **** 
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 15


 407:.\Generated_Source\PSoC5/UART_1.c ****         if( (UART_1_rxBufferLoopDetect != 0u) || (locRxBufferRead != locRxBufferWrite) )
 408:.\Generated_Source\PSoC5/UART_1.c ****         {
 409:.\Generated_Source\PSoC5/UART_1.c ****             rxData = UART_1_rxBuffer[locRxBufferRead];
 410:.\Generated_Source\PSoC5/UART_1.c ****             locRxBufferRead++;
 411:.\Generated_Source\PSoC5/UART_1.c **** 
 412:.\Generated_Source\PSoC5/UART_1.c ****             if(locRxBufferRead >= UART_1_RX_BUFFER_SIZE)
 413:.\Generated_Source\PSoC5/UART_1.c ****             {
 414:.\Generated_Source\PSoC5/UART_1.c ****                 locRxBufferRead = 0u;
 415:.\Generated_Source\PSoC5/UART_1.c ****             }
 416:.\Generated_Source\PSoC5/UART_1.c ****             /* Update the real pointer */
 417:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_rxBufferRead = locRxBufferRead;
 418:.\Generated_Source\PSoC5/UART_1.c **** 
 419:.\Generated_Source\PSoC5/UART_1.c ****             if(UART_1_rxBufferLoopDetect != 0u)
 420:.\Generated_Source\PSoC5/UART_1.c ****             {
 421:.\Generated_Source\PSoC5/UART_1.c ****                 UART_1_rxBufferLoopDetect = 0u;
 422:.\Generated_Source\PSoC5/UART_1.c ****                 #if ((UART_1_RX_INTERRUPT_ENABLED) && (UART_1_FLOW_CONTROL != 0u))
 423:.\Generated_Source\PSoC5/UART_1.c ****                     /* When Hardware Flow Control selected - return RX mask */
 424:.\Generated_Source\PSoC5/UART_1.c ****                     #if( UART_1_HD_ENABLED )
 425:.\Generated_Source\PSoC5/UART_1.c ****                         if((UART_1_CONTROL_REG & UART_1_CTRL_HD_SEND) == 0u)
 426:.\Generated_Source\PSoC5/UART_1.c ****                         {   /* In Half duplex mode return RX mask only in RX
 427:.\Generated_Source\PSoC5/UART_1.c ****                             *  configuration set, otherwise
 428:.\Generated_Source\PSoC5/UART_1.c ****                             *  mask will be returned in LoadRxConfig() API.
 429:.\Generated_Source\PSoC5/UART_1.c ****                             */
 430:.\Generated_Source\PSoC5/UART_1.c ****                             UART_1_RXSTATUS_MASK_REG  |= UART_1_RX_STS_FIFO_NOTEMPTY;
 431:.\Generated_Source\PSoC5/UART_1.c ****                         }
 432:.\Generated_Source\PSoC5/UART_1.c ****                     #else
 433:.\Generated_Source\PSoC5/UART_1.c ****                         UART_1_RXSTATUS_MASK_REG  |= UART_1_RX_STS_FIFO_NOTEMPTY;
 434:.\Generated_Source\PSoC5/UART_1.c ****                     #endif /* end UART_1_HD_ENABLED */
 435:.\Generated_Source\PSoC5/UART_1.c ****                 #endif /* ((UART_1_RX_INTERRUPT_ENABLED) && (UART_1_FLOW_CONTROL != 0u)) */
 436:.\Generated_Source\PSoC5/UART_1.c ****             }
 437:.\Generated_Source\PSoC5/UART_1.c ****         }
 438:.\Generated_Source\PSoC5/UART_1.c ****         else
 439:.\Generated_Source\PSoC5/UART_1.c ****         {   /* Needs to check status for RX_STS_FIFO_NOTEMPTY bit */
 440:.\Generated_Source\PSoC5/UART_1.c ****             rxData = UART_1_RXDATA_REG;
 441:.\Generated_Source\PSoC5/UART_1.c ****         }
 442:.\Generated_Source\PSoC5/UART_1.c **** 
 443:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableRxInt();
 444:.\Generated_Source\PSoC5/UART_1.c **** 
 445:.\Generated_Source\PSoC5/UART_1.c ****     #else
 446:.\Generated_Source\PSoC5/UART_1.c **** 
 447:.\Generated_Source\PSoC5/UART_1.c ****         /* Needs to check status for RX_STS_FIFO_NOTEMPTY bit */
 448:.\Generated_Source\PSoC5/UART_1.c ****         rxData = UART_1_RXDATA_REG;
 393              		.loc 1 448 0
 394 0006 054B     		ldr	r3, .L22
 395 0008 1B78     		ldrb	r3, [r3]
 396 000a FB71     		strb	r3, [r7, #7]
 449:.\Generated_Source\PSoC5/UART_1.c **** 
 450:.\Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 451:.\Generated_Source\PSoC5/UART_1.c **** 
 452:.\Generated_Source\PSoC5/UART_1.c ****         return(rxData);
 397              		.loc 1 452 0
 398 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 453:.\Generated_Source\PSoC5/UART_1.c ****     }
 399              		.loc 1 453 0
 400 000e 1846     		mov	r0, r3
 401 0010 0C37     		adds	r7, r7, #12
 402              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 16


 403 0012 BD46     		mov	sp, r7
 404              		.cfi_def_cfa_register 13
 405              		@ sp needed
 406 0014 5DF8047B 		ldr	r7, [sp], #4
 407              		.cfi_restore 7
 408              		.cfi_def_cfa_offset 0
 409 0018 7047     		bx	lr
 410              	.L23:
 411 001a 00BF     		.align	2
 412              	.L22:
 413 001c 49640040 		.word	1073767497
 414              		.cfi_endproc
 415              	.LFE7:
 416              		.size	UART_1_ReadRxData, .-UART_1_ReadRxData
 417              		.section	.text.UART_1_ReadRxStatus,"ax",%progbits
 418              		.align	2
 419              		.global	UART_1_ReadRxStatus
 420              		.thumb
 421              		.thumb_func
 422              		.type	UART_1_ReadRxStatus, %function
 423              	UART_1_ReadRxStatus:
 424              	.LFB8:
 454:.\Generated_Source\PSoC5/UART_1.c **** 
 455:.\Generated_Source\PSoC5/UART_1.c **** 
 456:.\Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 457:.\Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_ReadRxStatus
 458:.\Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 459:.\Generated_Source\PSoC5/UART_1.c ****     *
 460:.\Generated_Source\PSoC5/UART_1.c ****     * Summary:
 461:.\Generated_Source\PSoC5/UART_1.c ****     *  Returns the current state of the receiver status register and the software
 462:.\Generated_Source\PSoC5/UART_1.c ****     *  buffer overflow status.
 463:.\Generated_Source\PSoC5/UART_1.c ****     *
 464:.\Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 465:.\Generated_Source\PSoC5/UART_1.c ****     *  None.
 466:.\Generated_Source\PSoC5/UART_1.c ****     *
 467:.\Generated_Source\PSoC5/UART_1.c ****     * Return:
 468:.\Generated_Source\PSoC5/UART_1.c ****     *  Current state of the status register.
 469:.\Generated_Source\PSoC5/UART_1.c ****     *
 470:.\Generated_Source\PSoC5/UART_1.c ****     * Side Effect:
 471:.\Generated_Source\PSoC5/UART_1.c ****     *  All status register bits are clear-on-read except
 472:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_RX_STS_FIFO_NOTEMPTY.
 473:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_RX_STS_FIFO_NOTEMPTY clears immediately after RX data
 474:.\Generated_Source\PSoC5/UART_1.c ****     *  register read.
 475:.\Generated_Source\PSoC5/UART_1.c ****     *
 476:.\Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 477:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferOverflow - used to indicate overload condition.
 478:.\Generated_Source\PSoC5/UART_1.c ****     *   It set to one in RX interrupt when there isn't free space in
 479:.\Generated_Source\PSoC5/UART_1.c ****     *   UART_1_rxBufferRead to write new data. This condition returned
 480:.\Generated_Source\PSoC5/UART_1.c ****     *   and cleared to zero by this API as an
 481:.\Generated_Source\PSoC5/UART_1.c ****     *   UART_1_RX_STS_SOFT_BUFF_OVER bit along with RX Status register
 482:.\Generated_Source\PSoC5/UART_1.c ****     *   bits.
 483:.\Generated_Source\PSoC5/UART_1.c ****     *
 484:.\Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 485:.\Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_ReadRxStatus(void) 
 486:.\Generated_Source\PSoC5/UART_1.c ****     {
 425              		.loc 1 486 0
 426              		.cfi_startproc
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 17


 427              		@ args = 0, pretend = 0, frame = 8
 428              		@ frame_needed = 1, uses_anonymous_args = 0
 429              		@ link register save eliminated.
 430 0000 80B4     		push	{r7}
 431              		.cfi_def_cfa_offset 4
 432              		.cfi_offset 7, -4
 433 0002 83B0     		sub	sp, sp, #12
 434              		.cfi_def_cfa_offset 16
 435 0004 00AF     		add	r7, sp, #0
 436              		.cfi_def_cfa_register 7
 487:.\Generated_Source\PSoC5/UART_1.c ****         uint8 status;
 488:.\Generated_Source\PSoC5/UART_1.c **** 
 489:.\Generated_Source\PSoC5/UART_1.c ****         status = UART_1_RXSTATUS_REG & UART_1_RX_HW_MASK;
 437              		.loc 1 489 0
 438 0006 064B     		ldr	r3, .L26
 439 0008 1B78     		ldrb	r3, [r3]
 440 000a DBB2     		uxtb	r3, r3
 441 000c 03F07F03 		and	r3, r3, #127
 442 0010 FB71     		strb	r3, [r7, #7]
 490:.\Generated_Source\PSoC5/UART_1.c **** 
 491:.\Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_INTERRUPT_ENABLED)
 492:.\Generated_Source\PSoC5/UART_1.c ****         if(UART_1_rxBufferOverflow != 0u)
 493:.\Generated_Source\PSoC5/UART_1.c ****         {
 494:.\Generated_Source\PSoC5/UART_1.c ****             status |= UART_1_RX_STS_SOFT_BUFF_OVER;
 495:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_rxBufferOverflow = 0u;
 496:.\Generated_Source\PSoC5/UART_1.c ****         }
 497:.\Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 498:.\Generated_Source\PSoC5/UART_1.c **** 
 499:.\Generated_Source\PSoC5/UART_1.c ****         return(status);
 443              		.loc 1 499 0
 444 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 500:.\Generated_Source\PSoC5/UART_1.c ****     }
 445              		.loc 1 500 0
 446 0014 1846     		mov	r0, r3
 447 0016 0C37     		adds	r7, r7, #12
 448              		.cfi_def_cfa_offset 4
 449 0018 BD46     		mov	sp, r7
 450              		.cfi_def_cfa_register 13
 451              		@ sp needed
 452 001a 5DF8047B 		ldr	r7, [sp], #4
 453              		.cfi_restore 7
 454              		.cfi_def_cfa_offset 0
 455 001e 7047     		bx	lr
 456              	.L27:
 457              		.align	2
 458              	.L26:
 459 0020 6B650040 		.word	1073767787
 460              		.cfi_endproc
 461              	.LFE8:
 462              		.size	UART_1_ReadRxStatus, .-UART_1_ReadRxStatus
 463              		.section	.text.UART_1_GetChar,"ax",%progbits
 464              		.align	2
 465              		.global	UART_1_GetChar
 466              		.thumb
 467              		.thumb_func
 468              		.type	UART_1_GetChar, %function
 469              	UART_1_GetChar:
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 18


 470              	.LFB9:
 501:.\Generated_Source\PSoC5/UART_1.c **** 
 502:.\Generated_Source\PSoC5/UART_1.c **** 
 503:.\Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 504:.\Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_GetChar
 505:.\Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 506:.\Generated_Source\PSoC5/UART_1.c ****     *
 507:.\Generated_Source\PSoC5/UART_1.c ****     * Summary:
 508:.\Generated_Source\PSoC5/UART_1.c ****     *  Returns the last received byte of data. UART_1_GetChar() is
 509:.\Generated_Source\PSoC5/UART_1.c ****     *  designed for ASCII characters and returns a uint8 where 1 to 255 are values
 510:.\Generated_Source\PSoC5/UART_1.c ****     *  for valid characters and 0 indicates an error occurred or no data is present.
 511:.\Generated_Source\PSoC5/UART_1.c ****     *
 512:.\Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 513:.\Generated_Source\PSoC5/UART_1.c ****     *  None.
 514:.\Generated_Source\PSoC5/UART_1.c ****     *
 515:.\Generated_Source\PSoC5/UART_1.c ****     * Return:
 516:.\Generated_Source\PSoC5/UART_1.c ****     *  Character read from UART RX buffer. ASCII characters from 1 to 255 are valid.
 517:.\Generated_Source\PSoC5/UART_1.c ****     *  A returned zero signifies an error condition or no data available.
 518:.\Generated_Source\PSoC5/UART_1.c ****     *
 519:.\Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 520:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBuffer - RAM buffer pointer for save received data.
 521:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferWrite - cyclic index for write to rxBuffer,
 522:.\Generated_Source\PSoC5/UART_1.c ****     *     checked to identify new data.
 523:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferRead - cyclic index for read from rxBuffer,
 524:.\Generated_Source\PSoC5/UART_1.c ****     *     incremented after each byte has been read from buffer.
 525:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferLoopDetect - cleared if loop condition was detected
 526:.\Generated_Source\PSoC5/UART_1.c ****     *     in RX ISR.
 527:.\Generated_Source\PSoC5/UART_1.c ****     *
 528:.\Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
 529:.\Generated_Source\PSoC5/UART_1.c ****     *  No.
 530:.\Generated_Source\PSoC5/UART_1.c ****     *
 531:.\Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 532:.\Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_GetChar(void) 
 533:.\Generated_Source\PSoC5/UART_1.c ****     {
 471              		.loc 1 533 0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 8
 474              		@ frame_needed = 1, uses_anonymous_args = 0
 475              		@ link register save eliminated.
 476 0000 80B4     		push	{r7}
 477              		.cfi_def_cfa_offset 4
 478              		.cfi_offset 7, -4
 479 0002 83B0     		sub	sp, sp, #12
 480              		.cfi_def_cfa_offset 16
 481 0004 00AF     		add	r7, sp, #0
 482              		.cfi_def_cfa_register 7
 534:.\Generated_Source\PSoC5/UART_1.c ****         uint8 rxData = 0u;
 483              		.loc 1 534 0
 484 0006 0023     		movs	r3, #0
 485 0008 FB71     		strb	r3, [r7, #7]
 535:.\Generated_Source\PSoC5/UART_1.c ****         uint8 rxStatus;
 536:.\Generated_Source\PSoC5/UART_1.c **** 
 537:.\Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_INTERRUPT_ENABLED)
 538:.\Generated_Source\PSoC5/UART_1.c ****         uint8 locRxBufferRead;
 539:.\Generated_Source\PSoC5/UART_1.c ****         uint8 locRxBufferWrite;
 540:.\Generated_Source\PSoC5/UART_1.c **** 
 541:.\Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt */
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 19


 542:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableRxInt();
 543:.\Generated_Source\PSoC5/UART_1.c **** 
 544:.\Generated_Source\PSoC5/UART_1.c ****         locRxBufferRead  = UART_1_rxBufferRead;
 545:.\Generated_Source\PSoC5/UART_1.c ****         locRxBufferWrite = UART_1_rxBufferWrite;
 546:.\Generated_Source\PSoC5/UART_1.c **** 
 547:.\Generated_Source\PSoC5/UART_1.c ****         if( (UART_1_rxBufferLoopDetect != 0u) || (locRxBufferRead != locRxBufferWrite) )
 548:.\Generated_Source\PSoC5/UART_1.c ****         {
 549:.\Generated_Source\PSoC5/UART_1.c ****             rxData = UART_1_rxBuffer[locRxBufferRead];
 550:.\Generated_Source\PSoC5/UART_1.c ****             locRxBufferRead++;
 551:.\Generated_Source\PSoC5/UART_1.c ****             if(locRxBufferRead >= UART_1_RX_BUFFER_SIZE)
 552:.\Generated_Source\PSoC5/UART_1.c ****             {
 553:.\Generated_Source\PSoC5/UART_1.c ****                 locRxBufferRead = 0u;
 554:.\Generated_Source\PSoC5/UART_1.c ****             }
 555:.\Generated_Source\PSoC5/UART_1.c ****             /* Update the real pointer */
 556:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_rxBufferRead = locRxBufferRead;
 557:.\Generated_Source\PSoC5/UART_1.c **** 
 558:.\Generated_Source\PSoC5/UART_1.c ****             if(UART_1_rxBufferLoopDetect != 0u)
 559:.\Generated_Source\PSoC5/UART_1.c ****             {
 560:.\Generated_Source\PSoC5/UART_1.c ****                 UART_1_rxBufferLoopDetect = 0u;
 561:.\Generated_Source\PSoC5/UART_1.c ****                 #if( (UART_1_RX_INTERRUPT_ENABLED) && (UART_1_FLOW_CONTROL != 0u) )
 562:.\Generated_Source\PSoC5/UART_1.c ****                     /* When Hardware Flow Control selected - return RX mask */
 563:.\Generated_Source\PSoC5/UART_1.c ****                     #if( UART_1_HD_ENABLED )
 564:.\Generated_Source\PSoC5/UART_1.c ****                         if((UART_1_CONTROL_REG & UART_1_CTRL_HD_SEND) == 0u)
 565:.\Generated_Source\PSoC5/UART_1.c ****                         {   /* In Half duplex mode return RX mask only if
 566:.\Generated_Source\PSoC5/UART_1.c ****                             *  RX configuration set, otherwise
 567:.\Generated_Source\PSoC5/UART_1.c ****                             *  mask will be returned in LoadRxConfig() API.
 568:.\Generated_Source\PSoC5/UART_1.c ****                             */
 569:.\Generated_Source\PSoC5/UART_1.c ****                             UART_1_RXSTATUS_MASK_REG |= UART_1_RX_STS_FIFO_NOTEMPTY;
 570:.\Generated_Source\PSoC5/UART_1.c ****                         }
 571:.\Generated_Source\PSoC5/UART_1.c ****                     #else
 572:.\Generated_Source\PSoC5/UART_1.c ****                         UART_1_RXSTATUS_MASK_REG |= UART_1_RX_STS_FIFO_NOTEMPTY;
 573:.\Generated_Source\PSoC5/UART_1.c ****                     #endif /* end UART_1_HD_ENABLED */
 574:.\Generated_Source\PSoC5/UART_1.c ****                 #endif /* UART_1_RX_INTERRUPT_ENABLED and Hardware flow control*/
 575:.\Generated_Source\PSoC5/UART_1.c ****             }
 576:.\Generated_Source\PSoC5/UART_1.c **** 
 577:.\Generated_Source\PSoC5/UART_1.c ****         }
 578:.\Generated_Source\PSoC5/UART_1.c ****         else
 579:.\Generated_Source\PSoC5/UART_1.c ****         {   rxStatus = UART_1_RXSTATUS_REG;
 580:.\Generated_Source\PSoC5/UART_1.c ****             if((rxStatus & UART_1_RX_STS_FIFO_NOTEMPTY) != 0u)
 581:.\Generated_Source\PSoC5/UART_1.c ****             {   /* Read received data from FIFO */
 582:.\Generated_Source\PSoC5/UART_1.c ****                 rxData = UART_1_RXDATA_REG;
 583:.\Generated_Source\PSoC5/UART_1.c ****                 /*Check status on error*/
 584:.\Generated_Source\PSoC5/UART_1.c ****                 if((rxStatus & (UART_1_RX_STS_BREAK | UART_1_RX_STS_PAR_ERROR |
 585:.\Generated_Source\PSoC5/UART_1.c ****                                 UART_1_RX_STS_STOP_ERROR | UART_1_RX_STS_OVERRUN)) != 0u)
 586:.\Generated_Source\PSoC5/UART_1.c ****                 {
 587:.\Generated_Source\PSoC5/UART_1.c ****                     rxData = 0u;
 588:.\Generated_Source\PSoC5/UART_1.c ****                 }
 589:.\Generated_Source\PSoC5/UART_1.c ****             }
 590:.\Generated_Source\PSoC5/UART_1.c ****         }
 591:.\Generated_Source\PSoC5/UART_1.c **** 
 592:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableRxInt();
 593:.\Generated_Source\PSoC5/UART_1.c **** 
 594:.\Generated_Source\PSoC5/UART_1.c ****     #else
 595:.\Generated_Source\PSoC5/UART_1.c **** 
 596:.\Generated_Source\PSoC5/UART_1.c ****         rxStatus =UART_1_RXSTATUS_REG;
 486              		.loc 1 596 0
 487 000a 0C4B     		ldr	r3, .L31
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 20


 488 000c 1B78     		ldrb	r3, [r3]
 489 000e BB71     		strb	r3, [r7, #6]
 597:.\Generated_Source\PSoC5/UART_1.c ****         if((rxStatus & UART_1_RX_STS_FIFO_NOTEMPTY) != 0u)
 490              		.loc 1 597 0
 491 0010 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 492 0012 03F02003 		and	r3, r3, #32
 493 0016 002B     		cmp	r3, #0
 494 0018 09D0     		beq	.L29
 598:.\Generated_Source\PSoC5/UART_1.c ****         {
 599:.\Generated_Source\PSoC5/UART_1.c ****             /* Read received data from FIFO */
 600:.\Generated_Source\PSoC5/UART_1.c ****             rxData = UART_1_RXDATA_REG;
 495              		.loc 1 600 0
 496 001a 094B     		ldr	r3, .L31+4
 497 001c 1B78     		ldrb	r3, [r3]
 498 001e FB71     		strb	r3, [r7, #7]
 601:.\Generated_Source\PSoC5/UART_1.c **** 
 602:.\Generated_Source\PSoC5/UART_1.c ****             /*Check status on error*/
 603:.\Generated_Source\PSoC5/UART_1.c ****             if((rxStatus & (UART_1_RX_STS_BREAK | UART_1_RX_STS_PAR_ERROR |
 604:.\Generated_Source\PSoC5/UART_1.c ****                             UART_1_RX_STS_STOP_ERROR | UART_1_RX_STS_OVERRUN)) != 0u)
 499              		.loc 1 604 0
 500 0020 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 501 0022 03F01E03 		and	r3, r3, #30
 603:.\Generated_Source\PSoC5/UART_1.c ****                             UART_1_RX_STS_STOP_ERROR | UART_1_RX_STS_OVERRUN)) != 0u)
 502              		.loc 1 603 0
 503 0026 002B     		cmp	r3, #0
 504 0028 01D0     		beq	.L29
 605:.\Generated_Source\PSoC5/UART_1.c ****             {
 606:.\Generated_Source\PSoC5/UART_1.c ****                 rxData = 0u;
 505              		.loc 1 606 0
 506 002a 0023     		movs	r3, #0
 507 002c FB71     		strb	r3, [r7, #7]
 508              	.L29:
 607:.\Generated_Source\PSoC5/UART_1.c ****             }
 608:.\Generated_Source\PSoC5/UART_1.c ****         }
 609:.\Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 610:.\Generated_Source\PSoC5/UART_1.c **** 
 611:.\Generated_Source\PSoC5/UART_1.c ****         return(rxData);
 509              		.loc 1 611 0
 510 002e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 612:.\Generated_Source\PSoC5/UART_1.c ****     }
 511              		.loc 1 612 0
 512 0030 1846     		mov	r0, r3
 513 0032 0C37     		adds	r7, r7, #12
 514              		.cfi_def_cfa_offset 4
 515 0034 BD46     		mov	sp, r7
 516              		.cfi_def_cfa_register 13
 517              		@ sp needed
 518 0036 5DF8047B 		ldr	r7, [sp], #4
 519              		.cfi_restore 7
 520              		.cfi_def_cfa_offset 0
 521 003a 7047     		bx	lr
 522              	.L32:
 523              		.align	2
 524              	.L31:
 525 003c 6B650040 		.word	1073767787
 526 0040 49640040 		.word	1073767497
 527              		.cfi_endproc
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 21


 528              	.LFE9:
 529              		.size	UART_1_GetChar, .-UART_1_GetChar
 530              		.section	.text.UART_1_GetByte,"ax",%progbits
 531              		.align	2
 532              		.global	UART_1_GetByte
 533              		.thumb
 534              		.thumb_func
 535              		.type	UART_1_GetByte, %function
 536              	UART_1_GetByte:
 537              	.LFB10:
 613:.\Generated_Source\PSoC5/UART_1.c **** 
 614:.\Generated_Source\PSoC5/UART_1.c **** 
 615:.\Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 616:.\Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_GetByte
 617:.\Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 618:.\Generated_Source\PSoC5/UART_1.c ****     *
 619:.\Generated_Source\PSoC5/UART_1.c ****     * Summary:
 620:.\Generated_Source\PSoC5/UART_1.c ****     *  Reads UART RX buffer immediately, returns received character and error
 621:.\Generated_Source\PSoC5/UART_1.c ****     *  condition.
 622:.\Generated_Source\PSoC5/UART_1.c ****     *
 623:.\Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 624:.\Generated_Source\PSoC5/UART_1.c ****     *  None.
 625:.\Generated_Source\PSoC5/UART_1.c ****     *
 626:.\Generated_Source\PSoC5/UART_1.c ****     * Return:
 627:.\Generated_Source\PSoC5/UART_1.c ****     *  MSB contains status and LSB contains UART RX data. If the MSB is nonzero,
 628:.\Generated_Source\PSoC5/UART_1.c ****     *  an error has occurred.
 629:.\Generated_Source\PSoC5/UART_1.c ****     *
 630:.\Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
 631:.\Generated_Source\PSoC5/UART_1.c ****     *  No.
 632:.\Generated_Source\PSoC5/UART_1.c ****     *
 633:.\Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 634:.\Generated_Source\PSoC5/UART_1.c ****     uint16 UART_1_GetByte(void) 
 635:.\Generated_Source\PSoC5/UART_1.c ****     {
 538              		.loc 1 635 0
 539              		.cfi_startproc
 540              		@ args = 0, pretend = 0, frame = 0
 541              		@ frame_needed = 1, uses_anonymous_args = 0
 542 0000 98B5     		push	{r3, r4, r7, lr}
 543              		.cfi_def_cfa_offset 16
 544              		.cfi_offset 3, -16
 545              		.cfi_offset 4, -12
 546              		.cfi_offset 7, -8
 547              		.cfi_offset 14, -4
 548 0002 00AF     		add	r7, sp, #0
 549              		.cfi_def_cfa_register 7
 636:.\Generated_Source\PSoC5/UART_1.c ****         
 637:.\Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_INTERRUPT_ENABLED)
 638:.\Generated_Source\PSoC5/UART_1.c ****         uint16 locErrorStatus;
 639:.\Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt */
 640:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableRxInt();
 641:.\Generated_Source\PSoC5/UART_1.c ****         locErrorStatus = (uint16)UART_1_errorStatus;
 642:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_errorStatus = 0u;
 643:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableRxInt();
 644:.\Generated_Source\PSoC5/UART_1.c ****         return ( (uint16)(locErrorStatus << 8u) | UART_1_ReadRxData() );
 645:.\Generated_Source\PSoC5/UART_1.c ****     #else
 646:.\Generated_Source\PSoC5/UART_1.c ****         return ( ((uint16)UART_1_ReadRxStatus() << 8u) | UART_1_ReadRxData() );
 550              		.loc 1 646 0
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 22


 551 0004 FFF7FEFF 		bl	UART_1_ReadRxStatus
 552 0008 0346     		mov	r3, r0
 553 000a 1B02     		lsls	r3, r3, #8
 554 000c 9CB2     		uxth	r4, r3
 555 000e FFF7FEFF 		bl	UART_1_ReadRxData
 556 0012 0346     		mov	r3, r0
 557 0014 9BB2     		uxth	r3, r3
 558 0016 2246     		mov	r2, r4	@ movhi
 559 0018 1343     		orrs	r3, r3, r2
 560 001a 9BB2     		uxth	r3, r3
 561 001c 9BB2     		uxth	r3, r3
 647:.\Generated_Source\PSoC5/UART_1.c ****     #endif /* UART_1_RX_INTERRUPT_ENABLED */
 648:.\Generated_Source\PSoC5/UART_1.c ****         
 649:.\Generated_Source\PSoC5/UART_1.c ****     }
 562              		.loc 1 649 0
 563 001e 1846     		mov	r0, r3
 564 0020 98BD     		pop	{r3, r4, r7, pc}
 565              		.cfi_endproc
 566              	.LFE10:
 567              		.size	UART_1_GetByte, .-UART_1_GetByte
 568 0022 00BF     		.section	.text.UART_1_GetRxBufferSize,"ax",%progbits
 569              		.align	2
 570              		.global	UART_1_GetRxBufferSize
 571              		.thumb
 572              		.thumb_func
 573              		.type	UART_1_GetRxBufferSize, %function
 574              	UART_1_GetRxBufferSize:
 575              	.LFB11:
 650:.\Generated_Source\PSoC5/UART_1.c **** 
 651:.\Generated_Source\PSoC5/UART_1.c **** 
 652:.\Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 653:.\Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_GetRxBufferSize
 654:.\Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 655:.\Generated_Source\PSoC5/UART_1.c ****     *
 656:.\Generated_Source\PSoC5/UART_1.c ****     * Summary:
 657:.\Generated_Source\PSoC5/UART_1.c ****     *  Returns the number of received bytes available in the RX buffer.
 658:.\Generated_Source\PSoC5/UART_1.c ****     *  * RX software buffer is disabled (RX Buffer Size parameter is equal to 4): 
 659:.\Generated_Source\PSoC5/UART_1.c ****     *    returns 0 for empty RX FIFO or 1 for not empty RX FIFO.
 660:.\Generated_Source\PSoC5/UART_1.c ****     *  * RX software buffer is enabled: returns the number of bytes available in 
 661:.\Generated_Source\PSoC5/UART_1.c ****     *    the RX software buffer. Bytes available in the RX FIFO do not take to 
 662:.\Generated_Source\PSoC5/UART_1.c ****     *    account.
 663:.\Generated_Source\PSoC5/UART_1.c ****     *
 664:.\Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 665:.\Generated_Source\PSoC5/UART_1.c ****     *  None.
 666:.\Generated_Source\PSoC5/UART_1.c ****     *
 667:.\Generated_Source\PSoC5/UART_1.c ****     * Return:
 668:.\Generated_Source\PSoC5/UART_1.c ****     *  uint8: Number of bytes in the RX buffer. 
 669:.\Generated_Source\PSoC5/UART_1.c ****     *    Return value type depends on RX Buffer Size parameter.
 670:.\Generated_Source\PSoC5/UART_1.c ****     *
 671:.\Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 672:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferWrite - used to calculate left bytes.
 673:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferRead - used to calculate left bytes.
 674:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferLoopDetect - checked to decide left bytes amount.
 675:.\Generated_Source\PSoC5/UART_1.c ****     *
 676:.\Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
 677:.\Generated_Source\PSoC5/UART_1.c ****     *  No.
 678:.\Generated_Source\PSoC5/UART_1.c ****     *
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 23


 679:.\Generated_Source\PSoC5/UART_1.c ****     * Theory:
 680:.\Generated_Source\PSoC5/UART_1.c ****     *  Allows the user to find out how full the RX Buffer is.
 681:.\Generated_Source\PSoC5/UART_1.c ****     *
 682:.\Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 683:.\Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_GetRxBufferSize(void)
 684:.\Generated_Source\PSoC5/UART_1.c ****                                                             
 685:.\Generated_Source\PSoC5/UART_1.c ****     {
 576              		.loc 1 685 0
 577              		.cfi_startproc
 578              		@ args = 0, pretend = 0, frame = 8
 579              		@ frame_needed = 1, uses_anonymous_args = 0
 580              		@ link register save eliminated.
 581 0000 80B4     		push	{r7}
 582              		.cfi_def_cfa_offset 4
 583              		.cfi_offset 7, -4
 584 0002 83B0     		sub	sp, sp, #12
 585              		.cfi_def_cfa_offset 16
 586 0004 00AF     		add	r7, sp, #0
 587              		.cfi_def_cfa_register 7
 686:.\Generated_Source\PSoC5/UART_1.c ****         uint8 size;
 687:.\Generated_Source\PSoC5/UART_1.c **** 
 688:.\Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_INTERRUPT_ENABLED)
 689:.\Generated_Source\PSoC5/UART_1.c **** 
 690:.\Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt */
 691:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableRxInt();
 692:.\Generated_Source\PSoC5/UART_1.c **** 
 693:.\Generated_Source\PSoC5/UART_1.c ****         if(UART_1_rxBufferRead == UART_1_rxBufferWrite)
 694:.\Generated_Source\PSoC5/UART_1.c ****         {
 695:.\Generated_Source\PSoC5/UART_1.c ****             if(UART_1_rxBufferLoopDetect != 0u)
 696:.\Generated_Source\PSoC5/UART_1.c ****             {
 697:.\Generated_Source\PSoC5/UART_1.c ****                 size = UART_1_RX_BUFFER_SIZE;
 698:.\Generated_Source\PSoC5/UART_1.c ****             }
 699:.\Generated_Source\PSoC5/UART_1.c ****             else
 700:.\Generated_Source\PSoC5/UART_1.c ****             {
 701:.\Generated_Source\PSoC5/UART_1.c ****                 size = 0u;
 702:.\Generated_Source\PSoC5/UART_1.c ****             }
 703:.\Generated_Source\PSoC5/UART_1.c ****         }
 704:.\Generated_Source\PSoC5/UART_1.c ****         else if(UART_1_rxBufferRead < UART_1_rxBufferWrite)
 705:.\Generated_Source\PSoC5/UART_1.c ****         {
 706:.\Generated_Source\PSoC5/UART_1.c ****             size = (UART_1_rxBufferWrite - UART_1_rxBufferRead);
 707:.\Generated_Source\PSoC5/UART_1.c ****         }
 708:.\Generated_Source\PSoC5/UART_1.c ****         else
 709:.\Generated_Source\PSoC5/UART_1.c ****         {
 710:.\Generated_Source\PSoC5/UART_1.c ****             size = (UART_1_RX_BUFFER_SIZE - UART_1_rxBufferRead) + UART_1_rxBufferWrite;
 711:.\Generated_Source\PSoC5/UART_1.c ****         }
 712:.\Generated_Source\PSoC5/UART_1.c **** 
 713:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableRxInt();
 714:.\Generated_Source\PSoC5/UART_1.c **** 
 715:.\Generated_Source\PSoC5/UART_1.c ****     #else
 716:.\Generated_Source\PSoC5/UART_1.c **** 
 717:.\Generated_Source\PSoC5/UART_1.c ****         /* We can only know if there is data in the fifo. */
 718:.\Generated_Source\PSoC5/UART_1.c ****         size = ((UART_1_RXSTATUS_REG & UART_1_RX_STS_FIFO_NOTEMPTY) != 0u) ? 1u : 0u;
 588              		.loc 1 718 0
 589 0006 094B     		ldr	r3, .L39
 590 0008 1B78     		ldrb	r3, [r3]
 591 000a DBB2     		uxtb	r3, r3
 592 000c 03F02003 		and	r3, r3, #32
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 24


 593 0010 002B     		cmp	r3, #0
 594 0012 01D0     		beq	.L36
 595              		.loc 1 718 0 is_stmt 0 discriminator 1
 596 0014 0123     		movs	r3, #1
 597 0016 00E0     		b	.L37
 598              	.L36:
 599              		.loc 1 718 0 discriminator 2
 600 0018 0023     		movs	r3, #0
 601              	.L37:
 602              		.loc 1 718 0 discriminator 4
 603 001a FB71     		strb	r3, [r7, #7]
 719:.\Generated_Source\PSoC5/UART_1.c **** 
 720:.\Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 721:.\Generated_Source\PSoC5/UART_1.c **** 
 722:.\Generated_Source\PSoC5/UART_1.c ****         return(size);
 604              		.loc 1 722 0 is_stmt 1 discriminator 4
 605 001c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 723:.\Generated_Source\PSoC5/UART_1.c ****     }
 606              		.loc 1 723 0 discriminator 4
 607 001e 1846     		mov	r0, r3
 608 0020 0C37     		adds	r7, r7, #12
 609              		.cfi_def_cfa_offset 4
 610 0022 BD46     		mov	sp, r7
 611              		.cfi_def_cfa_register 13
 612              		@ sp needed
 613 0024 5DF8047B 		ldr	r7, [sp], #4
 614              		.cfi_restore 7
 615              		.cfi_def_cfa_offset 0
 616 0028 7047     		bx	lr
 617              	.L40:
 618 002a 00BF     		.align	2
 619              	.L39:
 620 002c 6B650040 		.word	1073767787
 621              		.cfi_endproc
 622              	.LFE11:
 623              		.size	UART_1_GetRxBufferSize, .-UART_1_GetRxBufferSize
 624              		.section	.text.UART_1_ClearRxBuffer,"ax",%progbits
 625              		.align	2
 626              		.global	UART_1_ClearRxBuffer
 627              		.thumb
 628              		.thumb_func
 629              		.type	UART_1_ClearRxBuffer, %function
 630              	UART_1_ClearRxBuffer:
 631              	.LFB12:
 724:.\Generated_Source\PSoC5/UART_1.c **** 
 725:.\Generated_Source\PSoC5/UART_1.c **** 
 726:.\Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 727:.\Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_ClearRxBuffer
 728:.\Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 729:.\Generated_Source\PSoC5/UART_1.c ****     *
 730:.\Generated_Source\PSoC5/UART_1.c ****     * Summary:
 731:.\Generated_Source\PSoC5/UART_1.c ****     *  Clears the receiver memory buffer and hardware RX FIFO of all received data.
 732:.\Generated_Source\PSoC5/UART_1.c ****     *
 733:.\Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 734:.\Generated_Source\PSoC5/UART_1.c ****     *  None.
 735:.\Generated_Source\PSoC5/UART_1.c ****     *
 736:.\Generated_Source\PSoC5/UART_1.c ****     * Return:
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 25


 737:.\Generated_Source\PSoC5/UART_1.c ****     *  None.
 738:.\Generated_Source\PSoC5/UART_1.c ****     *
 739:.\Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 740:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferWrite - cleared to zero.
 741:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferRead - cleared to zero.
 742:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferLoopDetect - cleared to zero.
 743:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxBufferOverflow - cleared to zero.
 744:.\Generated_Source\PSoC5/UART_1.c ****     *
 745:.\Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
 746:.\Generated_Source\PSoC5/UART_1.c ****     *  No.
 747:.\Generated_Source\PSoC5/UART_1.c ****     *
 748:.\Generated_Source\PSoC5/UART_1.c ****     * Theory:
 749:.\Generated_Source\PSoC5/UART_1.c ****     *  Setting the pointers to zero makes the system believe there is no data to
 750:.\Generated_Source\PSoC5/UART_1.c ****     *  read and writing will resume at address 0 overwriting any data that may
 751:.\Generated_Source\PSoC5/UART_1.c ****     *  have remained in the RAM.
 752:.\Generated_Source\PSoC5/UART_1.c ****     *
 753:.\Generated_Source\PSoC5/UART_1.c ****     * Side Effects:
 754:.\Generated_Source\PSoC5/UART_1.c ****     *  Any received data not read from the RAM or FIFO buffer will be lost.
 755:.\Generated_Source\PSoC5/UART_1.c ****     *
 756:.\Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 757:.\Generated_Source\PSoC5/UART_1.c ****     void UART_1_ClearRxBuffer(void) 
 758:.\Generated_Source\PSoC5/UART_1.c ****     {
 632              		.loc 1 758 0
 633              		.cfi_startproc
 634              		@ args = 0, pretend = 0, frame = 8
 635              		@ frame_needed = 1, uses_anonymous_args = 0
 636 0000 80B5     		push	{r7, lr}
 637              		.cfi_def_cfa_offset 8
 638              		.cfi_offset 7, -8
 639              		.cfi_offset 14, -4
 640 0002 82B0     		sub	sp, sp, #8
 641              		.cfi_def_cfa_offset 16
 642 0004 00AF     		add	r7, sp, #0
 643              		.cfi_def_cfa_register 7
 759:.\Generated_Source\PSoC5/UART_1.c ****         uint8 enableInterrupts;
 760:.\Generated_Source\PSoC5/UART_1.c **** 
 761:.\Generated_Source\PSoC5/UART_1.c ****         /* Clear the HW FIFO */
 762:.\Generated_Source\PSoC5/UART_1.c ****         enableInterrupts = CyEnterCriticalSection();
 644              		.loc 1 762 0
 645 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 646 000a 0346     		mov	r3, r0
 647 000c FB71     		strb	r3, [r7, #7]
 763:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_RXDATA_AUX_CTL_REG |= (uint8)  UART_1_RX_FIFO_CLR;
 648              		.loc 1 763 0
 649 000e 0B4A     		ldr	r2, .L42
 650 0010 0A4B     		ldr	r3, .L42
 651 0012 1B78     		ldrb	r3, [r3]
 652 0014 DBB2     		uxtb	r3, r3
 653 0016 43F00103 		orr	r3, r3, #1
 654 001a DBB2     		uxtb	r3, r3
 655 001c 1370     		strb	r3, [r2]
 764:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_RXDATA_AUX_CTL_REG &= (uint8) ~UART_1_RX_FIFO_CLR;
 656              		.loc 1 764 0
 657 001e 074A     		ldr	r2, .L42
 658 0020 064B     		ldr	r3, .L42
 659 0022 1B78     		ldrb	r3, [r3]
 660 0024 DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 26


 661 0026 23F00103 		bic	r3, r3, #1
 662 002a DBB2     		uxtb	r3, r3
 663 002c 1370     		strb	r3, [r2]
 765:.\Generated_Source\PSoC5/UART_1.c ****         CyExitCriticalSection(enableInterrupts);
 664              		.loc 1 765 0
 665 002e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 666 0030 1846     		mov	r0, r3
 667 0032 FFF7FEFF 		bl	CyExitCriticalSection
 766:.\Generated_Source\PSoC5/UART_1.c **** 
 767:.\Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_RX_INTERRUPT_ENABLED)
 768:.\Generated_Source\PSoC5/UART_1.c **** 
 769:.\Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt. */
 770:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableRxInt();
 771:.\Generated_Source\PSoC5/UART_1.c **** 
 772:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_rxBufferRead = 0u;
 773:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_rxBufferWrite = 0u;
 774:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_rxBufferLoopDetect = 0u;
 775:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_rxBufferOverflow = 0u;
 776:.\Generated_Source\PSoC5/UART_1.c **** 
 777:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableRxInt();
 778:.\Generated_Source\PSoC5/UART_1.c **** 
 779:.\Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_RX_INTERRUPT_ENABLED) */
 780:.\Generated_Source\PSoC5/UART_1.c **** 
 781:.\Generated_Source\PSoC5/UART_1.c ****     }
 668              		.loc 1 781 0
 669 0036 0837     		adds	r7, r7, #8
 670              		.cfi_def_cfa_offset 8
 671 0038 BD46     		mov	sp, r7
 672              		.cfi_def_cfa_register 13
 673              		@ sp needed
 674 003a 80BD     		pop	{r7, pc}
 675              	.L43:
 676              		.align	2
 677              	.L42:
 678 003c 99640040 		.word	1073767577
 679              		.cfi_endproc
 680              	.LFE12:
 681              		.size	UART_1_ClearRxBuffer, .-UART_1_ClearRxBuffer
 682              		.section	.text.UART_1_SetRxAddressMode,"ax",%progbits
 683              		.align	2
 684              		.global	UART_1_SetRxAddressMode
 685              		.thumb
 686              		.thumb_func
 687              		.type	UART_1_SetRxAddressMode, %function
 688              	UART_1_SetRxAddressMode:
 689              	.LFB13:
 782:.\Generated_Source\PSoC5/UART_1.c **** 
 783:.\Generated_Source\PSoC5/UART_1.c **** 
 784:.\Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 785:.\Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SetRxAddressMode
 786:.\Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 787:.\Generated_Source\PSoC5/UART_1.c ****     *
 788:.\Generated_Source\PSoC5/UART_1.c ****     * Summary:
 789:.\Generated_Source\PSoC5/UART_1.c ****     *  Sets the software controlled Addressing mode used by the RX portion of the
 790:.\Generated_Source\PSoC5/UART_1.c ****     *  UART.
 791:.\Generated_Source\PSoC5/UART_1.c ****     *
 792:.\Generated_Source\PSoC5/UART_1.c ****     * Parameters:
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 27


 793:.\Generated_Source\PSoC5/UART_1.c ****     *  addressMode: Enumerated value indicating the mode of RX addressing
 794:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1__B_UART__AM_SW_BYTE_BYTE -  Software Byte-by-Byte address
 795:.\Generated_Source\PSoC5/UART_1.c ****     *                                               detection
 796:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1__B_UART__AM_SW_DETECT_TO_BUFFER - Software Detect to Buffer
 797:.\Generated_Source\PSoC5/UART_1.c ****     *                                               address detection
 798:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1__B_UART__AM_HW_BYTE_BY_BYTE - Hardware Byte-by-Byte address
 799:.\Generated_Source\PSoC5/UART_1.c ****     *                                               detection
 800:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1__B_UART__AM_HW_DETECT_TO_BUFFER - Hardware Detect to Buffer
 801:.\Generated_Source\PSoC5/UART_1.c ****     *                                               address detection
 802:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1__B_UART__AM_NONE - No address detection
 803:.\Generated_Source\PSoC5/UART_1.c ****     *
 804:.\Generated_Source\PSoC5/UART_1.c ****     * Return:
 805:.\Generated_Source\PSoC5/UART_1.c ****     *  None.
 806:.\Generated_Source\PSoC5/UART_1.c ****     *
 807:.\Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 808:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxAddressMode - the parameter stored in this variable for
 809:.\Generated_Source\PSoC5/UART_1.c ****     *   the farther usage in RX ISR.
 810:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_rxAddressDetected - set to initial state (0).
 811:.\Generated_Source\PSoC5/UART_1.c ****     *
 812:.\Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 813:.\Generated_Source\PSoC5/UART_1.c ****     void UART_1_SetRxAddressMode(uint8 addressMode)
 814:.\Generated_Source\PSoC5/UART_1.c ****                                                         
 815:.\Generated_Source\PSoC5/UART_1.c ****     {
 690              		.loc 1 815 0
 691              		.cfi_startproc
 692              		@ args = 0, pretend = 0, frame = 8
 693              		@ frame_needed = 1, uses_anonymous_args = 0
 694              		@ link register save eliminated.
 695 0000 80B4     		push	{r7}
 696              		.cfi_def_cfa_offset 4
 697              		.cfi_offset 7, -4
 698 0002 83B0     		sub	sp, sp, #12
 699              		.cfi_def_cfa_offset 16
 700 0004 00AF     		add	r7, sp, #0
 701              		.cfi_def_cfa_register 7
 702 0006 0346     		mov	r3, r0
 703 0008 FB71     		strb	r3, [r7, #7]
 816:.\Generated_Source\PSoC5/UART_1.c ****         #if(UART_1_RXHW_ADDRESS_ENABLED)
 817:.\Generated_Source\PSoC5/UART_1.c ****             #if(UART_1_CONTROL_REG_REMOVED)
 818:.\Generated_Source\PSoC5/UART_1.c ****                 if(0u != addressMode)
 819:.\Generated_Source\PSoC5/UART_1.c ****                 {
 820:.\Generated_Source\PSoC5/UART_1.c ****                     /* Suppress compiler warning */
 821:.\Generated_Source\PSoC5/UART_1.c ****                 }
 822:.\Generated_Source\PSoC5/UART_1.c ****             #else /* UART_1_CONTROL_REG_REMOVED */
 823:.\Generated_Source\PSoC5/UART_1.c ****                 uint8 tmpCtrl;
 824:.\Generated_Source\PSoC5/UART_1.c ****                 tmpCtrl = UART_1_CONTROL_REG & (uint8)~UART_1_CTRL_RXADDR_MODE_MASK;
 825:.\Generated_Source\PSoC5/UART_1.c ****                 tmpCtrl |= (uint8)(addressMode << UART_1_CTRL_RXADDR_MODE0_SHIFT);
 826:.\Generated_Source\PSoC5/UART_1.c ****                 UART_1_CONTROL_REG = tmpCtrl;
 827:.\Generated_Source\PSoC5/UART_1.c **** 
 828:.\Generated_Source\PSoC5/UART_1.c ****                 #if(UART_1_RX_INTERRUPT_ENABLED && \
 829:.\Generated_Source\PSoC5/UART_1.c ****                    (UART_1_RXBUFFERSIZE > UART_1_FIFO_LENGTH) )
 830:.\Generated_Source\PSoC5/UART_1.c ****                     UART_1_rxAddressMode = addressMode;
 831:.\Generated_Source\PSoC5/UART_1.c ****                     UART_1_rxAddressDetected = 0u;
 832:.\Generated_Source\PSoC5/UART_1.c ****                 #endif /* End UART_1_RXBUFFERSIZE > UART_1_FIFO_LENGTH*/
 833:.\Generated_Source\PSoC5/UART_1.c ****             #endif /* End UART_1_CONTROL_REG_REMOVED */
 834:.\Generated_Source\PSoC5/UART_1.c ****         #else /* UART_1_RXHW_ADDRESS_ENABLED */
 835:.\Generated_Source\PSoC5/UART_1.c ****             if(0u != addressMode)
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 28


 836:.\Generated_Source\PSoC5/UART_1.c ****             {
 837:.\Generated_Source\PSoC5/UART_1.c ****                 /* Suppress compiler warning */
 838:.\Generated_Source\PSoC5/UART_1.c ****             }
 839:.\Generated_Source\PSoC5/UART_1.c ****         #endif /* End UART_1_RXHW_ADDRESS_ENABLED */
 840:.\Generated_Source\PSoC5/UART_1.c ****     }
 704              		.loc 1 840 0
 705 000a 0C37     		adds	r7, r7, #12
 706              		.cfi_def_cfa_offset 4
 707 000c BD46     		mov	sp, r7
 708              		.cfi_def_cfa_register 13
 709              		@ sp needed
 710 000e 5DF8047B 		ldr	r7, [sp], #4
 711              		.cfi_restore 7
 712              		.cfi_def_cfa_offset 0
 713 0012 7047     		bx	lr
 714              		.cfi_endproc
 715              	.LFE13:
 716              		.size	UART_1_SetRxAddressMode, .-UART_1_SetRxAddressMode
 717              		.section	.text.UART_1_SetRxAddress1,"ax",%progbits
 718              		.align	2
 719              		.global	UART_1_SetRxAddress1
 720              		.thumb
 721              		.thumb_func
 722              		.type	UART_1_SetRxAddress1, %function
 723              	UART_1_SetRxAddress1:
 724              	.LFB14:
 841:.\Generated_Source\PSoC5/UART_1.c **** 
 842:.\Generated_Source\PSoC5/UART_1.c **** 
 843:.\Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 844:.\Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SetRxAddress1
 845:.\Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 846:.\Generated_Source\PSoC5/UART_1.c ****     *
 847:.\Generated_Source\PSoC5/UART_1.c ****     * Summary:
 848:.\Generated_Source\PSoC5/UART_1.c ****     *  Sets the first of two hardware-detectable receiver addresses.
 849:.\Generated_Source\PSoC5/UART_1.c ****     *
 850:.\Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 851:.\Generated_Source\PSoC5/UART_1.c ****     *  address: Address #1 for hardware address detection.
 852:.\Generated_Source\PSoC5/UART_1.c ****     *
 853:.\Generated_Source\PSoC5/UART_1.c ****     * Return:
 854:.\Generated_Source\PSoC5/UART_1.c ****     *  None.
 855:.\Generated_Source\PSoC5/UART_1.c ****     *
 856:.\Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 857:.\Generated_Source\PSoC5/UART_1.c ****     void UART_1_SetRxAddress1(uint8 address) 
 858:.\Generated_Source\PSoC5/UART_1.c ****     {
 725              		.loc 1 858 0
 726              		.cfi_startproc
 727              		@ args = 0, pretend = 0, frame = 8
 728              		@ frame_needed = 1, uses_anonymous_args = 0
 729              		@ link register save eliminated.
 730 0000 80B4     		push	{r7}
 731              		.cfi_def_cfa_offset 4
 732              		.cfi_offset 7, -4
 733 0002 83B0     		sub	sp, sp, #12
 734              		.cfi_def_cfa_offset 16
 735 0004 00AF     		add	r7, sp, #0
 736              		.cfi_def_cfa_register 7
 737 0006 0346     		mov	r3, r0
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 29


 738 0008 FB71     		strb	r3, [r7, #7]
 859:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_RXADDRESS1_REG = address;
 739              		.loc 1 859 0
 740 000a 044A     		ldr	r2, .L46
 741 000c FB79     		ldrb	r3, [r7, #7]
 742 000e 1370     		strb	r3, [r2]
 860:.\Generated_Source\PSoC5/UART_1.c ****     }
 743              		.loc 1 860 0
 744 0010 0C37     		adds	r7, r7, #12
 745              		.cfi_def_cfa_offset 4
 746 0012 BD46     		mov	sp, r7
 747              		.cfi_def_cfa_register 13
 748              		@ sp needed
 749 0014 5DF8047B 		ldr	r7, [sp], #4
 750              		.cfi_restore 7
 751              		.cfi_def_cfa_offset 0
 752 0018 7047     		bx	lr
 753              	.L47:
 754 001a 00BF     		.align	2
 755              	.L46:
 756 001c 29640040 		.word	1073767465
 757              		.cfi_endproc
 758              	.LFE14:
 759              		.size	UART_1_SetRxAddress1, .-UART_1_SetRxAddress1
 760              		.section	.text.UART_1_SetRxAddress2,"ax",%progbits
 761              		.align	2
 762              		.global	UART_1_SetRxAddress2
 763              		.thumb
 764              		.thumb_func
 765              		.type	UART_1_SetRxAddress2, %function
 766              	UART_1_SetRxAddress2:
 767              	.LFB15:
 861:.\Generated_Source\PSoC5/UART_1.c **** 
 862:.\Generated_Source\PSoC5/UART_1.c **** 
 863:.\Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 864:.\Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SetRxAddress2
 865:.\Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 866:.\Generated_Source\PSoC5/UART_1.c ****     *
 867:.\Generated_Source\PSoC5/UART_1.c ****     * Summary:
 868:.\Generated_Source\PSoC5/UART_1.c ****     *  Sets the second of two hardware-detectable receiver addresses.
 869:.\Generated_Source\PSoC5/UART_1.c ****     *
 870:.\Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 871:.\Generated_Source\PSoC5/UART_1.c ****     *  address: Address #2 for hardware address detection.
 872:.\Generated_Source\PSoC5/UART_1.c ****     *
 873:.\Generated_Source\PSoC5/UART_1.c ****     * Return:
 874:.\Generated_Source\PSoC5/UART_1.c ****     *  None.
 875:.\Generated_Source\PSoC5/UART_1.c ****     *
 876:.\Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 877:.\Generated_Source\PSoC5/UART_1.c ****     void UART_1_SetRxAddress2(uint8 address) 
 878:.\Generated_Source\PSoC5/UART_1.c ****     {
 768              		.loc 1 878 0
 769              		.cfi_startproc
 770              		@ args = 0, pretend = 0, frame = 8
 771              		@ frame_needed = 1, uses_anonymous_args = 0
 772              		@ link register save eliminated.
 773 0000 80B4     		push	{r7}
 774              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 30


 775              		.cfi_offset 7, -4
 776 0002 83B0     		sub	sp, sp, #12
 777              		.cfi_def_cfa_offset 16
 778 0004 00AF     		add	r7, sp, #0
 779              		.cfi_def_cfa_register 7
 780 0006 0346     		mov	r3, r0
 781 0008 FB71     		strb	r3, [r7, #7]
 879:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_RXADDRESS2_REG = address;
 782              		.loc 1 879 0
 783 000a 044A     		ldr	r2, .L49
 784 000c FB79     		ldrb	r3, [r7, #7]
 785 000e 1370     		strb	r3, [r2]
 880:.\Generated_Source\PSoC5/UART_1.c ****     }
 786              		.loc 1 880 0
 787 0010 0C37     		adds	r7, r7, #12
 788              		.cfi_def_cfa_offset 4
 789 0012 BD46     		mov	sp, r7
 790              		.cfi_def_cfa_register 13
 791              		@ sp needed
 792 0014 5DF8047B 		ldr	r7, [sp], #4
 793              		.cfi_restore 7
 794              		.cfi_def_cfa_offset 0
 795 0018 7047     		bx	lr
 796              	.L50:
 797 001a 00BF     		.align	2
 798              	.L49:
 799 001c 39640040 		.word	1073767481
 800              		.cfi_endproc
 801              	.LFE15:
 802              		.size	UART_1_SetRxAddress2, .-UART_1_SetRxAddress2
 803              		.section	.text.UART_1_SetTxInterruptMode,"ax",%progbits
 804              		.align	2
 805              		.global	UART_1_SetTxInterruptMode
 806              		.thumb
 807              		.thumb_func
 808              		.type	UART_1_SetTxInterruptMode, %function
 809              	UART_1_SetTxInterruptMode:
 810              	.LFB16:
 881:.\Generated_Source\PSoC5/UART_1.c **** 
 882:.\Generated_Source\PSoC5/UART_1.c **** #endif  /* UART_1_RX_ENABLED || UART_1_HD_ENABLED*/
 883:.\Generated_Source\PSoC5/UART_1.c **** 
 884:.\Generated_Source\PSoC5/UART_1.c **** 
 885:.\Generated_Source\PSoC5/UART_1.c **** #if( (UART_1_TX_ENABLED) || (UART_1_HD_ENABLED) )
 886:.\Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 887:.\Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SetTxInterruptMode
 888:.\Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 889:.\Generated_Source\PSoC5/UART_1.c ****     *
 890:.\Generated_Source\PSoC5/UART_1.c ****     * Summary:
 891:.\Generated_Source\PSoC5/UART_1.c ****     *  Configures the TX interrupt sources to be enabled, but does not enable the
 892:.\Generated_Source\PSoC5/UART_1.c ****     *  interrupt.
 893:.\Generated_Source\PSoC5/UART_1.c ****     *
 894:.\Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 895:.\Generated_Source\PSoC5/UART_1.c ****     *  intSrc: Bit field containing the TX interrupt sources to enable
 896:.\Generated_Source\PSoC5/UART_1.c ****     *   UART_1_TX_STS_COMPLETE        Interrupt on TX byte complete
 897:.\Generated_Source\PSoC5/UART_1.c ****     *   UART_1_TX_STS_FIFO_EMPTY      Interrupt when TX FIFO is empty
 898:.\Generated_Source\PSoC5/UART_1.c ****     *   UART_1_TX_STS_FIFO_FULL       Interrupt when TX FIFO is full
 899:.\Generated_Source\PSoC5/UART_1.c ****     *   UART_1_TX_STS_FIFO_NOT_FULL   Interrupt when TX FIFO is not full
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 31


 900:.\Generated_Source\PSoC5/UART_1.c ****     *
 901:.\Generated_Source\PSoC5/UART_1.c ****     * Return:
 902:.\Generated_Source\PSoC5/UART_1.c ****     *  None.
 903:.\Generated_Source\PSoC5/UART_1.c ****     *
 904:.\Generated_Source\PSoC5/UART_1.c ****     * Theory:
 905:.\Generated_Source\PSoC5/UART_1.c ****     *  Enables the output of specific status bits to the interrupt controller
 906:.\Generated_Source\PSoC5/UART_1.c ****     *
 907:.\Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 908:.\Generated_Source\PSoC5/UART_1.c ****     void UART_1_SetTxInterruptMode(uint8 intSrc) 
 909:.\Generated_Source\PSoC5/UART_1.c ****     {
 811              		.loc 1 909 0
 812              		.cfi_startproc
 813              		@ args = 0, pretend = 0, frame = 8
 814              		@ frame_needed = 1, uses_anonymous_args = 0
 815              		@ link register save eliminated.
 816 0000 80B4     		push	{r7}
 817              		.cfi_def_cfa_offset 4
 818              		.cfi_offset 7, -4
 819 0002 83B0     		sub	sp, sp, #12
 820              		.cfi_def_cfa_offset 16
 821 0004 00AF     		add	r7, sp, #0
 822              		.cfi_def_cfa_register 7
 823 0006 0346     		mov	r3, r0
 824 0008 FB71     		strb	r3, [r7, #7]
 910:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_TXSTATUS_MASK_REG = intSrc;
 825              		.loc 1 910 0
 826 000a 044A     		ldr	r2, .L52
 827 000c FB79     		ldrb	r3, [r7, #7]
 828 000e 1370     		strb	r3, [r2]
 911:.\Generated_Source\PSoC5/UART_1.c ****     }
 829              		.loc 1 911 0
 830 0010 0C37     		adds	r7, r7, #12
 831              		.cfi_def_cfa_offset 4
 832 0012 BD46     		mov	sp, r7
 833              		.cfi_def_cfa_register 13
 834              		@ sp needed
 835 0014 5DF8047B 		ldr	r7, [sp], #4
 836              		.cfi_restore 7
 837              		.cfi_def_cfa_offset 0
 838 0018 7047     		bx	lr
 839              	.L53:
 840 001a 00BF     		.align	2
 841              	.L52:
 842 001c 89640040 		.word	1073767561
 843              		.cfi_endproc
 844              	.LFE16:
 845              		.size	UART_1_SetTxInterruptMode, .-UART_1_SetTxInterruptMode
 846              		.section	.text.UART_1_WriteTxData,"ax",%progbits
 847              		.align	2
 848              		.global	UART_1_WriteTxData
 849              		.thumb
 850              		.thumb_func
 851              		.type	UART_1_WriteTxData, %function
 852              	UART_1_WriteTxData:
 853              	.LFB17:
 912:.\Generated_Source\PSoC5/UART_1.c **** 
 913:.\Generated_Source\PSoC5/UART_1.c **** 
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 32


 914:.\Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 915:.\Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_WriteTxData
 916:.\Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 917:.\Generated_Source\PSoC5/UART_1.c ****     *
 918:.\Generated_Source\PSoC5/UART_1.c ****     * Summary:
 919:.\Generated_Source\PSoC5/UART_1.c ****     *  Places a byte of data into the transmit buffer to be sent when the bus is
 920:.\Generated_Source\PSoC5/UART_1.c ****     *  available without checking the TX status register. You must check status
 921:.\Generated_Source\PSoC5/UART_1.c ****     *  separately.
 922:.\Generated_Source\PSoC5/UART_1.c ****     *
 923:.\Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 924:.\Generated_Source\PSoC5/UART_1.c ****     *  txDataByte: data byte
 925:.\Generated_Source\PSoC5/UART_1.c ****     *
 926:.\Generated_Source\PSoC5/UART_1.c ****     * Return:
 927:.\Generated_Source\PSoC5/UART_1.c ****     * None.
 928:.\Generated_Source\PSoC5/UART_1.c ****     *
 929:.\Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
 930:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBuffer - RAM buffer pointer for save data for transmission
 931:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferWrite - cyclic index for write to txBuffer,
 932:.\Generated_Source\PSoC5/UART_1.c ****     *    incremented after each byte saved to buffer.
 933:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferRead - cyclic index for read from txBuffer,
 934:.\Generated_Source\PSoC5/UART_1.c ****     *    checked to identify the condition to write to FIFO directly or to TX buffer
 935:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_initVar - checked to identify that the component has been
 936:.\Generated_Source\PSoC5/UART_1.c ****     *    initialized.
 937:.\Generated_Source\PSoC5/UART_1.c ****     *
 938:.\Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
 939:.\Generated_Source\PSoC5/UART_1.c ****     *  No.
 940:.\Generated_Source\PSoC5/UART_1.c ****     *
 941:.\Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
 942:.\Generated_Source\PSoC5/UART_1.c ****     void UART_1_WriteTxData(uint8 txDataByte) 
 943:.\Generated_Source\PSoC5/UART_1.c ****     {
 854              		.loc 1 943 0
 855              		.cfi_startproc
 856              		@ args = 0, pretend = 0, frame = 8
 857              		@ frame_needed = 1, uses_anonymous_args = 0
 858              		@ link register save eliminated.
 859 0000 80B4     		push	{r7}
 860              		.cfi_def_cfa_offset 4
 861              		.cfi_offset 7, -4
 862 0002 83B0     		sub	sp, sp, #12
 863              		.cfi_def_cfa_offset 16
 864 0004 00AF     		add	r7, sp, #0
 865              		.cfi_def_cfa_register 7
 866 0006 0346     		mov	r3, r0
 867 0008 FB71     		strb	r3, [r7, #7]
 944:.\Generated_Source\PSoC5/UART_1.c ****         /* If not Initialized then skip this function*/
 945:.\Generated_Source\PSoC5/UART_1.c ****         if(UART_1_initVar != 0u)
 868              		.loc 1 945 0
 869 000a 064B     		ldr	r3, .L56
 870 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 871 000e 002B     		cmp	r3, #0
 872 0010 02D0     		beq	.L54
 946:.\Generated_Source\PSoC5/UART_1.c ****         {
 947:.\Generated_Source\PSoC5/UART_1.c ****         #if (UART_1_TX_INTERRUPT_ENABLED)
 948:.\Generated_Source\PSoC5/UART_1.c **** 
 949:.\Generated_Source\PSoC5/UART_1.c ****             /* Protect variables that could change on interrupt. */
 950:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_DisableTxInt();
 951:.\Generated_Source\PSoC5/UART_1.c **** 
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 33


 952:.\Generated_Source\PSoC5/UART_1.c ****             if( (UART_1_txBufferRead == UART_1_txBufferWrite) &&
 953:.\Generated_Source\PSoC5/UART_1.c ****                 ((UART_1_TXSTATUS_REG & UART_1_TX_STS_FIFO_FULL) == 0u) )
 954:.\Generated_Source\PSoC5/UART_1.c ****             {
 955:.\Generated_Source\PSoC5/UART_1.c ****                 /* Add directly to the FIFO. */
 956:.\Generated_Source\PSoC5/UART_1.c ****                 UART_1_TXDATA_REG = txDataByte;
 957:.\Generated_Source\PSoC5/UART_1.c ****             }
 958:.\Generated_Source\PSoC5/UART_1.c ****             else
 959:.\Generated_Source\PSoC5/UART_1.c ****             {
 960:.\Generated_Source\PSoC5/UART_1.c ****                 if(UART_1_txBufferWrite >= UART_1_TX_BUFFER_SIZE)
 961:.\Generated_Source\PSoC5/UART_1.c ****                 {
 962:.\Generated_Source\PSoC5/UART_1.c ****                     UART_1_txBufferWrite = 0u;
 963:.\Generated_Source\PSoC5/UART_1.c ****                 }
 964:.\Generated_Source\PSoC5/UART_1.c **** 
 965:.\Generated_Source\PSoC5/UART_1.c ****                 UART_1_txBuffer[UART_1_txBufferWrite] = txDataByte;
 966:.\Generated_Source\PSoC5/UART_1.c **** 
 967:.\Generated_Source\PSoC5/UART_1.c ****                 /* Add to the software buffer. */
 968:.\Generated_Source\PSoC5/UART_1.c ****                 UART_1_txBufferWrite++;
 969:.\Generated_Source\PSoC5/UART_1.c ****             }
 970:.\Generated_Source\PSoC5/UART_1.c **** 
 971:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_EnableTxInt();
 972:.\Generated_Source\PSoC5/UART_1.c **** 
 973:.\Generated_Source\PSoC5/UART_1.c ****         #else
 974:.\Generated_Source\PSoC5/UART_1.c **** 
 975:.\Generated_Source\PSoC5/UART_1.c ****             /* Add directly to the FIFO. */
 976:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_TXDATA_REG = txDataByte;
 873              		.loc 1 976 0
 874 0012 054A     		ldr	r2, .L56+4
 875 0014 FB79     		ldrb	r3, [r7, #7]
 876 0016 1370     		strb	r3, [r2]
 877              	.L54:
 977:.\Generated_Source\PSoC5/UART_1.c **** 
 978:.\Generated_Source\PSoC5/UART_1.c ****         #endif /*(UART_1_TX_INTERRUPT_ENABLED) */
 979:.\Generated_Source\PSoC5/UART_1.c ****         }
 980:.\Generated_Source\PSoC5/UART_1.c ****     }
 878              		.loc 1 980 0
 879 0018 0C37     		adds	r7, r7, #12
 880              		.cfi_def_cfa_offset 4
 881 001a BD46     		mov	sp, r7
 882              		.cfi_def_cfa_register 13
 883              		@ sp needed
 884 001c 5DF8047B 		ldr	r7, [sp], #4
 885              		.cfi_restore 7
 886              		.cfi_def_cfa_offset 0
 887 0020 7047     		bx	lr
 888              	.L57:
 889 0022 00BF     		.align	2
 890              	.L56:
 891 0024 00000000 		.word	UART_1_initVar
 892 0028 4A640040 		.word	1073767498
 893              		.cfi_endproc
 894              	.LFE17:
 895              		.size	UART_1_WriteTxData, .-UART_1_WriteTxData
 896              		.section	.text.UART_1_ReadTxStatus,"ax",%progbits
 897              		.align	2
 898              		.global	UART_1_ReadTxStatus
 899              		.thumb
 900              		.thumb_func
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 34


 901              		.type	UART_1_ReadTxStatus, %function
 902              	UART_1_ReadTxStatus:
 903              	.LFB18:
 981:.\Generated_Source\PSoC5/UART_1.c **** 
 982:.\Generated_Source\PSoC5/UART_1.c **** 
 983:.\Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
 984:.\Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_ReadTxStatus
 985:.\Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
 986:.\Generated_Source\PSoC5/UART_1.c ****     *
 987:.\Generated_Source\PSoC5/UART_1.c ****     * Summary:
 988:.\Generated_Source\PSoC5/UART_1.c ****     *  Reads the status register for the TX portion of the UART.
 989:.\Generated_Source\PSoC5/UART_1.c ****     *
 990:.\Generated_Source\PSoC5/UART_1.c ****     * Parameters:
 991:.\Generated_Source\PSoC5/UART_1.c ****     *  None.
 992:.\Generated_Source\PSoC5/UART_1.c ****     *
 993:.\Generated_Source\PSoC5/UART_1.c ****     * Return:
 994:.\Generated_Source\PSoC5/UART_1.c ****     *  Contents of the status register
 995:.\Generated_Source\PSoC5/UART_1.c ****     *
 996:.\Generated_Source\PSoC5/UART_1.c ****     * Theory:
 997:.\Generated_Source\PSoC5/UART_1.c ****     *  This function reads the TX status register, which is cleared on read.
 998:.\Generated_Source\PSoC5/UART_1.c ****     *  It is up to the user to handle all bits in this return value accordingly,
 999:.\Generated_Source\PSoC5/UART_1.c ****     *  even if the bit was not enabled as an interrupt source the event happened
1000:.\Generated_Source\PSoC5/UART_1.c ****     *  and must be handled accordingly.
1001:.\Generated_Source\PSoC5/UART_1.c ****     *
1002:.\Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1003:.\Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_ReadTxStatus(void) 
1004:.\Generated_Source\PSoC5/UART_1.c ****     {
 904              		.loc 1 1004 0
 905              		.cfi_startproc
 906              		@ args = 0, pretend = 0, frame = 0
 907              		@ frame_needed = 1, uses_anonymous_args = 0
 908              		@ link register save eliminated.
 909 0000 80B4     		push	{r7}
 910              		.cfi_def_cfa_offset 4
 911              		.cfi_offset 7, -4
 912 0002 00AF     		add	r7, sp, #0
 913              		.cfi_def_cfa_register 7
1005:.\Generated_Source\PSoC5/UART_1.c ****         return(UART_1_TXSTATUS_REG);
 914              		.loc 1 1005 0
 915 0004 034B     		ldr	r3, .L60
 916 0006 1B78     		ldrb	r3, [r3]
 917 0008 DBB2     		uxtb	r3, r3
1006:.\Generated_Source\PSoC5/UART_1.c ****     }
 918              		.loc 1 1006 0
 919 000a 1846     		mov	r0, r3
 920 000c BD46     		mov	sp, r7
 921              		.cfi_def_cfa_register 13
 922              		@ sp needed
 923 000e 5DF8047B 		ldr	r7, [sp], #4
 924              		.cfi_restore 7
 925              		.cfi_def_cfa_offset 0
 926 0012 7047     		bx	lr
 927              	.L61:
 928              		.align	2
 929              	.L60:
 930 0014 69640040 		.word	1073767529
 931              		.cfi_endproc
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 35


 932              	.LFE18:
 933              		.size	UART_1_ReadTxStatus, .-UART_1_ReadTxStatus
 934              		.section	.text.UART_1_PutChar,"ax",%progbits
 935              		.align	2
 936              		.global	UART_1_PutChar
 937              		.thumb
 938              		.thumb_func
 939              		.type	UART_1_PutChar, %function
 940              	UART_1_PutChar:
 941              	.LFB19:
1007:.\Generated_Source\PSoC5/UART_1.c **** 
1008:.\Generated_Source\PSoC5/UART_1.c **** 
1009:.\Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1010:.\Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_PutChar
1011:.\Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1012:.\Generated_Source\PSoC5/UART_1.c ****     *
1013:.\Generated_Source\PSoC5/UART_1.c ****     * Summary:
1014:.\Generated_Source\PSoC5/UART_1.c ****     *  Puts a byte of data into the transmit buffer to be sent when the bus is
1015:.\Generated_Source\PSoC5/UART_1.c ****     *  available. This is a blocking API that waits until the TX buffer has room to
1016:.\Generated_Source\PSoC5/UART_1.c ****     *  hold the data.
1017:.\Generated_Source\PSoC5/UART_1.c ****     *
1018:.\Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1019:.\Generated_Source\PSoC5/UART_1.c ****     *  txDataByte: Byte containing the data to transmit
1020:.\Generated_Source\PSoC5/UART_1.c ****     *
1021:.\Generated_Source\PSoC5/UART_1.c ****     * Return:
1022:.\Generated_Source\PSoC5/UART_1.c ****     *  None.
1023:.\Generated_Source\PSoC5/UART_1.c ****     *
1024:.\Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1025:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBuffer - RAM buffer pointer for save data for transmission
1026:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferWrite - cyclic index for write to txBuffer,
1027:.\Generated_Source\PSoC5/UART_1.c ****     *     checked to identify free space in txBuffer and incremented after each byte
1028:.\Generated_Source\PSoC5/UART_1.c ****     *     saved to buffer.
1029:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferRead - cyclic index for read from txBuffer,
1030:.\Generated_Source\PSoC5/UART_1.c ****     *     checked to identify free space in txBuffer.
1031:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_initVar - checked to identify that the component has been
1032:.\Generated_Source\PSoC5/UART_1.c ****     *     initialized.
1033:.\Generated_Source\PSoC5/UART_1.c ****     *
1034:.\Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1035:.\Generated_Source\PSoC5/UART_1.c ****     *  No.
1036:.\Generated_Source\PSoC5/UART_1.c ****     *
1037:.\Generated_Source\PSoC5/UART_1.c ****     * Theory:
1038:.\Generated_Source\PSoC5/UART_1.c ****     *  Allows the user to transmit any byte of data in a single transfer
1039:.\Generated_Source\PSoC5/UART_1.c ****     *
1040:.\Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1041:.\Generated_Source\PSoC5/UART_1.c ****     void UART_1_PutChar(uint8 txDataByte) 
1042:.\Generated_Source\PSoC5/UART_1.c ****     {
 942              		.loc 1 1042 0
 943              		.cfi_startproc
 944              		@ args = 0, pretend = 0, frame = 8
 945              		@ frame_needed = 1, uses_anonymous_args = 0
 946              		@ link register save eliminated.
 947 0000 80B4     		push	{r7}
 948              		.cfi_def_cfa_offset 4
 949              		.cfi_offset 7, -4
 950 0002 83B0     		sub	sp, sp, #12
 951              		.cfi_def_cfa_offset 16
 952 0004 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 36


 953              		.cfi_def_cfa_register 7
 954 0006 0346     		mov	r3, r0
 955 0008 FB71     		strb	r3, [r7, #7]
1043:.\Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_TX_INTERRUPT_ENABLED)
1044:.\Generated_Source\PSoC5/UART_1.c ****         /* The temporary output pointer is used since it takes two instructions
1045:.\Generated_Source\PSoC5/UART_1.c ****         *  to increment with a wrap, and we can't risk doing that with the real
1046:.\Generated_Source\PSoC5/UART_1.c ****         *  pointer and getting an interrupt in between instructions.
1047:.\Generated_Source\PSoC5/UART_1.c ****         */
1048:.\Generated_Source\PSoC5/UART_1.c ****         uint8 locTxBufferWrite;
1049:.\Generated_Source\PSoC5/UART_1.c ****         uint8 locTxBufferRead;
1050:.\Generated_Source\PSoC5/UART_1.c **** 
1051:.\Generated_Source\PSoC5/UART_1.c ****         do
1052:.\Generated_Source\PSoC5/UART_1.c ****         { /* Block if software buffer is full, so we don't overwrite. */
1053:.\Generated_Source\PSoC5/UART_1.c **** 
1054:.\Generated_Source\PSoC5/UART_1.c ****         #if ((UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3))
1055:.\Generated_Source\PSoC5/UART_1.c ****             /* Disable TX interrupt to protect variables from modification */
1056:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_DisableTxInt();
1057:.\Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3) */
1058:.\Generated_Source\PSoC5/UART_1.c **** 
1059:.\Generated_Source\PSoC5/UART_1.c ****             locTxBufferWrite = UART_1_txBufferWrite;
1060:.\Generated_Source\PSoC5/UART_1.c ****             locTxBufferRead  = UART_1_txBufferRead;
1061:.\Generated_Source\PSoC5/UART_1.c **** 
1062:.\Generated_Source\PSoC5/UART_1.c ****         #if ((UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3))
1063:.\Generated_Source\PSoC5/UART_1.c ****             /* Enable interrupt to continue transmission */
1064:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_EnableTxInt();
1065:.\Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3) */
1066:.\Generated_Source\PSoC5/UART_1.c ****         }
1067:.\Generated_Source\PSoC5/UART_1.c ****         while( (locTxBufferWrite < locTxBufferRead) ? (locTxBufferWrite == (locTxBufferRead - 1u)) 
1068:.\Generated_Source\PSoC5/UART_1.c ****                                 ((locTxBufferWrite - locTxBufferRead) ==
1069:.\Generated_Source\PSoC5/UART_1.c ****                                 (uint8)(UART_1_TX_BUFFER_SIZE - 1u)) );
1070:.\Generated_Source\PSoC5/UART_1.c **** 
1071:.\Generated_Source\PSoC5/UART_1.c ****         if( (locTxBufferRead == locTxBufferWrite) &&
1072:.\Generated_Source\PSoC5/UART_1.c ****             ((UART_1_TXSTATUS_REG & UART_1_TX_STS_FIFO_FULL) == 0u) )
1073:.\Generated_Source\PSoC5/UART_1.c ****         {
1074:.\Generated_Source\PSoC5/UART_1.c ****             /* Add directly to the FIFO */
1075:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_TXDATA_REG = txDataByte;
1076:.\Generated_Source\PSoC5/UART_1.c ****         }
1077:.\Generated_Source\PSoC5/UART_1.c ****         else
1078:.\Generated_Source\PSoC5/UART_1.c ****         {
1079:.\Generated_Source\PSoC5/UART_1.c ****             if(locTxBufferWrite >= UART_1_TX_BUFFER_SIZE)
1080:.\Generated_Source\PSoC5/UART_1.c ****             {
1081:.\Generated_Source\PSoC5/UART_1.c ****                 locTxBufferWrite = 0u;
1082:.\Generated_Source\PSoC5/UART_1.c ****             }
1083:.\Generated_Source\PSoC5/UART_1.c ****             /* Add to the software buffer. */
1084:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_txBuffer[locTxBufferWrite] = txDataByte;
1085:.\Generated_Source\PSoC5/UART_1.c ****             locTxBufferWrite++;
1086:.\Generated_Source\PSoC5/UART_1.c **** 
1087:.\Generated_Source\PSoC5/UART_1.c ****             /* Finally, update the real output pointer */
1088:.\Generated_Source\PSoC5/UART_1.c ****         #if ((UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3))
1089:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_DisableTxInt();
1090:.\Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3) */
1091:.\Generated_Source\PSoC5/UART_1.c **** 
1092:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_txBufferWrite = locTxBufferWrite;
1093:.\Generated_Source\PSoC5/UART_1.c **** 
1094:.\Generated_Source\PSoC5/UART_1.c ****         #if ((UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3))
1095:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_EnableTxInt();
1096:.\Generated_Source\PSoC5/UART_1.c ****         #endif /* (UART_1_TX_BUFFER_SIZE > UART_1_MAX_BYTE_VALUE) && (CY_PSOC3) */
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 37


1097:.\Generated_Source\PSoC5/UART_1.c **** 
1098:.\Generated_Source\PSoC5/UART_1.c ****             if(0u != (UART_1_TXSTATUS_REG & UART_1_TX_STS_FIFO_EMPTY))
1099:.\Generated_Source\PSoC5/UART_1.c ****             {
1100:.\Generated_Source\PSoC5/UART_1.c ****                 /* Trigger TX interrupt to send software buffer */
1101:.\Generated_Source\PSoC5/UART_1.c ****                 UART_1_SetPendingTxInt();
1102:.\Generated_Source\PSoC5/UART_1.c ****             }
1103:.\Generated_Source\PSoC5/UART_1.c ****         }
1104:.\Generated_Source\PSoC5/UART_1.c **** 
1105:.\Generated_Source\PSoC5/UART_1.c ****     #else
1106:.\Generated_Source\PSoC5/UART_1.c **** 
1107:.\Generated_Source\PSoC5/UART_1.c ****         while((UART_1_TXSTATUS_REG & UART_1_TX_STS_FIFO_FULL) != 0u)
 956              		.loc 1 1107 0
 957 000a 00BF     		nop
 958              	.L63:
 959              		.loc 1 1107 0 is_stmt 0 discriminator 1
 960 000c 074B     		ldr	r3, .L64
 961 000e 1B78     		ldrb	r3, [r3]
 962 0010 DBB2     		uxtb	r3, r3
 963 0012 03F00403 		and	r3, r3, #4
 964 0016 002B     		cmp	r3, #0
 965 0018 F8D1     		bne	.L63
1108:.\Generated_Source\PSoC5/UART_1.c ****         {
1109:.\Generated_Source\PSoC5/UART_1.c ****             /* Wait for room in the FIFO */
1110:.\Generated_Source\PSoC5/UART_1.c ****         }
1111:.\Generated_Source\PSoC5/UART_1.c **** 
1112:.\Generated_Source\PSoC5/UART_1.c ****         /* Add directly to the FIFO */
1113:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_TXDATA_REG = txDataByte;
 966              		.loc 1 1113 0 is_stmt 1
 967 001a 054A     		ldr	r2, .L64+4
 968 001c FB79     		ldrb	r3, [r7, #7]
 969 001e 1370     		strb	r3, [r2]
1114:.\Generated_Source\PSoC5/UART_1.c **** 
1115:.\Generated_Source\PSoC5/UART_1.c ****     #endif /* UART_1_TX_INTERRUPT_ENABLED */
1116:.\Generated_Source\PSoC5/UART_1.c ****     }
 970              		.loc 1 1116 0
 971 0020 0C37     		adds	r7, r7, #12
 972              		.cfi_def_cfa_offset 4
 973 0022 BD46     		mov	sp, r7
 974              		.cfi_def_cfa_register 13
 975              		@ sp needed
 976 0024 5DF8047B 		ldr	r7, [sp], #4
 977              		.cfi_restore 7
 978              		.cfi_def_cfa_offset 0
 979 0028 7047     		bx	lr
 980              	.L65:
 981 002a 00BF     		.align	2
 982              	.L64:
 983 002c 69640040 		.word	1073767529
 984 0030 4A640040 		.word	1073767498
 985              		.cfi_endproc
 986              	.LFE19:
 987              		.size	UART_1_PutChar, .-UART_1_PutChar
 988              		.section	.text.UART_1_PutString,"ax",%progbits
 989              		.align	2
 990              		.global	UART_1_PutString
 991              		.thumb
 992              		.thumb_func
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 38


 993              		.type	UART_1_PutString, %function
 994              	UART_1_PutString:
 995              	.LFB20:
1117:.\Generated_Source\PSoC5/UART_1.c **** 
1118:.\Generated_Source\PSoC5/UART_1.c **** 
1119:.\Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1120:.\Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_PutString
1121:.\Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1122:.\Generated_Source\PSoC5/UART_1.c ****     *
1123:.\Generated_Source\PSoC5/UART_1.c ****     * Summary:
1124:.\Generated_Source\PSoC5/UART_1.c ****     *  Sends a NULL terminated string to the TX buffer for transmission.
1125:.\Generated_Source\PSoC5/UART_1.c ****     *
1126:.\Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1127:.\Generated_Source\PSoC5/UART_1.c ****     *  string[]: Pointer to the null terminated string array residing in RAM or ROM
1128:.\Generated_Source\PSoC5/UART_1.c ****     *
1129:.\Generated_Source\PSoC5/UART_1.c ****     * Return:
1130:.\Generated_Source\PSoC5/UART_1.c ****     *  None.
1131:.\Generated_Source\PSoC5/UART_1.c ****     *
1132:.\Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1133:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_initVar - checked to identify that the component has been
1134:.\Generated_Source\PSoC5/UART_1.c ****     *     initialized.
1135:.\Generated_Source\PSoC5/UART_1.c ****     *
1136:.\Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1137:.\Generated_Source\PSoC5/UART_1.c ****     *  No.
1138:.\Generated_Source\PSoC5/UART_1.c ****     *
1139:.\Generated_Source\PSoC5/UART_1.c ****     * Theory:
1140:.\Generated_Source\PSoC5/UART_1.c ****     *  If there is not enough memory in the TX buffer for the entire string, this
1141:.\Generated_Source\PSoC5/UART_1.c ****     *  function blocks until the last character of the string is loaded into the
1142:.\Generated_Source\PSoC5/UART_1.c ****     *  TX buffer.
1143:.\Generated_Source\PSoC5/UART_1.c ****     *
1144:.\Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1145:.\Generated_Source\PSoC5/UART_1.c ****     void UART_1_PutString(const char8 string[]) 
1146:.\Generated_Source\PSoC5/UART_1.c ****     {
 996              		.loc 1 1146 0
 997              		.cfi_startproc
 998              		@ args = 0, pretend = 0, frame = 16
 999              		@ frame_needed = 1, uses_anonymous_args = 0
 1000 0000 80B5     		push	{r7, lr}
 1001              		.cfi_def_cfa_offset 8
 1002              		.cfi_offset 7, -8
 1003              		.cfi_offset 14, -4
 1004 0002 84B0     		sub	sp, sp, #16
 1005              		.cfi_def_cfa_offset 24
 1006 0004 00AF     		add	r7, sp, #0
 1007              		.cfi_def_cfa_register 7
 1008 0006 7860     		str	r0, [r7, #4]
1147:.\Generated_Source\PSoC5/UART_1.c ****         uint16 bufIndex = 0u;
 1009              		.loc 1 1147 0
 1010 0008 0023     		movs	r3, #0
 1011 000a FB81     		strh	r3, [r7, #14]	@ movhi
1148:.\Generated_Source\PSoC5/UART_1.c **** 
1149:.\Generated_Source\PSoC5/UART_1.c ****         /* If not Initialized then skip this function */
1150:.\Generated_Source\PSoC5/UART_1.c ****         if(UART_1_initVar != 0u)
 1012              		.loc 1 1150 0
 1013 000c 0B4B     		ldr	r3, .L70
 1014 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1015 0010 002B     		cmp	r3, #0
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 39


 1016 0012 10D0     		beq	.L66
1151:.\Generated_Source\PSoC5/UART_1.c ****         {
1152:.\Generated_Source\PSoC5/UART_1.c ****             /* This is a blocking function, it will not exit until all data is sent */
1153:.\Generated_Source\PSoC5/UART_1.c ****             while(string[bufIndex] != (char8) 0)
 1017              		.loc 1 1153 0
 1018 0014 09E0     		b	.L68
 1019              	.L69:
1154:.\Generated_Source\PSoC5/UART_1.c ****             {
1155:.\Generated_Source\PSoC5/UART_1.c ****                 UART_1_PutChar((uint8)string[bufIndex]);
 1020              		.loc 1 1155 0
 1021 0016 FB89     		ldrh	r3, [r7, #14]
 1022 0018 7A68     		ldr	r2, [r7, #4]
 1023 001a 1344     		add	r3, r3, r2
 1024 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1025 001e 1846     		mov	r0, r3
 1026 0020 FFF7FEFF 		bl	UART_1_PutChar
1156:.\Generated_Source\PSoC5/UART_1.c ****                 bufIndex++;
 1027              		.loc 1 1156 0
 1028 0024 FB89     		ldrh	r3, [r7, #14]
 1029 0026 0133     		adds	r3, r3, #1
 1030 0028 FB81     		strh	r3, [r7, #14]	@ movhi
 1031              	.L68:
1153:.\Generated_Source\PSoC5/UART_1.c ****             {
 1032              		.loc 1 1153 0
 1033 002a FB89     		ldrh	r3, [r7, #14]
 1034 002c 7A68     		ldr	r2, [r7, #4]
 1035 002e 1344     		add	r3, r3, r2
 1036 0030 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1037 0032 002B     		cmp	r3, #0
 1038 0034 EFD1     		bne	.L69
 1039              	.L66:
1157:.\Generated_Source\PSoC5/UART_1.c ****             }
1158:.\Generated_Source\PSoC5/UART_1.c ****         }
1159:.\Generated_Source\PSoC5/UART_1.c ****     }
 1040              		.loc 1 1159 0
 1041 0036 1037     		adds	r7, r7, #16
 1042              		.cfi_def_cfa_offset 8
 1043 0038 BD46     		mov	sp, r7
 1044              		.cfi_def_cfa_register 13
 1045              		@ sp needed
 1046 003a 80BD     		pop	{r7, pc}
 1047              	.L71:
 1048              		.align	2
 1049              	.L70:
 1050 003c 00000000 		.word	UART_1_initVar
 1051              		.cfi_endproc
 1052              	.LFE20:
 1053              		.size	UART_1_PutString, .-UART_1_PutString
 1054              		.section	.text.UART_1_PutArray,"ax",%progbits
 1055              		.align	2
 1056              		.global	UART_1_PutArray
 1057              		.thumb
 1058              		.thumb_func
 1059              		.type	UART_1_PutArray, %function
 1060              	UART_1_PutArray:
 1061              	.LFB21:
1160:.\Generated_Source\PSoC5/UART_1.c **** 
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 40


1161:.\Generated_Source\PSoC5/UART_1.c **** 
1162:.\Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1163:.\Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_PutArray
1164:.\Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1165:.\Generated_Source\PSoC5/UART_1.c ****     *
1166:.\Generated_Source\PSoC5/UART_1.c ****     * Summary:
1167:.\Generated_Source\PSoC5/UART_1.c ****     *  Places N bytes of data from a memory array into the TX buffer for
1168:.\Generated_Source\PSoC5/UART_1.c ****     *  transmission.
1169:.\Generated_Source\PSoC5/UART_1.c ****     *
1170:.\Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1171:.\Generated_Source\PSoC5/UART_1.c ****     *  string[]: Address of the memory array residing in RAM or ROM.
1172:.\Generated_Source\PSoC5/UART_1.c ****     *  byteCount: Number of bytes to be transmitted. The type depends on TX Buffer
1173:.\Generated_Source\PSoC5/UART_1.c ****     *             Size parameter.
1174:.\Generated_Source\PSoC5/UART_1.c ****     *
1175:.\Generated_Source\PSoC5/UART_1.c ****     * Return:
1176:.\Generated_Source\PSoC5/UART_1.c ****     *  None.
1177:.\Generated_Source\PSoC5/UART_1.c ****     *
1178:.\Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1179:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_initVar - checked to identify that the component has been
1180:.\Generated_Source\PSoC5/UART_1.c ****     *     initialized.
1181:.\Generated_Source\PSoC5/UART_1.c ****     *
1182:.\Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1183:.\Generated_Source\PSoC5/UART_1.c ****     *  No.
1184:.\Generated_Source\PSoC5/UART_1.c ****     *
1185:.\Generated_Source\PSoC5/UART_1.c ****     * Theory:
1186:.\Generated_Source\PSoC5/UART_1.c ****     *  If there is not enough memory in the TX buffer for the entire string, this
1187:.\Generated_Source\PSoC5/UART_1.c ****     *  function blocks until the last character of the string is loaded into the
1188:.\Generated_Source\PSoC5/UART_1.c ****     *  TX buffer.
1189:.\Generated_Source\PSoC5/UART_1.c ****     *
1190:.\Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1191:.\Generated_Source\PSoC5/UART_1.c ****     void UART_1_PutArray(const uint8 string[], uint8 byteCount)
1192:.\Generated_Source\PSoC5/UART_1.c ****                                                                     
1193:.\Generated_Source\PSoC5/UART_1.c ****     {
 1062              		.loc 1 1193 0
 1063              		.cfi_startproc
 1064              		@ args = 0, pretend = 0, frame = 16
 1065              		@ frame_needed = 1, uses_anonymous_args = 0
 1066 0000 80B5     		push	{r7, lr}
 1067              		.cfi_def_cfa_offset 8
 1068              		.cfi_offset 7, -8
 1069              		.cfi_offset 14, -4
 1070 0002 84B0     		sub	sp, sp, #16
 1071              		.cfi_def_cfa_offset 24
 1072 0004 00AF     		add	r7, sp, #0
 1073              		.cfi_def_cfa_register 7
 1074 0006 7860     		str	r0, [r7, #4]
 1075 0008 0B46     		mov	r3, r1
 1076 000a FB70     		strb	r3, [r7, #3]
1194:.\Generated_Source\PSoC5/UART_1.c ****         uint8 bufIndex = 0u;
 1077              		.loc 1 1194 0
 1078 000c 0023     		movs	r3, #0
 1079 000e FB73     		strb	r3, [r7, #15]
1195:.\Generated_Source\PSoC5/UART_1.c **** 
1196:.\Generated_Source\PSoC5/UART_1.c ****         /* If not Initialized then skip this function */
1197:.\Generated_Source\PSoC5/UART_1.c ****         if(UART_1_initVar != 0u)
 1080              		.loc 1 1197 0
 1081 0010 0A4B     		ldr	r3, .L76
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 41


 1082 0012 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1083 0014 002B     		cmp	r3, #0
 1084 0016 0ED0     		beq	.L72
1198:.\Generated_Source\PSoC5/UART_1.c ****         {
1199:.\Generated_Source\PSoC5/UART_1.c ****             while(bufIndex < byteCount)
 1085              		.loc 1 1199 0
 1086 0018 09E0     		b	.L74
 1087              	.L75:
1200:.\Generated_Source\PSoC5/UART_1.c ****             {
1201:.\Generated_Source\PSoC5/UART_1.c ****                 UART_1_PutChar(string[bufIndex]);
 1088              		.loc 1 1201 0
 1089 001a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1090 001c 7A68     		ldr	r2, [r7, #4]
 1091 001e 1344     		add	r3, r3, r2
 1092 0020 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1093 0022 1846     		mov	r0, r3
 1094 0024 FFF7FEFF 		bl	UART_1_PutChar
1202:.\Generated_Source\PSoC5/UART_1.c ****                 bufIndex++;
 1095              		.loc 1 1202 0
 1096 0028 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1097 002a 0133     		adds	r3, r3, #1
 1098 002c FB73     		strb	r3, [r7, #15]
 1099              	.L74:
1199:.\Generated_Source\PSoC5/UART_1.c ****             {
 1100              		.loc 1 1199 0
 1101 002e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 1102 0030 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1103 0032 9A42     		cmp	r2, r3
 1104 0034 F1D3     		bcc	.L75
 1105              	.L72:
1203:.\Generated_Source\PSoC5/UART_1.c ****             }
1204:.\Generated_Source\PSoC5/UART_1.c ****         }
1205:.\Generated_Source\PSoC5/UART_1.c ****     }
 1106              		.loc 1 1205 0
 1107 0036 1037     		adds	r7, r7, #16
 1108              		.cfi_def_cfa_offset 8
 1109 0038 BD46     		mov	sp, r7
 1110              		.cfi_def_cfa_register 13
 1111              		@ sp needed
 1112 003a 80BD     		pop	{r7, pc}
 1113              	.L77:
 1114              		.align	2
 1115              	.L76:
 1116 003c 00000000 		.word	UART_1_initVar
 1117              		.cfi_endproc
 1118              	.LFE21:
 1119              		.size	UART_1_PutArray, .-UART_1_PutArray
 1120              		.section	.text.UART_1_PutCRLF,"ax",%progbits
 1121              		.align	2
 1122              		.global	UART_1_PutCRLF
 1123              		.thumb
 1124              		.thumb_func
 1125              		.type	UART_1_PutCRLF, %function
 1126              	UART_1_PutCRLF:
 1127              	.LFB22:
1206:.\Generated_Source\PSoC5/UART_1.c **** 
1207:.\Generated_Source\PSoC5/UART_1.c **** 
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 42


1208:.\Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1209:.\Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_PutCRLF
1210:.\Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1211:.\Generated_Source\PSoC5/UART_1.c ****     *
1212:.\Generated_Source\PSoC5/UART_1.c ****     * Summary:
1213:.\Generated_Source\PSoC5/UART_1.c ****     *  Writes a byte of data followed by a carriage return (0x0D) and line feed
1214:.\Generated_Source\PSoC5/UART_1.c ****     *  (0x0A) to the transmit buffer.
1215:.\Generated_Source\PSoC5/UART_1.c ****     *
1216:.\Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1217:.\Generated_Source\PSoC5/UART_1.c ****     *  txDataByte: Data byte to transmit before the carriage return and line feed.
1218:.\Generated_Source\PSoC5/UART_1.c ****     *
1219:.\Generated_Source\PSoC5/UART_1.c ****     * Return:
1220:.\Generated_Source\PSoC5/UART_1.c ****     *  None.
1221:.\Generated_Source\PSoC5/UART_1.c ****     *
1222:.\Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1223:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_initVar - checked to identify that the component has been
1224:.\Generated_Source\PSoC5/UART_1.c ****     *     initialized.
1225:.\Generated_Source\PSoC5/UART_1.c ****     *
1226:.\Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1227:.\Generated_Source\PSoC5/UART_1.c ****     *  No.
1228:.\Generated_Source\PSoC5/UART_1.c ****     *
1229:.\Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1230:.\Generated_Source\PSoC5/UART_1.c ****     void UART_1_PutCRLF(uint8 txDataByte) 
1231:.\Generated_Source\PSoC5/UART_1.c ****     {
 1128              		.loc 1 1231 0
 1129              		.cfi_startproc
 1130              		@ args = 0, pretend = 0, frame = 8
 1131              		@ frame_needed = 1, uses_anonymous_args = 0
 1132 0000 80B5     		push	{r7, lr}
 1133              		.cfi_def_cfa_offset 8
 1134              		.cfi_offset 7, -8
 1135              		.cfi_offset 14, -4
 1136 0002 82B0     		sub	sp, sp, #8
 1137              		.cfi_def_cfa_offset 16
 1138 0004 00AF     		add	r7, sp, #0
 1139              		.cfi_def_cfa_register 7
 1140 0006 0346     		mov	r3, r0
 1141 0008 FB71     		strb	r3, [r7, #7]
1232:.\Generated_Source\PSoC5/UART_1.c ****         /* If not Initialized then skip this function */
1233:.\Generated_Source\PSoC5/UART_1.c ****         if(UART_1_initVar != 0u)
 1142              		.loc 1 1233 0
 1143 000a 084B     		ldr	r3, .L80
 1144 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1145 000e 002B     		cmp	r3, #0
 1146 0010 09D0     		beq	.L78
1234:.\Generated_Source\PSoC5/UART_1.c ****         {
1235:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_PutChar(txDataByte);
 1147              		.loc 1 1235 0
 1148 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1149 0014 1846     		mov	r0, r3
 1150 0016 FFF7FEFF 		bl	UART_1_PutChar
1236:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_PutChar(0x0Du);
 1151              		.loc 1 1236 0
 1152 001a 0D20     		movs	r0, #13
 1153 001c FFF7FEFF 		bl	UART_1_PutChar
1237:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_PutChar(0x0Au);
 1154              		.loc 1 1237 0
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 43


 1155 0020 0A20     		movs	r0, #10
 1156 0022 FFF7FEFF 		bl	UART_1_PutChar
 1157              	.L78:
1238:.\Generated_Source\PSoC5/UART_1.c ****         }
1239:.\Generated_Source\PSoC5/UART_1.c ****     }
 1158              		.loc 1 1239 0
 1159 0026 0837     		adds	r7, r7, #8
 1160              		.cfi_def_cfa_offset 8
 1161 0028 BD46     		mov	sp, r7
 1162              		.cfi_def_cfa_register 13
 1163              		@ sp needed
 1164 002a 80BD     		pop	{r7, pc}
 1165              	.L81:
 1166              		.align	2
 1167              	.L80:
 1168 002c 00000000 		.word	UART_1_initVar
 1169              		.cfi_endproc
 1170              	.LFE22:
 1171              		.size	UART_1_PutCRLF, .-UART_1_PutCRLF
 1172              		.section	.text.UART_1_GetTxBufferSize,"ax",%progbits
 1173              		.align	2
 1174              		.global	UART_1_GetTxBufferSize
 1175              		.thumb
 1176              		.thumb_func
 1177              		.type	UART_1_GetTxBufferSize, %function
 1178              	UART_1_GetTxBufferSize:
 1179              	.LFB23:
1240:.\Generated_Source\PSoC5/UART_1.c **** 
1241:.\Generated_Source\PSoC5/UART_1.c **** 
1242:.\Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1243:.\Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_GetTxBufferSize
1244:.\Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1245:.\Generated_Source\PSoC5/UART_1.c ****     *
1246:.\Generated_Source\PSoC5/UART_1.c ****     * Summary:
1247:.\Generated_Source\PSoC5/UART_1.c ****     *  Returns the number of bytes in the TX buffer which are waiting to be 
1248:.\Generated_Source\PSoC5/UART_1.c ****     *  transmitted.
1249:.\Generated_Source\PSoC5/UART_1.c ****     *  * TX software buffer is disabled (TX Buffer Size parameter is equal to 4): 
1250:.\Generated_Source\PSoC5/UART_1.c ****     *    returns 0 for empty TX FIFO, 1 for not full TX FIFO or 4 for full TX FIFO.
1251:.\Generated_Source\PSoC5/UART_1.c ****     *  * TX software buffer is enabled: returns the number of bytes in the TX 
1252:.\Generated_Source\PSoC5/UART_1.c ****     *    software buffer which are waiting to be transmitted. Bytes available in the
1253:.\Generated_Source\PSoC5/UART_1.c ****     *    TX FIFO do not count.
1254:.\Generated_Source\PSoC5/UART_1.c ****     *
1255:.\Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1256:.\Generated_Source\PSoC5/UART_1.c ****     *  None.
1257:.\Generated_Source\PSoC5/UART_1.c ****     *
1258:.\Generated_Source\PSoC5/UART_1.c ****     * Return:
1259:.\Generated_Source\PSoC5/UART_1.c ****     *  Number of bytes used in the TX buffer. Return value type depends on the TX 
1260:.\Generated_Source\PSoC5/UART_1.c ****     *  Buffer Size parameter.
1261:.\Generated_Source\PSoC5/UART_1.c ****     *
1262:.\Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1263:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferWrite - used to calculate left space.
1264:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferRead - used to calculate left space.
1265:.\Generated_Source\PSoC5/UART_1.c ****     *
1266:.\Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1267:.\Generated_Source\PSoC5/UART_1.c ****     *  No.
1268:.\Generated_Source\PSoC5/UART_1.c ****     *
1269:.\Generated_Source\PSoC5/UART_1.c ****     * Theory:
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 44


1270:.\Generated_Source\PSoC5/UART_1.c ****     *  Allows the user to find out how full the TX Buffer is.
1271:.\Generated_Source\PSoC5/UART_1.c ****     *
1272:.\Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1273:.\Generated_Source\PSoC5/UART_1.c ****     uint8 UART_1_GetTxBufferSize(void)
1274:.\Generated_Source\PSoC5/UART_1.c ****                                                             
1275:.\Generated_Source\PSoC5/UART_1.c ****     {
 1180              		.loc 1 1275 0
 1181              		.cfi_startproc
 1182              		@ args = 0, pretend = 0, frame = 8
 1183              		@ frame_needed = 1, uses_anonymous_args = 0
 1184              		@ link register save eliminated.
 1185 0000 80B4     		push	{r7}
 1186              		.cfi_def_cfa_offset 4
 1187              		.cfi_offset 7, -4
 1188 0002 83B0     		sub	sp, sp, #12
 1189              		.cfi_def_cfa_offset 16
 1190 0004 00AF     		add	r7, sp, #0
 1191              		.cfi_def_cfa_register 7
1276:.\Generated_Source\PSoC5/UART_1.c ****         uint8 size;
1277:.\Generated_Source\PSoC5/UART_1.c **** 
1278:.\Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_TX_INTERRUPT_ENABLED)
1279:.\Generated_Source\PSoC5/UART_1.c **** 
1280:.\Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt. */
1281:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableTxInt();
1282:.\Generated_Source\PSoC5/UART_1.c **** 
1283:.\Generated_Source\PSoC5/UART_1.c ****         if(UART_1_txBufferRead == UART_1_txBufferWrite)
1284:.\Generated_Source\PSoC5/UART_1.c ****         {
1285:.\Generated_Source\PSoC5/UART_1.c ****             size = 0u;
1286:.\Generated_Source\PSoC5/UART_1.c ****         }
1287:.\Generated_Source\PSoC5/UART_1.c ****         else if(UART_1_txBufferRead < UART_1_txBufferWrite)
1288:.\Generated_Source\PSoC5/UART_1.c ****         {
1289:.\Generated_Source\PSoC5/UART_1.c ****             size = (UART_1_txBufferWrite - UART_1_txBufferRead);
1290:.\Generated_Source\PSoC5/UART_1.c ****         }
1291:.\Generated_Source\PSoC5/UART_1.c ****         else
1292:.\Generated_Source\PSoC5/UART_1.c ****         {
1293:.\Generated_Source\PSoC5/UART_1.c ****             size = (UART_1_TX_BUFFER_SIZE - UART_1_txBufferRead) +
1294:.\Generated_Source\PSoC5/UART_1.c ****                     UART_1_txBufferWrite;
1295:.\Generated_Source\PSoC5/UART_1.c ****         }
1296:.\Generated_Source\PSoC5/UART_1.c **** 
1297:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableTxInt();
1298:.\Generated_Source\PSoC5/UART_1.c **** 
1299:.\Generated_Source\PSoC5/UART_1.c ****     #else
1300:.\Generated_Source\PSoC5/UART_1.c **** 
1301:.\Generated_Source\PSoC5/UART_1.c ****         size = UART_1_TXSTATUS_REG;
 1192              		.loc 1 1301 0
 1193 0006 0E4B     		ldr	r3, .L87
 1194 0008 1B78     		ldrb	r3, [r3]
 1195 000a FB71     		strb	r3, [r7, #7]
1302:.\Generated_Source\PSoC5/UART_1.c **** 
1303:.\Generated_Source\PSoC5/UART_1.c ****         /* Is the fifo is full. */
1304:.\Generated_Source\PSoC5/UART_1.c ****         if((size & UART_1_TX_STS_FIFO_FULL) != 0u)
 1196              		.loc 1 1304 0
 1197 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1198 000e 03F00403 		and	r3, r3, #4
 1199 0012 002B     		cmp	r3, #0
 1200 0014 02D0     		beq	.L83
1305:.\Generated_Source\PSoC5/UART_1.c ****         {
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 45


1306:.\Generated_Source\PSoC5/UART_1.c ****             size = UART_1_FIFO_LENGTH;
 1201              		.loc 1 1306 0
 1202 0016 0423     		movs	r3, #4
 1203 0018 FB71     		strb	r3, [r7, #7]
 1204 001a 09E0     		b	.L84
 1205              	.L83:
1307:.\Generated_Source\PSoC5/UART_1.c ****         }
1308:.\Generated_Source\PSoC5/UART_1.c ****         else if((size & UART_1_TX_STS_FIFO_EMPTY) != 0u)
 1206              		.loc 1 1308 0
 1207 001c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1208 001e 03F00203 		and	r3, r3, #2
 1209 0022 002B     		cmp	r3, #0
 1210 0024 02D0     		beq	.L85
1309:.\Generated_Source\PSoC5/UART_1.c ****         {
1310:.\Generated_Source\PSoC5/UART_1.c ****             size = 0u;
 1211              		.loc 1 1310 0
 1212 0026 0023     		movs	r3, #0
 1213 0028 FB71     		strb	r3, [r7, #7]
 1214 002a 01E0     		b	.L84
 1215              	.L85:
1311:.\Generated_Source\PSoC5/UART_1.c ****         }
1312:.\Generated_Source\PSoC5/UART_1.c ****         else
1313:.\Generated_Source\PSoC5/UART_1.c ****         {
1314:.\Generated_Source\PSoC5/UART_1.c ****             /* We only know there is data in the fifo. */
1315:.\Generated_Source\PSoC5/UART_1.c ****             size = 1u;
 1216              		.loc 1 1315 0
 1217 002c 0123     		movs	r3, #1
 1218 002e FB71     		strb	r3, [r7, #7]
 1219              	.L84:
1316:.\Generated_Source\PSoC5/UART_1.c ****         }
1317:.\Generated_Source\PSoC5/UART_1.c **** 
1318:.\Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_TX_INTERRUPT_ENABLED) */
1319:.\Generated_Source\PSoC5/UART_1.c **** 
1320:.\Generated_Source\PSoC5/UART_1.c ****     return(size);
 1220              		.loc 1 1320 0
 1221 0030 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
1321:.\Generated_Source\PSoC5/UART_1.c ****     }
 1222              		.loc 1 1321 0
 1223 0032 1846     		mov	r0, r3
 1224 0034 0C37     		adds	r7, r7, #12
 1225              		.cfi_def_cfa_offset 4
 1226 0036 BD46     		mov	sp, r7
 1227              		.cfi_def_cfa_register 13
 1228              		@ sp needed
 1229 0038 5DF8047B 		ldr	r7, [sp], #4
 1230              		.cfi_restore 7
 1231              		.cfi_def_cfa_offset 0
 1232 003c 7047     		bx	lr
 1233              	.L88:
 1234 003e 00BF     		.align	2
 1235              	.L87:
 1236 0040 69640040 		.word	1073767529
 1237              		.cfi_endproc
 1238              	.LFE23:
 1239              		.size	UART_1_GetTxBufferSize, .-UART_1_GetTxBufferSize
 1240              		.section	.text.UART_1_ClearTxBuffer,"ax",%progbits
 1241              		.align	2
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 46


 1242              		.global	UART_1_ClearTxBuffer
 1243              		.thumb
 1244              		.thumb_func
 1245              		.type	UART_1_ClearTxBuffer, %function
 1246              	UART_1_ClearTxBuffer:
 1247              	.LFB24:
1322:.\Generated_Source\PSoC5/UART_1.c **** 
1323:.\Generated_Source\PSoC5/UART_1.c **** 
1324:.\Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1325:.\Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_ClearTxBuffer
1326:.\Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1327:.\Generated_Source\PSoC5/UART_1.c ****     *
1328:.\Generated_Source\PSoC5/UART_1.c ****     * Summary:
1329:.\Generated_Source\PSoC5/UART_1.c ****     *  Clears all data from the TX buffer and hardware TX FIFO.
1330:.\Generated_Source\PSoC5/UART_1.c ****     *
1331:.\Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1332:.\Generated_Source\PSoC5/UART_1.c ****     *  None.
1333:.\Generated_Source\PSoC5/UART_1.c ****     *
1334:.\Generated_Source\PSoC5/UART_1.c ****     * Return:
1335:.\Generated_Source\PSoC5/UART_1.c ****     *  None.
1336:.\Generated_Source\PSoC5/UART_1.c ****     *
1337:.\Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1338:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferWrite - cleared to zero.
1339:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_txBufferRead - cleared to zero.
1340:.\Generated_Source\PSoC5/UART_1.c ****     *
1341:.\Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1342:.\Generated_Source\PSoC5/UART_1.c ****     *  No.
1343:.\Generated_Source\PSoC5/UART_1.c ****     *
1344:.\Generated_Source\PSoC5/UART_1.c ****     * Theory:
1345:.\Generated_Source\PSoC5/UART_1.c ****     *  Setting the pointers to zero makes the system believe there is no data to
1346:.\Generated_Source\PSoC5/UART_1.c ****     *  read and writing will resume at address 0 overwriting any data that may have
1347:.\Generated_Source\PSoC5/UART_1.c ****     *  remained in the RAM.
1348:.\Generated_Source\PSoC5/UART_1.c ****     *
1349:.\Generated_Source\PSoC5/UART_1.c ****     * Side Effects:
1350:.\Generated_Source\PSoC5/UART_1.c ****     *  Data waiting in the transmit buffer is not sent; a byte that is currently
1351:.\Generated_Source\PSoC5/UART_1.c ****     *  transmitting finishes transmitting.
1352:.\Generated_Source\PSoC5/UART_1.c ****     *
1353:.\Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1354:.\Generated_Source\PSoC5/UART_1.c ****     void UART_1_ClearTxBuffer(void) 
1355:.\Generated_Source\PSoC5/UART_1.c ****     {
 1248              		.loc 1 1355 0
 1249              		.cfi_startproc
 1250              		@ args = 0, pretend = 0, frame = 8
 1251              		@ frame_needed = 1, uses_anonymous_args = 0
 1252 0000 80B5     		push	{r7, lr}
 1253              		.cfi_def_cfa_offset 8
 1254              		.cfi_offset 7, -8
 1255              		.cfi_offset 14, -4
 1256 0002 82B0     		sub	sp, sp, #8
 1257              		.cfi_def_cfa_offset 16
 1258 0004 00AF     		add	r7, sp, #0
 1259              		.cfi_def_cfa_register 7
1356:.\Generated_Source\PSoC5/UART_1.c ****         uint8 enableInterrupts;
1357:.\Generated_Source\PSoC5/UART_1.c **** 
1358:.\Generated_Source\PSoC5/UART_1.c ****         enableInterrupts = CyEnterCriticalSection();
 1260              		.loc 1 1358 0
 1261 0006 FFF7FEFF 		bl	CyEnterCriticalSection
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 47


 1262 000a 0346     		mov	r3, r0
 1263 000c FB71     		strb	r3, [r7, #7]
1359:.\Generated_Source\PSoC5/UART_1.c ****         /* Clear the HW FIFO */
1360:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_TXDATA_AUX_CTL_REG |= (uint8)  UART_1_TX_FIFO_CLR;
 1264              		.loc 1 1360 0
 1265 000e 0B4A     		ldr	r2, .L90
 1266 0010 0A4B     		ldr	r3, .L90
 1267 0012 1B78     		ldrb	r3, [r3]
 1268 0014 DBB2     		uxtb	r3, r3
 1269 0016 43F00103 		orr	r3, r3, #1
 1270 001a DBB2     		uxtb	r3, r3
 1271 001c 1370     		strb	r3, [r2]
1361:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_TXDATA_AUX_CTL_REG &= (uint8) ~UART_1_TX_FIFO_CLR;
 1272              		.loc 1 1361 0
 1273 001e 074A     		ldr	r2, .L90
 1274 0020 064B     		ldr	r3, .L90
 1275 0022 1B78     		ldrb	r3, [r3]
 1276 0024 DBB2     		uxtb	r3, r3
 1277 0026 23F00103 		bic	r3, r3, #1
 1278 002a DBB2     		uxtb	r3, r3
 1279 002c 1370     		strb	r3, [r2]
1362:.\Generated_Source\PSoC5/UART_1.c ****         CyExitCriticalSection(enableInterrupts);
 1280              		.loc 1 1362 0
 1281 002e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1282 0030 1846     		mov	r0, r3
 1283 0032 FFF7FEFF 		bl	CyExitCriticalSection
1363:.\Generated_Source\PSoC5/UART_1.c **** 
1364:.\Generated_Source\PSoC5/UART_1.c ****     #if (UART_1_TX_INTERRUPT_ENABLED)
1365:.\Generated_Source\PSoC5/UART_1.c **** 
1366:.\Generated_Source\PSoC5/UART_1.c ****         /* Protect variables that could change on interrupt. */
1367:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_DisableTxInt();
1368:.\Generated_Source\PSoC5/UART_1.c **** 
1369:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_txBufferRead = 0u;
1370:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_txBufferWrite = 0u;
1371:.\Generated_Source\PSoC5/UART_1.c **** 
1372:.\Generated_Source\PSoC5/UART_1.c ****         /* Enable Tx interrupt. */
1373:.\Generated_Source\PSoC5/UART_1.c ****         UART_1_EnableTxInt();
1374:.\Generated_Source\PSoC5/UART_1.c **** 
1375:.\Generated_Source\PSoC5/UART_1.c ****     #endif /* (UART_1_TX_INTERRUPT_ENABLED) */
1376:.\Generated_Source\PSoC5/UART_1.c ****     }
 1284              		.loc 1 1376 0
 1285 0036 0837     		adds	r7, r7, #8
 1286              		.cfi_def_cfa_offset 8
 1287 0038 BD46     		mov	sp, r7
 1288              		.cfi_def_cfa_register 13
 1289              		@ sp needed
 1290 003a 80BD     		pop	{r7, pc}
 1291              	.L91:
 1292              		.align	2
 1293              	.L90:
 1294 003c 9A640040 		.word	1073767578
 1295              		.cfi_endproc
 1296              	.LFE24:
 1297              		.size	UART_1_ClearTxBuffer, .-UART_1_ClearTxBuffer
 1298              		.section	.text.UART_1_SendBreak,"ax",%progbits
 1299              		.align	2
 1300              		.global	UART_1_SendBreak
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 48


 1301              		.thumb
 1302              		.thumb_func
 1303              		.type	UART_1_SendBreak, %function
 1304              	UART_1_SendBreak:
 1305              	.LFB25:
1377:.\Generated_Source\PSoC5/UART_1.c **** 
1378:.\Generated_Source\PSoC5/UART_1.c **** 
1379:.\Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1380:.\Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SendBreak
1381:.\Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1382:.\Generated_Source\PSoC5/UART_1.c ****     *
1383:.\Generated_Source\PSoC5/UART_1.c ****     * Summary:
1384:.\Generated_Source\PSoC5/UART_1.c ****     *  Transmits a break signal on the bus.
1385:.\Generated_Source\PSoC5/UART_1.c ****     *
1386:.\Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1387:.\Generated_Source\PSoC5/UART_1.c ****     *  uint8 retMode:  Send Break return mode. See the following table for options.
1388:.\Generated_Source\PSoC5/UART_1.c ****     *   UART_1_SEND_BREAK - Initialize registers for break, send the Break
1389:.\Generated_Source\PSoC5/UART_1.c ****     *       signal and return immediately.
1390:.\Generated_Source\PSoC5/UART_1.c ****     *   UART_1_WAIT_FOR_COMPLETE_REINIT - Wait until break transmission is
1391:.\Generated_Source\PSoC5/UART_1.c ****     *       complete, reinitialize registers to normal transmission mode then return
1392:.\Generated_Source\PSoC5/UART_1.c ****     *   UART_1_REINIT - Reinitialize registers to normal transmission mode
1393:.\Generated_Source\PSoC5/UART_1.c ****     *       then return.
1394:.\Generated_Source\PSoC5/UART_1.c ****     *   UART_1_SEND_WAIT_REINIT - Performs both options: 
1395:.\Generated_Source\PSoC5/UART_1.c ****     *      UART_1_SEND_BREAK and UART_1_WAIT_FOR_COMPLETE_REINIT.
1396:.\Generated_Source\PSoC5/UART_1.c ****     *      This option is recommended for most cases.
1397:.\Generated_Source\PSoC5/UART_1.c ****     *
1398:.\Generated_Source\PSoC5/UART_1.c ****     * Return:
1399:.\Generated_Source\PSoC5/UART_1.c ****     *  None.
1400:.\Generated_Source\PSoC5/UART_1.c ****     *
1401:.\Generated_Source\PSoC5/UART_1.c ****     * Global Variables:
1402:.\Generated_Source\PSoC5/UART_1.c ****     *  UART_1_initVar - checked to identify that the component has been
1403:.\Generated_Source\PSoC5/UART_1.c ****     *     initialized.
1404:.\Generated_Source\PSoC5/UART_1.c ****     *  txPeriod - static variable, used for keeping TX period configuration.
1405:.\Generated_Source\PSoC5/UART_1.c ****     *
1406:.\Generated_Source\PSoC5/UART_1.c ****     * Reentrant:
1407:.\Generated_Source\PSoC5/UART_1.c ****     *  No.
1408:.\Generated_Source\PSoC5/UART_1.c ****     *
1409:.\Generated_Source\PSoC5/UART_1.c ****     * Theory:
1410:.\Generated_Source\PSoC5/UART_1.c ****     *  SendBreak function initializes registers to send 13-bit break signal. It is
1411:.\Generated_Source\PSoC5/UART_1.c ****     *  important to return the registers configuration to normal for continue 8-bit
1412:.\Generated_Source\PSoC5/UART_1.c ****     *  operation.
1413:.\Generated_Source\PSoC5/UART_1.c ****     *  There are 3 variants for this API usage:
1414:.\Generated_Source\PSoC5/UART_1.c ****     *  1) SendBreak(3) - function will send the Break signal and take care on the
1415:.\Generated_Source\PSoC5/UART_1.c ****     *     configuration returning. Function will block CPU until transmission
1416:.\Generated_Source\PSoC5/UART_1.c ****     *     complete.
1417:.\Generated_Source\PSoC5/UART_1.c ****     *  2) User may want to use blocking time if UART configured to the low speed
1418:.\Generated_Source\PSoC5/UART_1.c ****     *     operation
1419:.\Generated_Source\PSoC5/UART_1.c ****     *     Example for this case:
1420:.\Generated_Source\PSoC5/UART_1.c ****     *     SendBreak(0);     - initialize Break signal transmission
1421:.\Generated_Source\PSoC5/UART_1.c ****     *         Add your code here to use CPU time
1422:.\Generated_Source\PSoC5/UART_1.c ****     *     SendBreak(1);     - complete Break operation
1423:.\Generated_Source\PSoC5/UART_1.c ****     *  3) Same to 2) but user may want to initialize and use the interrupt to
1424:.\Generated_Source\PSoC5/UART_1.c ****     *     complete break operation.
1425:.\Generated_Source\PSoC5/UART_1.c ****     *     Example for this case:
1426:.\Generated_Source\PSoC5/UART_1.c ****     *     Initialize TX interrupt with "TX - On TX Complete" parameter
1427:.\Generated_Source\PSoC5/UART_1.c ****     *     SendBreak(0);     - initialize Break signal transmission
1428:.\Generated_Source\PSoC5/UART_1.c ****     *         Add your code here to use CPU time
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 49


1429:.\Generated_Source\PSoC5/UART_1.c ****     *     When interrupt appear with UART_1_TX_STS_COMPLETE status:
1430:.\Generated_Source\PSoC5/UART_1.c ****     *     SendBreak(2);     - complete Break operation
1431:.\Generated_Source\PSoC5/UART_1.c ****     *
1432:.\Generated_Source\PSoC5/UART_1.c ****     * Side Effects:
1433:.\Generated_Source\PSoC5/UART_1.c ****     *  The UART_1_SendBreak() function initializes registers to send a
1434:.\Generated_Source\PSoC5/UART_1.c ****     *  break signal.
1435:.\Generated_Source\PSoC5/UART_1.c ****     *  Break signal length depends on the break signal bits configuration.
1436:.\Generated_Source\PSoC5/UART_1.c ****     *  The register configuration should be reinitialized before normal 8-bit
1437:.\Generated_Source\PSoC5/UART_1.c ****     *  communication can continue.
1438:.\Generated_Source\PSoC5/UART_1.c ****     *
1439:.\Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1440:.\Generated_Source\PSoC5/UART_1.c ****     void UART_1_SendBreak(uint8 retMode) 
1441:.\Generated_Source\PSoC5/UART_1.c ****     {
 1306              		.loc 1 1441 0
 1307              		.cfi_startproc
 1308              		@ args = 0, pretend = 0, frame = 16
 1309              		@ frame_needed = 1, uses_anonymous_args = 0
 1310              		@ link register save eliminated.
 1311 0000 80B4     		push	{r7}
 1312              		.cfi_def_cfa_offset 4
 1313              		.cfi_offset 7, -4
 1314 0002 85B0     		sub	sp, sp, #20
 1315              		.cfi_def_cfa_offset 24
 1316 0004 00AF     		add	r7, sp, #0
 1317              		.cfi_def_cfa_register 7
 1318 0006 0346     		mov	r3, r0
 1319 0008 FB71     		strb	r3, [r7, #7]
1442:.\Generated_Source\PSoC5/UART_1.c **** 
1443:.\Generated_Source\PSoC5/UART_1.c ****         /* If not Initialized then skip this function*/
1444:.\Generated_Source\PSoC5/UART_1.c ****         if(UART_1_initVar != 0u)
 1320              		.loc 1 1444 0
 1321 000a 1F4B     		ldr	r3, .L100
 1322 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1323 000e 002B     		cmp	r3, #0
 1324 0010 35D0     		beq	.L92
 1325              	.LBB2:
1445:.\Generated_Source\PSoC5/UART_1.c ****         {
1446:.\Generated_Source\PSoC5/UART_1.c ****             /* Set the Counter to 13-bits and transmit a 00 byte */
1447:.\Generated_Source\PSoC5/UART_1.c ****             /* When that is done then reset the counter value back */
1448:.\Generated_Source\PSoC5/UART_1.c ****             uint8 tmpStat;
1449:.\Generated_Source\PSoC5/UART_1.c **** 
1450:.\Generated_Source\PSoC5/UART_1.c ****         #if(UART_1_HD_ENABLED) /* Half Duplex mode*/
1451:.\Generated_Source\PSoC5/UART_1.c **** 
1452:.\Generated_Source\PSoC5/UART_1.c ****             if( (retMode == UART_1_SEND_BREAK) ||
1453:.\Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT ) )
1454:.\Generated_Source\PSoC5/UART_1.c ****             {
1455:.\Generated_Source\PSoC5/UART_1.c ****                 /* CTRL_HD_SEND_BREAK - sends break bits in HD mode */
1456:.\Generated_Source\PSoC5/UART_1.c ****                 UART_1_WriteControlRegister(UART_1_ReadControlRegister() |
1457:.\Generated_Source\PSoC5/UART_1.c ****                                                       UART_1_CTRL_HD_SEND_BREAK);
1458:.\Generated_Source\PSoC5/UART_1.c ****                 /* Send zeros */
1459:.\Generated_Source\PSoC5/UART_1.c ****                 UART_1_TXDATA_REG = 0u;
1460:.\Generated_Source\PSoC5/UART_1.c **** 
1461:.\Generated_Source\PSoC5/UART_1.c ****                 do /* Wait until transmit starts */
1462:.\Generated_Source\PSoC5/UART_1.c ****                 {
1463:.\Generated_Source\PSoC5/UART_1.c ****                     tmpStat = UART_1_TXSTATUS_REG;
1464:.\Generated_Source\PSoC5/UART_1.c ****                 }
1465:.\Generated_Source\PSoC5/UART_1.c ****                 while((tmpStat & UART_1_TX_STS_FIFO_EMPTY) != 0u);
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 50


1466:.\Generated_Source\PSoC5/UART_1.c ****             }
1467:.\Generated_Source\PSoC5/UART_1.c **** 
1468:.\Generated_Source\PSoC5/UART_1.c ****             if( (retMode == UART_1_WAIT_FOR_COMPLETE_REINIT) ||
1469:.\Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT) )
1470:.\Generated_Source\PSoC5/UART_1.c ****             {
1471:.\Generated_Source\PSoC5/UART_1.c ****                 do /* Wait until transmit complete */
1472:.\Generated_Source\PSoC5/UART_1.c ****                 {
1473:.\Generated_Source\PSoC5/UART_1.c ****                     tmpStat = UART_1_TXSTATUS_REG;
1474:.\Generated_Source\PSoC5/UART_1.c ****                 }
1475:.\Generated_Source\PSoC5/UART_1.c ****                 while(((uint8)~tmpStat & UART_1_TX_STS_COMPLETE) != 0u);
1476:.\Generated_Source\PSoC5/UART_1.c ****             }
1477:.\Generated_Source\PSoC5/UART_1.c **** 
1478:.\Generated_Source\PSoC5/UART_1.c ****             if( (retMode == UART_1_WAIT_FOR_COMPLETE_REINIT) ||
1479:.\Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_REINIT) ||
1480:.\Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT) )
1481:.\Generated_Source\PSoC5/UART_1.c ****             {
1482:.\Generated_Source\PSoC5/UART_1.c ****                 UART_1_WriteControlRegister(UART_1_ReadControlRegister() &
1483:.\Generated_Source\PSoC5/UART_1.c ****                                               (uint8)~UART_1_CTRL_HD_SEND_BREAK);
1484:.\Generated_Source\PSoC5/UART_1.c ****             }
1485:.\Generated_Source\PSoC5/UART_1.c **** 
1486:.\Generated_Source\PSoC5/UART_1.c ****         #else /* UART_1_HD_ENABLED Full Duplex mode */
1487:.\Generated_Source\PSoC5/UART_1.c **** 
1488:.\Generated_Source\PSoC5/UART_1.c ****             static uint8 txPeriod;
1489:.\Generated_Source\PSoC5/UART_1.c **** 
1490:.\Generated_Source\PSoC5/UART_1.c ****             if( (retMode == UART_1_SEND_BREAK) ||
 1326              		.loc 1 1490 0
 1327 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1328 0014 002B     		cmp	r3, #0
 1329 0016 02D0     		beq	.L94
 1330              		.loc 1 1490 0 is_stmt 0 discriminator 1
 1331 0018 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1332 001a 032B     		cmp	r3, #3
 1333 001c 12D1     		bne	.L95
 1334              	.L94:
1491:.\Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT) )
1492:.\Generated_Source\PSoC5/UART_1.c ****             {
1493:.\Generated_Source\PSoC5/UART_1.c ****                 /* CTRL_HD_SEND_BREAK - skip to send parity bit at Break signal in Full Duplex mode
1494:.\Generated_Source\PSoC5/UART_1.c ****                 #if( (UART_1_PARITY_TYPE != UART_1__B_UART__NONE_REVB) || \
1495:.\Generated_Source\PSoC5/UART_1.c ****                                     (UART_1_PARITY_TYPE_SW != 0u) )
1496:.\Generated_Source\PSoC5/UART_1.c ****                     UART_1_WriteControlRegister(UART_1_ReadControlRegister() |
1497:.\Generated_Source\PSoC5/UART_1.c ****                                                           UART_1_CTRL_HD_SEND_BREAK);
1498:.\Generated_Source\PSoC5/UART_1.c ****                 #endif /* End UART_1_PARITY_TYPE != UART_1__B_UART__NONE_REVB  */
1499:.\Generated_Source\PSoC5/UART_1.c **** 
1500:.\Generated_Source\PSoC5/UART_1.c ****                 #if(UART_1_TXCLKGEN_DP)
1501:.\Generated_Source\PSoC5/UART_1.c ****                     txPeriod = UART_1_TXBITCLKTX_COMPLETE_REG;
 1335              		.loc 1 1501 0 is_stmt 1
 1336 001e 1B4B     		ldr	r3, .L100+4
 1337 0020 1B78     		ldrb	r3, [r3]
 1338 0022 DAB2     		uxtb	r2, r3
 1339 0024 1A4B     		ldr	r3, .L100+8
 1340 0026 1A70     		strb	r2, [r3]
1502:.\Generated_Source\PSoC5/UART_1.c ****                     UART_1_TXBITCLKTX_COMPLETE_REG = UART_1_TXBITCTR_BREAKBITS;
 1341              		.loc 1 1502 0
 1342 0028 184B     		ldr	r3, .L100+4
 1343 002a 6722     		movs	r2, #103
 1344 002c 1A70     		strb	r2, [r3]
1503:.\Generated_Source\PSoC5/UART_1.c ****                 #else
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 51


1504:.\Generated_Source\PSoC5/UART_1.c ****                     txPeriod = UART_1_TXBITCTR_PERIOD_REG;
1505:.\Generated_Source\PSoC5/UART_1.c ****                     UART_1_TXBITCTR_PERIOD_REG = UART_1_TXBITCTR_BREAKBITS8X;
1506:.\Generated_Source\PSoC5/UART_1.c ****                 #endif /* End UART_1_TXCLKGEN_DP */
1507:.\Generated_Source\PSoC5/UART_1.c **** 
1508:.\Generated_Source\PSoC5/UART_1.c ****                 /* Send zeros */
1509:.\Generated_Source\PSoC5/UART_1.c ****                 UART_1_TXDATA_REG = 0u;
 1345              		.loc 1 1509 0
 1346 002e 194B     		ldr	r3, .L100+12
 1347 0030 0022     		movs	r2, #0
 1348 0032 1A70     		strb	r2, [r3]
 1349              	.L96:
1510:.\Generated_Source\PSoC5/UART_1.c **** 
1511:.\Generated_Source\PSoC5/UART_1.c ****                 do /* Wait until transmit starts */
1512:.\Generated_Source\PSoC5/UART_1.c ****                 {
1513:.\Generated_Source\PSoC5/UART_1.c ****                     tmpStat = UART_1_TXSTATUS_REG;
 1350              		.loc 1 1513 0 discriminator 1
 1351 0034 184B     		ldr	r3, .L100+16
 1352 0036 1B78     		ldrb	r3, [r3]
 1353 0038 FB73     		strb	r3, [r7, #15]
1514:.\Generated_Source\PSoC5/UART_1.c ****                 }
1515:.\Generated_Source\PSoC5/UART_1.c ****                 while((tmpStat & UART_1_TX_STS_FIFO_EMPTY) != 0u);
 1354              		.loc 1 1515 0 discriminator 1
 1355 003a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1356 003c 03F00203 		and	r3, r3, #2
 1357 0040 002B     		cmp	r3, #0
 1358 0042 F7D1     		bne	.L96
 1359              	.L95:
1516:.\Generated_Source\PSoC5/UART_1.c ****             }
1517:.\Generated_Source\PSoC5/UART_1.c **** 
1518:.\Generated_Source\PSoC5/UART_1.c ****             if( (retMode == UART_1_WAIT_FOR_COMPLETE_REINIT) ||
 1360              		.loc 1 1518 0
 1361 0044 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1362 0046 012B     		cmp	r3, #1
 1363 0048 02D0     		beq	.L97
 1364              		.loc 1 1518 0 is_stmt 0 discriminator 1
 1365 004a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1366 004c 032B     		cmp	r3, #3
 1367 004e 09D1     		bne	.L98
 1368              	.L97:
1519:.\Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT) )
1520:.\Generated_Source\PSoC5/UART_1.c ****             {
1521:.\Generated_Source\PSoC5/UART_1.c ****                 do /* Wait until transmit complete */
1522:.\Generated_Source\PSoC5/UART_1.c ****                 {
1523:.\Generated_Source\PSoC5/UART_1.c ****                     tmpStat = UART_1_TXSTATUS_REG;
 1369              		.loc 1 1523 0 is_stmt 1 discriminator 1
 1370 0050 114B     		ldr	r3, .L100+16
 1371 0052 1B78     		ldrb	r3, [r3]
 1372 0054 FB73     		strb	r3, [r7, #15]
1524:.\Generated_Source\PSoC5/UART_1.c ****                 }
1525:.\Generated_Source\PSoC5/UART_1.c ****                 while(((uint8)~tmpStat & UART_1_TX_STS_COMPLETE) != 0u);
 1373              		.loc 1 1525 0 discriminator 1
 1374 0056 FB7B     		ldrb	r3, [r7, #15]
 1375 0058 DB43     		mvns	r3, r3
 1376 005a DBB2     		uxtb	r3, r3
 1377 005c 03F00103 		and	r3, r3, #1
 1378 0060 002B     		cmp	r3, #0
 1379 0062 F5D1     		bne	.L97
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 52


 1380              	.L98:
1526:.\Generated_Source\PSoC5/UART_1.c ****             }
1527:.\Generated_Source\PSoC5/UART_1.c **** 
1528:.\Generated_Source\PSoC5/UART_1.c ****             if( (retMode == UART_1_WAIT_FOR_COMPLETE_REINIT) ||
 1381              		.loc 1 1528 0
 1382 0064 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1383 0066 012B     		cmp	r3, #1
 1384 0068 05D0     		beq	.L99
 1385              		.loc 1 1528 0 is_stmt 0 discriminator 1
 1386 006a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1387 006c 022B     		cmp	r3, #2
 1388 006e 02D0     		beq	.L99
1529:.\Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_REINIT) ||
 1389              		.loc 1 1529 0 is_stmt 1
 1390 0070 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1391 0072 032B     		cmp	r3, #3
 1392 0074 03D1     		bne	.L92
 1393              	.L99:
1530:.\Generated_Source\PSoC5/UART_1.c ****                 (retMode == UART_1_SEND_WAIT_REINIT) )
1531:.\Generated_Source\PSoC5/UART_1.c ****             {
1532:.\Generated_Source\PSoC5/UART_1.c **** 
1533:.\Generated_Source\PSoC5/UART_1.c ****             #if(UART_1_TXCLKGEN_DP)
1534:.\Generated_Source\PSoC5/UART_1.c ****                 UART_1_TXBITCLKTX_COMPLETE_REG = txPeriod;
 1394              		.loc 1 1534 0
 1395 0076 054B     		ldr	r3, .L100+4
 1396 0078 054A     		ldr	r2, .L100+8
 1397 007a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1398 007c 1A70     		strb	r2, [r3]
 1399              	.L92:
 1400              	.LBE2:
1535:.\Generated_Source\PSoC5/UART_1.c ****             #else
1536:.\Generated_Source\PSoC5/UART_1.c ****                 UART_1_TXBITCTR_PERIOD_REG = txPeriod;
1537:.\Generated_Source\PSoC5/UART_1.c ****             #endif /* End UART_1_TXCLKGEN_DP */
1538:.\Generated_Source\PSoC5/UART_1.c **** 
1539:.\Generated_Source\PSoC5/UART_1.c ****             #if( (UART_1_PARITY_TYPE != UART_1__B_UART__NONE_REVB) || \
1540:.\Generated_Source\PSoC5/UART_1.c ****                  (UART_1_PARITY_TYPE_SW != 0u) )
1541:.\Generated_Source\PSoC5/UART_1.c ****                 UART_1_WriteControlRegister(UART_1_ReadControlRegister() &
1542:.\Generated_Source\PSoC5/UART_1.c ****                                                       (uint8) ~UART_1_CTRL_HD_SEND_BREAK);
1543:.\Generated_Source\PSoC5/UART_1.c ****             #endif /* End UART_1_PARITY_TYPE != NONE */
1544:.\Generated_Source\PSoC5/UART_1.c ****             }
1545:.\Generated_Source\PSoC5/UART_1.c ****         #endif    /* End UART_1_HD_ENABLED */
1546:.\Generated_Source\PSoC5/UART_1.c ****         }
1547:.\Generated_Source\PSoC5/UART_1.c ****     }
 1401              		.loc 1 1547 0
 1402 007e 1437     		adds	r7, r7, #20
 1403              		.cfi_def_cfa_offset 4
 1404 0080 BD46     		mov	sp, r7
 1405              		.cfi_def_cfa_register 13
 1406              		@ sp needed
 1407 0082 5DF8047B 		ldr	r7, [sp], #4
 1408              		.cfi_restore 7
 1409              		.cfi_def_cfa_offset 0
 1410 0086 7047     		bx	lr
 1411              	.L101:
 1412              		.align	2
 1413              	.L100:
 1414 0088 00000000 		.word	UART_1_initVar
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 53


 1415 008c 39650040 		.word	1073767737
 1416 0090 01000000 		.word	txPeriod.4945
 1417 0094 4A640040 		.word	1073767498
 1418 0098 69640040 		.word	1073767529
 1419              		.cfi_endproc
 1420              	.LFE25:
 1421              		.size	UART_1_SendBreak, .-UART_1_SendBreak
 1422              		.section	.text.UART_1_SetTxAddressMode,"ax",%progbits
 1423              		.align	2
 1424              		.global	UART_1_SetTxAddressMode
 1425              		.thumb
 1426              		.thumb_func
 1427              		.type	UART_1_SetTxAddressMode, %function
 1428              	UART_1_SetTxAddressMode:
 1429              	.LFB26:
1548:.\Generated_Source\PSoC5/UART_1.c **** 
1549:.\Generated_Source\PSoC5/UART_1.c **** 
1550:.\Generated_Source\PSoC5/UART_1.c ****     /*******************************************************************************
1551:.\Generated_Source\PSoC5/UART_1.c ****     * Function Name: UART_1_SetTxAddressMode
1552:.\Generated_Source\PSoC5/UART_1.c ****     ********************************************************************************
1553:.\Generated_Source\PSoC5/UART_1.c ****     *
1554:.\Generated_Source\PSoC5/UART_1.c ****     * Summary:
1555:.\Generated_Source\PSoC5/UART_1.c ****     *  Configures the transmitter to signal the next bytes is address or data.
1556:.\Generated_Source\PSoC5/UART_1.c ****     *
1557:.\Generated_Source\PSoC5/UART_1.c ****     * Parameters:
1558:.\Generated_Source\PSoC5/UART_1.c ****     *  addressMode: 
1559:.\Generated_Source\PSoC5/UART_1.c ****     *       UART_1_SET_SPACE - Configure the transmitter to send the next
1560:.\Generated_Source\PSoC5/UART_1.c ****     *                                    byte as a data.
1561:.\Generated_Source\PSoC5/UART_1.c ****     *       UART_1_SET_MARK  - Configure the transmitter to send the next
1562:.\Generated_Source\PSoC5/UART_1.c ****     *                                    byte as an address.
1563:.\Generated_Source\PSoC5/UART_1.c ****     *
1564:.\Generated_Source\PSoC5/UART_1.c ****     * Return:
1565:.\Generated_Source\PSoC5/UART_1.c ****     *  None.
1566:.\Generated_Source\PSoC5/UART_1.c ****     *
1567:.\Generated_Source\PSoC5/UART_1.c ****     * Side Effects:
1568:.\Generated_Source\PSoC5/UART_1.c ****     *  This function sets and clears UART_1_CTRL_MARK bit in the Control
1569:.\Generated_Source\PSoC5/UART_1.c ****     *  register.
1570:.\Generated_Source\PSoC5/UART_1.c ****     *
1571:.\Generated_Source\PSoC5/UART_1.c ****     *******************************************************************************/
1572:.\Generated_Source\PSoC5/UART_1.c ****     void UART_1_SetTxAddressMode(uint8 addressMode) 
1573:.\Generated_Source\PSoC5/UART_1.c ****     {
 1430              		.loc 1 1573 0
 1431              		.cfi_startproc
 1432              		@ args = 0, pretend = 0, frame = 8
 1433              		@ frame_needed = 1, uses_anonymous_args = 0
 1434              		@ link register save eliminated.
 1435 0000 80B4     		push	{r7}
 1436              		.cfi_def_cfa_offset 4
 1437              		.cfi_offset 7, -4
 1438 0002 83B0     		sub	sp, sp, #12
 1439              		.cfi_def_cfa_offset 16
 1440 0004 00AF     		add	r7, sp, #0
 1441              		.cfi_def_cfa_register 7
 1442 0006 0346     		mov	r3, r0
 1443 0008 FB71     		strb	r3, [r7, #7]
1574:.\Generated_Source\PSoC5/UART_1.c ****         /* Mark/Space sending enable */
1575:.\Generated_Source\PSoC5/UART_1.c ****         if(addressMode != 0u)
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 54


1576:.\Generated_Source\PSoC5/UART_1.c ****         {
1577:.\Generated_Source\PSoC5/UART_1.c ****         #if( UART_1_CONTROL_REG_REMOVED == 0u )
1578:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_WriteControlRegister(UART_1_ReadControlRegister() |
1579:.\Generated_Source\PSoC5/UART_1.c ****                                                   UART_1_CTRL_MARK);
1580:.\Generated_Source\PSoC5/UART_1.c ****         #endif /* End UART_1_CONTROL_REG_REMOVED == 0u */
1581:.\Generated_Source\PSoC5/UART_1.c ****         }
1582:.\Generated_Source\PSoC5/UART_1.c ****         else
1583:.\Generated_Source\PSoC5/UART_1.c ****         {
1584:.\Generated_Source\PSoC5/UART_1.c ****         #if( UART_1_CONTROL_REG_REMOVED == 0u )
1585:.\Generated_Source\PSoC5/UART_1.c ****             UART_1_WriteControlRegister(UART_1_ReadControlRegister() &
1586:.\Generated_Source\PSoC5/UART_1.c ****                                                   (uint8) ~UART_1_CTRL_MARK);
1587:.\Generated_Source\PSoC5/UART_1.c ****         #endif /* End UART_1_CONTROL_REG_REMOVED == 0u */
1588:.\Generated_Source\PSoC5/UART_1.c ****         }
1589:.\Generated_Source\PSoC5/UART_1.c ****     }
 1444              		.loc 1 1589 0
 1445 000a 0C37     		adds	r7, r7, #12
 1446              		.cfi_def_cfa_offset 4
 1447 000c BD46     		mov	sp, r7
 1448              		.cfi_def_cfa_register 13
 1449              		@ sp needed
 1450 000e 5DF8047B 		ldr	r7, [sp], #4
 1451              		.cfi_restore 7
 1452              		.cfi_def_cfa_offset 0
 1453 0012 7047     		bx	lr
 1454              		.cfi_endproc
 1455              	.LFE26:
 1456              		.size	UART_1_SetTxAddressMode, .-UART_1_SetTxAddressMode
 1457              		.bss
 1458              	txPeriod.4945:
 1459 0001 00       		.space	1
 1460              		.text
 1461              	.Letext0:
 1462              		.file 2 ".\\Generated_Source\\PSoC5\\cytypes.h"
 1463              		.section	.debug_info,"",%progbits
 1464              	.Ldebug_info0:
 1465 0000 FB040000 		.4byte	0x4fb
 1466 0004 0400     		.2byte	0x4
 1467 0006 00000000 		.4byte	.Ldebug_abbrev0
 1468 000a 04       		.byte	0x4
 1469 000b 01       		.uleb128 0x1
 1470 000c 8F020000 		.4byte	.LASF60
 1471 0010 01       		.byte	0x1
 1472 0011 EF000000 		.4byte	.LASF61
 1473 0015 BC010000 		.4byte	.LASF62
 1474 0019 00000000 		.4byte	.Ldebug_ranges0+0
 1475 001d 00000000 		.4byte	0
 1476 0021 00000000 		.4byte	.Ldebug_line0
 1477 0025 02       		.uleb128 0x2
 1478 0026 01       		.byte	0x1
 1479 0027 06       		.byte	0x6
 1480 0028 9C000000 		.4byte	.LASF0
 1481 002c 02       		.uleb128 0x2
 1482 002d 01       		.byte	0x1
 1483 002e 08       		.byte	0x8
 1484 002f 89030000 		.4byte	.LASF1
 1485 0033 02       		.uleb128 0x2
 1486 0034 02       		.byte	0x2
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 55


 1487 0035 05       		.byte	0x5
 1488 0036 97030000 		.4byte	.LASF2
 1489 003a 02       		.uleb128 0x2
 1490 003b 02       		.byte	0x2
 1491 003c 07       		.byte	0x7
 1492 003d 73010000 		.4byte	.LASF3
 1493 0041 02       		.uleb128 0x2
 1494 0042 04       		.byte	0x4
 1495 0043 05       		.byte	0x5
 1496 0044 C0000000 		.4byte	.LASF4
 1497 0048 02       		.uleb128 0x2
 1498 0049 04       		.byte	0x4
 1499 004a 07       		.byte	0x7
 1500 004b 5C010000 		.4byte	.LASF5
 1501 004f 02       		.uleb128 0x2
 1502 0050 08       		.byte	0x8
 1503 0051 05       		.byte	0x5
 1504 0052 8E000000 		.4byte	.LASF6
 1505 0056 02       		.uleb128 0x2
 1506 0057 08       		.byte	0x8
 1507 0058 07       		.byte	0x7
 1508 0059 60000000 		.4byte	.LASF7
 1509 005d 03       		.uleb128 0x3
 1510 005e 04       		.byte	0x4
 1511 005f 05       		.byte	0x5
 1512 0060 696E7400 		.ascii	"int\000"
 1513 0064 02       		.uleb128 0x2
 1514 0065 04       		.byte	0x4
 1515 0066 07       		.byte	0x7
 1516 0067 3B010000 		.4byte	.LASF8
 1517 006b 04       		.uleb128 0x4
 1518 006c D6000000 		.4byte	.LASF9
 1519 0070 02       		.byte	0x2
 1520 0071 5B       		.byte	0x5b
 1521 0072 2C000000 		.4byte	0x2c
 1522 0076 04       		.uleb128 0x4
 1523 0077 00000000 		.4byte	.LASF10
 1524 007b 02       		.byte	0x2
 1525 007c 5C       		.byte	0x5c
 1526 007d 3A000000 		.4byte	0x3a
 1527 0081 02       		.uleb128 0x2
 1528 0082 04       		.byte	0x4
 1529 0083 04       		.byte	0x4
 1530 0084 40030000 		.4byte	.LASF11
 1531 0088 02       		.uleb128 0x2
 1532 0089 08       		.byte	0x8
 1533 008a 04       		.byte	0x4
 1534 008b DC000000 		.4byte	.LASF12
 1535 008f 04       		.uleb128 0x4
 1536 0090 F9030000 		.4byte	.LASF13
 1537 0094 02       		.byte	0x2
 1538 0095 6C       		.byte	0x6c
 1539 0096 9A000000 		.4byte	0x9a
 1540 009a 02       		.uleb128 0x2
 1541 009b 01       		.byte	0x1
 1542 009c 08       		.byte	0x8
 1543 009d F4030000 		.4byte	.LASF14
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 56


 1544 00a1 04       		.uleb128 0x4
 1545 00a2 84030000 		.4byte	.LASF15
 1546 00a6 02       		.byte	0x2
 1547 00a7 F0       		.byte	0xf0
 1548 00a8 AC000000 		.4byte	0xac
 1549 00ac 05       		.uleb128 0x5
 1550 00ad 6B000000 		.4byte	0x6b
 1551 00b1 02       		.uleb128 0x2
 1552 00b2 04       		.byte	0x4
 1553 00b3 07       		.byte	0x7
 1554 00b4 54020000 		.4byte	.LASF16
 1555 00b8 06       		.uleb128 0x6
 1556 00b9 C9000000 		.4byte	.LASF17
 1557 00bd 01       		.byte	0x1
 1558 00be 4C       		.byte	0x4c
 1559 00bf 00000000 		.4byte	.LFB0
 1560 00c3 20000000 		.4byte	.LFE0-.LFB0
 1561 00c7 01       		.uleb128 0x1
 1562 00c8 9C       		.byte	0x9c
 1563 00c9 07       		.uleb128 0x7
 1564 00ca FF030000 		.4byte	.LASF18
 1565 00ce 01       		.byte	0x1
 1566 00cf 6A       		.byte	0x6a
 1567 00d0 00000000 		.4byte	.LFB1
 1568 00d4 40000000 		.4byte	.LFE1-.LFB1
 1569 00d8 01       		.uleb128 0x1
 1570 00d9 9C       		.byte	0x9c
 1571 00da 08       		.uleb128 0x8
 1572 00db 86010000 		.4byte	.LASF19
 1573 00df 01       		.byte	0x1
 1574 00e0 B7       		.byte	0xb7
 1575 00e1 00000000 		.4byte	.LFB2
 1576 00e5 5C000000 		.4byte	.LFE2-.LFB2
 1577 00e9 01       		.uleb128 0x1
 1578 00ea 9C       		.byte	0x9c
 1579 00eb FE000000 		.4byte	0xfe
 1580 00ef 09       		.uleb128 0x9
 1581 00f0 0B040000 		.4byte	.LASF21
 1582 00f4 01       		.byte	0x1
 1583 00f5 B9       		.byte	0xb9
 1584 00f6 6B000000 		.4byte	0x6b
 1585 00fa 02       		.uleb128 0x2
 1586 00fb 91       		.byte	0x91
 1587 00fc 77       		.sleb128 -9
 1588 00fd 00       		.byte	0
 1589 00fe 08       		.uleb128 0x8
 1590 00ff 1E020000 		.4byte	.LASF20
 1591 0103 01       		.byte	0x1
 1592 0104 F0       		.byte	0xf0
 1593 0105 00000000 		.4byte	.LFB3
 1594 0109 5C000000 		.4byte	.LFE3-.LFB3
 1595 010d 01       		.uleb128 0x1
 1596 010e 9C       		.byte	0x9c
 1597 010f 22010000 		.4byte	0x122
 1598 0113 09       		.uleb128 0x9
 1599 0114 0B040000 		.4byte	.LASF21
 1600 0118 01       		.byte	0x1
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 57


 1601 0119 F2       		.byte	0xf2
 1602 011a 6B000000 		.4byte	0x6b
 1603 011e 02       		.uleb128 0x2
 1604 011f 91       		.byte	0x91
 1605 0120 77       		.sleb128 -9
 1606 0121 00       		.byte	0
 1607 0122 0A       		.uleb128 0xa
 1608 0123 03020000 		.4byte	.LASF32
 1609 0127 01       		.byte	0x1
 1610 0128 2701     		.2byte	0x127
 1611 012a 6B000000 		.4byte	0x6b
 1612 012e 00000000 		.4byte	.LFB4
 1613 0132 10000000 		.4byte	.LFE4-.LFB4
 1614 0136 01       		.uleb128 0x1
 1615 0137 9C       		.byte	0x9c
 1616 0138 0B       		.uleb128 0xb
 1617 0139 A1030000 		.4byte	.LASF22
 1618 013d 01       		.byte	0x1
 1619 013e 3F01     		.2byte	0x13f
 1620 0140 00000000 		.4byte	.LFB5
 1621 0144 14000000 		.4byte	.LFE5-.LFB5
 1622 0148 01       		.uleb128 0x1
 1623 0149 9C       		.byte	0x9c
 1624 014a 5E010000 		.4byte	0x15e
 1625 014e 0C       		.uleb128 0xc
 1626 014f 11010000 		.4byte	.LASF24
 1627 0153 01       		.byte	0x1
 1628 0154 3F01     		.2byte	0x13f
 1629 0156 6B000000 		.4byte	0x6b
 1630 015a 02       		.uleb128 0x2
 1631 015b 91       		.byte	0x91
 1632 015c 77       		.sleb128 -9
 1633 015d 00       		.byte	0
 1634 015e 0B       		.uleb128 0xb
 1635 015f 19010000 		.4byte	.LASF23
 1636 0163 01       		.byte	0x1
 1637 0164 6701     		.2byte	0x167
 1638 0166 00000000 		.4byte	.LFB6
 1639 016a 20000000 		.4byte	.LFE6-.LFB6
 1640 016e 01       		.uleb128 0x1
 1641 016f 9C       		.byte	0x9c
 1642 0170 84010000 		.4byte	0x184
 1643 0174 0C       		.uleb128 0xc
 1644 0175 B5010000 		.4byte	.LASF25
 1645 0179 01       		.byte	0x1
 1646 017a 6701     		.2byte	0x167
 1647 017c 6B000000 		.4byte	0x6b
 1648 0180 02       		.uleb128 0x2
 1649 0181 91       		.byte	0x91
 1650 0182 77       		.sleb128 -9
 1651 0183 00       		.byte	0
 1652 0184 0D       		.uleb128 0xd
 1653 0185 4E000000 		.4byte	.LASF27
 1654 0189 01       		.byte	0x1
 1655 018a 8801     		.2byte	0x188
 1656 018c 6B000000 		.4byte	0x6b
 1657 0190 00000000 		.4byte	.LFB7
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 58


 1658 0194 20000000 		.4byte	.LFE7-.LFB7
 1659 0198 01       		.uleb128 0x1
 1660 0199 9C       		.byte	0x9c
 1661 019a AE010000 		.4byte	0x1ae
 1662 019e 0E       		.uleb128 0xe
 1663 019f ED030000 		.4byte	.LASF26
 1664 01a3 01       		.byte	0x1
 1665 01a4 8A01     		.2byte	0x18a
 1666 01a6 6B000000 		.4byte	0x6b
 1667 01aa 02       		.uleb128 0x2
 1668 01ab 91       		.byte	0x91
 1669 01ac 77       		.sleb128 -9
 1670 01ad 00       		.byte	0
 1671 01ae 0D       		.uleb128 0xd
 1672 01af 23040000 		.4byte	.LASF28
 1673 01b3 01       		.byte	0x1
 1674 01b4 E501     		.2byte	0x1e5
 1675 01b6 6B000000 		.4byte	0x6b
 1676 01ba 00000000 		.4byte	.LFB8
 1677 01be 24000000 		.4byte	.LFE8-.LFB8
 1678 01c2 01       		.uleb128 0x1
 1679 01c3 9C       		.byte	0x9c
 1680 01c4 D8010000 		.4byte	0x1d8
 1681 01c8 0E       		.uleb128 0xe
 1682 01c9 1C040000 		.4byte	.LASF29
 1683 01cd 01       		.byte	0x1
 1684 01ce E701     		.2byte	0x1e7
 1685 01d0 6B000000 		.4byte	0x6b
 1686 01d4 02       		.uleb128 0x2
 1687 01d5 91       		.byte	0x91
 1688 01d6 77       		.sleb128 -9
 1689 01d7 00       		.byte	0
 1690 01d8 0D       		.uleb128 0xd
 1691 01d9 37040000 		.4byte	.LASF30
 1692 01dd 01       		.byte	0x1
 1693 01de 1402     		.2byte	0x214
 1694 01e0 6B000000 		.4byte	0x6b
 1695 01e4 00000000 		.4byte	.LFB9
 1696 01e8 44000000 		.4byte	.LFE9-.LFB9
 1697 01ec 01       		.uleb128 0x1
 1698 01ed 9C       		.byte	0x9c
 1699 01ee 11020000 		.4byte	0x211
 1700 01f2 0E       		.uleb128 0xe
 1701 01f3 ED030000 		.4byte	.LASF26
 1702 01f7 01       		.byte	0x1
 1703 01f8 1602     		.2byte	0x216
 1704 01fa 6B000000 		.4byte	0x6b
 1705 01fe 02       		.uleb128 0x2
 1706 01ff 91       		.byte	0x91
 1707 0200 77       		.sleb128 -9
 1708 0201 0E       		.uleb128 0xe
 1709 0202 1D030000 		.4byte	.LASF31
 1710 0206 01       		.byte	0x1
 1711 0207 1702     		.2byte	0x217
 1712 0209 6B000000 		.4byte	0x6b
 1713 020d 02       		.uleb128 0x2
 1714 020e 91       		.byte	0x91
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 59


 1715 020f 76       		.sleb128 -10
 1716 0210 00       		.byte	0
 1717 0211 0F       		.uleb128 0xf
 1718 0212 2A020000 		.4byte	.LASF33
 1719 0216 01       		.byte	0x1
 1720 0217 7A02     		.2byte	0x27a
 1721 0219 76000000 		.4byte	0x76
 1722 021d 00000000 		.4byte	.LFB10
 1723 0221 22000000 		.4byte	.LFE10-.LFB10
 1724 0225 01       		.uleb128 0x1
 1725 0226 9C       		.byte	0x9c
 1726 0227 0D       		.uleb128 0xd
 1727 0228 D6030000 		.4byte	.LASF34
 1728 022c 01       		.byte	0x1
 1729 022d AB02     		.2byte	0x2ab
 1730 022f 6B000000 		.4byte	0x6b
 1731 0233 00000000 		.4byte	.LFB11
 1732 0237 30000000 		.4byte	.LFE11-.LFB11
 1733 023b 01       		.uleb128 0x1
 1734 023c 9C       		.byte	0x9c
 1735 023d 51020000 		.4byte	0x251
 1736 0241 0E       		.uleb128 0xe
 1737 0242 6E010000 		.4byte	.LASF35
 1738 0246 01       		.byte	0x1
 1739 0247 AE02     		.2byte	0x2ae
 1740 0249 6B000000 		.4byte	0x6b
 1741 024d 02       		.uleb128 0x2
 1742 024e 91       		.byte	0x91
 1743 024f 77       		.sleb128 -9
 1744 0250 00       		.byte	0
 1745 0251 10       		.uleb128 0x10
 1746 0252 57030000 		.4byte	.LASF36
 1747 0256 01       		.byte	0x1
 1748 0257 F502     		.2byte	0x2f5
 1749 0259 00000000 		.4byte	.LFB12
 1750 025d 40000000 		.4byte	.LFE12-.LFB12
 1751 0261 01       		.uleb128 0x1
 1752 0262 9C       		.byte	0x9c
 1753 0263 77020000 		.4byte	0x277
 1754 0267 0E       		.uleb128 0xe
 1755 0268 0B040000 		.4byte	.LASF21
 1756 026c 01       		.byte	0x1
 1757 026d F702     		.2byte	0x2f7
 1758 026f 6B000000 		.4byte	0x6b
 1759 0273 02       		.uleb128 0x2
 1760 0274 91       		.byte	0x91
 1761 0275 77       		.sleb128 -9
 1762 0276 00       		.byte	0
 1763 0277 0B       		.uleb128 0xb
 1764 0278 6C030000 		.4byte	.LASF37
 1765 027c 01       		.byte	0x1
 1766 027d 2D03     		.2byte	0x32d
 1767 027f 00000000 		.4byte	.LFB13
 1768 0283 14000000 		.4byte	.LFE13-.LFB13
 1769 0287 01       		.uleb128 0x1
 1770 0288 9C       		.byte	0x9c
 1771 0289 9D020000 		.4byte	0x29d
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 60


 1772 028d 0C       		.uleb128 0xc
 1773 028e E3000000 		.4byte	.LASF38
 1774 0292 01       		.byte	0x1
 1775 0293 2D03     		.2byte	0x32d
 1776 0295 6B000000 		.4byte	0x6b
 1777 0299 02       		.uleb128 0x2
 1778 029a 91       		.byte	0x91
 1779 029b 77       		.sleb128 -9
 1780 029c 00       		.byte	0
 1781 029d 0B       		.uleb128 0xb
 1782 029e 5D020000 		.4byte	.LASF39
 1783 02a2 01       		.byte	0x1
 1784 02a3 5903     		.2byte	0x359
 1785 02a5 00000000 		.4byte	.LFB14
 1786 02a9 20000000 		.4byte	.LFE14-.LFB14
 1787 02ad 01       		.uleb128 0x1
 1788 02ae 9C       		.byte	0x9c
 1789 02af C3020000 		.4byte	0x2c3
 1790 02b3 0C       		.uleb128 0xc
 1791 02b4 87020000 		.4byte	.LASF40
 1792 02b8 01       		.byte	0x1
 1793 02b9 5903     		.2byte	0x359
 1794 02bb 6B000000 		.4byte	0x6b
 1795 02bf 02       		.uleb128 0x2
 1796 02c0 91       		.byte	0x91
 1797 02c1 77       		.sleb128 -9
 1798 02c2 00       		.byte	0
 1799 02c3 0B       		.uleb128 0xb
 1800 02c4 72020000 		.4byte	.LASF41
 1801 02c8 01       		.byte	0x1
 1802 02c9 6D03     		.2byte	0x36d
 1803 02cb 00000000 		.4byte	.LFB15
 1804 02cf 20000000 		.4byte	.LFE15-.LFB15
 1805 02d3 01       		.uleb128 0x1
 1806 02d4 9C       		.byte	0x9c
 1807 02d5 E9020000 		.4byte	0x2e9
 1808 02d9 0C       		.uleb128 0xc
 1809 02da 87020000 		.4byte	.LASF40
 1810 02de 01       		.byte	0x1
 1811 02df 6D03     		.2byte	0x36d
 1812 02e1 6B000000 		.4byte	0x6b
 1813 02e5 02       		.uleb128 0x2
 1814 02e6 91       		.byte	0x91
 1815 02e7 77       		.sleb128 -9
 1816 02e8 00       		.byte	0
 1817 02e9 0B       		.uleb128 0xb
 1818 02ea 26030000 		.4byte	.LASF42
 1819 02ee 01       		.byte	0x1
 1820 02ef 8C03     		.2byte	0x38c
 1821 02f1 00000000 		.4byte	.LFB16
 1822 02f5 20000000 		.4byte	.LFE16-.LFB16
 1823 02f9 01       		.uleb128 0x1
 1824 02fa 9C       		.byte	0x9c
 1825 02fb 0F030000 		.4byte	0x30f
 1826 02ff 0C       		.uleb128 0xc
 1827 0300 B5010000 		.4byte	.LASF25
 1828 0304 01       		.byte	0x1
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 61


 1829 0305 8C03     		.2byte	0x38c
 1830 0307 6B000000 		.4byte	0x6b
 1831 030b 02       		.uleb128 0x2
 1832 030c 91       		.byte	0x91
 1833 030d 77       		.sleb128 -9
 1834 030e 00       		.byte	0
 1835 030f 0B       		.uleb128 0xb
 1836 0310 39020000 		.4byte	.LASF43
 1837 0314 01       		.byte	0x1
 1838 0315 AE03     		.2byte	0x3ae
 1839 0317 00000000 		.4byte	.LFB17
 1840 031b 2C000000 		.4byte	.LFE17-.LFB17
 1841 031f 01       		.uleb128 0x1
 1842 0320 9C       		.byte	0x9c
 1843 0321 35030000 		.4byte	0x335
 1844 0325 0C       		.uleb128 0xc
 1845 0326 1C000000 		.4byte	.LASF44
 1846 032a 01       		.byte	0x1
 1847 032b AE03     		.2byte	0x3ae
 1848 032d 6B000000 		.4byte	0x6b
 1849 0331 02       		.uleb128 0x2
 1850 0332 91       		.byte	0x91
 1851 0333 77       		.sleb128 -9
 1852 0334 00       		.byte	0
 1853 0335 0A       		.uleb128 0xa
 1854 0336 48010000 		.4byte	.LASF45
 1855 033a 01       		.byte	0x1
 1856 033b EB03     		.2byte	0x3eb
 1857 033d 6B000000 		.4byte	0x6b
 1858 0341 00000000 		.4byte	.LFB18
 1859 0345 18000000 		.4byte	.LFE18-.LFB18
 1860 0349 01       		.uleb128 0x1
 1861 034a 9C       		.byte	0x9c
 1862 034b 0B       		.uleb128 0xb
 1863 034c 27000000 		.4byte	.LASF46
 1864 0350 01       		.byte	0x1
 1865 0351 1104     		.2byte	0x411
 1866 0353 00000000 		.4byte	.LFB19
 1867 0357 34000000 		.4byte	.LFE19-.LFB19
 1868 035b 01       		.uleb128 0x1
 1869 035c 9C       		.byte	0x9c
 1870 035d 71030000 		.4byte	0x371
 1871 0361 0C       		.uleb128 0xc
 1872 0362 1C000000 		.4byte	.LASF44
 1873 0366 01       		.byte	0x1
 1874 0367 1104     		.2byte	0x411
 1875 0369 6B000000 		.4byte	0x6b
 1876 036d 02       		.uleb128 0x2
 1877 036e 91       		.byte	0x91
 1878 036f 77       		.sleb128 -9
 1879 0370 00       		.byte	0
 1880 0371 10       		.uleb128 0x10
 1881 0372 46030000 		.4byte	.LASF47
 1882 0376 01       		.byte	0x1
 1883 0377 7904     		.2byte	0x479
 1884 0379 00000000 		.4byte	.LFB20
 1885 037d 40000000 		.4byte	.LFE20-.LFB20
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 62


 1886 0381 01       		.uleb128 0x1
 1887 0382 9C       		.byte	0x9c
 1888 0383 A6030000 		.4byte	0x3a6
 1889 0387 0C       		.uleb128 0xc
 1890 0388 36000000 		.4byte	.LASF48
 1891 038c 01       		.byte	0x1
 1892 038d 7904     		.2byte	0x479
 1893 038f A6030000 		.4byte	0x3a6
 1894 0393 02       		.uleb128 0x2
 1895 0394 91       		.byte	0x91
 1896 0395 6C       		.sleb128 -20
 1897 0396 0E       		.uleb128 0xe
 1898 0397 94010000 		.4byte	.LASF49
 1899 039b 01       		.byte	0x1
 1900 039c 7B04     		.2byte	0x47b
 1901 039e 76000000 		.4byte	0x76
 1902 03a2 02       		.uleb128 0x2
 1903 03a3 91       		.byte	0x91
 1904 03a4 76       		.sleb128 -10
 1905 03a5 00       		.byte	0
 1906 03a6 11       		.uleb128 0x11
 1907 03a7 04       		.byte	0x4
 1908 03a8 AC030000 		.4byte	0x3ac
 1909 03ac 12       		.uleb128 0x12
 1910 03ad 8F000000 		.4byte	0x8f
 1911 03b1 10       		.uleb128 0x10
 1912 03b2 46040000 		.4byte	.LASF50
 1913 03b6 01       		.byte	0x1
 1914 03b7 A704     		.2byte	0x4a7
 1915 03b9 00000000 		.4byte	.LFB21
 1916 03bd 40000000 		.4byte	.LFE21-.LFB21
 1917 03c1 01       		.uleb128 0x1
 1918 03c2 9C       		.byte	0x9c
 1919 03c3 F5030000 		.4byte	0x3f5
 1920 03c7 0C       		.uleb128 0xc
 1921 03c8 36000000 		.4byte	.LASF48
 1922 03cc 01       		.byte	0x1
 1923 03cd A704     		.2byte	0x4a7
 1924 03cf F5030000 		.4byte	0x3f5
 1925 03d3 02       		.uleb128 0x2
 1926 03d4 91       		.byte	0x91
 1927 03d5 6C       		.sleb128 -20
 1928 03d6 0C       		.uleb128 0xc
 1929 03d7 CC030000 		.4byte	.LASF51
 1930 03db 01       		.byte	0x1
 1931 03dc A704     		.2byte	0x4a7
 1932 03de 6B000000 		.4byte	0x6b
 1933 03e2 02       		.uleb128 0x2
 1934 03e3 91       		.byte	0x91
 1935 03e4 6B       		.sleb128 -21
 1936 03e5 0E       		.uleb128 0xe
 1937 03e6 94010000 		.4byte	.LASF49
 1938 03ea 01       		.byte	0x1
 1939 03eb AA04     		.2byte	0x4aa
 1940 03ed 6B000000 		.4byte	0x6b
 1941 03f1 02       		.uleb128 0x2
 1942 03f2 91       		.byte	0x91
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 63


 1943 03f3 77       		.sleb128 -9
 1944 03f4 00       		.byte	0
 1945 03f5 11       		.uleb128 0x11
 1946 03f6 04       		.byte	0x4
 1947 03f7 FB030000 		.4byte	0x3fb
 1948 03fb 12       		.uleb128 0x12
 1949 03fc 6B000000 		.4byte	0x6b
 1950 0400 10       		.uleb128 0x10
 1951 0401 B1000000 		.4byte	.LASF52
 1952 0405 01       		.byte	0x1
 1953 0406 CE04     		.2byte	0x4ce
 1954 0408 00000000 		.4byte	.LFB22
 1955 040c 30000000 		.4byte	.LFE22-.LFB22
 1956 0410 01       		.uleb128 0x1
 1957 0411 9C       		.byte	0x9c
 1958 0412 26040000 		.4byte	0x426
 1959 0416 0C       		.uleb128 0xc
 1960 0417 1C000000 		.4byte	.LASF44
 1961 041b 01       		.byte	0x1
 1962 041c CE04     		.2byte	0x4ce
 1963 041e 6B000000 		.4byte	0x6b
 1964 0422 02       		.uleb128 0x2
 1965 0423 91       		.byte	0x91
 1966 0424 77       		.sleb128 -9
 1967 0425 00       		.byte	0
 1968 0426 0D       		.uleb128 0xd
 1969 0427 77000000 		.4byte	.LASF53
 1970 042b 01       		.byte	0x1
 1971 042c F904     		.2byte	0x4f9
 1972 042e 6B000000 		.4byte	0x6b
 1973 0432 00000000 		.4byte	.LFB23
 1974 0436 44000000 		.4byte	.LFE23-.LFB23
 1975 043a 01       		.uleb128 0x1
 1976 043b 9C       		.byte	0x9c
 1977 043c 50040000 		.4byte	0x450
 1978 0440 0E       		.uleb128 0xe
 1979 0441 6E010000 		.4byte	.LASF35
 1980 0445 01       		.byte	0x1
 1981 0446 FC04     		.2byte	0x4fc
 1982 0448 6B000000 		.4byte	0x6b
 1983 044c 02       		.uleb128 0x2
 1984 044d 91       		.byte	0x91
 1985 044e 77       		.sleb128 -9
 1986 044f 00       		.byte	0
 1987 0450 10       		.uleb128 0x10
 1988 0451 07000000 		.4byte	.LASF54
 1989 0455 01       		.byte	0x1
 1990 0456 4A05     		.2byte	0x54a
 1991 0458 00000000 		.4byte	.LFB24
 1992 045c 40000000 		.4byte	.LFE24-.LFB24
 1993 0460 01       		.uleb128 0x1
 1994 0461 9C       		.byte	0x9c
 1995 0462 76040000 		.4byte	0x476
 1996 0466 0E       		.uleb128 0xe
 1997 0467 0B040000 		.4byte	.LASF21
 1998 046b 01       		.byte	0x1
 1999 046c 4C05     		.2byte	0x54c
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 64


 2000 046e 6B000000 		.4byte	0x6b
 2001 0472 02       		.uleb128 0x2
 2002 0473 91       		.byte	0x91
 2003 0474 77       		.sleb128 -9
 2004 0475 00       		.byte	0
 2005 0476 0B       		.uleb128 0xb
 2006 0477 3D000000 		.4byte	.LASF55
 2007 047b 01       		.byte	0x1
 2008 047c A005     		.2byte	0x5a0
 2009 047e 00000000 		.4byte	.LFB25
 2010 0482 9C000000 		.4byte	.LFE25-.LFB25
 2011 0486 01       		.uleb128 0x1
 2012 0487 9C       		.byte	0x9c
 2013 0488 C7040000 		.4byte	0x4c7
 2014 048c 0C       		.uleb128 0xc
 2015 048d 33010000 		.4byte	.LASF56
 2016 0491 01       		.byte	0x1
 2017 0492 A005     		.2byte	0x5a0
 2018 0494 6B000000 		.4byte	0x6b
 2019 0498 02       		.uleb128 0x2
 2020 0499 91       		.byte	0x91
 2021 049a 6F       		.sleb128 -17
 2022 049b 13       		.uleb128 0x13
 2023 049c 12000000 		.4byte	.LBB2
 2024 04a0 6C000000 		.4byte	.LBE2-.LBB2
 2025 04a4 0E       		.uleb128 0xe
 2026 04a5 4C020000 		.4byte	.LASF57
 2027 04a9 01       		.byte	0x1
 2028 04aa A805     		.2byte	0x5a8
 2029 04ac 6B000000 		.4byte	0x6b
 2030 04b0 02       		.uleb128 0x2
 2031 04b1 91       		.byte	0x91
 2032 04b2 77       		.sleb128 -9
 2033 04b3 0E       		.uleb128 0xe
 2034 04b4 A8000000 		.4byte	.LASF58
 2035 04b8 01       		.byte	0x1
 2036 04b9 D005     		.2byte	0x5d0
 2037 04bb 6B000000 		.4byte	0x6b
 2038 04bf 05       		.uleb128 0x5
 2039 04c0 03       		.byte	0x3
 2040 04c1 01000000 		.4byte	txPeriod.4945
 2041 04c5 00       		.byte	0
 2042 04c6 00       		.byte	0
 2043 04c7 0B       		.uleb128 0xb
 2044 04c8 9D010000 		.4byte	.LASF59
 2045 04cc 01       		.byte	0x1
 2046 04cd 2406     		.2byte	0x624
 2047 04cf 00000000 		.4byte	.LFB26
 2048 04d3 14000000 		.4byte	.LFE26-.LFB26
 2049 04d7 01       		.uleb128 0x1
 2050 04d8 9C       		.byte	0x9c
 2051 04d9 ED040000 		.4byte	0x4ed
 2052 04dd 0C       		.uleb128 0xc
 2053 04de E3000000 		.4byte	.LASF38
 2054 04e2 01       		.byte	0x1
 2055 04e3 2406     		.2byte	0x624
 2056 04e5 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 65


 2057 04e9 02       		.uleb128 0x2
 2058 04ea 91       		.byte	0x91
 2059 04eb 77       		.sleb128 -9
 2060 04ec 00       		.byte	0
 2061 04ed 14       		.uleb128 0x14
 2062 04ee BD030000 		.4byte	.LASF63
 2063 04f2 01       		.byte	0x1
 2064 04f3 1B       		.byte	0x1b
 2065 04f4 6B000000 		.4byte	0x6b
 2066 04f8 05       		.uleb128 0x5
 2067 04f9 03       		.byte	0x3
 2068 04fa 00000000 		.4byte	UART_1_initVar
 2069 04fe 00       		.byte	0
 2070              		.section	.debug_abbrev,"",%progbits
 2071              	.Ldebug_abbrev0:
 2072 0000 01       		.uleb128 0x1
 2073 0001 11       		.uleb128 0x11
 2074 0002 01       		.byte	0x1
 2075 0003 25       		.uleb128 0x25
 2076 0004 0E       		.uleb128 0xe
 2077 0005 13       		.uleb128 0x13
 2078 0006 0B       		.uleb128 0xb
 2079 0007 03       		.uleb128 0x3
 2080 0008 0E       		.uleb128 0xe
 2081 0009 1B       		.uleb128 0x1b
 2082 000a 0E       		.uleb128 0xe
 2083 000b 55       		.uleb128 0x55
 2084 000c 17       		.uleb128 0x17
 2085 000d 11       		.uleb128 0x11
 2086 000e 01       		.uleb128 0x1
 2087 000f 10       		.uleb128 0x10
 2088 0010 17       		.uleb128 0x17
 2089 0011 00       		.byte	0
 2090 0012 00       		.byte	0
 2091 0013 02       		.uleb128 0x2
 2092 0014 24       		.uleb128 0x24
 2093 0015 00       		.byte	0
 2094 0016 0B       		.uleb128 0xb
 2095 0017 0B       		.uleb128 0xb
 2096 0018 3E       		.uleb128 0x3e
 2097 0019 0B       		.uleb128 0xb
 2098 001a 03       		.uleb128 0x3
 2099 001b 0E       		.uleb128 0xe
 2100 001c 00       		.byte	0
 2101 001d 00       		.byte	0
 2102 001e 03       		.uleb128 0x3
 2103 001f 24       		.uleb128 0x24
 2104 0020 00       		.byte	0
 2105 0021 0B       		.uleb128 0xb
 2106 0022 0B       		.uleb128 0xb
 2107 0023 3E       		.uleb128 0x3e
 2108 0024 0B       		.uleb128 0xb
 2109 0025 03       		.uleb128 0x3
 2110 0026 08       		.uleb128 0x8
 2111 0027 00       		.byte	0
 2112 0028 00       		.byte	0
 2113 0029 04       		.uleb128 0x4
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 66


 2114 002a 16       		.uleb128 0x16
 2115 002b 00       		.byte	0
 2116 002c 03       		.uleb128 0x3
 2117 002d 0E       		.uleb128 0xe
 2118 002e 3A       		.uleb128 0x3a
 2119 002f 0B       		.uleb128 0xb
 2120 0030 3B       		.uleb128 0x3b
 2121 0031 0B       		.uleb128 0xb
 2122 0032 49       		.uleb128 0x49
 2123 0033 13       		.uleb128 0x13
 2124 0034 00       		.byte	0
 2125 0035 00       		.byte	0
 2126 0036 05       		.uleb128 0x5
 2127 0037 35       		.uleb128 0x35
 2128 0038 00       		.byte	0
 2129 0039 49       		.uleb128 0x49
 2130 003a 13       		.uleb128 0x13
 2131 003b 00       		.byte	0
 2132 003c 00       		.byte	0
 2133 003d 06       		.uleb128 0x6
 2134 003e 2E       		.uleb128 0x2e
 2135 003f 00       		.byte	0
 2136 0040 3F       		.uleb128 0x3f
 2137 0041 19       		.uleb128 0x19
 2138 0042 03       		.uleb128 0x3
 2139 0043 0E       		.uleb128 0xe
 2140 0044 3A       		.uleb128 0x3a
 2141 0045 0B       		.uleb128 0xb
 2142 0046 3B       		.uleb128 0x3b
 2143 0047 0B       		.uleb128 0xb
 2144 0048 27       		.uleb128 0x27
 2145 0049 19       		.uleb128 0x19
 2146 004a 11       		.uleb128 0x11
 2147 004b 01       		.uleb128 0x1
 2148 004c 12       		.uleb128 0x12
 2149 004d 06       		.uleb128 0x6
 2150 004e 40       		.uleb128 0x40
 2151 004f 18       		.uleb128 0x18
 2152 0050 9642     		.uleb128 0x2116
 2153 0052 19       		.uleb128 0x19
 2154 0053 00       		.byte	0
 2155 0054 00       		.byte	0
 2156 0055 07       		.uleb128 0x7
 2157 0056 2E       		.uleb128 0x2e
 2158 0057 00       		.byte	0
 2159 0058 3F       		.uleb128 0x3f
 2160 0059 19       		.uleb128 0x19
 2161 005a 03       		.uleb128 0x3
 2162 005b 0E       		.uleb128 0xe
 2163 005c 3A       		.uleb128 0x3a
 2164 005d 0B       		.uleb128 0xb
 2165 005e 3B       		.uleb128 0x3b
 2166 005f 0B       		.uleb128 0xb
 2167 0060 27       		.uleb128 0x27
 2168 0061 19       		.uleb128 0x19
 2169 0062 11       		.uleb128 0x11
 2170 0063 01       		.uleb128 0x1
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 67


 2171 0064 12       		.uleb128 0x12
 2172 0065 06       		.uleb128 0x6
 2173 0066 40       		.uleb128 0x40
 2174 0067 18       		.uleb128 0x18
 2175 0068 9742     		.uleb128 0x2117
 2176 006a 19       		.uleb128 0x19
 2177 006b 00       		.byte	0
 2178 006c 00       		.byte	0
 2179 006d 08       		.uleb128 0x8
 2180 006e 2E       		.uleb128 0x2e
 2181 006f 01       		.byte	0x1
 2182 0070 3F       		.uleb128 0x3f
 2183 0071 19       		.uleb128 0x19
 2184 0072 03       		.uleb128 0x3
 2185 0073 0E       		.uleb128 0xe
 2186 0074 3A       		.uleb128 0x3a
 2187 0075 0B       		.uleb128 0xb
 2188 0076 3B       		.uleb128 0x3b
 2189 0077 0B       		.uleb128 0xb
 2190 0078 27       		.uleb128 0x27
 2191 0079 19       		.uleb128 0x19
 2192 007a 11       		.uleb128 0x11
 2193 007b 01       		.uleb128 0x1
 2194 007c 12       		.uleb128 0x12
 2195 007d 06       		.uleb128 0x6
 2196 007e 40       		.uleb128 0x40
 2197 007f 18       		.uleb128 0x18
 2198 0080 9642     		.uleb128 0x2116
 2199 0082 19       		.uleb128 0x19
 2200 0083 01       		.uleb128 0x1
 2201 0084 13       		.uleb128 0x13
 2202 0085 00       		.byte	0
 2203 0086 00       		.byte	0
 2204 0087 09       		.uleb128 0x9
 2205 0088 34       		.uleb128 0x34
 2206 0089 00       		.byte	0
 2207 008a 03       		.uleb128 0x3
 2208 008b 0E       		.uleb128 0xe
 2209 008c 3A       		.uleb128 0x3a
 2210 008d 0B       		.uleb128 0xb
 2211 008e 3B       		.uleb128 0x3b
 2212 008f 0B       		.uleb128 0xb
 2213 0090 49       		.uleb128 0x49
 2214 0091 13       		.uleb128 0x13
 2215 0092 02       		.uleb128 0x2
 2216 0093 18       		.uleb128 0x18
 2217 0094 00       		.byte	0
 2218 0095 00       		.byte	0
 2219 0096 0A       		.uleb128 0xa
 2220 0097 2E       		.uleb128 0x2e
 2221 0098 00       		.byte	0
 2222 0099 3F       		.uleb128 0x3f
 2223 009a 19       		.uleb128 0x19
 2224 009b 03       		.uleb128 0x3
 2225 009c 0E       		.uleb128 0xe
 2226 009d 3A       		.uleb128 0x3a
 2227 009e 0B       		.uleb128 0xb
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 68


 2228 009f 3B       		.uleb128 0x3b
 2229 00a0 05       		.uleb128 0x5
 2230 00a1 27       		.uleb128 0x27
 2231 00a2 19       		.uleb128 0x19
 2232 00a3 49       		.uleb128 0x49
 2233 00a4 13       		.uleb128 0x13
 2234 00a5 11       		.uleb128 0x11
 2235 00a6 01       		.uleb128 0x1
 2236 00a7 12       		.uleb128 0x12
 2237 00a8 06       		.uleb128 0x6
 2238 00a9 40       		.uleb128 0x40
 2239 00aa 18       		.uleb128 0x18
 2240 00ab 9742     		.uleb128 0x2117
 2241 00ad 19       		.uleb128 0x19
 2242 00ae 00       		.byte	0
 2243 00af 00       		.byte	0
 2244 00b0 0B       		.uleb128 0xb
 2245 00b1 2E       		.uleb128 0x2e
 2246 00b2 01       		.byte	0x1
 2247 00b3 3F       		.uleb128 0x3f
 2248 00b4 19       		.uleb128 0x19
 2249 00b5 03       		.uleb128 0x3
 2250 00b6 0E       		.uleb128 0xe
 2251 00b7 3A       		.uleb128 0x3a
 2252 00b8 0B       		.uleb128 0xb
 2253 00b9 3B       		.uleb128 0x3b
 2254 00ba 05       		.uleb128 0x5
 2255 00bb 27       		.uleb128 0x27
 2256 00bc 19       		.uleb128 0x19
 2257 00bd 11       		.uleb128 0x11
 2258 00be 01       		.uleb128 0x1
 2259 00bf 12       		.uleb128 0x12
 2260 00c0 06       		.uleb128 0x6
 2261 00c1 40       		.uleb128 0x40
 2262 00c2 18       		.uleb128 0x18
 2263 00c3 9742     		.uleb128 0x2117
 2264 00c5 19       		.uleb128 0x19
 2265 00c6 01       		.uleb128 0x1
 2266 00c7 13       		.uleb128 0x13
 2267 00c8 00       		.byte	0
 2268 00c9 00       		.byte	0
 2269 00ca 0C       		.uleb128 0xc
 2270 00cb 05       		.uleb128 0x5
 2271 00cc 00       		.byte	0
 2272 00cd 03       		.uleb128 0x3
 2273 00ce 0E       		.uleb128 0xe
 2274 00cf 3A       		.uleb128 0x3a
 2275 00d0 0B       		.uleb128 0xb
 2276 00d1 3B       		.uleb128 0x3b
 2277 00d2 05       		.uleb128 0x5
 2278 00d3 49       		.uleb128 0x49
 2279 00d4 13       		.uleb128 0x13
 2280 00d5 02       		.uleb128 0x2
 2281 00d6 18       		.uleb128 0x18
 2282 00d7 00       		.byte	0
 2283 00d8 00       		.byte	0
 2284 00d9 0D       		.uleb128 0xd
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 69


 2285 00da 2E       		.uleb128 0x2e
 2286 00db 01       		.byte	0x1
 2287 00dc 3F       		.uleb128 0x3f
 2288 00dd 19       		.uleb128 0x19
 2289 00de 03       		.uleb128 0x3
 2290 00df 0E       		.uleb128 0xe
 2291 00e0 3A       		.uleb128 0x3a
 2292 00e1 0B       		.uleb128 0xb
 2293 00e2 3B       		.uleb128 0x3b
 2294 00e3 05       		.uleb128 0x5
 2295 00e4 27       		.uleb128 0x27
 2296 00e5 19       		.uleb128 0x19
 2297 00e6 49       		.uleb128 0x49
 2298 00e7 13       		.uleb128 0x13
 2299 00e8 11       		.uleb128 0x11
 2300 00e9 01       		.uleb128 0x1
 2301 00ea 12       		.uleb128 0x12
 2302 00eb 06       		.uleb128 0x6
 2303 00ec 40       		.uleb128 0x40
 2304 00ed 18       		.uleb128 0x18
 2305 00ee 9742     		.uleb128 0x2117
 2306 00f0 19       		.uleb128 0x19
 2307 00f1 01       		.uleb128 0x1
 2308 00f2 13       		.uleb128 0x13
 2309 00f3 00       		.byte	0
 2310 00f4 00       		.byte	0
 2311 00f5 0E       		.uleb128 0xe
 2312 00f6 34       		.uleb128 0x34
 2313 00f7 00       		.byte	0
 2314 00f8 03       		.uleb128 0x3
 2315 00f9 0E       		.uleb128 0xe
 2316 00fa 3A       		.uleb128 0x3a
 2317 00fb 0B       		.uleb128 0xb
 2318 00fc 3B       		.uleb128 0x3b
 2319 00fd 05       		.uleb128 0x5
 2320 00fe 49       		.uleb128 0x49
 2321 00ff 13       		.uleb128 0x13
 2322 0100 02       		.uleb128 0x2
 2323 0101 18       		.uleb128 0x18
 2324 0102 00       		.byte	0
 2325 0103 00       		.byte	0
 2326 0104 0F       		.uleb128 0xf
 2327 0105 2E       		.uleb128 0x2e
 2328 0106 00       		.byte	0
 2329 0107 3F       		.uleb128 0x3f
 2330 0108 19       		.uleb128 0x19
 2331 0109 03       		.uleb128 0x3
 2332 010a 0E       		.uleb128 0xe
 2333 010b 3A       		.uleb128 0x3a
 2334 010c 0B       		.uleb128 0xb
 2335 010d 3B       		.uleb128 0x3b
 2336 010e 05       		.uleb128 0x5
 2337 010f 27       		.uleb128 0x27
 2338 0110 19       		.uleb128 0x19
 2339 0111 49       		.uleb128 0x49
 2340 0112 13       		.uleb128 0x13
 2341 0113 11       		.uleb128 0x11
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 70


 2342 0114 01       		.uleb128 0x1
 2343 0115 12       		.uleb128 0x12
 2344 0116 06       		.uleb128 0x6
 2345 0117 40       		.uleb128 0x40
 2346 0118 18       		.uleb128 0x18
 2347 0119 9642     		.uleb128 0x2116
 2348 011b 19       		.uleb128 0x19
 2349 011c 00       		.byte	0
 2350 011d 00       		.byte	0
 2351 011e 10       		.uleb128 0x10
 2352 011f 2E       		.uleb128 0x2e
 2353 0120 01       		.byte	0x1
 2354 0121 3F       		.uleb128 0x3f
 2355 0122 19       		.uleb128 0x19
 2356 0123 03       		.uleb128 0x3
 2357 0124 0E       		.uleb128 0xe
 2358 0125 3A       		.uleb128 0x3a
 2359 0126 0B       		.uleb128 0xb
 2360 0127 3B       		.uleb128 0x3b
 2361 0128 05       		.uleb128 0x5
 2362 0129 27       		.uleb128 0x27
 2363 012a 19       		.uleb128 0x19
 2364 012b 11       		.uleb128 0x11
 2365 012c 01       		.uleb128 0x1
 2366 012d 12       		.uleb128 0x12
 2367 012e 06       		.uleb128 0x6
 2368 012f 40       		.uleb128 0x40
 2369 0130 18       		.uleb128 0x18
 2370 0131 9642     		.uleb128 0x2116
 2371 0133 19       		.uleb128 0x19
 2372 0134 01       		.uleb128 0x1
 2373 0135 13       		.uleb128 0x13
 2374 0136 00       		.byte	0
 2375 0137 00       		.byte	0
 2376 0138 11       		.uleb128 0x11
 2377 0139 0F       		.uleb128 0xf
 2378 013a 00       		.byte	0
 2379 013b 0B       		.uleb128 0xb
 2380 013c 0B       		.uleb128 0xb
 2381 013d 49       		.uleb128 0x49
 2382 013e 13       		.uleb128 0x13
 2383 013f 00       		.byte	0
 2384 0140 00       		.byte	0
 2385 0141 12       		.uleb128 0x12
 2386 0142 26       		.uleb128 0x26
 2387 0143 00       		.byte	0
 2388 0144 49       		.uleb128 0x49
 2389 0145 13       		.uleb128 0x13
 2390 0146 00       		.byte	0
 2391 0147 00       		.byte	0
 2392 0148 13       		.uleb128 0x13
 2393 0149 0B       		.uleb128 0xb
 2394 014a 01       		.byte	0x1
 2395 014b 11       		.uleb128 0x11
 2396 014c 01       		.uleb128 0x1
 2397 014d 12       		.uleb128 0x12
 2398 014e 06       		.uleb128 0x6
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 71


 2399 014f 00       		.byte	0
 2400 0150 00       		.byte	0
 2401 0151 14       		.uleb128 0x14
 2402 0152 34       		.uleb128 0x34
 2403 0153 00       		.byte	0
 2404 0154 03       		.uleb128 0x3
 2405 0155 0E       		.uleb128 0xe
 2406 0156 3A       		.uleb128 0x3a
 2407 0157 0B       		.uleb128 0xb
 2408 0158 3B       		.uleb128 0x3b
 2409 0159 0B       		.uleb128 0xb
 2410 015a 49       		.uleb128 0x49
 2411 015b 13       		.uleb128 0x13
 2412 015c 3F       		.uleb128 0x3f
 2413 015d 19       		.uleb128 0x19
 2414 015e 02       		.uleb128 0x2
 2415 015f 18       		.uleb128 0x18
 2416 0160 00       		.byte	0
 2417 0161 00       		.byte	0
 2418 0162 00       		.byte	0
 2419              		.section	.debug_aranges,"",%progbits
 2420 0000 EC000000 		.4byte	0xec
 2421 0004 0200     		.2byte	0x2
 2422 0006 00000000 		.4byte	.Ldebug_info0
 2423 000a 04       		.byte	0x4
 2424 000b 00       		.byte	0
 2425 000c 0000     		.2byte	0
 2426 000e 0000     		.2byte	0
 2427 0010 00000000 		.4byte	.LFB0
 2428 0014 20000000 		.4byte	.LFE0-.LFB0
 2429 0018 00000000 		.4byte	.LFB1
 2430 001c 40000000 		.4byte	.LFE1-.LFB1
 2431 0020 00000000 		.4byte	.LFB2
 2432 0024 5C000000 		.4byte	.LFE2-.LFB2
 2433 0028 00000000 		.4byte	.LFB3
 2434 002c 5C000000 		.4byte	.LFE3-.LFB3
 2435 0030 00000000 		.4byte	.LFB4
 2436 0034 10000000 		.4byte	.LFE4-.LFB4
 2437 0038 00000000 		.4byte	.LFB5
 2438 003c 14000000 		.4byte	.LFE5-.LFB5
 2439 0040 00000000 		.4byte	.LFB6
 2440 0044 20000000 		.4byte	.LFE6-.LFB6
 2441 0048 00000000 		.4byte	.LFB7
 2442 004c 20000000 		.4byte	.LFE7-.LFB7
 2443 0050 00000000 		.4byte	.LFB8
 2444 0054 24000000 		.4byte	.LFE8-.LFB8
 2445 0058 00000000 		.4byte	.LFB9
 2446 005c 44000000 		.4byte	.LFE9-.LFB9
 2447 0060 00000000 		.4byte	.LFB10
 2448 0064 22000000 		.4byte	.LFE10-.LFB10
 2449 0068 00000000 		.4byte	.LFB11
 2450 006c 30000000 		.4byte	.LFE11-.LFB11
 2451 0070 00000000 		.4byte	.LFB12
 2452 0074 40000000 		.4byte	.LFE12-.LFB12
 2453 0078 00000000 		.4byte	.LFB13
 2454 007c 14000000 		.4byte	.LFE13-.LFB13
 2455 0080 00000000 		.4byte	.LFB14
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 72


 2456 0084 20000000 		.4byte	.LFE14-.LFB14
 2457 0088 00000000 		.4byte	.LFB15
 2458 008c 20000000 		.4byte	.LFE15-.LFB15
 2459 0090 00000000 		.4byte	.LFB16
 2460 0094 20000000 		.4byte	.LFE16-.LFB16
 2461 0098 00000000 		.4byte	.LFB17
 2462 009c 2C000000 		.4byte	.LFE17-.LFB17
 2463 00a0 00000000 		.4byte	.LFB18
 2464 00a4 18000000 		.4byte	.LFE18-.LFB18
 2465 00a8 00000000 		.4byte	.LFB19
 2466 00ac 34000000 		.4byte	.LFE19-.LFB19
 2467 00b0 00000000 		.4byte	.LFB20
 2468 00b4 40000000 		.4byte	.LFE20-.LFB20
 2469 00b8 00000000 		.4byte	.LFB21
 2470 00bc 40000000 		.4byte	.LFE21-.LFB21
 2471 00c0 00000000 		.4byte	.LFB22
 2472 00c4 30000000 		.4byte	.LFE22-.LFB22
 2473 00c8 00000000 		.4byte	.LFB23
 2474 00cc 44000000 		.4byte	.LFE23-.LFB23
 2475 00d0 00000000 		.4byte	.LFB24
 2476 00d4 40000000 		.4byte	.LFE24-.LFB24
 2477 00d8 00000000 		.4byte	.LFB25
 2478 00dc 9C000000 		.4byte	.LFE25-.LFB25
 2479 00e0 00000000 		.4byte	.LFB26
 2480 00e4 14000000 		.4byte	.LFE26-.LFB26
 2481 00e8 00000000 		.4byte	0
 2482 00ec 00000000 		.4byte	0
 2483              		.section	.debug_ranges,"",%progbits
 2484              	.Ldebug_ranges0:
 2485 0000 00000000 		.4byte	.LFB0
 2486 0004 20000000 		.4byte	.LFE0
 2487 0008 00000000 		.4byte	.LFB1
 2488 000c 40000000 		.4byte	.LFE1
 2489 0010 00000000 		.4byte	.LFB2
 2490 0014 5C000000 		.4byte	.LFE2
 2491 0018 00000000 		.4byte	.LFB3
 2492 001c 5C000000 		.4byte	.LFE3
 2493 0020 00000000 		.4byte	.LFB4
 2494 0024 10000000 		.4byte	.LFE4
 2495 0028 00000000 		.4byte	.LFB5
 2496 002c 14000000 		.4byte	.LFE5
 2497 0030 00000000 		.4byte	.LFB6
 2498 0034 20000000 		.4byte	.LFE6
 2499 0038 00000000 		.4byte	.LFB7
 2500 003c 20000000 		.4byte	.LFE7
 2501 0040 00000000 		.4byte	.LFB8
 2502 0044 24000000 		.4byte	.LFE8
 2503 0048 00000000 		.4byte	.LFB9
 2504 004c 44000000 		.4byte	.LFE9
 2505 0050 00000000 		.4byte	.LFB10
 2506 0054 22000000 		.4byte	.LFE10
 2507 0058 00000000 		.4byte	.LFB11
 2508 005c 30000000 		.4byte	.LFE11
 2509 0060 00000000 		.4byte	.LFB12
 2510 0064 40000000 		.4byte	.LFE12
 2511 0068 00000000 		.4byte	.LFB13
 2512 006c 14000000 		.4byte	.LFE13
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 73


 2513 0070 00000000 		.4byte	.LFB14
 2514 0074 20000000 		.4byte	.LFE14
 2515 0078 00000000 		.4byte	.LFB15
 2516 007c 20000000 		.4byte	.LFE15
 2517 0080 00000000 		.4byte	.LFB16
 2518 0084 20000000 		.4byte	.LFE16
 2519 0088 00000000 		.4byte	.LFB17
 2520 008c 2C000000 		.4byte	.LFE17
 2521 0090 00000000 		.4byte	.LFB18
 2522 0094 18000000 		.4byte	.LFE18
 2523 0098 00000000 		.4byte	.LFB19
 2524 009c 34000000 		.4byte	.LFE19
 2525 00a0 00000000 		.4byte	.LFB20
 2526 00a4 40000000 		.4byte	.LFE20
 2527 00a8 00000000 		.4byte	.LFB21
 2528 00ac 40000000 		.4byte	.LFE21
 2529 00b0 00000000 		.4byte	.LFB22
 2530 00b4 30000000 		.4byte	.LFE22
 2531 00b8 00000000 		.4byte	.LFB23
 2532 00bc 44000000 		.4byte	.LFE23
 2533 00c0 00000000 		.4byte	.LFB24
 2534 00c4 40000000 		.4byte	.LFE24
 2535 00c8 00000000 		.4byte	.LFB25
 2536 00cc 9C000000 		.4byte	.LFE25
 2537 00d0 00000000 		.4byte	.LFB26
 2538 00d4 14000000 		.4byte	.LFE26
 2539 00d8 00000000 		.4byte	0
 2540 00dc 00000000 		.4byte	0
 2541              		.section	.debug_line,"",%progbits
 2542              	.Ldebug_line0:
 2543 0000 E2020000 		.section	.debug_str,"MS",%progbits,1
 2543      02004500 
 2543      00000201 
 2543      FB0E0D00 
 2543      01010101 
 2544              	.LASF10:
 2545 0000 75696E74 		.ascii	"uint16\000"
 2545      313600
 2546              	.LASF54:
 2547 0007 55415254 		.ascii	"UART_1_ClearTxBuffer\000"
 2547      5F315F43 
 2547      6C656172 
 2547      54784275 
 2547      66666572 
 2548              	.LASF44:
 2549 001c 74784461 		.ascii	"txDataByte\000"
 2549      74614279 
 2549      746500
 2550              	.LASF46:
 2551 0027 55415254 		.ascii	"UART_1_PutChar\000"
 2551      5F315F50 
 2551      75744368 
 2551      617200
 2552              	.LASF48:
 2553 0036 73747269 		.ascii	"string\000"
 2553      6E6700
 2554              	.LASF55:
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 74


 2555 003d 55415254 		.ascii	"UART_1_SendBreak\000"
 2555      5F315F53 
 2555      656E6442 
 2555      7265616B 
 2555      00
 2556              	.LASF27:
 2557 004e 55415254 		.ascii	"UART_1_ReadRxData\000"
 2557      5F315F52 
 2557      65616452 
 2557      78446174 
 2557      6100
 2558              	.LASF7:
 2559 0060 6C6F6E67 		.ascii	"long long unsigned int\000"
 2559      206C6F6E 
 2559      6720756E 
 2559      7369676E 
 2559      65642069 
 2560              	.LASF53:
 2561 0077 55415254 		.ascii	"UART_1_GetTxBufferSize\000"
 2561      5F315F47 
 2561      65745478 
 2561      42756666 
 2561      65725369 
 2562              	.LASF6:
 2563 008e 6C6F6E67 		.ascii	"long long int\000"
 2563      206C6F6E 
 2563      6720696E 
 2563      7400
 2564              	.LASF0:
 2565 009c 7369676E 		.ascii	"signed char\000"
 2565      65642063 
 2565      68617200 
 2566              	.LASF58:
 2567 00a8 74785065 		.ascii	"txPeriod\000"
 2567      72696F64 
 2567      00
 2568              	.LASF52:
 2569 00b1 55415254 		.ascii	"UART_1_PutCRLF\000"
 2569      5F315F50 
 2569      75744352 
 2569      4C4600
 2570              	.LASF4:
 2571 00c0 6C6F6E67 		.ascii	"long int\000"
 2571      20696E74 
 2571      00
 2572              	.LASF17:
 2573 00c9 55415254 		.ascii	"UART_1_Start\000"
 2573      5F315F53 
 2573      74617274 
 2573      00
 2574              	.LASF9:
 2575 00d6 75696E74 		.ascii	"uint8\000"
 2575      3800
 2576              	.LASF12:
 2577 00dc 646F7562 		.ascii	"double\000"
 2577      6C6500
 2578              	.LASF38:
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 75


 2579 00e3 61646472 		.ascii	"addressMode\000"
 2579      6573734D 
 2579      6F646500 
 2580              	.LASF61:
 2581 00ef 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\UART_1.c\000"
 2581      6E657261 
 2581      7465645F 
 2581      536F7572 
 2581      63655C50 
 2582              	.LASF24:
 2583 0111 636F6E74 		.ascii	"control\000"
 2583      726F6C00 
 2584              	.LASF23:
 2585 0119 55415254 		.ascii	"UART_1_SetRxInterruptMode\000"
 2585      5F315F53 
 2585      65745278 
 2585      496E7465 
 2585      72727570 
 2586              	.LASF56:
 2587 0133 7265744D 		.ascii	"retMode\000"
 2587      6F646500 
 2588              	.LASF8:
 2589 013b 756E7369 		.ascii	"unsigned int\000"
 2589      676E6564 
 2589      20696E74 
 2589      00
 2590              	.LASF45:
 2591 0148 55415254 		.ascii	"UART_1_ReadTxStatus\000"
 2591      5F315F52 
 2591      65616454 
 2591      78537461 
 2591      74757300 
 2592              	.LASF5:
 2593 015c 6C6F6E67 		.ascii	"long unsigned int\000"
 2593      20756E73 
 2593      69676E65 
 2593      6420696E 
 2593      7400
 2594              	.LASF35:
 2595 016e 73697A65 		.ascii	"size\000"
 2595      00
 2596              	.LASF3:
 2597 0173 73686F72 		.ascii	"short unsigned int\000"
 2597      7420756E 
 2597      7369676E 
 2597      65642069 
 2597      6E7400
 2598              	.LASF19:
 2599 0186 55415254 		.ascii	"UART_1_Enable\000"
 2599      5F315F45 
 2599      6E61626C 
 2599      6500
 2600              	.LASF49:
 2601 0194 62756649 		.ascii	"bufIndex\000"
 2601      6E646578 
 2601      00
 2602              	.LASF59:
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 76


 2603 019d 55415254 		.ascii	"UART_1_SetTxAddressMode\000"
 2603      5F315F53 
 2603      65745478 
 2603      41646472 
 2603      6573734D 
 2604              	.LASF25:
 2605 01b5 696E7453 		.ascii	"intSrc\000"
 2605      726300
 2606              	.LASF62:
 2607 01bc 433A5C55 		.ascii	"C:\\Users\\ologa\\Documents\\MIT\\Senior S22\\6.115"
 2607      73657273 
 2607      5C6F6C6F 
 2607      67615C44 
 2607      6F63756D 
 2608 01e9 315C4669 		.ascii	"1\\Final Project\\vga.cydsn\000"
 2608      6E616C20 
 2608      50726F6A 
 2608      6563745C 
 2608      7667612E 
 2609              	.LASF32:
 2610 0203 55415254 		.ascii	"UART_1_ReadControlRegister\000"
 2610      5F315F52 
 2610      65616443 
 2610      6F6E7472 
 2610      6F6C5265 
 2611              	.LASF20:
 2612 021e 55415254 		.ascii	"UART_1_Stop\000"
 2612      5F315F53 
 2612      746F7000 
 2613              	.LASF33:
 2614 022a 55415254 		.ascii	"UART_1_GetByte\000"
 2614      5F315F47 
 2614      65744279 
 2614      746500
 2615              	.LASF43:
 2616 0239 55415254 		.ascii	"UART_1_WriteTxData\000"
 2616      5F315F57 
 2616      72697465 
 2616      54784461 
 2616      746100
 2617              	.LASF57:
 2618 024c 746D7053 		.ascii	"tmpStat\000"
 2618      74617400 
 2619              	.LASF16:
 2620 0254 73697A65 		.ascii	"sizetype\000"
 2620      74797065 
 2620      00
 2621              	.LASF39:
 2622 025d 55415254 		.ascii	"UART_1_SetRxAddress1\000"
 2622      5F315F53 
 2622      65745278 
 2622      41646472 
 2622      65737331 
 2623              	.LASF41:
 2624 0272 55415254 		.ascii	"UART_1_SetRxAddress2\000"
 2624      5F315F53 
 2624      65745278 
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 77


 2624      41646472 
 2624      65737332 
 2625              	.LASF40:
 2626 0287 61646472 		.ascii	"address\000"
 2626      65737300 
 2627              	.LASF60:
 2628 028f 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 2628      4320342E 
 2628      392E3320 
 2628      32303135 
 2628      30333033 
 2629 02c2 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 2629      20726576 
 2629      6973696F 
 2629      6E203232 
 2629      31323230 
 2630 02f5 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 2630      66756E63 
 2630      74696F6E 
 2630      2D736563 
 2630      74696F6E 
 2631              	.LASF31:
 2632 031d 72785374 		.ascii	"rxStatus\000"
 2632      61747573 
 2632      00
 2633              	.LASF42:
 2634 0326 55415254 		.ascii	"UART_1_SetTxInterruptMode\000"
 2634      5F315F53 
 2634      65745478 
 2634      496E7465 
 2634      72727570 
 2635              	.LASF11:
 2636 0340 666C6F61 		.ascii	"float\000"
 2636      7400
 2637              	.LASF47:
 2638 0346 55415254 		.ascii	"UART_1_PutString\000"
 2638      5F315F50 
 2638      75745374 
 2638      72696E67 
 2638      00
 2639              	.LASF36:
 2640 0357 55415254 		.ascii	"UART_1_ClearRxBuffer\000"
 2640      5F315F43 
 2640      6C656172 
 2640      52784275 
 2640      66666572 
 2641              	.LASF37:
 2642 036c 55415254 		.ascii	"UART_1_SetRxAddressMode\000"
 2642      5F315F53 
 2642      65745278 
 2642      41646472 
 2642      6573734D 
 2643              	.LASF15:
 2644 0384 72656738 		.ascii	"reg8\000"
 2644      00
 2645              	.LASF1:
 2646 0389 756E7369 		.ascii	"unsigned char\000"
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 78


 2646      676E6564 
 2646      20636861 
 2646      7200
 2647              	.LASF2:
 2648 0397 73686F72 		.ascii	"short int\000"
 2648      7420696E 
 2648      7400
 2649              	.LASF22:
 2650 03a1 55415254 		.ascii	"UART_1_WriteControlRegister\000"
 2650      5F315F57 
 2650      72697465 
 2650      436F6E74 
 2650      726F6C52 
 2651              	.LASF63:
 2652 03bd 55415254 		.ascii	"UART_1_initVar\000"
 2652      5F315F69 
 2652      6E697456 
 2652      617200
 2653              	.LASF51:
 2654 03cc 62797465 		.ascii	"byteCount\000"
 2654      436F756E 
 2654      7400
 2655              	.LASF34:
 2656 03d6 55415254 		.ascii	"UART_1_GetRxBufferSize\000"
 2656      5F315F47 
 2656      65745278 
 2656      42756666 
 2656      65725369 
 2657              	.LASF26:
 2658 03ed 72784461 		.ascii	"rxData\000"
 2658      746100
 2659              	.LASF14:
 2660 03f4 63686172 		.ascii	"char\000"
 2660      00
 2661              	.LASF13:
 2662 03f9 63686172 		.ascii	"char8\000"
 2662      3800
 2663              	.LASF18:
 2664 03ff 55415254 		.ascii	"UART_1_Init\000"
 2664      5F315F49 
 2664      6E697400 
 2665              	.LASF21:
 2666 040b 656E6162 		.ascii	"enableInterrupts\000"
 2666      6C65496E 
 2666      74657272 
 2666      75707473 
 2666      00
 2667              	.LASF29:
 2668 041c 73746174 		.ascii	"status\000"
 2668      757300
 2669              	.LASF28:
 2670 0423 55415254 		.ascii	"UART_1_ReadRxStatus\000"
 2670      5F315F52 
 2670      65616452 
 2670      78537461 
 2670      74757300 
 2671              	.LASF30:
ARM GAS  C:\Users\ologa\AppData\Local\Temp\ccYQ5sge.s 			page 79


 2672 0437 55415254 		.ascii	"UART_1_GetChar\000"
 2672      5F315F47 
 2672      65744368 
 2672      617200
 2673              	.LASF50:
 2674 0446 55415254 		.ascii	"UART_1_PutArray\000"
 2674      5F315F50 
 2674      75744172 
 2674      72617900 
 2675              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
