INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab3/project_1.srcs/sources_1/imports/lab3/satadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module satadd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab3/project_1.srcs/sim_1/imports/lab3/tb_satadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_satadd
