{
  "Assertion 1": {
    "clock signal condition": "@(posedge clk)",
    "disable condition": "",
    "logical expression": "1 |-> s_eventually(~pulse)",
    "Signals": ["pulse"],
    "Signal Explanations": {
      "pulse": "output signal of the verilog module representing the pulse"
    },
    "Logical Operators": ["|->", "s_eventually", "~"],
    "Logical Operators Explanation": {
      "|->": "an overlapping implication operator meaning that if the condition on the left is met then the condition on the right must hold SINCE THE SAME CLOCK CYCLE",
      "s_eventually": "a temporal operator indicating that the contained condition is required to occur at some future clock cycle (eventually)",
      "~": "the inversion (logical NOT) of the value of the signal"
    },
    "Assertion Explaination": "eventually the inversion of the output signal becomes true"
  }
}