INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.sim/sim_1/synth/func/xsim/tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_bd
INFO: [VRFC 10-311] analyzing module testbench_bd_test_top_0_0
INFO: [VRFC 10-311] analyzing module testbench_bd_wrapper
INFO: [VRFC 10-311] analyzing module testbench_bd_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-311] analyzing module testbench_bd_zynq_ultra_ps_e_0_0_zynq_ultra_ps_e_v3_3_2_zynq_ultra_ps_e
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/bitstream_loader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitstream_loader
INFO: [VRFC 10-2458] undeclared symbol DOPADOP, assumed default net type wire [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/bitstream_loader.v:71]
INFO: [VRFC 10-2458] undeclared symbol DOBDO, assumed default net type wire [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/bitstream_loader.v:73]
INFO: [VRFC 10-2458] undeclared symbol DOPBDOP, assumed default net type wire [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/bitstream_loader.v:74]
INFO: [VRFC 10-2458] undeclared symbol DIADI, assumed default net type wire [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/bitstream_loader.v:85]
INFO: [VRFC 10-2458] undeclared symbol DIPADIP, assumed default net type wire [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/bitstream_loader.v:86]
INFO: [VRFC 10-2458] undeclared symbol ADDRBWRADDR, assumed default net type wire [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/bitstream_loader.v:89]
INFO: [VRFC 10-2458] undeclared symbol CLKBWRCLK, assumed default net type wire [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/bitstream_loader.v:90]
INFO: [VRFC 10-2458] undeclared symbol ENBWREN, assumed default net type wire [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/bitstream_loader.v:91]
INFO: [VRFC 10-2458] undeclared symbol REGCEB, assumed default net type wire [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/bitstream_loader.v:92]
INFO: [VRFC 10-2458] undeclared symbol RSTRAMB, assumed default net type wire [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/bitstream_loader.v:93]
INFO: [VRFC 10-2458] undeclared symbol RSTREGB, assumed default net type wire [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/bitstream_loader.v:94]
INFO: [VRFC 10-2458] undeclared symbol WEBWE, assumed default net type wire [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/bitstream_loader.v:95]
INFO: [VRFC 10-2458] undeclared symbol DIBDI, assumed default net type wire [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/bitstream_loader.v:97]
INFO: [VRFC 10-2458] undeclared symbol DIPBDIP, assumed default net type wire [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/bitstream_loader.v:98]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/configuration_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-3609] overwriting previous definition of module 'clock_divider' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/clock_divider.v:23]
INFO: [VRFC 10-311] analyzing module pulse_generator
INFO: [VRFC 10-311] analyzing module configuration_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/reset_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-311] analyzing module pulse_generator
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pulse_generator' [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/pulse_generator.v:22]
INFO: [VRFC 10-311] analyzing module test_top
INFO: [VRFC 10-2458] undeclared symbol logic_clk, assumed default net type wire [C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sources_1/new/test_top.v:142]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/apond/Documents/GF12_Testbed/gf12_testbed.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
